<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/k64f/include/MK64F12.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_61e62c2f7d10f870ef1dda6d49809eac.html">k64f</a></li><li class="navelem"><a class="el" href="dir_be8271ab5d027bbd2159108e5cdd63ae.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_m_k64_f12_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processors:          MK64FN1M0VDC12</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          MK64FN1M0VLL12</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          MK64FN1M0VLQ12</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          MK64FN1M0VMD12</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**                          GNU C Compiler - CodeSourcery Sourcery G++</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**         CMSIS Peripheral Access Layer for MK64F12</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     Copyright (c) 1997 - 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">   -- MCU activation</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#if !defined(MK64F12_H_)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define MK64F12_H_</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#aeda9b58a530e3ec7434a7fcaf7ab6759">   98</a></span>&#160;<span class="preprocessor">#define MCU_MK64F12</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">  #error MK64F12 memory map: There is already included another memory map. Only one memory map can be included.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#a8514d8d6cd73e72192314d085ffaa555">  109</a></span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#acb0f54172ffa1052aec8b964bf7642d6">  115</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0200u</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#a548743cf2764e560797b15c2a8b82e59">  117</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0005u</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#a42db34a6a5eeb0716be0f77e07d1ffb3">  127</a></span>&#160;<span class="preprocessor">#define BITBAND_REGADDR(Reg,Bit) (0x42000000u + (32u*((uint32_t)&amp;(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#a226702956f26bec73f9090472a926f44">  136</a></span>&#160;<span class="preprocessor">#define BITBAND_REG32(Reg,Bit) (*((uint32_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#a3d792aab0ec2767cb3b3169128285c62">  137</a></span>&#160;<span class="preprocessor">#define BITBAND_REG(Reg,Bit) (BITBAND_REG32(Reg,Bit))</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#aed50c7da3cc8b418a6121de0a6fc869e">  146</a></span>&#160;<span class="preprocessor">#define BITBAND_REG16(Reg,Bit) (*((uint16_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="_m_k64_f12_8h.html#a29266250805940168c80e759fd67564f">  155</a></span>&#160;<span class="preprocessor">#define BITBAND_REG8(Reg,Bit) (*((uint8_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gafe46d81f4fa2c4f6ed1361f24f046fa8">  167</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_INT_VECTORS 102                </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">  169</a></span>&#160;<span class="preprocessor">typedef enum IRQn {</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">/* Core interrupts */</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  171</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">  172</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">  173</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>        = -12,              </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">  174</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                = -11,              </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">  175</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>              = -10,              </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">  176</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">  177</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>            = -4,               </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  178</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  179</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">  182</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0,                </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">  183</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1,                </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">  184</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2,                </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">  185</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3,                </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">  186</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a>                    = 4,                </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">  187</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a>                    = 5,                </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">  188</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a>                    = 6,                </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">  189</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a>                    = 7,                </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">  190</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a>                    = 8,                </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">  191</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a>                    = 9,                </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">  192</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a>                   = 10,               </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">  193</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a>                   = 11,               </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">  194</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a>                   = 12,               </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">  195</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a>                   = 13,               </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">  196</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a>                   = 14,               </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">  197</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a>                   = 15,               </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">  198</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a>               = 16,               </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">  199</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a>                     = 17,               </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2">  200</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2">FTFE_IRQn</a>                    = 18,               </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">  201</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a>          = 19,               </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">  202</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a>                 = 20,               </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">  203</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">LLW_IRQn</a>                     = 21,               </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06">  204</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06">Watchdog_IRQn</a>                = 22,               </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">  205</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a>                     = 23,               </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">  206</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                    = 24,               </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">  207</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                    = 25,               </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">  208</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                    = 26,               </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">  209</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                    = 27,               </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">  210</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a>                 = 28,               </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">  211</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a>                 = 29,               </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">  212</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">UART0_LON_IRQn</a>               = 30,               </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">  213</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>             = 31,               </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">  214</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a>               = 32,               </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">  215</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>             = 33,               </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">  216</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a>               = 34,               </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">  217</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>             = 35,               </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">  218</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a>               = 36,               </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">  219</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a>             = 37,               </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">  220</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a>               = 38,               </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">  221</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 39,               </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">  222</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 40,               </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">  223</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a>                    = 41,               </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">  224</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a>                    = 42,               </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">  225</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a>                    = 43,               </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">  226</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a>                    = 44,               </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">  227</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a>                     = 45,               </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  228</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 46,               </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">  229</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 47,               </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">  230</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a>                    = 48,               </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">  231</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a>                    = 49,               </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">  232</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a>                    = 50,               </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">  233</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a>                    = 51,               </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">  234</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a>                    = 52,               </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">  235</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a>                    = 53,               </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">  236</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a>                  = 54,               </div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4">  237</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4">Reserved71_IRQn</a>              = 55,               </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">  238</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a>                    = 56,               </div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">  239</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a>                     = 57,               </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">  240</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">LPTimer_IRQn</a>                 = 58,               </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  241</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 59,               </div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">  242</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>                   = 60,               </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">  243</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>                   = 61,               </div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">  244</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>                   = 62,               </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">  245</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a>                   = 63,               </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">  246</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a>                     = 64,               </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">  247</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                    = 65,               </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">  248</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a>             = 66,               </div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">  249</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a>               = 67,               </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">  250</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a>             = 68,               </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">  251</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a>               = 69,               </div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">  252</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">CMP2_IRQn</a>                    = 70,               </div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8">  253</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8">FTM3_IRQn</a>                    = 71,               </div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">  254</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">DAC1_IRQn</a>                    = 72,               </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">  255</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                    = 73,               </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">  256</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>                    = 74,               </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">  257</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">CAN0_ORed_Message_buffer_IRQn</a> = 75,              </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">  258</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">CAN0_Bus_Off_IRQn</a>            = 76,               </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">  259</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a>              = 77,               </div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">  260</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">CAN0_Tx_Warning_IRQn</a>         = 78,               </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">  261</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">CAN0_Rx_Warning_IRQn</a>         = 79,               </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">  262</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a>            = 80,               </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">  263</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">SDHC_IRQn</a>                    = 81,               </div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">  264</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">ENET_1588_Timer_IRQn</a>         = 82,               </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">  265</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">ENET_Transmit_IRQn</a>           = 83,               </div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">  266</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">ENET_Receive_IRQn</a>            = 84,               </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">  267</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">ENET_Error_IRQn</a>              = 85                </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;} <a class="code" href="group___interrupt__vector__numbers.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">   -- Cortex M4 Core Configuration</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga4127d1b31aaf336fab3d7329d117f448">  284</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  0         </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gae3fe3587d5100c787e02102ce3944460">  285</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               4         </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gab58771b4ec03f9bdddc84770f7c95c68">  286</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0         </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gac1ba8a48ca926bddc88be9bfd7d42641">  287</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT                  1         </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#include &quot;core_cm4.h&quot;                  </span><span class="comment">/* Core Peripheral Access Layer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">//#include &quot;system_MK64F12.h&quot;            /* Device specific configuration file */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; <span class="comment">/* end of group Cortex_Core_Configuration */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">   -- Device Peripheral Access Layer</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[2];                            </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG1;                              </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG2;                              </div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[2];                              </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV1;                               </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV2;                               </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC2;                               </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC3;                               </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFS;                               </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PG;                                </div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MG;                                </div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPD;                              </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPS;                              </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP4;                              </div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP3;                              </div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP2;                              </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP1;                              </div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP0;                              </div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7e9acdb4074b33ce4f5dffacbb4cc9f2">  354</a></span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLMD;                              </div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLMS;                              </div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM4;                              </div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM3;                              </div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM2;                              </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM1;                              </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLM0;                              </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;} <a class="code" href="struct_a_d_c___type.html">ADC_Type</a>, *<a class="code" href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* ADC - Register accessors */</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga1b28fcb3112387441ecc5fe9251a32e9">  375</a></span>&#160;<span class="preprocessor">#define ADC_SC1_REG(base,index)                  ((base)-&gt;SC1[index])</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa64d6563b96bb9c13693c466528decd7">  376</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_REG(base)                       ((base)-&gt;CFG1)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gad5bd555e9653cefc30e9fdb2834f7a57">  377</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_REG(base)                       ((base)-&gt;CFG2)</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaecd126e0e0812785b36331de88019dde">  378</a></span>&#160;<span class="preprocessor">#define ADC_R_REG(base,index)                    ((base)-&gt;R[index])</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga8b184f4f094f655e551a528ee645df65">  379</a></span>&#160;<span class="preprocessor">#define ADC_CV1_REG(base)                        ((base)-&gt;CV1)</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac443a67da1afc78c3f8a34426efd7fdc">  380</a></span>&#160;<span class="preprocessor">#define ADC_CV2_REG(base)                        ((base)-&gt;CV2)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gad5003f0c5ed33b3daec5b49706c8268a">  381</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REG(base)                        ((base)-&gt;SC2)</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga94ca7e6b360271a225562fa44f605ff8">  382</a></span>&#160;<span class="preprocessor">#define ADC_SC3_REG(base)                        ((base)-&gt;SC3)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa0bc592fecd8cd8d03746f4ccf5e3225">  383</a></span>&#160;<span class="preprocessor">#define ADC_OFS_REG(base)                        ((base)-&gt;OFS)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaebde0a554847713040cf0c43115d809b">  384</a></span>&#160;<span class="preprocessor">#define ADC_PG_REG(base)                         ((base)-&gt;PG)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gadf3a31c44266561932604677fa2e0103">  385</a></span>&#160;<span class="preprocessor">#define ADC_MG_REG(base)                         ((base)-&gt;MG)</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga59c18d80d2f1650011b4e7ab4a78082f">  386</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_REG(base)                       ((base)-&gt;CLPD)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2a3bbcd45b1d248c8c1bf03cd69a5ca3">  387</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_REG(base)                       ((base)-&gt;CLPS)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa036848fc8ca95617243eed3106b88ff">  388</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_REG(base)                       ((base)-&gt;CLP4)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga90fd9546a4baed0bb3310256151eab47">  389</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_REG(base)                       ((base)-&gt;CLP3)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga59b503ad646bea3c6f9496a0845c5618">  390</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_REG(base)                       ((base)-&gt;CLP2)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2cb9a9c57990869bcdd2a906bb500ab5">  391</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_REG(base)                       ((base)-&gt;CLP1)</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga34e45f740cbe3d74b8024f94e3b1288c">  392</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_REG(base)                       ((base)-&gt;CLP0)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga412c1dd72113c5718cf0868df32b93d4">  393</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_REG(base)                       ((base)-&gt;CLMD)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac5b2214b1d9c827e78e531fa50f01116">  394</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_REG(base)                       ((base)-&gt;CLMS)</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2450c7724303c1db5fac00c810437e4c">  395</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_REG(base)                       ((base)-&gt;CLM4)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga0a8093e23425c874338420fc5d597bb2">  396</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_REG(base)                       ((base)-&gt;CLM3)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gadf744875fb3c71dbc6d0a7cde6a8b0b4">  397</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_REG(base)                       ((base)-&gt;CLM2)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga7b605b481843764fbe256fc588629079">  398</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_REG(base)                       ((base)-&gt;CLM1)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9ee18d17721b33728716bab21e035534">  399</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_REG(base)                       ((base)-&gt;CLM0)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">   -- ADC Register Masks</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7450ced3c2b2df20023c2152f1470640">  416</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ba46d5132224f2920c1881e2c1b6fe">  417</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ec3f01d5b560d3f839439b038f3981">  418</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadc514fb491cf08eb3fb0f27298388645">  419</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        0x20u</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1385c936a9440856068dcb917ed9c658">  420</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       5</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa698d898e077003de10a42184de8f124">  421</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf2cde8fb207dd348e6313d6d0a5b3761">  422</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga698a3a178a5b412febc8c0cc849e8896">  423</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad708b138ec734a371a20a990f0c9a27f">  424</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga849c3ef9995df85776d7d739475cfdd0">  426</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga889634c9b4122a2d39f3a986688a1662">  427</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1f7b28bec60a20af8775724a4b33a6e6">  428</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad484c90743265c228af52bf695aaec83">  429</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0dc0ce86ab632e5fa2344da9f8617f64">  430</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabdbbdc3e2263f1d453aac3fef184d997">  431</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f96490246c5bef5f9ccede781423b22">  432</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     0x10u</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2cd2b0ee8a3e6c0e3710e5477ba4f25">  433</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaffbe8246d864b7889a3ce04b94e6d948">  434</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacbe42773bc1f15c2870c2422c89bfe67">  435</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7407a87e3d32012930901336c97b7694">  436</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga308bdf4f339315924bd36b1f2aa3d254">  437</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      0x80u</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga15e7cf514347ab7f32e2104b1776704e">  438</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga99f0b4983922eca1e6ed86d053fe41db">  440</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     0x3u</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8d39dceb9fa2550294f0623cc1fbc3f3">  441</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae23653c06f0dfe00b27a15ef15138c8e">  442</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK)</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga73cb928c5cacb18e02a3f0d67dcf1e6f">  443</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      0x4u</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga447389268d77124eb2012fd98bfe07ce">  444</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1158034a83b78e238c3f8ca481ab9b27">  445</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    0x8u</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad009e6fe93b9f44fb0f79cd479d8bb1a">  446</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5c50199c9b27cb92554a647909c6338a">  447</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     0x10u</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3d74b5bda99558af8b4f0e986ef7ea9b">  448</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* R Bit Fields */</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7dadc81f58826b303fb83918820cd177">  450</a></span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFFu</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e2365e522772584a5ee2dd6a8b0987a">  451</a></span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga170d774b5b873c5b8355cd8a57810f32">  452</a></span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/* CV1 Bit Fields */</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad67c3b5f385cd9b26be8257134e1e3cf">  454</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1925520ab1dd2eb81e0e4505af905c13">  455</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         0</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga941b887791f6ce780cb100ff3ef98407">  456</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV1_CV_SHIFT))&amp;ADC_CV1_CV_MASK)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* CV2 Bit Fields */</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab61d022e3c8d84d77f2895a91c049023">  458</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5ecccc775bd06291531df6e989024d38">  459</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         0</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa4d71a13e422a14048307c0acab90841">  460</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV2_CV_SHIFT))&amp;ADC_CV2_CV_MASK)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa821d1e2e4575c757e9446da61b2230a">  462</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaab9b293eb54de2d9d246766002e44556">  463</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacac3b41d5c2bb74a8c614f200f0c0a36">  464</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50fc5fed4844c3ceb8da9b595029da11">  465</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5554f538c0c6d7b3e2dfa502fdfed488">  466</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25f7f0c6a6513cbfbd4684513b373f9c">  467</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga34954b7e5cb86e290b281e2f97b63187">  468</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf61a6fdf74bec8c24415e590dc98b572">  469</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa27da559ff9959f248db75fbb95dae6b">  470</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace8c45960f30bb960fd14d268b7eafde">  471</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga195dec335492d561b06a4cc443bae019">  472</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25669c020c8970b55cd619752bdc84d2">  473</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf095f7499b92bc748f7fa7c0aaa8bc1">  474</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad053a37ef205c8611605d1dc4e89bf8d">  475</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0e05ad49280a025a87a91279caaf7403">  476</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga677b69b096f22ecc80fff1a789d3c48d">  478</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad00e65ae5553df8fbeef6430a61d2f74">  479</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac693b130e0a9400fe61d0a23f5d59780">  480</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafcb3a8cfe1a126545673ddcf733b74da">  481</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga56d9621785ea853cf450f1b06d15e1d5">  482</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9054cd805b818a928ca4309c717466db">  483</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e5f5e3a1378880d2a03d1662f39c308">  484</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3a706436447b6113727826e303c3fbe6">  485</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        0x40u</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9fd60a35fc4c15b563078ecbd3eaa449">  486</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0ec589c9101684eeac4af85452ed3673">  487</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga808101f85e6ceff194c212faacf4bd9d">  488</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1532ae43eb63d6c071f531cca89fdb68">  490</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga86de5d25a5433db6e96700e2d000ad07">  491</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad48888faa6b880f4011253b53413f37b">  492</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* PG Bit Fields */</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0619279d8dcf43af1fda9f27090ae51b">  494</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga014623fb35c473d12ff7fc64c3e8cfe3">  495</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          0</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b6bf1c895aa431e08bed733de13e71e">  496</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK)</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">/* MG Bit Fields */</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f415258af1bad0159dd605efccd043b">  498</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b2717da089f0de5bd41ef91001b7cfe">  499</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          0</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaca09277ff124324eca091b84eb116176">  500</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_MG_MG_SHIFT))&amp;ADC_MG_MG_MASK)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">/* CLPD Bit Fields */</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaae8d6090ede9d73497ae3e0b4fa2c6cd">  502</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       0x3Fu</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga14a354b0de262fc93f30472e99bbe9bc">  503</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad24bf778e8245118707b43a195a7ddf3">  504</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccedf61066feb0b1c6d6bd7794d2a79c">  506</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x3Fu</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga94f5e6c337622e8c4b8d03201e1c2d11">  507</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7b8e212b6c7c8504784c5af551e2b6bd">  508</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/* CLP4 Bit Fields */</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga877d163ca4067627ebb29125d75eb757">  510</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       0x3FFu</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaee16600c1dd7fefead073d24320818a4">  511</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac1366655a895ce73fc06cd74002258a5">  512</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaeae73e0daf3e9a9174024850a719768d">  514</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x1FFu</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9eef257b72d4181481aa5e3bf0a85732">  515</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f0884b7fa6046cdcb1cce1eb2511baf">  516</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2d10a369ac0c13f4ee3535e9f45a5d17">  518</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0xFFu</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga071963a7a6ff4f1b72c79c66aee09043">  519</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9b88c4499b2da56a5919cb15dcdc5dab">  520</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga597fddbb6d859ea54a49dd4a1eea72fb">  522</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x7Fu</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab34e145666bb569d17f381665d6f5156">  523</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">  524</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8099e7e4fcb450308767ab0df8e458">  526</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0x3Fu</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad3035c445e10948c653ac0a028008109">  527</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8ec1b8f6f0baa869f77385865e51a20d">  528</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/* CLMD Bit Fields */</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga45c4117ad9fba213c3d338cf6280cb75">  530</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       0x3Fu</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga872bf108b50c6dd439ddc1294f104fe5">  531</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      0</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8066beb7ed493b4d9964fffd3cdefd7a">  532</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMD_CLMD_SHIFT))&amp;ADC_CLMD_CLMD_MASK)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">/* CLMS Bit Fields */</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga108adc09b24001dddfd498e14213fea6">  534</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       0x3Fu</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabe0e92adb89c86d0523958a947288808">  535</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      0</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga83a90dcd2d54b25cc64ad18d6b9d4f07">  536</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMS_CLMS_SHIFT))&amp;ADC_CLMS_CLMS_MASK)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">/* CLM4 Bit Fields */</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f8f5b63268c5b87f04ee884579a385b">  538</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       0x3FFu</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafa9121fc54ce9386fdc4c1d05f45d0de">  539</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      0</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad44edd7b22b26259838f02e5348e2449">  540</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM4_CLM4_SHIFT))&amp;ADC_CLM4_CLM4_MASK)</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/* CLM3 Bit Fields */</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga546b5a27d980deed324add231c050a6f">  542</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       0x1FFu</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9bdd0a97bea9576ea5c9eccd54c08940">  543</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      0</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccf9cd66317e1c61f7daacabd0d95904">  544</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM3_CLM3_SHIFT))&amp;ADC_CLM3_CLM3_MASK)</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/* CLM2 Bit Fields */</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga815d6f1bf2d38384c8fd0dd4f07f7a08">  546</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       0xFFu</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga945ed262c088eecda09d679df33ab193">  547</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      0</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2366c7a7142228c95c81d4d11c90b2b1">  548</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM2_CLM2_SHIFT))&amp;ADC_CLM2_CLM2_MASK)</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">/* CLM1 Bit Fields */</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf576a4eb27b1478ea37a1b35bf6b869f">  550</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       0x7Fu</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae83765be6a54aab249c89a0f47afb023">  551</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      0</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac77d03fd2d07583049ec6496092b3a40">  552</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM1_CLM1_SHIFT))&amp;ADC_CLM1_CLM1_MASK)</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/* CLM0 Bit Fields */</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2f9f36fb3b4eceab2198582865dc5b14">  554</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       0x3Fu</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf5a5fd710a47f83c5ee3fd083f430a66">  555</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      0</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga388deb317a8fa21fa77fc0d5df262966">  556</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM0_CLM0_SHIFT))&amp;ADC_CLM0_CLM0_MASK)</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  565</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  567</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga6cec2f227a3a37a9fccaa830740f1f5e">  568</a></span>&#160;<span class="preprocessor">#define ADC0_BASE_PTR                            (ADC0)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga695c9a2f892363a1c942405c8d351b91">  570</a></span>&#160;<span class="preprocessor">#define ADC1_BASE                                (0x400BB000u)</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga90d2d5c526ce5c0a551f533eccbee71a">  572</a></span>&#160;<span class="preprocessor">#define ADC1                                     ((ADC_Type *)ADC1_BASE)</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga7fb56938ede79eea2065c4294db3b2d3">  573</a></span>&#160;<span class="preprocessor">#define ADC1_BASE_PTR                            (ADC1)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaf635223a5796d02fc2f731139925696d">  575</a></span>&#160;<span class="preprocessor">#define ADC_BASE_ADDRS                           { ADC0_BASE, ADC1_BASE }</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  577</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0, ADC1 }</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga87c1a48633af604e5c7c6a64383398b9">  579</a></span>&#160;<span class="preprocessor">#define ADC_IRQS                                 { ADC0_IRQn, ADC1_IRQn }</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">/* ADC - Register instance definitions */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* ADC0 */</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga4ec61cea717b410cadc80c71f4c81664">  593</a></span>&#160;<span class="preprocessor">#define ADC0_SC1A                                ADC_SC1_REG(ADC0,0)</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9a83b6b66f4db147b1c3f952e62b57d5">  594</a></span>&#160;<span class="preprocessor">#define ADC0_SC1B                                ADC_SC1_REG(ADC0,1)</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga74e7b7426570c776cdb8a83a9a20c654">  595</a></span>&#160;<span class="preprocessor">#define ADC0_CFG1                                ADC_CFG1_REG(ADC0)</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaf8d364b043484d65f099b0cdbe4a680c">  596</a></span>&#160;<span class="preprocessor">#define ADC0_CFG2                                ADC_CFG2_REG(ADC0)</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga75de47a15ded5bfdd1e17fb6a2b430d5">  597</a></span>&#160;<span class="preprocessor">#define ADC0_RA                                  ADC_R_REG(ADC0,0)</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga706ac593b7c7142418e9aaecf7484a6b">  598</a></span>&#160;<span class="preprocessor">#define ADC0_RB                                  ADC_R_REG(ADC0,1)</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga81c4f6279bc8781a0708eab12b457951">  599</a></span>&#160;<span class="preprocessor">#define ADC0_CV1                                 ADC_CV1_REG(ADC0)</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6625abe45d9bef5adac93e647cd034c3">  600</a></span>&#160;<span class="preprocessor">#define ADC0_CV2                                 ADC_CV2_REG(ADC0)</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaecf9cc86d430a0b004e90ad7baec3fd2">  601</a></span>&#160;<span class="preprocessor">#define ADC0_SC2                                 ADC_SC2_REG(ADC0)</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga616f246beb053dd75afc845afb200c4c">  602</a></span>&#160;<span class="preprocessor">#define ADC0_SC3                                 ADC_SC3_REG(ADC0)</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gafc3e937b7e7ee72630397b81944464b5">  603</a></span>&#160;<span class="preprocessor">#define ADC0_OFS                                 ADC_OFS_REG(ADC0)</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga339951b4f192bd4558b3ddfb0af8fefb">  604</a></span>&#160;<span class="preprocessor">#define ADC0_PG                                  ADC_PG_REG(ADC0)</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac3baf0b5cfa0509588527436dc8bf209">  605</a></span>&#160;<span class="preprocessor">#define ADC0_MG                                  ADC_MG_REG(ADC0)</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gab632df3a0ec8f731cff8ee39174e976b">  606</a></span>&#160;<span class="preprocessor">#define ADC0_CLPD                                ADC_CLPD_REG(ADC0)</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5e1e88c6b25c34d7626db9bc893083dd">  607</a></span>&#160;<span class="preprocessor">#define ADC0_CLPS                                ADC_CLPS_REG(ADC0)</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaebf9186fcab82ec589ef815feca0d9ce">  608</a></span>&#160;<span class="preprocessor">#define ADC0_CLP4                                ADC_CLP4_REG(ADC0)</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9c397728a3092a91ad6e5d10fa9b0045">  609</a></span>&#160;<span class="preprocessor">#define ADC0_CLP3                                ADC_CLP3_REG(ADC0)</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga84f69d1204a22d5a268f85f7abc868a6">  610</a></span>&#160;<span class="preprocessor">#define ADC0_CLP2                                ADC_CLP2_REG(ADC0)</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga23fa57b7d59c8d65105cc7aa21211e61">  611</a></span>&#160;<span class="preprocessor">#define ADC0_CLP1                                ADC_CLP1_REG(ADC0)</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gacdea99a21d7b9ba8c7427a2ed091c996">  612</a></span>&#160;<span class="preprocessor">#define ADC0_CLP0                                ADC_CLP0_REG(ADC0)</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga04373c1fa23b3960ac862b36f6594d11">  613</a></span>&#160;<span class="preprocessor">#define ADC0_CLMD                                ADC_CLMD_REG(ADC0)</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga85c59c16cd58764654397a537d50575c">  614</a></span>&#160;<span class="preprocessor">#define ADC0_CLMS                                ADC_CLMS_REG(ADC0)</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga564c8c8076bfdbe3f74a9bf77de20fe9">  615</a></span>&#160;<span class="preprocessor">#define ADC0_CLM4                                ADC_CLM4_REG(ADC0)</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6efa6484d9396467ad0c2b3b9583cdd7">  616</a></span>&#160;<span class="preprocessor">#define ADC0_CLM3                                ADC_CLM3_REG(ADC0)</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5e13c2498b80a3492922e32d88d35079">  617</a></span>&#160;<span class="preprocessor">#define ADC0_CLM2                                ADC_CLM2_REG(ADC0)</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga18d9c7c3d402716526d6f90bcbe1811a">  618</a></span>&#160;<span class="preprocessor">#define ADC0_CLM1                                ADC_CLM1_REG(ADC0)</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5dca3dc10fac37b7fc668a9664da1607">  619</a></span>&#160;<span class="preprocessor">#define ADC0_CLM0                                ADC_CLM0_REG(ADC0)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/* ADC1 */</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga16eb376382e576f0b2995436e27bb7f7">  621</a></span>&#160;<span class="preprocessor">#define ADC1_SC1A                                ADC_SC1_REG(ADC1,0)</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga1fd03625d4b519c97a65336bba6cb512">  622</a></span>&#160;<span class="preprocessor">#define ADC1_SC1B                                ADC_SC1_REG(ADC1,1)</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa169fac3cdbc1ff51845598eb29f42df">  623</a></span>&#160;<span class="preprocessor">#define ADC1_CFG1                                ADC_CFG1_REG(ADC1)</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga15bb48a028e053d5c81c554526cb069b">  624</a></span>&#160;<span class="preprocessor">#define ADC1_CFG2                                ADC_CFG2_REG(ADC1)</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga1aaa28f242f4a1cfb93cceadfec24aba">  625</a></span>&#160;<span class="preprocessor">#define ADC1_RA                                  ADC_R_REG(ADC1,0)</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gafcfc11560da873f515eb1bf9d602e2b7">  626</a></span>&#160;<span class="preprocessor">#define ADC1_RB                                  ADC_R_REG(ADC1,1)</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5d5808c8e9ad6257c8b3b10f18f764f2">  627</a></span>&#160;<span class="preprocessor">#define ADC1_CV1                                 ADC_CV1_REG(ADC1)</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gabdfdeb322df796f7476878fd3aad8e53">  628</a></span>&#160;<span class="preprocessor">#define ADC1_CV2                                 ADC_CV2_REG(ADC1)</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac7ef0831f8f7d17b7e39eed2535b2c5d">  629</a></span>&#160;<span class="preprocessor">#define ADC1_SC2                                 ADC_SC2_REG(ADC1)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga8b7119f850858d91933a39b9ea3b32c5">  630</a></span>&#160;<span class="preprocessor">#define ADC1_SC3                                 ADC_SC3_REG(ADC1)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gacd6ca988aa9514cad8a02e6a2fab975c">  631</a></span>&#160;<span class="preprocessor">#define ADC1_OFS                                 ADC_OFS_REG(ADC1)</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga16df01cc392a34c109178ad4db48a27d">  632</a></span>&#160;<span class="preprocessor">#define ADC1_PG                                  ADC_PG_REG(ADC1)</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga96f53fc22e1488ac9acdbfb9f291dcff">  633</a></span>&#160;<span class="preprocessor">#define ADC1_MG                                  ADC_MG_REG(ADC1)</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaed00880aac725db97c7473636116c75a">  634</a></span>&#160;<span class="preprocessor">#define ADC1_CLPD                                ADC_CLPD_REG(ADC1)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2c1c2dd7880d2d3bbb1852054f7d6430">  635</a></span>&#160;<span class="preprocessor">#define ADC1_CLPS                                ADC_CLPS_REG(ADC1)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaf80797708291527c0aab651a24db5ea1">  636</a></span>&#160;<span class="preprocessor">#define ADC1_CLP4                                ADC_CLP4_REG(ADC1)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2b823e3a89167636c87796358942be54">  637</a></span>&#160;<span class="preprocessor">#define ADC1_CLP3                                ADC_CLP3_REG(ADC1)</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga846c016d0f1d4c5ac493444818da5556">  638</a></span>&#160;<span class="preprocessor">#define ADC1_CLP2                                ADC_CLP2_REG(ADC1)</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaf86a1a899a3aad359dcac1004c5f5e6b">  639</a></span>&#160;<span class="preprocessor">#define ADC1_CLP1                                ADC_CLP1_REG(ADC1)</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga83ce77338196291574a821abdbb4da61">  640</a></span>&#160;<span class="preprocessor">#define ADC1_CLP0                                ADC_CLP0_REG(ADC1)</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6ad55ad30228bfd47677bda439a18c27">  641</a></span>&#160;<span class="preprocessor">#define ADC1_CLMD                                ADC_CLMD_REG(ADC1)</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gafffca03938652ac9f278a79a660aae45">  642</a></span>&#160;<span class="preprocessor">#define ADC1_CLMS                                ADC_CLMS_REG(ADC1)</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gabd00b90759b7394e025f828a1c04467b">  643</a></span>&#160;<span class="preprocessor">#define ADC1_CLM4                                ADC_CLM4_REG(ADC1)</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga76c3b20c52511544058d8c1fa961a52f">  644</a></span>&#160;<span class="preprocessor">#define ADC1_CLM3                                ADC_CLM3_REG(ADC1)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga273ebe512fc1d9bffa8f717254084073">  645</a></span>&#160;<span class="preprocessor">#define ADC1_CLM2                                ADC_CLM2_REG(ADC1)</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga0830b974fe60b17d480c5936392defce">  646</a></span>&#160;<span class="preprocessor">#define ADC1_CLM1                                ADC_CLM1_REG(ADC1)</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gada49cda58c5ab6d01301794e03b31752">  647</a></span>&#160;<span class="preprocessor">#define ADC1_CLM0                                ADC_CLM0_REG(ADC1)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/* ADC - Register array accessors */</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga74e1388b9008043dfffab26709577f14">  650</a></span>&#160;<span class="preprocessor">#define ADC0_SC1(index)                          ADC_SC1_REG(ADC0,index)</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga29f47c5b5e62b79d0828968e9947d1d8">  651</a></span>&#160;<span class="preprocessor">#define ADC1_SC1(index)                          ADC_SC1_REG(ADC1,index)</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6e68bb0b85f28213a274b53aa8ddfc36">  652</a></span>&#160;<span class="preprocessor">#define ADC0_R(index)                            ADC_R_REG(ADC0,index)</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaad3bd1167a184f5fe2d09039321c4f2e">  653</a></span>&#160;<span class="preprocessor">#define ADC1_R(index)                            ADC_R_REG(ADC1,index)</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">   -- AIPS Peripheral Access Layer</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPRA;                              </div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRA;                             </div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRB;                             </div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRC;                             </div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRD;                             </div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;       uint8_t RESERVED_1[16];</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRE;                             </div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRF;                             </div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRG;                             </div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRH;                             </div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRI;                             </div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRJ;                             </div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRK;                             </div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRL;                             </div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRM;                             </div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRN;                             </div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRO;                             </div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACRP;                             </div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a290262cc4edb96ebeefaae3da3cda0d7">  695</a></span>&#160;       uint8_t RESERVED_2[16];</div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a8f7f8d13e89ff056716554def249398b">  696</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_i_p_s___type.html#a8f7f8d13e89ff056716554def249398b">PACRU</a>;                             </div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;} <a class="code" href="struct_a_i_p_s___type.html">AIPS_Type</a>, *<a class="code" href="group___a_i_p_s___peripheral___access___layer.html#ga87c70c8b8ae4bd5c488bd1e36989719c">AIPS_MemMapPtr</a>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">   -- AIPS - Register accessor macros</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/* AIPS - Register accessors */</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga4e4aa0c63e320336e387dc2a6b4ce170">  710</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_REG(base)                      ((base)-&gt;MPRA)</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga945c95b631033cdc33d21130d4ea67aa">  711</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_REG(base)                     ((base)-&gt;PACRA)</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga1720a4b720037f4104c5c37b45c5453e">  712</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_REG(base)                     ((base)-&gt;PACRB)</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga13216283c51b00abc6d40b5d36dc3f4f">  713</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_REG(base)                     ((base)-&gt;PACRC)</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga6be7b5735fca3749544107bdf9ed4b92">  714</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_REG(base)                     ((base)-&gt;PACRD)</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gab562e6b0465ab1ad1784861bea380827">  715</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_REG(base)                     ((base)-&gt;PACRE)</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga19c44b817be767b6b281b9dcb8e6a070">  716</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_REG(base)                     ((base)-&gt;PACRF)</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga7c409a79114a83b5756f725f833d6962">  717</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_REG(base)                     ((base)-&gt;PACRG)</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gaee852a86968a0559283d887d82a828a0">  718</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_REG(base)                     ((base)-&gt;PACRH)</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga8012184c13c9e42142504ee138c11e03">  719</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_REG(base)                     ((base)-&gt;PACRI)</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gae31ac51d42e39de90f6c8073bc7b9b5e">  720</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_REG(base)                     ((base)-&gt;PACRJ)</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga5d968ff3b41bbb5c9ff4f79ddc150005">  721</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_REG(base)                     ((base)-&gt;PACRK)</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gaa057ace81b915d1aaaaf413dc45bf934">  722</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_REG(base)                     ((base)-&gt;PACRL)</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gacbef578669b25e983e790158cd09e968">  723</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_REG(base)                     ((base)-&gt;PACRM)</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga2337726e7c84803def6bf51b5f92d3c0">  724</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_REG(base)                     ((base)-&gt;PACRN)</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gac9b5c4cd933f951fe7fca832ad28bddf">  725</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_REG(base)                     ((base)-&gt;PACRO)</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga6f80e0318162e0716451779e1df745ac">  726</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_REG(base)                     ((base)-&gt;PACRP)</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga042c580c4bd606f425cd6ee52cdad2bd">  727</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_REG(base)                     ((base)-&gt;PACRU)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160; <span class="comment">/* end of group AIPS_Register_Accessor_Macros */</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">   -- AIPS Register Masks</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/* MPRA Bit Fields */</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71ed9c3c036fc2ff219b9df0ec430341">  744</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL5_MASK                      0x100u</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga210fb859f3b2f6a62697a9830f5b1af7">  745</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL5_SHIFT                     8</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd8948557054ceeee7b8284f0f41c72c">  746</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW5_MASK                      0x200u</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacbc18ce73a95d65e9e2534455f0c9f6d">  747</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW5_SHIFT                     9</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee8e1d336f4a1b00f4277781a3f7cf12">  748</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR5_MASK                      0x400u</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92149f3159b90299cfe9b3f1c421273d">  749</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR5_SHIFT                     10</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7055d1f141c29ac6764a7cd38aa83a30">  750</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL4_MASK                      0x1000u</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e84de9fabbe7d0391efbde91421c816">  751</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL4_SHIFT                     12</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa71c596e9889226d96760d43dc4df59c">  752</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW4_MASK                      0x2000u</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c44d48fc2b06c3db6d0491ceb8dfce3">  753</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW4_SHIFT                     13</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaca05c01df65e4d0f524e055eac1bd18d">  754</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR4_MASK                      0x4000u</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga68f2fafe4cdcabb30910ef88b0435935">  755</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR4_SHIFT                     14</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4d087bd54013cebe84f39e2a7ce805f6">  756</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_MASK                      0x10000u</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga514800328ca5057bc302a655d4b582ed">  757</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_SHIFT                     16</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e6b3d1dd3a2ad73b12a981e8b19b840">  758</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_MASK                      0x20000u</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa8977d2ad62651772db08080130c288a">  759</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_SHIFT                     17</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga373ba49149f837bf7a4e6fc4919edf5c">  760</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_MASK                      0x40000u</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c05eee95b3f5fd8cc95ee16d2963a77">  761</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_SHIFT                     18</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6fa61f1f86b84741e5a4e3484a3906d6">  762</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_MASK                      0x100000u</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09c44f94729b70aab309dcbbd100071d">  763</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_SHIFT                     20</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22f665d4b34bc36d18f7840834c2d8ec">  764</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_MASK                      0x200000u</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacba4e2743a846f34382eb36a1b5b96fb">  765</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_SHIFT                     21</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f0788074eb8af6b49e1e4731657d51d">  766</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_MASK                      0x400000u</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d422270654f5185914f5f7e3956242b">  767</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_SHIFT                     22</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b89cb1cc59abd5339afd1a1f01e3ee4">  768</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_MASK                      0x1000000u</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae0eb7bf97dc1d63e94c93c7f6f690785">  769</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_SHIFT                     24</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54a1962c09edd7b129e2dd4b67a7b5ec">  770</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_MASK                      0x2000000u</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8b5e668ac41d155473af3519b08e114c">  771</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_SHIFT                     25</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89303525553285ea9f444821628d92af">  772</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_MASK                      0x4000000u</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4382b84815388eda50c7775ab6c5d21">  773</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_SHIFT                     26</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga640ea29414892ddc0f47e1180953d72c">  774</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_MASK                      0x10000000u</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea845919f2f15a046304226437e9eb60">  775</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_SHIFT                     28</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0919bce3b10414e45d53ac21b329222e">  776</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_MASK                      0x20000000u</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga901e75ccb4b546a07d81aa6cd484dc3e">  777</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_SHIFT                     29</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa68ee45071324871f38ab8d2afcc6bef">  778</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_MASK                      0x40000000u</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15ba628750b5bb7f2ca634208ee31189">  779</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_SHIFT                     30</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">/* PACRA Bit Fields */</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85e00a1e104ce3b672a6749951d25064">  781</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6a599ee35a806abc0e435a625ba44f92">  782</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP7_SHIFT                     0</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e6aad69fad0c48d6a05592319a4b6a2">  783</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga28c61707074eb5840c944e3011adbb16">  784</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP7_SHIFT                     1</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga35ee64ee26e93ff99ce92c3fc04032f1">  785</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14748ceb093d36b8240822162b70f05d">  786</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP7_SHIFT                     2</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0edd54b19b2cd92fa081c54c7768059d">  787</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacc4550f3492e3677cd8444f9f5e732e4">  788</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP6_SHIFT                     4</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa6e1c59b0871fae1d5d21f2ea72f430c">  789</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga150f9c9dbf3e2667127f507a52cf0a3e">  790</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP6_SHIFT                     5</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ec0e872f648a30255d8116aac58da67">  791</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7216f1f0733377a4af56c706c4a0fe8a">  792</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP6_SHIFT                     6</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25c194625e78dc1d29c2798d968ab545">  793</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3e3a5b919bb9525befdce323d00c86d">  794</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP5_SHIFT                     8</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga87bcaf8ea9cd078284be0c27dd76c07a">  795</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacf9fa5e6178a4bd70bcfc10d816cdd18">  796</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP5_SHIFT                     9</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39356269313a838d197c7d792963e0bb">  797</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39d94cfa8258ff537d5fe679e4101477">  798</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP5_SHIFT                     10</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2a0f06dba203a4b9dc49a5587eb3bd78">  799</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga723c761fccb825c66f93564c18723278">  800</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP4_SHIFT                     12</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae05ae04a0f5ba041f5dad47e50fcdb3d">  801</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga075359b3bcf901ea15511f2ae914a851">  802</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP4_SHIFT                     13</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcf498cbf2736be9c36ad0ae28dce263">  803</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6e5a38e2a77076ed26cc4f74c2fbd93">  804</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP4_SHIFT                     14</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga633e14084389d027a1cacfa1ecba48e9">  805</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabccde525ee24ee639dbf238b493e9c16">  806</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP3_SHIFT                     16</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3670e15d2d7a1c441f7b1e31cde7a160">  807</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf798c800e9dbba0c812c86d8c4f165d0">  808</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP3_SHIFT                     17</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0fa53b5d74048bbe0e9ca25c39acc721">  809</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf22a5f77a5c7e0e4718abf3686305d6e">  810</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP3_SHIFT                     18</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f095d0133106d934d6539734fb4e0bb">  811</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad59367457d6e0c16362d23b9c09f416b">  812</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP2_SHIFT                     20</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb7aafc6a1e9590a2ab3ca9444a6858e">  813</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga667bbec8a03882a449090df9e783e134">  814</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP2_SHIFT                     21</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f13bf1feebb8678421318b1d6dca781">  815</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga660c0761244438dee4ecdd12e0cb436a">  816</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP2_SHIFT                     22</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa9ebd1bff158d65e3bb7f77c8342da1f">  817</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga628f05d8495846197d30edcf2f2b8124">  818</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_SHIFT                     24</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3e1d1ddbb4f1a72e4161ff3a3947fd37">  819</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4de52ee500d270b40469284b847ad104">  820</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_SHIFT                     25</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dd11dbd526cf34cbe3115f557488787">  821</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6277f8f693688829febd2a5445672be7">  822</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_SHIFT                     26</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e60cecb13c7963ae381bd9f4a0c9aa7">  823</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14b0fbe8a5d4d3c2c687090698f4d307">  824</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_SHIFT                     28</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0dbe95e59c91126a667fc20a0d1f061">  825</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga452355a55a160bcfb7e17f060569d0b8">  826</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_SHIFT                     29</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga11109b3502f454b24cff8a1de4f0c5eb">  827</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7a99d46f8a65968fe1ec041bb24e4643">  828</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_SHIFT                     30</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">/* PACRB Bit Fields */</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga61f0e0ca0fc547d6d16b82b809ec68e6">  830</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74127c75240a56d4ab6fc6ec9e9c3e3d">  831</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP7_SHIFT                     0</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga529288b923e8b8681636ae6c62b68f6b">  832</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad75b032ecf59e1f8b6140a6928f9c73d">  833</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP7_SHIFT                     1</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33ad587b770fafb9d4eb30195bce757d">  834</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3f1dc5da13c918207fb4736f45054292">  835</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP7_SHIFT                     2</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafdb02da9b024f02e29700289670774b4">  836</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaef41ecd462e23dc456b269e40eceb634">  837</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP6_SHIFT                     4</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1da62a97a35170e0cf80cf18f17cc478">  838</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee3669194aaacfedb44100449ac0c639">  839</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP6_SHIFT                     5</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f50513d8c370980d93fa52bb29d92c4">  840</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54b9706d1395fca1f0ebdafd0a689ebb">  841</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP6_SHIFT                     6</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga64db55385ee3e8c1f47003ffd64de4d8">  842</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga855a70742669846050b00ee244a74fdc">  843</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_SHIFT                     8</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25b565014770d74ea1ac88022084f874">  844</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71fcc393eda33ff430ed027a61bc8b26">  845</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_SHIFT                     9</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52c3df23f1b065e739d26df962af3651">  846</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafecd0d166e8b8f4a9810ba87cc786884">  847</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_SHIFT                     10</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9977e920aa5a30d02432184a4b256a31">  848</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga88e06133b749796dccfb0725aed593dc">  849</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP4_SHIFT                     12</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafbe926765d35f7b6760f59721c4a14c6">  850</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadb4d3785346dd3ba2b606291addef4ea">  851</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP4_SHIFT                     13</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad9800d36344b9e303f33515dcfabf31c">  852</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafbff2c7fcdb4d3ca02a6235c5a91bb12">  853</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP4_SHIFT                     14</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5614c87c2990063cb4e3f323cb5b505">  854</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9a3d45992e3a8c812ab593033cc9a95d">  855</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP3_SHIFT                     16</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf99504ad96aa98513cba0f7b1a13efd2">  856</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48628fc7b9d35d0a10321d641c0e2f84">  857</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP3_SHIFT                     17</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52e9a807ad467d5ced9f0b30a6c3cbed">  858</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5557b7b1fda13987a1539ddb5f7ac6e5">  859</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP3_SHIFT                     18</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga739172b56d496c92a6fcfe1983ba0d8e">  860</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa95aa4eedb53746b3cc3b185e298649c">  861</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP2_SHIFT                     20</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4c17554adc28ff0105b7aad16ccde0dd">  862</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad7234229e79e3e2a5366e9d907a51e0b">  863</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP2_SHIFT                     21</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac008650adc25885669aa84cf83ea116e">  864</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac82b74c3937dae7da06f32aecc605eff">  865</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP2_SHIFT                     22</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae937628c6d0eb166336c0f432110c118">  866</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48fadbc800728c286a968bdb5468ced8">  867</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_SHIFT                     24</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd63112c58fb22cde7130bf7a0aec3d2">  868</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b3e2ec4b285ab5b5ce6667a05ef7ad1">  869</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_SHIFT                     25</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2eb0bc5160930c4b4e1a45f98267785">  870</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd1757a9bf7adb1995c5e5ffebd7b9b8">  871</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_SHIFT                     26</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga06911e10e7c4fb7a6efe6ec5c2234521">  872</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadfe5ca43a0feeca2dec0c39051c9c2e2">  873</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_SHIFT                     28</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab296240a3309bbec807d04984f43afc7">  874</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92ba26e1b70a4103215a4843f8682bb6">  875</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_SHIFT                     29</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c4083394fd1c5a1bdf0f5e75a3eada3">  876</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacc4da8bd7ed1f2724720ba203ab6a7a1">  877</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_SHIFT                     30</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">/* PACRC Bit Fields */</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa21e842a3c19740ed5519be7f4174b8">  879</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga308aea1570514208ec613685bee78edd">  880</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP7_SHIFT                     0</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga67823a6b21a06114e32e26ea29415584">  881</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga21e6d7b747221c4d639a7218ff81518b">  882</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP7_SHIFT                     1</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7b776de1ddc5bf087143ce5bb1b223ea">  883</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga834e8924a2699a9095496bc215bcab92">  884</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP7_SHIFT                     2</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33693ee5a89d4c4c4be214acab802f3e">  885</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f19dad9c80210acefdb3c362604e3c4">  886</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP6_SHIFT                     4</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b7440db53ad27e574edce8badc7a0b1">  887</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga11f5b97f83542f0ace86acd8708bb841">  888</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP6_SHIFT                     5</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6bdb431d389d44693863f5172b0c0d35">  889</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3f06a16f772585e2ea2b74c1783234f">  890</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP6_SHIFT                     6</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa044d559ec3cfde297f6cb5de4fd204c">  891</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2888bc6514e175f68e8aea034bfcabf5">  892</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP5_SHIFT                     8</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8bd9bbe01165c9de89ab39ea9bce89b">  893</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac36e539c22474d9e0addb0d2abac16fb">  894</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP5_SHIFT                     9</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f63374573ac360866b8ac5fac3cfdaf">  895</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade0f3f63ef9ed57e923a12ab7896728e">  896</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP5_SHIFT                     10</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga882738587baf7e76bce74f5e0e323eaa">  897</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09bad5dee4e4c175777fa17fe1277bc2">  898</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP4_SHIFT                     12</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga32d8e371af9e3416818f1e7a1ed595d3">  899</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf0ad4801cc6a44f304260a3124f1323b">  900</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP4_SHIFT                     13</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b2e2d15d8283f736c3941dd0e68c0ac">  901</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d1489011ab30e9fc45f5bec111c40d8">  902</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP4_SHIFT                     14</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa6ab6879fc561ab46dfe00fe3e589852">  903</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5b3148e1264e58fecf06eea1227d17c">  904</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP3_SHIFT                     16</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf4c9c2ca72382d93da47443b0e263fea">  905</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf9ed9f32740f8b9af4e4fff3373aa627">  906</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP3_SHIFT                     17</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0fad7264426d90e124920a2f32707f69">  907</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37651f58dfc2cd9b1b7105a821aa97e8">  908</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP3_SHIFT                     18</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga65b51d658b2c8abdb3037dbb55de132f">  909</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c2aec58b5a4cecd1d76d1a55801860f">  910</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP2_SHIFT                     20</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89265c4517a1b3edad3dd51d68965a56">  911</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9642e0ef37faa352c0e6383ae1184dd5">  912</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP2_SHIFT                     21</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6bac5e2ed8cdc194471ffdd39e202b10">  913</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb851888de7464c3cf7604aac54c9016">  914</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP2_SHIFT                     22</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0a1bf27c4f4edcd9c35c77d48c881cbd">  915</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf269ee59444a7009b58137f3049be346">  916</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP1_SHIFT                     24</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bb423c596ecb78c1e23d9954cc4fedd">  917</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48eccf183c93ef49d1ccc76ae947848d">  918</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP1_SHIFT                     25</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0463369151b0ea0dbfe9046ca3f86d88">  919</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga98e4972b5f23d416e012c2726890e177">  920</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP1_SHIFT                     26</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee84972aa2f3c91842a560b8d4dbdf3e">  921</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac6a87baabf4dccff778f7784d9c723d9">  922</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP0_SHIFT                     28</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga88f5917b508d706482e80a4a0b2a35e5">  923</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga29bde3efaa241ca6bf204175cd39fc1e">  924</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP0_SHIFT                     29</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7d1ea8b3754b6cc0e640b1f0d20790a4">  925</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1dbf263f8190817a502edfdfa205a582">  926</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP0_SHIFT                     30</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">/* PACRD Bit Fields */</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb73ac29a92021949417b7bd6bbe5672">  928</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a769fd24072d69dda49281bde8aa20f">  929</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP7_SHIFT                     0</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38af2fc3252222dc67267a0a2d675060">  930</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7de67bee4b18ce7b7770bd7cec9bb880">  931</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP7_SHIFT                     1</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga81000606b0cc22ee2d16633528d9ff01">  932</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1541bc5a396ff4757a8075a90b24fc2b">  933</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP7_SHIFT                     2</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabda740f7895dc692be416300d5614972">  934</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab92c133101f66b9fe77d027e2b1ffdc3">  935</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP6_SHIFT                     4</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab1d972b8671881fdf73611224a0ba8a7">  936</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c24de7a1cdeb9e33106be084e234114">  937</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP6_SHIFT                     5</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga87a4f8c41a2dd61325b9925f18162f71">  938</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2c1a963a2285b42770cfd9bf5ee8e6c">  939</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP6_SHIFT                     6</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabef42cc2cc34075788bf6a5ced102d00">  940</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd1cc7b6434fd8e41b0d0e539f8db7a3">  941</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP5_SHIFT                     8</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd27acc4bae5c7268929069b079beef8">  942</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47526a7dce2f7a686e36dba5b39875a3">  943</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP5_SHIFT                     9</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15dec9390849b4819982f074a01bfd83">  944</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga44fb1cf18f9f9909de263c75f516e24e">  945</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP5_SHIFT                     10</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga17c52772cda4dcd8f547554397668e39">  946</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab4b057a539f1f64222b4640d9c396441">  947</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP4_SHIFT                     12</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7d2f42dc170a611a6c60fbc07919e605">  948</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9401e83298482d8b0cb5e1cdaa799cd5">  949</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP4_SHIFT                     13</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga05020fdba8b87fcf16638e27ef0985b4">  950</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga83984db93961f247670a07bd254ab2fc">  951</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP4_SHIFT                     14</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd46dde3d9414b67db2a20f649e73f65">  952</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadc340a6731a1f80bf6773db11a03624f">  953</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP3_SHIFT                     16</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga653a91d8d13311e63824b4b8afc666d7">  954</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga390e1a4b40b18a57acafc9b39c0d79f4">  955</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP3_SHIFT                     17</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99ea2f4d69ee7b3c8cd2377b9f56f63e">  956</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga534c61c7493422047a9ad34af21e7561">  957</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP3_SHIFT                     18</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga64d283e39d1781d54a3a44b1736f767a">  958</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34c287165d901e8037627e8a6e57a21f">  959</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP2_SHIFT                     20</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec091c81e6e47a41d51fd9830e499793">  960</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaba4accebc864bd50853123fb958ce2a2">  961</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP2_SHIFT                     21</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1585ceedbbfaf2dd3fbeaffd269e848c">  962</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaabe4dbc699fce93ae30f6f9aacd71fc5">  963</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP2_SHIFT                     22</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcd4b3b6c8f30bfb2c00734085d672ee">  964</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac9dda4ac143e1f9b192d0c3881a5ab19">  965</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_SHIFT                     24</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7b7df71ca00c77a7bc509549669454c">  966</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga644673f7f2e0212bd11a3f1a6b85884a">  967</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_SHIFT                     25</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga241bd7210bde69f69f42d0b09b255044">  968</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2016362f517305d3780b3db76654c9e2">  969</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_SHIFT                     26</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6c35b9973f892499844b50d600f19e2">  970</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga393a80798d513d45177147291c0d3da6">  971</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_SHIFT                     28</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71e04e5cf8734bccacc3a6611df85704">  972</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga673fcdf4f6746f32014d13feb92a0944">  973</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_SHIFT                     29</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b4b9b7c34e414f70b7bec814e4d4188">  974</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9fdb80a8a443be4b480e4174d9f94866">  975</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_SHIFT                     30</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">/* PACRE Bit Fields */</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09a9f605281c2e4b7ddb70e8b8bdb14d">  977</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadef361b9d8de86e86f2222359399e2b4">  978</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP7_SHIFT                     0</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4826af7b2acfd85ab3b91cde438d040f">  979</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga102082b3478168eda766855edf21fcc8">  980</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP7_SHIFT                     1</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2794dca193467df550c24215a2edbdd0">  981</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabca1ef6f083fc53e325833662065ee25">  982</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP7_SHIFT                     2</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga31c2f6b99bb8f7ff2144df0d40886356">  983</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92a9cebe0a7bc5d2ed84401b69ab6ddf">  984</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP6_SHIFT                     4</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae71f5005b05fa3769421d832fb1e52f8">  985</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd837cec46301964da9177194680efba">  986</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP6_SHIFT                     5</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34ea2b6a0d7e7a092e4a9142adb87c4c">  987</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga547a1edb04deea6b1373b5bfb3669766">  988</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP6_SHIFT                     6</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58d4e317646bc76212d987dcae39a2be">  989</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeab8c89e291b54b21835d4706ecf0ffe">  990</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP5_SHIFT                     8</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82c8207eb25cd9a7e1268bea14986afe">  991</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaada3e441ab004abd408e29293a3c4435">  992</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP5_SHIFT                     9</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f9bd8d98a1c14801f3e8070b5f72f0d">  993</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga424a5c600d7d32d01defba698c84a231">  994</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP5_SHIFT                     10</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga310456a61c63be5805988cb40a3271a0">  995</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3f301905a0cbc2bd9df65cada2fa8663">  996</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP4_SHIFT                     12</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade400838db99bb25b3379cec50597c8d">  997</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadae4e2d989c0b35cc28314c4c77d11da">  998</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP4_SHIFT                     13</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga06dc2c6b558746816939259c9fdef691">  999</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga77eae028c5ea0a3a1a5c583968278f6a"> 1000</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP4_SHIFT                     14</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf1e5d5f2d24a89248fb0d06c92ae6185"> 1001</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga924c3902e129410a5644c38b3f79ce7e"> 1002</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP3_SHIFT                     16</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae452580ab7058c0c2433c17354e45d2f"> 1003</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6a59f86b0fa98088b2805b5e911c8188"> 1004</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP3_SHIFT                     17</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6d9b77a59b50ae6d499d23d740493f1"> 1005</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0be66b8fe37446b3aa317259099348d1"> 1006</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP3_SHIFT                     18</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac886e6e40113092b7fd454edb0df9f77"> 1007</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab8ec47c762babccfcbd072534c5d89e9"> 1008</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP2_SHIFT                     20</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4484064537555aa3ca213387cb8402cc"> 1009</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaafcca6383b332c9651dcbbdbf1f0cced"> 1010</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP2_SHIFT                     21</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga18dc4372da0063d02945dae766caea0d"> 1011</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafcb298b0b5ed252387c93856098224bd"> 1012</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP2_SHIFT                     22</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea0dc80ac611772aae4f10faff9ae96e"> 1013</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaca8bd73da3c08ad627917ff79bbffe8"> 1014</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP1_SHIFT                     24</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd29af374483ffc1b35e5d02d5f3c1e7"> 1015</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2fc12a1dae4d9c77bb99592f5d7c86ba"> 1016</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP1_SHIFT                     25</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaade2c1c796d31fe32ec0e9e67ad8ce0c"> 1017</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1c62c1e50eb4b5cd08154d227806abdd"> 1018</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP1_SHIFT                     26</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa3f95d1ad0c085fc78cec9950b0e4b3"> 1019</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33e43ff102c16587af4a1b319ba31787"> 1020</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP0_SHIFT                     28</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga748d7f597abbdc063d8d089bfac5264b"> 1021</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadbb6183241cf5602dd8e8cd87f5e970d"> 1022</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP0_SHIFT                     29</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad466232930d5e4ed228f96fc26ead8c2"> 1023</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47620f45a33c83729ba42d5cb7a96cd3"> 1024</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP0_SHIFT                     30</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">/* PACRF Bit Fields */</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9e5031cf93ccc20f6c807c7779884558"> 1026</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf22d62e3a6d2920c5da05ba192828996"> 1027</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP7_SHIFT                     0</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e87c0a628a47aed3cb92a0f589b291c"> 1028</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae53f33c892c6fe1d11ab9228298a1615"> 1029</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP7_SHIFT                     1</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa7e8e5b0b780abcb2a9690a9cec22364"> 1030</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bb28a8a6a6faad442d6389a10ea3ca1"> 1031</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP7_SHIFT                     2</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad0a717d0e12ab6fa59accb16bca4a1de"> 1032</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c02b5df83216b7ab94c0cbf91f3e3eb"> 1033</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP6_SHIFT                     4</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaac7c25727629653c8e40042efc0efd99"> 1034</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac51c528a9babdd314888ace33e7fb64a"> 1035</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP6_SHIFT                     5</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5e0b5d4267d6beac3262de03e6370f86"> 1036</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37ea7d78986c77b2fb07793770b26c76"> 1037</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP6_SHIFT                     6</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ea5e1a455e76339512b3d7738a4656f"> 1038</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3bfcb4ebdb3261c33762fb92d21aa99"> 1039</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP5_SHIFT                     8</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga586c9e6ae8f52c540cfa058c5852be14"> 1040</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1d6e42a27d76c3af3b89442a808735d6"> 1041</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP5_SHIFT                     9</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae091bd70676ba18166002207ae2d9c10"> 1042</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab5eef731412ecf55ec9dc86bd515b4e6"> 1043</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP5_SHIFT                     10</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a8020031ec940851c2ccf417c1dd01b"> 1044</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4641922aac7a732d7054efbfc6a6b895"> 1045</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP4_SHIFT                     12</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74f93ab0426930104003afc0bb598a1a"> 1046</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaba8fd6067c76e9a1b3def03098ad3711"> 1047</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP4_SHIFT                     13</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8835e592aa479a45b48c5b9c4fd297b0"> 1048</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9efb4cd07eea9e6a566404b4dc05f60c"> 1049</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP4_SHIFT                     14</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad87fdd39f1668bf8d6e53236e5f87059"> 1050</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga45aa311c2dfed4f77a344f654569ff6c"> 1051</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP3_SHIFT                     16</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0bc52619375483c1cf2b448788ace622"> 1052</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa982aaf35911424279b47dd9e54eadb"> 1053</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP3_SHIFT                     17</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74184dc3f39e20c8f9434dcac5060d2f"> 1054</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73ae357e5b43a447abf64beaa615c037"> 1055</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP3_SHIFT                     18</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafaccdf2fddd8d63f8180d9e56f921a9b"> 1056</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga983b0e1aaae08c8b403e1f005301da2d"> 1057</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP2_SHIFT                     20</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d3a86b85f34c9744b470e2cd2ff6b00"> 1058</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad0d4a8aa4280ac15edde751626588663"> 1059</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP2_SHIFT                     21</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3f8e1a91ecb9d68f8738c8a5dc0dcbe"> 1060</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad42b1d7f0c64c25514f04f84507e1a0e"> 1061</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP2_SHIFT                     22</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47e7b3e22494a83ba6942d54ed7d1835"> 1062</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadad146252c4d20d73f2603366b5ebd58"> 1063</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP1_SHIFT                     24</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga02da010889ce203dd0750604ca9cd428"> 1064</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb837c25b68ce7a946e445b28abd3456"> 1065</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP1_SHIFT                     25</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2e1b7d278d5b80aa9eb53c725050e6e"> 1066</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4c490d4d315696d08ddb17129673f09"> 1067</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP1_SHIFT                     26</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga29803aa48ee5f63ae66a7d8caae448cb"> 1068</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0662391ff7ae560bf6366f017d3b9ff5"> 1069</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP0_SHIFT                     28</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3059ddbcdb481c14c1c4475f0c7a2187"> 1070</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga196be9f32f99dc87fb5f465c9a0a8491"> 1071</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP0_SHIFT                     29</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6cf11d6708087f30efedcabc091b67f"> 1072</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe11d5bdab683e0927748a0a96a63197"> 1073</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP0_SHIFT                     30</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">/* PACRG Bit Fields */</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga31c1a6af89beb1617d51248384fb1b6a"> 1075</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0f772b20c70177238887afcead29852b"> 1076</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP7_SHIFT                     0</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73a957313268ed8b9d3cc631be94bf3e"> 1077</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga636f5902da8b5ed2438cfad42cec3a9d"> 1078</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP7_SHIFT                     1</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0c81242b85b708f8f5c235b1b2be70e9"> 1079</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7c8e3f63cbb70686a1ab226b507ee7fd"> 1080</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP7_SHIFT                     2</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa519d90a291713d2ced7913cc7c3ebf"> 1081</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c3fdd3972afdc66817ac9121126cb3e"> 1082</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP6_SHIFT                     4</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga896b49d6f57d552e1ce1d9a953a3217d"> 1083</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f9f51b0af33746305ffdb22923f041a"> 1084</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP6_SHIFT                     5</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7691889696be1873cd39a312e86bd8f"> 1085</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56f8d2fe89205b6e43a114af5abf0382"> 1086</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP6_SHIFT                     6</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga45c8d04854459b56723eb00ec05dbf01"> 1087</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4a038beba2d9f011407e461085f9d797"> 1088</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP5_SHIFT                     8</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac37b0fbca617ddbedf54084f9ab95505"> 1089</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gace90ead565b1a4b9e54ebdb1513b4ab4"> 1090</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP5_SHIFT                     9</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33b849a4a8be9606de8b736ae32ac1e8"> 1091</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58e9da304f4ab63065e1ed0d16fb17d0"> 1092</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP5_SHIFT                     10</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4d6a0283f7399164ed3aa116034235f"> 1093</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1353e6338e6325a9d20b784b08116f37"> 1094</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP4_SHIFT                     12</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d332198dc4d0bc5c00a0991cc0ad930"> 1095</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac00ec16b624883c72bd6e8846528293b"> 1096</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP4_SHIFT                     13</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e3634745c8be430670ed0d77e8b1cd0"> 1097</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3d3f844b4b8942a3583e09360fd4aef"> 1098</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP4_SHIFT                     14</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacab984c87246b2dc9ca6b4bb85acc24c"> 1099</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8783d6aedfc18cd875346184ab1c680a"> 1100</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP3_SHIFT                     16</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad3d0ccf4ac6710923ab6863b157db064"> 1101</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga512231b18e005e314b909698d27a6fdb"> 1102</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP3_SHIFT                     17</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga40dba10c660daa7b76a65fadea191536"> 1103</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga07d1409612cedfce72fe208ea5620577"> 1104</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP3_SHIFT                     18</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga13c9ec7cf11fb793b6db181633887de5"> 1105</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c4d9abf6bcc1b640ac7b4776bd4084a"> 1106</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP2_SHIFT                     20</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga987a7de6bc9f4e3da4225d628ba97b49"> 1107</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41b3a2977ec0b20fd1216cfe73198a13"> 1108</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP2_SHIFT                     21</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a1ef38d40b35bb74bbbdcf2dc307d2f"> 1109</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac96633d0a08176c1e41ade0991ffc926"> 1110</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP2_SHIFT                     22</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3439f0738de26e4c7ccb572799cba0d6"> 1111</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac37dd16ba6fb13c582a25c30075b9db7"> 1112</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP1_SHIFT                     24</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gada02be7d1abce772ece312977971f0b4"> 1113</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f3767d4fcaafb07c9200d81a6a24bd3"> 1114</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP1_SHIFT                     25</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5e243cd7212a8b1214be24d78005b09"> 1115</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga079300e6e5872ceb463b2b51a5272076"> 1116</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP1_SHIFT                     26</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae025e267c4a27be7a58990361788f39b"> 1117</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1aa2552c72fd7b2bd6f6909e23e58fd7"> 1118</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP0_SHIFT                     28</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec93d2d689588913e595fb43f40f093a"> 1119</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0003fbf3eef9b2c8e4f741ef0f3275de"> 1120</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP0_SHIFT                     29</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacaac7fd168acd47222b0c9e9a3986323"> 1121</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22fdf34af3638622ac5f4f1079f76e0b"> 1122</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP0_SHIFT                     30</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/* PACRH Bit Fields */</span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6e73c7e30191e0fad1f05b098beea8d"> 1124</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9324cebe55b33bee69d86a86cd9d4767"> 1125</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP7_SHIFT                     0</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85499f7844098271ae35ce9c75e0e216"> 1126</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf030ab1c75b1ebc95bfe6fca9212a176"> 1127</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP7_SHIFT                     1</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6335ff0eb2328451109ca1069f7aab74"> 1128</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5054a16e4521f511422a4206ae884c11"> 1129</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP7_SHIFT                     2</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54d6df4736585e900d11f5658959b952"> 1130</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaadefdeea4733da55aa75adf0be58360f"> 1131</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP6_SHIFT                     4</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2942fe18c979f84ed4eb9fcfb8d85661"> 1132</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0ca41e0f8484c59173e01c53a7dd877"> 1133</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP6_SHIFT                     5</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae170f658352ea79922e4b12bb25b33c7"> 1134</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga50c51aa32248b384a88081530783dc49"> 1135</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP6_SHIFT                     6</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2286eba21cf89662817c8b0b0ba89319"> 1136</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga10ec2e80e29b0165d7824e3aaec2b24a"> 1137</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP5_SHIFT                     8</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1a6ac6105c5a955b9dcfd40285610199"> 1138</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47cf8e8f5d6d7973e80aa66e39adc116"> 1139</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP5_SHIFT                     9</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34882e34e1cb95c7b260c59ea38422a7"> 1140</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga651606745025ef5e573cbbcfbce9576c"> 1141</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP5_SHIFT                     10</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e1e882bf15e7baf017baff758946bd2"> 1142</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga317a4a100ae899852366b9f78a15e774"> 1143</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP4_SHIFT                     12</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae854e996a920dce332f58f24b7a29e2d"> 1144</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadf4718dbb04d5440e468639a79a3184c"> 1145</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP4_SHIFT                     13</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee8c4aada08fc5b369fea1802e83bf21"> 1146</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1ec7e7e15a062937dcab06cc081cf730"> 1147</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP4_SHIFT                     14</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2b37584a38aa557198746b47081d5cd"> 1148</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga59a98495ca457c3bc32905e5726cc2ca"> 1149</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP3_SHIFT                     16</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd40bbaf39d62fde46c7115c5cf6f052"> 1150</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac82d47d244461257d65eee9eac87806a"> 1151</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP3_SHIFT                     17</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad1010fcc65db60bb29654390130e8a67"> 1152</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1b9c4b160ca3b0d2dac62596f069b86c"> 1153</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP3_SHIFT                     18</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5db2a0cc647700e09917f238f362f557"> 1154</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga192e269418928d5af81015c80880ea8a"> 1155</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP2_SHIFT                     20</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga93d1ce3ca810abb1372e26a0a773f111"> 1156</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e39769cd6d49e3fbd0363bcdabfcf8a"> 1157</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP2_SHIFT                     21</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ca1bcae348acd71536e31efc8373a5c"> 1158</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4e8423c6cbf58ccab66d70b7202025b"> 1159</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP2_SHIFT                     22</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e2f01951998b670ee0b9e8fd3a1826f"> 1160</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga352e2bf0f4332e0ac72ec0281c12e105"> 1161</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP1_SHIFT                     24</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad57bca9c6a0696ff5ff69fb0095e1d40"> 1162</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2b431a34d1df62b2702605212d674116"> 1163</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP1_SHIFT                     25</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8589686bfd42b91c287dade9448bccea"> 1164</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2ed240b86e914d9651d23c7a82ba6dc"> 1165</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP1_SHIFT                     26</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga19347470438077f9a7bb86277fb35b25"> 1166</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dca4b86d51d4bb3a756d466936c57b3"> 1167</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP0_SHIFT                     28</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga553a81f66ab6f4a89c8ed5edb75d6caf"> 1168</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2e196f27c387540cefb7f247c65bd6b4"> 1169</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP0_SHIFT                     29</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6ed580d07b507f6bf5dcdb0e9bcfd5a"> 1170</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e524f1e86a8c6fdad36f680445a8edc"> 1171</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP0_SHIFT                     30</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">/* PACRI Bit Fields */</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac933f53ace72a51dfca2af1b99912984"> 1173</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf0b52089ffd5e72547a8df691771d7dd"> 1174</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP7_SHIFT                     0</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9b95f33134cae02f776172edf177e99f"> 1175</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2efcbc08c7ecd10f34a8af4050ae4cac"> 1176</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP7_SHIFT                     1</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f2c2cabd47eb0ee5ffb1a7575a7e92d"> 1177</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22b22c5f4da74fd5ca7258dcd62409dd"> 1178</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP7_SHIFT                     2</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3203c13406718a63178798f80a52035"> 1179</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5cbfc0199dff090b632db05ea342e23"> 1180</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP6_SHIFT                     4</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabfc009b4d0b4c63db7de961196b4b373"> 1181</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaffbff3456213ef2eaedda0dea3fbf876"> 1182</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP6_SHIFT                     5</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92ed4669c9445ad7e0d44ab9963436c4"> 1183</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa646d700fd9b1e27e2c2d9a8942425f7"> 1184</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP6_SHIFT                     6</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga809caf00e0a05210fc3eec9a758457b0"> 1185</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadf6d56798bf51228bc0f4d90272d7f98"> 1186</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP5_SHIFT                     8</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga371752f022b5d9c19d681d694a1d99e8"> 1187</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6b3836c5cd269598784b476e039435c6"> 1188</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP5_SHIFT                     9</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga69e5cb9af3da29b0e820f7d48a6710d3"> 1189</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6198c3914083139082b70eafbacd3c03"> 1190</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP5_SHIFT                     10</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadfe148297102ec77ddfd783bce8a5b2d"> 1191</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga55678fdedb3c94e36eddf27cb3f3a53a"> 1192</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP4_SHIFT                     12</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab22e3781ec27b7512bd7ec83e0452a2e"> 1193</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3dd43fd57edfb9e2015dcf90017143e0"> 1194</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP4_SHIFT                     13</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga66acc79edabe7a8cca2648f210874c4e"> 1195</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad812f46654657151a41a237fe6687b6f"> 1196</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP4_SHIFT                     14</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaab37aeb69479ad2877f40f8dc4531064"> 1197</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga685a752feace16ae1f8f357e7c81d5db"> 1198</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP3_SHIFT                     16</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga353aeec3d204ec3ea3ca7da5186cdb48"> 1199</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga62f3de52bfdbc1d9fd75a09f842c5be7"> 1200</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP3_SHIFT                     17</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga45db64abf7c8d5f5a733b9662f157e66"> 1201</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec58711111a239028b159d1beccba3b8"> 1202</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP3_SHIFT                     18</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac91a6f9b0c76b236fb8276be6c535328"> 1203</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c8d2595b82ad179d303f8f327e2dce3"> 1204</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP2_SHIFT                     20</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3494221d5caaa4d96d0299479a4e9218"> 1205</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gada1df2564483d22123ad32fc115a843d"> 1206</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP2_SHIFT                     21</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ef237602a2693d74728c4424a9de5cb"> 1207</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34d206e4644b39811d4cdebae9aeaad1"> 1208</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP2_SHIFT                     22</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab3d1df499e2d19b5205f506473b75598"> 1209</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2c7ce4fcebcb8463b5e545c38816163c"> 1210</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP1_SHIFT                     24</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2066be7a51afdec01b811bed88f0bdbe"> 1211</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac135a5f861bdf3228c81b7f16a800e47"> 1212</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP1_SHIFT                     25</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ca164d2f33178f4aed31fd5d62296af"> 1213</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga246f4e35b609e9445b386265483c6dea"> 1214</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP1_SHIFT                     26</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae7fc50bf35e262b9543a490b6d91370a"> 1215</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33dce6026ec6a9fef299d71c0d8c16bd"> 1216</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP0_SHIFT                     28</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38b6146379ddb37dc4dd7d6e138ee5c9"> 1217</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga626539c0aef04a3456f7c32a4157c953"> 1218</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP0_SHIFT                     29</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d3b3e823a7870628490a44e80329353"> 1219</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa410004f31a6e724baf4d8cd425137ef"> 1220</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP0_SHIFT                     30</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">/* PACRJ Bit Fields */</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f6555984f62501575fd2f9d58ed8a39"> 1222</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e66f58ebd5e384e2fea98ad200c3c4b"> 1223</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP7_SHIFT                     0</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dcd14db8aa95d16eabb32f70232a6c8"> 1224</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6fadc0732bd0fcb36a2192481b2b8fe5"> 1225</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP7_SHIFT                     1</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga30656d5b64b623e7e5f62079ed3e283a"> 1226</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf02780f9071222c73fe65b109f38b156"> 1227</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP7_SHIFT                     2</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga406cbdba3cbaf16b409a172b3660233f"> 1228</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9733cb9ec2bb94d652ad67e09fa173ce"> 1229</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP6_SHIFT                     4</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabbab727c1e4f31029988bbf20823ba7e"> 1230</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa230d539f0b185c2071ce3cc14dce99b"> 1231</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP6_SHIFT                     5</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa651a071c3ce6502d5897c876412512"> 1232</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6301b69c16cdd8df3ea37501a61fb71d"> 1233</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP6_SHIFT                     6</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade0caa8ee892aa4f52bd52a68a97a74e"> 1234</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37155b723b173bfd7ae1aff5b538170a"> 1235</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP5_SHIFT                     8</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e1101fa1c6ffbc53d214d83b146ddd2"> 1236</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2938ac4e2d74e78a50b8732868ad3bde"> 1237</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP5_SHIFT                     9</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e38350a75b0e58b874eeb1a0bf44d0a"> 1238</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga44c6c526316e266930155ee6164c4eb5"> 1239</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP5_SHIFT                     10</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeed6c539660d696ea02ac6db14cd9d67"> 1240</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf64a6658b31b74eab561db91f64f5c6f"> 1241</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP4_SHIFT                     12</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf1710683ad5f43eefafbd264662b9814"> 1242</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga260ae9d09223c8a1bf0ed7dab8c5071e"> 1243</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP4_SHIFT                     13</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaebe43e90c68faf616d65023c8ffb9721"> 1244</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga586ecb75e03446ebdc7f6cc12ad38c50"> 1245</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP4_SHIFT                     14</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4a77a465f155f65c9a65d9891d0da9cb"> 1246</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga43d6714608a5463d467b963106dc42fa"> 1247</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP3_SHIFT                     16</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ad912c877b726eb6aac147e20441768"> 1248</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab5d01474f79b78fab907fe87f8112fab"> 1249</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP3_SHIFT                     17</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0936526072b7c1cdcafcdd49530d4b8b"> 1250</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5482c8ad612901797144336d84cfe79d"> 1251</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP3_SHIFT                     18</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac450543f7cf9c70fa510fe14a4d9281f"> 1252</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa333e64f1f89dd2a04eda478410f1e2f"> 1253</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP2_SHIFT                     20</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf8d56e51bb37bf9a355e9df5cb4f45b8"> 1254</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga292cf7ba35be9b4bba8f37fffe22b9ab"> 1255</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP2_SHIFT                     21</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7fc32443b5c444d0906620ee9f416e63"> 1256</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadeec53186f683101a52f41a619299ef0"> 1257</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP2_SHIFT                     22</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga193a682c0aca79f08cd27f56bccd2e13"> 1258</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga888db72e1839a2009974c88da81cc340"> 1259</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP1_SHIFT                     24</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f954299ed96c89625f8767365dcdbdd"> 1260</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade30656b93fd7acb64b5168ccf471a2c"> 1261</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP1_SHIFT                     25</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf81780b0d6a382fd4c3451f2dd1c8671"> 1262</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga528b1a6930491ad806bde225f2076dae"> 1263</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP1_SHIFT                     26</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac789e0900f2bb960cddd5a2868558174"> 1264</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4001b95beeda1f751216082bf3bbd981"> 1265</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP0_SHIFT                     28</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga17da301df0d9857525b7cf277100c03e"> 1266</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8afcdeaeb9b8e821b6b4eb89caa02af4"> 1267</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP0_SHIFT                     29</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga664f29205468e6749a47af7bd545d08f"> 1268</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga57c9252b7528b84030d20ba75ecc2ef6"> 1269</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP0_SHIFT                     30</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">/* PACRK Bit Fields */</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15885b46fbd0c0efcc75fb7860aa135c"> 1271</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga00fb08763e8a85d9446f9bc4a49999d7"> 1272</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP7_SHIFT                     0</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5059b2dfaaa78821e989bbc596dc0dc9"> 1273</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e4f5cb837b3a58b987085450642a232"> 1274</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP7_SHIFT                     1</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe12052e7a0ae0a6b28f3ccacbd139da"> 1275</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f1e1317f816d333cf287b3d33a28257"> 1276</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP7_SHIFT                     2</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa96913803b9ce07ae923bfa0a88058ac"> 1277</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa2f7e26cc7c71c6378ddde7413a66295"> 1278</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP6_SHIFT                     4</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3f359d3fde08ccbd7c7cfd52697ee189"> 1279</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga163582703b3485d3a776453700dd3bb2"> 1280</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP6_SHIFT                     5</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac949f27e0cf312252bc9434a97b6595f"> 1281</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga601db7aaa36eebe7d4e5708934ee9f48"> 1282</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP6_SHIFT                     6</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab28047b3fe96c8a7538b21e6c5e08c56"> 1283</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga344be452776d14f7584d829f6b1f408e"> 1284</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP5_SHIFT                     8</span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadc581b440557d279021ed8d65ba94de3"> 1285</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2c9af152f3a7c022ee6c2ff7e673a7f4"> 1286</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP5_SHIFT                     9</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga69976d69929484fbbf8873caa6060619"> 1287</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga442ab73a0c17db7c1836c472030cc8d6"> 1288</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP5_SHIFT                     10</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48db17210fe55fa1ce21f0836e940012"> 1289</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5d1232d21ec1ebc71208f60bbda96ed3"> 1290</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP4_SHIFT                     12</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7d3b56d98f22e510027fb7ec580c80a2"> 1291</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ac65b2020ab8bdd7c7970e4e6e3b125"> 1292</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP4_SHIFT                     13</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae131e6c205f1bc59a9e568c70096490e"> 1293</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaced5f63ead2da91f5eda9d6fbe8b4be0"> 1294</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP4_SHIFT                     14</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae1090b69cce8b48aab014c5c993b1892"> 1295</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1489da48829c3575c8889ab188bf9d68"> 1296</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP3_SHIFT                     16</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga547d8a24cbb45a1528642e647a669edb"> 1297</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b38da2cc15c02970f7004f77602d903"> 1298</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP3_SHIFT                     17</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0c0b21d42bdf53643432cfc9e6185b61"> 1299</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2ce4100fe4013f16c00777d2034d9b93"> 1300</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP3_SHIFT                     18</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4133f2128f9c9def47322e8f70707d2"> 1301</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga689872c13b85beaa787d9988c754e4a0"> 1302</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP2_SHIFT                     20</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d9748a860696928dec608b3ad5b8fc1"> 1303</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga91382e195d86100bc0edd1f79f3d4685"> 1304</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP2_SHIFT                     21</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8d3b5e60dc3c7d2d6131718ed5a63c8"> 1305</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ea3923a30c7eb82e8983ad44ca18fb2"> 1306</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP2_SHIFT                     22</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7168a15a7f6a530a110837dcd79135ee"> 1307</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga679e6b6ddf543077e521b4aee8f758d6"> 1308</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP1_SHIFT                     24</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga27f20a594ccdd60e94a0dcf573937cbc"> 1309</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d57363e72571d3694fe8dfeef5685fc"> 1310</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP1_SHIFT                     25</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa2a112318ff0026b5978abde4c76e284"> 1311</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga700f8a7b64f0c4943958fc5230e0aa5d"> 1312</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP1_SHIFT                     26</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c115f9c89041a2fdca48962be0ca305"> 1313</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf611117bf345f20ab9439c99a65bcafa"> 1314</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP0_SHIFT                     28</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bfd4d9c76c24186ed8132d1519e4a67"> 1315</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e1697040b37aa4bb80f29a12b3d4c8e"> 1316</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP0_SHIFT                     29</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25e1f66e3bdfb5f67acc221d1e9d8ebb"> 1317</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae656b1ce173fb026b6a4318795612c2c"> 1318</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP0_SHIFT                     30</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">/* PACRL Bit Fields */</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaad8600c1f3d8c788e50c3156d1000917"> 1320</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga800d08dab0f51ed296a0b0735e2e4d66"> 1321</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP7_SHIFT                     0</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe1bc072057ede25a7903dace778da5a"> 1322</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaadcbaf86fc011273154bf17772911bea"> 1323</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP7_SHIFT                     1</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2149c97089452989dad4f2c95d761910"> 1324</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga721bab7d999f3374ada830d34a39721f"> 1325</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP7_SHIFT                     2</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2f00aef771e91e1a0a6121b495d6c14"> 1326</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga072a8faf22ce3360e21c0e2fef4f7889"> 1327</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP6_SHIFT                     4</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c24d04d5f0adf4b03c105a1eee56971"> 1328</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56f39475699307f1d6428a8452dc7e94"> 1329</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP6_SHIFT                     5</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3954c32883e5295a469c2c70f30e6d3"> 1330</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3af2f0e0e6e990bbaea09c041f4ae847"> 1331</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP6_SHIFT                     6</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae448b93ba59e346f96290eb98581ed98"> 1332</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8e45641d4435dc3e9949290a7ce046a"> 1333</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP5_SHIFT                     8</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37ca89db9098ef3ed1667a88f74b3e4b"> 1334</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf6028e14c39606db3214b388acd3be1d"> 1335</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP5_SHIFT                     9</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3a0316e50669c13df32c3ac737a363c"> 1336</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa399f9eb630f501e1e00d83399dae15f"> 1337</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP5_SHIFT                     10</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82f6cb74db5134426b93f89dfe7774db"> 1338</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b4bf67ee6ee0963a1caec1449c8ce76"> 1339</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP4_SHIFT                     12</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga40707fcd6d00af4eca807dcf094439b8"> 1340</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c6514302b06ddcd651142b471a51dd7"> 1341</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP4_SHIFT                     13</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa024c8bc682b7e51336073384f3e80fc"> 1342</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga90480ac8e71a7922d880b2a1c6400122"> 1343</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP4_SHIFT                     14</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad6f95ec5e9bcbc080d295db7f241d5d8"> 1344</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaefff04f7378e61fcc9a246cb58ca1f74"> 1345</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP3_SHIFT                     16</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee4384a98338ce605e56da5901bcfedc"> 1346</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ec2e1684d29716b333031ebdeb86ae2"> 1347</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP3_SHIFT                     17</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb829ec4870ac8a99ab6e3f683b6f56f"> 1348</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabc1674c43d6856eb907733c29e99afac"> 1349</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP3_SHIFT                     18</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d4d737074b8d13902a1ab378abcf333"> 1350</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e7564f6e9b319f465b33bb9ae7a7039"> 1351</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP2_SHIFT                     20</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab01249dcc888add36ffb568f86b6e749"> 1352</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga622a1ec673e76d5e59a9011abfd02b9d"> 1353</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP2_SHIFT                     21</span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab8610002128f107ec5adcab92fc9f31f"> 1354</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe98bf55d378e6b71692ea6b6b890865"> 1355</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP2_SHIFT                     22</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga803c07007800a44bc6af77934bb17be7"> 1356</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafff2f69445a04798fc4c11e9e5e4f160"> 1357</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP1_SHIFT                     24</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga906d8fa56769e12d438090dca4ebcb69"> 1358</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73ade8625dbe5121d5e871b91c394abd"> 1359</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP1_SHIFT                     25</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec0ae8a4db0b0a8f69e5c6b85b85fcb5"> 1360</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2da94a2960a1befd9a63381d016eb0fa"> 1361</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP1_SHIFT                     26</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaefd0ffd9d4a2ba5b9700ff85ba7e6c9b"> 1362</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4ee7c9015ca3ce0a1af0e5e6eb68cf6"> 1363</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP0_SHIFT                     28</span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2d38d55a84ecc02f53d03af165de462d"> 1364</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad463bdb994530b66aa510e16b99666b5"> 1365</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP0_SHIFT                     29</span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga57d8e6c512f706b15c738de291de079b"> 1366</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1fb5b6e8699d14ecbb8698c7e9c98c5b"> 1367</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP0_SHIFT                     30</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">/* PACRM Bit Fields */</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab1b4268a6ecb331c6b993fa656528a47"> 1369</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaf1538667d3a7ecbb44037b94f52ded1"> 1370</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP7_SHIFT                     0</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ad034a32c127eaf97de2057ea979568"> 1371</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab4675f7275ab835675c72b5f0a0d8ab2"> 1372</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP7_SHIFT                     1</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c6a7b0a9525f9dd09e5d64bad2ba190"> 1373</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7293cbe73c765a6a916311c21eb0c74d"> 1374</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP7_SHIFT                     2</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga831695419958ac5a45fb91b42987a82f"> 1375</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga757b6de31806fba494ee1172e8bcebc3"> 1376</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP6_SHIFT                     4</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae0de7eee169f904f2524d406703f2802"> 1377</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6403d58a0ed4aa0881ce22c46e860607"> 1378</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP6_SHIFT                     5</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaff1c0d87da3e5e3411d9627ddb4e4d25"> 1379</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8853bd06509dfcfe9871edbcd5d893ae"> 1380</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP6_SHIFT                     6</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58c0b8530dc23889508df4f74eeb79d9"> 1381</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb65c15234320306afb9d8fd3b9b7df1"> 1382</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP5_SHIFT                     8</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad77e25d3dc53ceb710cdd7313d51d858"> 1383</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac831b6006b038a824dec0cd071d8227c"> 1384</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP5_SHIFT                     9</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga08ac369cc837b8eb1b8f2803059d4e7f"> 1385</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dfd2726a83114fdeb86c84628135ed3"> 1386</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP5_SHIFT                     10</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga525af3e202e2033f1f7561277989b760"> 1387</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b654374c7c4e22ef97005746f343009"> 1388</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP4_SHIFT                     12</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd70ba34033f811730f1ccb84daf0201"> 1389</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a3e77be99e75550503f7c5b71f3f338"> 1390</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP4_SHIFT                     13</span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14d029515875232b727e36844ecc8249"> 1391</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9fc76b0cb29d106a835ef7905978be39"> 1392</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP4_SHIFT                     14</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d28a3c9779892919330279a33555751"> 1393</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabfa8070a81960bcd605ec46272af76dd"> 1394</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP3_SHIFT                     16</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae951389caa46549b62841e9432e83f03"> 1395</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga146dd3037916720c4f86c5ea5668379d"> 1396</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP3_SHIFT                     17</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac60a0419b4cba60bb36772a82aad04de"> 1397</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5d793a831a5ea278d46d9cb639eae572"> 1398</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP3_SHIFT                     18</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad15af493ee1cb5349eb13c39a0f8aaf4"> 1399</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3e6b0078d445ab5ccef3399bb7d2080"> 1400</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP2_SHIFT                     20</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad7134b017c58391217c18adcf22193b7"> 1401</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae090abb4397607dfbc9aed6a3f76196b"> 1402</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP2_SHIFT                     21</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd46aded4717f92367f67dcb6a2d9997"> 1403</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabc851a97b4b79dcaea4dd6bb31eb4241"> 1404</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP2_SHIFT                     22</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga569fcf266897909dfb3772a44caed513"> 1405</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd96ab7fddfae6d60efd93e20fc5512c"> 1406</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP1_SHIFT                     24</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f25421d89e73f7449650d855a71f812"> 1407</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad5745b23dd48b7ff19410ee5a1e7d6b7"> 1408</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP1_SHIFT                     25</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga31b6d5109d958dbc8d34e46e5ab49db2"> 1409</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d72f95920b7643efb797ce7c78bd110"> 1410</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP1_SHIFT                     26</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa7d99491b3e824cf86d22211d28ec36a"> 1411</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaab4c4798ee2231b2e398cf39674305b6"> 1412</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP0_SHIFT                     28</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga84cec7a6c9667f54a37bba5beb64e032"> 1413</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92388c5bbb649738993d066ce8755f2b"> 1414</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP0_SHIFT                     29</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeeebe0a8259e971ab63d9ce8a1576bd2"> 1415</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga46922ecc0b641603107573cba7a84dc1"> 1416</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP0_SHIFT                     30</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">/* PACRN Bit Fields */</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec5f089f628c32d399bbe6ed2e3dfcc9"> 1418</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga04cafa9eff42e145fece56b997ae83ee"> 1419</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP7_SHIFT                     0</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1000a4bd55fe0e5f30e82344f18c24c5"> 1420</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga862ae8fd2cdce6bb58dbf89582326cbc"> 1421</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP7_SHIFT                     1</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga02b86628ee62e44f1c4bae10dbeeb500"> 1422</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5f23eed2592489a9bd76ec02a605543c"> 1423</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP7_SHIFT                     2</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39db1c7c1a844ffb28fd18c7998151dc"> 1424</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4e7c7417b38f6de076b3c76bad53d7f0"> 1425</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP6_SHIFT                     4</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga60ce08776f9b4b2c1f2b97c279351d6b"> 1426</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3df369e663b60077a88591cdb98c780b"> 1427</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP6_SHIFT                     5</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga611c21250d3290b69492bd5ba1a40c7b"> 1428</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a5a16d7fa003c043c7f1c41ba468bf4"> 1429</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP6_SHIFT                     6</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad5db6c4a33eff5513411fc0963849edf"> 1430</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2e7c03677eeff2daa9926ac1f0b6bfda"> 1431</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP5_SHIFT                     8</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcdd591eca41f2e63a6e50bf73291083"> 1432</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7fabc3d9ea2f6588f94d846c8677b6e1"> 1433</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP5_SHIFT                     9</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga62e75ecd188c07b80c9f807982473e2d"> 1434</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dbc47af9d1289544e2a1ac0155ba0f9"> 1435</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP5_SHIFT                     10</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga30d8eb4cebed93c5cbd56602e105b295"> 1436</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7338e6e34350f2343815aadd2faf2cd7"> 1437</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP4_SHIFT                     12</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae55014188b7dc2d8ef139ebb56b99355"> 1438</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7345147db87018f9e9d78b4cd809ad23"> 1439</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP4_SHIFT                     13</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ffd04c2bf3e71c90eafa15c3c3bc0d0"> 1440</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4a8b0c3528615eb84ca621032b40772"> 1441</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP4_SHIFT                     14</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58cfff9e5dcd1703087acc7851c4972c"> 1442</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga423982e142cabf99266c1e2412c6d559"> 1443</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP3_SHIFT                     16</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad77fad4a80d659ad3aa753fe2c7ff7be"> 1444</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad54c0f7e77c172141f608dab604bed96"> 1445</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP3_SHIFT                     17</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a05b95b3d764b856f9731c5c1fb5b4c"> 1446</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3aa6dd43b0bf34f36ad895cf07ebd3b2"> 1447</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP3_SHIFT                     18</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga42c229b1d1a656e908140ce42f69dea0"> 1448</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga55264ac15000e7a65c1b3ece9ce50c2a"> 1449</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP2_SHIFT                     20</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga808a3a41e8c2169a806b5b8376dcfe72"> 1450</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8a5a52975a1ef41510845556222bc10d"> 1451</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP2_SHIFT                     21</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d358a7ce59552bbd61d80ea13e0af33"> 1452</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga40c250cc4e6aea6ff7114e697930dbcb"> 1453</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP2_SHIFT                     22</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga635455c5582700c509c92e57da0d2951"> 1454</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga180bcf6b74808060fb32888e0c55df14"> 1455</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP1_SHIFT                     24</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb6bc84650cdad0c9becba836de9cf45"> 1456</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac732c81bbc1619d8d0da6895ab7866f4"> 1457</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP1_SHIFT                     25</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae9c06e20322a0251ebd7bbf695918655"> 1458</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85a1c85ee827d9dda3387b3c49c494a8"> 1459</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP1_SHIFT                     26</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa65d16a8ef57d9863108502ee7ec35e"> 1460</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaca5165b8816e465b136db3c0cec9c8dd"> 1461</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP0_SHIFT                     28</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3c361cda4815ea73ef80bfe50d0f30a"> 1462</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38fa165b25262b49b3be41ab2d5fc5d5"> 1463</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP0_SHIFT                     29</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga76f688ae6b2df7fdaaa93fc06eed26b6"> 1464</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2360431fcaf89041736329326fdc97a"> 1465</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP0_SHIFT                     30</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">/* PACRO Bit Fields */</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ed27808ffde1c176ac8af849f0e77c2"> 1467</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb00e6dfdae9ad5ff353e7c124b4368f"> 1468</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP7_SHIFT                     0</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad48f775abbe6de940785427239a3af79"> 1469</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad1562f6be1339b36db265b158b849511"> 1470</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP7_SHIFT                     1</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacda873f6c87c192f4ed85a919856649d"> 1471</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad3593cdd8cb81926913e6af6f816c401"> 1472</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP7_SHIFT                     2</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1a1bdb1b8c9110cde5b987dc1cdc1380"> 1473</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5cf166614d988c7101ccc27e9fe50746"> 1474</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP6_SHIFT                     4</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga80cf9bbd9536b212c1831edd730fea5e"> 1475</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga91a69e07f7a2a28035365e0961656fb8"> 1476</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP6_SHIFT                     5</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4c1726b597450aeeea537323351f8878"> 1477</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab16b610d85d52bc44b5e2d9bde7dd28b"> 1478</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP6_SHIFT                     6</span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1b5d425f3cde743399cb80de98329d2e"> 1479</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad9a64afa78dd9a291ca4bc472c1bf694"> 1480</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP5_SHIFT                     8</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga95752e7b11350c5a4586c9d3e57d900f"> 1481</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6dba5afed3c539f8ad60a9331e70f5c0"> 1482</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP5_SHIFT                     9</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ee1ccc7f3d578740f1c6dd77b1d69f6"> 1483</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga50daadd4766d154f7b7dedbd7dd3e825"> 1484</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP5_SHIFT                     10</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea0a9c2e455440f621b177240817ad82"> 1485</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga567678fffb209ca17cea5e5ec517e5a8"> 1486</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP4_SHIFT                     12</span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga021b41a7b5cfdb145c033a83a87fad8b"> 1487</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e3cb78aad9c9882c190224670284e04"> 1488</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP4_SHIFT                     13</span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf193f34c00b613e0b769c0a8d8e0245a"> 1489</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae2ef9022fbf95acb3e50dee286546b3e"> 1490</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP4_SHIFT                     14</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga993a8f51e70e4108a24bf96336050136"> 1491</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga355a74c44c769797ffc72a0ff1d55a75"> 1492</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP3_SHIFT                     16</span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeb33df674806cf9074684fc234adba3a"> 1493</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f9139cc9fc7c0c5d65c246c78857bed"> 1494</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP3_SHIFT                     17</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad13bb308b2282ee4490af56fb40a076a"> 1495</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa8a0c0600098f63e8e87911043de6ff"> 1496</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP3_SHIFT                     18</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2d960342689efa66853c4197932feef2"> 1497</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga97553189904ef25430ecdc72a8c2f5d3"> 1498</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP2_SHIFT                     20</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4dfb64bd463f84591d6040388c7caf87"> 1499</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1773aa6de3588e8e57376ab3e2d4545d"> 1500</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP2_SHIFT                     21</span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga808d6652239c69efc277cac5a0c8475f"> 1501</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7b67fb0767452471cc1ad1afc9d5e142"> 1502</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP2_SHIFT                     22</span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga26b62ac3d6a4b73a5ab591d34080d80e"> 1503</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafaf4aa774127fcacd3a95c5923d44742"> 1504</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP1_SHIFT                     24</span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga228678b7f73628883ad2b57f3127fe3c"> 1505</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e390e7dbe191ee0be76d3a3363053a3"> 1506</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP1_SHIFT                     25</span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9329c0cf43e281b1360d8e33fe2a3bbc"> 1507</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99565adc81e770760009c005553da53f"> 1508</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP1_SHIFT                     26</span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4f6de33166491a5b7c295151de0113e2"> 1509</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd58dae5c16f3b62ee7266eea13421ab"> 1510</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP0_SHIFT                     28</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaebfaa790eb3e309083d6accd3db7130f"> 1511</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga899da6b4930497e4f7c236c66ba5675e"> 1512</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP0_SHIFT                     29</span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae111c6dd6b157819d492adaad93d3808"> 1513</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga79d6c2d1da36742105657a59faba869d"> 1514</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP0_SHIFT                     30</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">/* PACRP Bit Fields */</span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4de7c83f4b93cd32b27b9b6a6ce21b9e"> 1516</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1c553dab75f6ee70910eb46864ce7ac8"> 1517</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP7_SHIFT                     0</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga59ca0ed1637115a15dfa3974b9872dd6"> 1518</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabbd49dc86ea00669bb8ba1744e579c03"> 1519</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP7_SHIFT                     1</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga81da12637e719c21a73493ac4a44bdea"> 1520</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2ffa5c9fa40b0c9b3267f0ef13acc087"> 1521</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP7_SHIFT                     2</span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0b1ea4ed794941ae97f7f2be0ea65427"> 1522</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7a8a401a03185a528c081b17e67d1e5a"> 1523</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP6_SHIFT                     4</span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa181833677269257bf0fc70b7270a2f"> 1524</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4eb7f8811bf2e3ad6fb5b3552458516c"> 1525</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP6_SHIFT                     5</span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga394bf105aacadd02a6777b02f67e0286"> 1526</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0b5fe1afed2bb2bd50b290e3e72123b2"> 1527</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP6_SHIFT                     6</span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaafd0539ff74a25155aee7baf8f4761d"> 1528</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga428c59293f17353646fea430ea142017"> 1529</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP5_SHIFT                     8</span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41f5bcc705aea7600c19b1a5f3da2ee3"> 1530</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae089938f16a1b014f0dd172535e0d418"> 1531</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP5_SHIFT                     9</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga417937751571d5f3426a8f02a6406aef"> 1532</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf6535fa3d254253a1bb0dac72796e1f7"> 1533</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP5_SHIFT                     10</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga78daf2bc4ad19eadf58de719a466b87d"> 1534</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga00cdcab12af98d3c42d071df71e20b7e"> 1535</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP4_SHIFT                     12</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1ea7a82baa59217dee1c7425c4c9f09c"> 1536</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf0b846f0a6dcd6dc96045580bb578f6d"> 1537</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP4_SHIFT                     13</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa53802c0000d93bfccabff80ebdc4379"> 1538</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2854b8f1a3b7159f5fbe78acf4d338e0"> 1539</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP4_SHIFT                     14</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf1c40684637fb36538388c7d9ae4192b"> 1540</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga938aa37f918dbb9c61211fbf67c91d70"> 1541</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP3_SHIFT                     16</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae9e67468670f95fca4da3cc6f9c69f43"> 1542</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9c72ab23c522648ec97928417aa2dc6b"> 1543</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP3_SHIFT                     17</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga05e5550f34b203ff5d430797fb401ef7"> 1544</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8509885d738e9c5c091ae0a8517558b6"> 1545</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP3_SHIFT                     18</span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabbf84d32f844ae913a51937ca5fa690d"> 1546</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3b6d0afb09bc7189cc8dedbdadb786e"> 1547</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP2_SHIFT                     20</span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7f22f436d3d6587799302a87b7013d2"> 1548</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71a6e2fdd8459cd3104879db97c51b55"> 1549</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP2_SHIFT                     21</span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaad5030229911dedc5d1128a6e46ff0cb"> 1550</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34cbbd43766ea51cdbe60858d5e612d5"> 1551</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP2_SHIFT                     22</span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2fe235c806d77fa5d23c0fcac9049290"> 1552</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa40b9ae55dc39d99d8dba579a1093059"> 1553</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP1_SHIFT                     24</span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga28739fcab59849c84a714dc0b1ec4a01"> 1554</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga26d8115081f73e0b31140ab74bcc3d83"> 1555</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP1_SHIFT                     25</span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73ee2c6cd93e9f7c8a6216bdd6ca4330"> 1556</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga19261bb611a66112d7d17cf1e942fa5f"> 1557</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP1_SHIFT                     26</span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58167e13d9a50947df0c63e79f87c9e0"> 1558</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab7fea023f2746f87bebf27a1312ffb93"> 1559</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP0_SHIFT                     28</span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15c748d4323aac6208af46708fda04e2"> 1560</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c468139bdd369cd7d3a4c12f0fac6cd"> 1561</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP0_SHIFT                     29</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb3f22e5206c6f209190a7d8e9c2ce19"> 1562</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga65473ffce7621c988b3092e426359c51"> 1563</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP0_SHIFT                     30</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">/* PACRU Bit Fields */</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6052919cda7ef8c050085795d2a69010"> 1565</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9424fffa6e118b4ab5495370f3e790b0"> 1566</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_TP1_SHIFT                     24</span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga253204e4f114ac4fdc7d0d1a3889c05b"> 1567</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb2111d291f1349f14107f21d4bbcafa"> 1568</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_WP1_SHIFT                     25</span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae9999a5eebb95b0c9975d799c2f81328"> 1569</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadcc067c6bd46dc4d40b8b4332cc9e3da"> 1570</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_SP1_SHIFT                     26</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0573aaae4d31e91dff47dbff9f8ddfb6"> 1571</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6b2e5865ad383db51605af18319df9ee"> 1572</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_TP0_SHIFT                     28</span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3446c40a6a29e77a1e58737661820c43"> 1573</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0418c29f05f705a85684867c78f72c50"> 1574</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_WP0_SHIFT                     29</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaf0a5c35e265266dc456996993016f17"> 1575</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga802a7c9f1c9c004230ad855ec1752866"> 1576</a></span>&#160;<span class="preprocessor">#define AIPS_PACRU_SP0_SHIFT                     30</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160; <span class="comment">/* end of group AIPS_Register_Masks */</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">/* AIPS - Peripheral instance base addresses */</span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga0162f7b0dfde801ad0aec6b77bf9d568"> 1585</a></span>&#160;<span class="preprocessor">#define AIPS0_BASE                               (0x40000000u)</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gadd0f01794c41f63593cc12e3e6005a95"> 1587</a></span>&#160;<span class="preprocessor">#define AIPS0                                    ((AIPS_Type *)AIPS0_BASE)</span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga6affb22d1dff0d01c843913f33f1c1a9"> 1588</a></span>&#160;<span class="preprocessor">#define AIPS0_BASE_PTR                           (AIPS0)</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gaffd389fb1382348a01812983d3f719eb"> 1590</a></span>&#160;<span class="preprocessor">#define AIPS1_BASE                               (0x40080000u)</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gaf3762b87e8cec88184bb576217fbcee8"> 1592</a></span>&#160;<span class="preprocessor">#define AIPS1                                    ((AIPS_Type *)AIPS1_BASE)</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gab38278851053aa66f9683ed8707e23bc"> 1593</a></span>&#160;<span class="preprocessor">#define AIPS1_BASE_PTR                           (AIPS1)</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga8aa4e4d4ece25fca4cf74a31f58951ec"> 1595</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_ADDRS                          { AIPS0_BASE, AIPS1_BASE }</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gacdda032ccd174e1d8c1a02b1e0f7a441"> 1597</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_PTRS                           { AIPS0, AIPS1 }</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">   -- AIPS - Register accessor macros</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">/* AIPS - Register instance definitions */</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">/* AIPS0 */</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga41bb0ce77a71c841504362985bac06d6"> 1611</a></span>&#160;<span class="preprocessor">#define AIPS0_MPRA                               AIPS_MPRA_REG(AIPS0)</span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga6567afc8512229ae0e8fa1c13de5e80d"> 1612</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRA                              AIPS_PACRA_REG(AIPS0)</span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gaf0044809fbb0507944350e5e21ace986"> 1613</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRB                              AIPS_PACRB_REG(AIPS0)</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga31b44f92b51c6a7cb06b35a5ba8e6b0c"> 1614</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRC                              AIPS_PACRC_REG(AIPS0)</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga7e51ff449d73e681a79f0b034a50202d"> 1615</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRD                              AIPS_PACRD_REG(AIPS0)</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga1599e2e22be38e704bb7d6e5ae11e618"> 1616</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRE                              AIPS_PACRE_REG(AIPS0)</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gab5b6a5638fe74d82daaa4f9147c94a35"> 1617</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRF                              AIPS_PACRF_REG(AIPS0)</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga30405c3ca9f75598e0f8e2ad6a1a12c2"> 1618</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRG                              AIPS_PACRG_REG(AIPS0)</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga058a96c9c047664a93d0e69612f1f215"> 1619</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRH                              AIPS_PACRH_REG(AIPS0)</span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga517cf02cb2728b47beefb54bf9b2c7d9"> 1620</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRI                              AIPS_PACRI_REG(AIPS0)</span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gac89286607c0e41fd439f3766780fa161"> 1621</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRJ                              AIPS_PACRJ_REG(AIPS0)</span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gab13c7d1015915afbf0b35ab7642e4c7c"> 1622</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRK                              AIPS_PACRK_REG(AIPS0)</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gadae0e4785f530a6eb3ed1cbbc87ee4af"> 1623</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRL                              AIPS_PACRL_REG(AIPS0)</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga4b67f884f0dfdf26915ea283daab228e"> 1624</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRM                              AIPS_PACRM_REG(AIPS0)</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga4a3048c394f410aab18ed4c9622bdc5f"> 1625</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRN                              AIPS_PACRN_REG(AIPS0)</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga60acba15052dac311067064e9a5cd136"> 1626</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRO                              AIPS_PACRO_REG(AIPS0)</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga7de1bbcf09ca6ebb6e76f54d3de13868"> 1627</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRP                              AIPS_PACRP_REG(AIPS0)</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga1b41284f150d97e0ca594e4e1b9b888e"> 1628</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRU                              AIPS_PACRU_REG(AIPS0)</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">/* AIPS1 */</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gaf9dbf1f8dbab28c8082de54a77f306f2"> 1630</a></span>&#160;<span class="preprocessor">#define AIPS1_MPRA                               AIPS_MPRA_REG(AIPS1)</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga492ceb394a04ccf3bc71c6a6fc961a28"> 1631</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRA                              AIPS_PACRA_REG(AIPS1)</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gafbb63f3a520d08a0281d086882b48f0d"> 1632</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRB                              AIPS_PACRB_REG(AIPS1)</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gad903bc13be0cbb116786b7ec5aa09d57"> 1633</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRC                              AIPS_PACRC_REG(AIPS1)</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga8206164613c03cbd54d23c9e6c0576f3"> 1634</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRD                              AIPS_PACRD_REG(AIPS1)</span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga072046153deed3e3b0eed6ab67f19aff"> 1635</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRE                              AIPS_PACRE_REG(AIPS1)</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gac2de83ff76199b5ccc9503e75806226b"> 1636</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRF                              AIPS_PACRF_REG(AIPS1)</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga976d2ad48b2f1d19485856545a20b03d"> 1637</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRG                              AIPS_PACRG_REG(AIPS1)</span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga394cbb4c4d4588a85b5983c99f95ac9a"> 1638</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRH                              AIPS_PACRH_REG(AIPS1)</span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga13cf30e901682810f7c7df8759358bf9"> 1639</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRI                              AIPS_PACRI_REG(AIPS1)</span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gaa036ec63a2228e6a24246c33616752ed"> 1640</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRJ                              AIPS_PACRJ_REG(AIPS1)</span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gaa29d404209b8e7cbd9c4690868dc0d10"> 1641</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRK                              AIPS_PACRK_REG(AIPS1)</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga5ac8ddf7e50abe4a946e8918e7f81118"> 1642</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRL                              AIPS_PACRL_REG(AIPS1)</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga223de011aef7821b8a36a9d7effb4d17"> 1643</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRM                              AIPS_PACRM_REG(AIPS1)</span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gad9fccad02ee0ca573f43b80d2d57108d"> 1644</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRN                              AIPS_PACRN_REG(AIPS1)</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga52d5b9830bfd7cbaaba6599ceb788a74"> 1645</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRO                              AIPS_PACRO_REG(AIPS1)</span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gad8012e5cb4cf7d6dfb0e76e11974d4d0"> 1646</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRP                              AIPS_PACRP_REG(AIPS1)</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga73b861fc891c1a25a344e1d2278fc544"> 1647</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRU                              AIPS_PACRU_REG(AIPS1)</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160; <span class="comment">/* end of group AIPS_Register_Accessor_Macros */</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160; <span class="comment">/* end of group AIPS_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">   -- AXBS Peripheral Access Layer</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x100 */</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga8397acedb06c1832f583d8660807e826">PRS</a>;                               </div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;         uint8_t RESERVED_0[12];</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>;                               </div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;         uint8_t RESERVED_1[236];</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  } SLAVE[5];</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;       uint8_t RESERVED_0[768];</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR0;                            </div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;       uint8_t RESERVED_1[252];</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR1;                            </div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;       uint8_t RESERVED_2[252];</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR2;                            </div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;       uint8_t RESERVED_3[252];</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR3;                            </div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;       uint8_t RESERVED_4[252];</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR4;                            </div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;       uint8_t RESERVED_5[252];</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MGPCR5;                            </div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;} <a class="code" href="struct_a_x_b_s___type.html">AXBS_Type</a>, *<a class="code" href="group___a_x_b_s___peripheral___access___layer.html#ga4b830a100cb12dc925051db3d54f58d4">AXBS_MemMapPtr</a>;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">   -- AXBS - Register accessor macros</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">/* AXBS - Register accessors */</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga88215ff6f327312c2306aaf23da1ed6d"> 1701</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_REG(base,index)                 ((base)-&gt;SLAVE[index].PRS)</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gaa30f55525640429154d1652859524832"> 1702</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_REG(base,index)                 ((base)-&gt;SLAVE[index].CRS)</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gac1b692121aae3307439d8a9c9bcfcf0a"> 1703</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_REG(base)                    ((base)-&gt;MGPCR0)</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga76506c532d79ae456a8c7bb93c2aaab5"> 1704</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_REG(base)                    ((base)-&gt;MGPCR1)</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga6aed791b752c5b45919a592387ac8886"> 1705</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_REG(base)                    ((base)-&gt;MGPCR2)</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga8fc8df6b6b79bf304bf85ace79194153"> 1706</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_REG(base)                    ((base)-&gt;MGPCR3)</span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gac6fb09bd099ed7f65c2c40752e9c5583"> 1707</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_REG(base)                    ((base)-&gt;MGPCR4)</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga3204b23f9ef7113aace0c9f3f88e303b"> 1708</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_REG(base)                    ((base)-&gt;MGPCR5)</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160; <span class="comment">/* end of group AXBS_Register_Accessor_Macros */</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">   -- AXBS Register Masks</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">/* PRS Bit Fields */</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga9e794f0ace10f0e077a92ce9f5abbb41"> 1725</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M0_MASK                         0x7u</span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga86a8f40f6a5d45cd4868dce4833a17d5"> 1726</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M0_SHIFT                        0</span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga86a3b0cbbb03cc09f4b0b1e367219509"> 1727</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M0_SHIFT))&amp;AXBS_PRS_M0_MASK)</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga69131fbb37b2a3eef0e0f135e265e1c0"> 1728</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M1_MASK                         0x70u</span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab293a628aa64a93c04ba49fd27326592"> 1729</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M1_SHIFT                        4</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gac31344f54ce2464ad6f8fef404561b80"> 1730</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M1_SHIFT))&amp;AXBS_PRS_M1_MASK)</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gacd2feac8facc9d0b21f438eef172fd81"> 1731</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M2_MASK                         0x700u</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gacf78955a5852e31c71c1542d873df6b3"> 1732</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M2_SHIFT                        8</span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gadd7d2a1cebd1400511024fb5bbae6738"> 1733</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M2(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M2_SHIFT))&amp;AXBS_PRS_M2_MASK)</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab4b4274fe732ec08377a17c98fcb3c89"> 1734</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M3_MASK                         0x7000u</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf63a98f7cff8ba76061096736d5fa14e"> 1735</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M3_SHIFT                        12</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga4bfe54e316bfb646da18888894d3bf53"> 1736</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M3(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M3_SHIFT))&amp;AXBS_PRS_M3_MASK)</span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga489c3dd8930bf3ada2f36146c4e3bc61"> 1737</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M4_MASK                         0x70000u</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaa5c41d2e8da4620d83b63f9ffb3878cd"> 1738</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M4_SHIFT                        16</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga637ca78f6d0fbd7625a0e14786664b44"> 1739</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M4(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M4_SHIFT))&amp;AXBS_PRS_M4_MASK)</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga6fe3afeef7171b168ddfa8341c88b0dc"> 1740</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M5_MASK                         0x700000u</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gabbebbaa7c8027c5ce2bfc3796cbdaac1"> 1741</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M5_SHIFT                        20</span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga870ade9ac3018fe211f9574ca81b987a"> 1742</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M5(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M5_SHIFT))&amp;AXBS_PRS_M5_MASK)</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">/* CRS Bit Fields */</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gadfcbad36cb3a462a0ddbb4fd7ec4dc6d"> 1744</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK_MASK                       0x7u</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga3beb82412a3e9fbd7712210fcb073d73"> 1745</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK_SHIFT                      0</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga50b3beac990e12ab15d0dbe05235bcee"> 1746</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_PARK_SHIFT))&amp;AXBS_CRS_PARK_MASK)</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gae9582bf93b9b0b8fa349ebb7e61ca312"> 1747</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL_MASK                       0x30u</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga010aca7f5f083633f9a2e1eb1e9e02e3"> 1748</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL_SHIFT                      4</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf04c792a7641bdc9a55f66391e78809e"> 1749</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_PCTL_SHIFT))&amp;AXBS_CRS_PCTL_MASK)</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga18bef8f761d00bf46b543a96adb7eae3"> 1750</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB_MASK                        0x300u</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga1b37d1aff0c53735798f6de4ead2cf16"> 1751</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB_SHIFT                       8</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga2b01a1d5a44e1d72b164f55cfacdf01b"> 1752</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_ARB_SHIFT))&amp;AXBS_CRS_ARB_MASK)</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab93f8320945abd915c31020d4d147d33"> 1753</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_HLP_MASK                        0x40000000u</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga6cf361c996f63fd5cc169c352971bcd2"> 1754</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_HLP_SHIFT                       30</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gac511a1f4f6590cd86da388390b2993b5"> 1755</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_RO_MASK                         0x80000000u</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga51572e77d4fe6c519be097a8e6324331"> 1756</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_RO_SHIFT                        31</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">/* MGPCR0 Bit Fields */</span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga161e38235a1d3154067e078e559202fd"> 1758</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga2c00c30d63906c765a6df81778e2fb4f"> 1759</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB_SHIFT                   0</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga1a52b7004338c3caf87bc34f75bab14b"> 1760</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR0_AULB_SHIFT))&amp;AXBS_MGPCR0_AULB_MASK)</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/* MGPCR1 Bit Fields */</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaefd2ffd8d80f4eb9fd14f3c5a3a7b629"> 1762</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab45b6c2302bbf061fd1c43d436659bd7"> 1763</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB_SHIFT                   0</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga80c64ff55917829c1d7c876966469c92"> 1764</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR1_AULB_SHIFT))&amp;AXBS_MGPCR1_AULB_MASK)</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">/* MGPCR2 Bit Fields */</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga454fa34b9ad3a689e961506a253e3775"> 1766</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga0e4aa4214fd104e88a02473e0bf30c7f"> 1767</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB_SHIFT                   0</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga9047bce6c6e5493c18263bab8fc48b34"> 1768</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR2_AULB_SHIFT))&amp;AXBS_MGPCR2_AULB_MASK)</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">/* MGPCR3 Bit Fields */</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga32728cb5c7a9e5bb1d40e3ae1842fa33"> 1770</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gad9320811473f8962f040b6f8bb2b2bf8"> 1771</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB_SHIFT                   0</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaa1a9d435c8f13c30b3d781dd19a71ec6"> 1772</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR3_AULB_SHIFT))&amp;AXBS_MGPCR3_AULB_MASK)</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment">/* MGPCR4 Bit Fields */</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga0e8cb920fbcfaaefe210dedc102129d1"> 1774</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf8f91ac5ba555a8dc2a1733463145139"> 1775</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB_SHIFT                   0</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf5b88ce31357063d80980484b8236c71"> 1776</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR4_AULB_SHIFT))&amp;AXBS_MGPCR4_AULB_MASK)</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">/* MGPCR5 Bit Fields */</span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaea6c5a570e0ec08d6419d8da4e6d82fd"> 1778</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab23b7b12e97e5a14e012697fc5b4ee49"> 1779</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB_SHIFT                   0</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gad8be8f658899ebea335f64937532371f"> 1780</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR5_AULB_SHIFT))&amp;AXBS_MGPCR5_AULB_MASK)</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160; <span class="comment">/* end of group AXBS_Register_Masks */</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">/* AXBS - Peripheral instance base addresses */</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___a_x_b_s___peripheral___access___layer.html#ga99fb6b20345e6deac58c537b7c30680b"> 1789</a></span>&#160;<span class="preprocessor">#define AXBS_BASE                                (0x40004000u)</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___a_x_b_s___peripheral___access___layer.html#gaa1f873165d665725d94cd2615e37daf5"> 1791</a></span>&#160;<span class="preprocessor">#define AXBS                                     ((AXBS_Type *)AXBS_BASE)</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___a_x_b_s___peripheral___access___layer.html#gacbbf56489b86d1ddb3e0ac291922a56d"> 1792</a></span>&#160;<span class="preprocessor">#define AXBS_BASE_PTR                            (AXBS)</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___a_x_b_s___peripheral___access___layer.html#ga401a7e5a8976f1312fd3dcf0ffd7f45e"> 1794</a></span>&#160;<span class="preprocessor">#define AXBS_BASE_ADDRS                          { AXBS_BASE }</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___a_x_b_s___peripheral___access___layer.html#ga522ab97d5ed3e73f1cb3591c40ecc50e"> 1796</a></span>&#160;<span class="preprocessor">#define AXBS_BASE_PTRS                           { AXBS }</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">   -- AXBS - Register accessor macros</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">/* AXBS - Register instance definitions */</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">/* AXBS */</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga51c41c430b9e769dba2e453a898544ec"> 1810</a></span>&#160;<span class="preprocessor">#define AXBS_PRS0                                AXBS_PRS_REG(AXBS,0)</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga343bbf238fb15bc5de1481fec8042f4f"> 1811</a></span>&#160;<span class="preprocessor">#define AXBS_CRS0                                AXBS_CRS_REG(AXBS,0)</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga5db2867317f2f0262d0635d9ab20d9be"> 1812</a></span>&#160;<span class="preprocessor">#define AXBS_PRS1                                AXBS_PRS_REG(AXBS,1)</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gad0361038aca1afb8d2d407dcdec63f25"> 1813</a></span>&#160;<span class="preprocessor">#define AXBS_CRS1                                AXBS_CRS_REG(AXBS,1)</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gab63cdae0c060943d74206236a1c1bdb9"> 1814</a></span>&#160;<span class="preprocessor">#define AXBS_PRS2                                AXBS_PRS_REG(AXBS,2)</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga17bf3ea775d0e2ae04c0e04bbd94da6c"> 1815</a></span>&#160;<span class="preprocessor">#define AXBS_CRS2                                AXBS_CRS_REG(AXBS,2)</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga0ee4fbd111f2bc66090137e19a5144c2"> 1816</a></span>&#160;<span class="preprocessor">#define AXBS_PRS3                                AXBS_PRS_REG(AXBS,3)</span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gaf4e752b185c88a4aaae2c13cb66d7252"> 1817</a></span>&#160;<span class="preprocessor">#define AXBS_CRS3                                AXBS_CRS_REG(AXBS,3)</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gae836c4bff452bdbdb82178d026935fb9"> 1818</a></span>&#160;<span class="preprocessor">#define AXBS_PRS4                                AXBS_PRS_REG(AXBS,4)</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga7a1f3bbd11248d965c5118709ddb5516"> 1819</a></span>&#160;<span class="preprocessor">#define AXBS_CRS4                                AXBS_CRS_REG(AXBS,4)</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga55c0ba761150814fcd2a4a04089b1ed5"> 1820</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0                              AXBS_MGPCR0_REG(AXBS)</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga97c9483a4ad8f53f0c2b52e2e10fcd50"> 1821</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1                              AXBS_MGPCR1_REG(AXBS)</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga7a659911cdb22e0a1f630eb30502090c"> 1822</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2                              AXBS_MGPCR2_REG(AXBS)</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gaf2fca962f257730d62c18a09fcc53577"> 1823</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR3                              AXBS_MGPCR3_REG(AXBS)</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gae3f8cd76e1859270c547ecbd1c30f079"> 1824</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4                              AXBS_MGPCR4_REG(AXBS)</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gac7bb0cca5fc0f31eb9842e7fd07cb1e4"> 1825</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5                              AXBS_MGPCR5_REG(AXBS)</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment">/* AXBS - Register array accessors */</span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga98cf1a1f313aa06fb4b74e337a1982ce"> 1828</a></span>&#160;<span class="preprocessor">#define AXBS_PRS(index)                          AXBS_PRS_REG(AXBS,index)</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga04b2b29af2fc083f1d4b676c1cfebb24"> 1829</a></span>&#160;<span class="preprocessor">#define AXBS_CRS(index)                          AXBS_CRS_REG(AXBS,index)</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160; <span class="comment">/* end of group AXBS_Register_Accessor_Macros */</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160; <span class="comment">/* end of group AXBS_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">   -- CAN Peripheral Access Layer</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>;                               </div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL1;                             </div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER;                             </div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXMGMASK;                          </div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX14MASK;                          </div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX15MASK;                          </div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR;                               </div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESR1;                              </div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMASK1;                            </div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFLAG1;                            </div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL2;                             </div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ESR2;                              </div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CRCR;                              </div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXFGMASK;                          </div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFIR;                             </div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;       uint8_t RESERVED_4[48];</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x80, array step: 0x10 */</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CS;                                </div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ID;                                </div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="sam0__common_2periph_2cpuid_8c.html#a41e6a35c0c85cb2562962ea67ced4de3">WORD0</a>;                             </div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="sam0__common_2periph_2cpuid_8c.html#af08121d4168a8dcdfc102e573c8a2ceb">WORD1</a>;                             </div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  } MB[16];</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;       uint8_t RESERVED_5[1792];</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXIMR[16];                         </div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;} <a class="code" href="struct_c_a_n___type.html">CAN_Type</a>, *<a class="code" href="group___c_a_n___peripheral___access___layer.html#ga36550870fb66103634284e98ec2dbaed">CAN_MemMapPtr</a>;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment">   -- CAN - Register accessor macros</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment">/* CAN - Register accessors */</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gab0b9a78c6ecb2569759f2df7d48247d3"> 1893</a></span>&#160;<span class="preprocessor">#define CAN_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga6858d91c132de14237f524f789306a76"> 1894</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_REG(base)                      ((base)-&gt;CTRL1)</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gafca172705bd196e432969646873ada6a"> 1895</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_REG(base)                      ((base)-&gt;TIMER)</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa179231475edb9f872312473a9300f03"> 1896</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_REG(base)                   ((base)-&gt;RXMGMASK)</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga8519491edf61d4104ce40f321d49e139"> 1897</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_REG(base)                   ((base)-&gt;RX14MASK)</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga742c3294ee974e1ea04b35e6553bc45b"> 1898</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_REG(base)                   ((base)-&gt;RX15MASK)</span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9ecb0d114e3a4a5f5e7de0c4071f8e09"> 1899</a></span>&#160;<span class="preprocessor">#define CAN_ECR_REG(base)                        ((base)-&gt;ECR)</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gacace34b428b6078b131eef38e89399b8"> 1900</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_REG(base)                       ((base)-&gt;ESR1)</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac1c652fcb64287bcac74fe68ba37e841"> 1901</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_REG(base)                     ((base)-&gt;IMASK1)</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf123350c900ffdd62905693b7cbf0a84"> 1902</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_REG(base)                     ((base)-&gt;IFLAG1)</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga252e9179119410fbab775da88dbbcff6"> 1903</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_REG(base)                      ((base)-&gt;CTRL2)</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad3298babfd7b15e542b3d5fefca3c98e"> 1904</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_REG(base)                       ((base)-&gt;ESR2)</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf0fb93bc80a71b8fa9087d18c7503186"> 1905</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_REG(base)                       ((base)-&gt;CRCR)</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga7a5e529487aea1806a00f328ae0ec06c"> 1906</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_REG(base)                   ((base)-&gt;RXFGMASK)</span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga61ab5ba295876c0b3eee23094ea58ad0"> 1907</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_REG(base)                      ((base)-&gt;RXFIR)</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga2c092376e84accc60ab30d58a90313a2"> 1908</a></span>&#160;<span class="preprocessor">#define CAN_CS_REG(base,index)                   ((base)-&gt;MB[index].CS)</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gab54aefacb08bef26ec56d7fbeb066fe6"> 1909</a></span>&#160;<span class="preprocessor">#define CAN_ID_REG(base,index)                   ((base)-&gt;MB[index].ID)</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga6c38c61f1d64c516230b88731857a4b8"> 1910</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_REG(base,index)                ((base)-&gt;MB[index].WORD0)</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4202b53149fc2a037d1597d719f11dca"> 1911</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_REG(base,index)                ((base)-&gt;MB[index].WORD1)</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga05f466b5d47a11a4920d35ef2374f9cb"> 1912</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_REG(base,index)                ((base)-&gt;RXIMR[index])</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160; <span class="comment">/* end of group CAN_Register_Accessor_Macros */</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">   -- CAN Register Masks</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86b59c74c0b9f310c3922c7c8c04dd03"> 1929</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_MASK                       0x7Fu</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0807275385d5041baeca3bb7ddb4bdf5"> 1930</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_SHIFT                      0</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3b4797e2f712a545396f339653929457"> 1931</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MAXMB_SHIFT))&amp;CAN_MCR_MAXMB_MASK)</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga758ccb033a3d823109f8bf4e23b46827"> 1932</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_MASK                        0x300u</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae76a75d680b0c33f41429f14132ee78f"> 1933</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_SHIFT                       8</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga864867bd7c0475f033af7efa7f021b07"> 1934</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IDAM_SHIFT))&amp;CAN_MCR_IDAM_MASK)</span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf788111bd2bf9a69160d0a0cb713c926"> 1935</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_MASK                         0x1000u</span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c610bd65cb9471ad0ca511dbe2c86d4"> 1936</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_SHIFT                        12</span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420cc0cb40d414296a741397ee07116"> 1937</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_MASK                     0x2000u</span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaf89fabb5183062196edf8dc4a3f6770"> 1938</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_SHIFT                    13</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad68843c21c6243f255601d8973f4e7eb"> 1939</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_MASK                        0x10000u</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae30b928fb3ce512c48cb0be04af69acd"> 1940</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_SHIFT                       16</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29b3d428d19a7204c53f56c7467172f1"> 1941</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_MASK                      0x20000u</span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae2513ad87a72bc6f2bb88be59a3e0836"> 1942</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_SHIFT                     17</span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga17c7cd88f6b2d344709e803f78d1b2f4"> 1943</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WAKSRC_MASK                      0x80000u</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafb165acf36a8a28e351cbaef2adb11b6"> 1944</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WAKSRC_SHIFT                     19</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga599f0c162d665f019269aace68e3fb17"> 1945</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_MASK                      0x100000u</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3bd209cf2829ba4c96fc00ec18c6e2d6"> 1946</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_SHIFT                     20</span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga235a7c2b04cfd0765fa2a9313fc1fcd1"> 1947</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_MASK                       0x200000u</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga728f73a79721a9cc4b1b82ce6eaa74a7"> 1948</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_SHIFT                      21</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf4f1d3d5d5eccf0f03f5f5ed4dc1bba"> 1949</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLFWAK_MASK                      0x400000u</span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8dc0878396e4d4e4b73deec9cf23b0b1"> 1950</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLFWAK_SHIFT                     22</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga00521c6adbee738b0f73380052600203"> 1951</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_MASK                        0x800000u</span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5a448e496f0243c035ddcb70b8a07c4e"> 1952</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_SHIFT                       23</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabec15eb427d7b249e72902c35bfc5f6e"> 1953</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_MASK                      0x1000000u</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga666c7d11b911c7803d94b85ba54a05c3"> 1954</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_SHIFT                     24</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9b1cfdb7014655d12f0a5ebafb3fc9b"> 1955</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_MASK                     0x2000000u</span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadff8b8b1d5645fca57a02109df3e507b"> 1956</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_SHIFT                    25</span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac42f66e8828cd1923fee14d23ed99986"> 1957</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WAKMSK_MASK                      0x4000000u</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac10449abdadabddb4aef81457dfb7449"> 1958</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WAKMSK_SHIFT                     26</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga013a34c0c5b808052d13ed4b9db2af75"> 1959</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_MASK                      0x8000000u</span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga90886e532a436fbd5b6e94e723acd148"> 1960</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_SHIFT                     27</span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad5282ba01498ad05fa9ce4387050f1df"> 1961</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_MASK                        0x10000000u</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab976a082962ddeb0a7738bc5385b35da"> 1962</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_SHIFT                       28</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55cd060ac6cdad670aeb97522a118930"> 1963</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_MASK                        0x20000000u</span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaffab6b0e09ace8e09cb1487dd6639955"> 1964</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_SHIFT                       29</span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b55e4024cec7ad30bcba945a70c3383"> 1965</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_MASK                         0x40000000u</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3aac50a6bba3516d60fd881e8a8b069"> 1966</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_SHIFT                        30</span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaadea43214ec6dcbab21d59988ae401bb"> 1967</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_MASK                        0x80000000u</span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga15f1bf3b87536155c2b13f279b06ba93"> 1968</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_SHIFT                       31</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment">/* CTRL1 Bit Fields */</span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0541429f7e3d35ec374c462a83c3ef49"> 1970</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_MASK                   0x7u</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7eada40e9f9aafd9d58c38b3a3b295b5"> 1971</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_SHIFT                  0</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga57ce21067eb8d33398e104ce39eb5100"> 1972</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PROPSEG_SHIFT))&amp;CAN_CTRL1_PROPSEG_MASK)</span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac216e0dd5c6df92a49c15077ca628187"> 1973</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_MASK                       0x8u</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafd8f79e66670cb6df0d70e93795649c6"> 1974</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_SHIFT                      3</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga91b1b6502a9996e9639d28760d00ee88"> 1975</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_MASK                      0x10u</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ebb72a42560e1f78bb6f10cfeec8945"> 1976</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_SHIFT                     4</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ceb4b7bca561020b4899dd2087e5260"> 1977</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_MASK                      0x20u</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff5bfe8a985c0511b72d2518b0bb1708"> 1978</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_SHIFT                     5</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga830ac693c34ebcc732acb2649afd87b2"> 1979</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_MASK                   0x40u</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0c22289dc934d1dcc577a77f1c7130a4"> 1980</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_SHIFT                  6</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3f5256ab5fbe54468bce422ba7ee4fbf"> 1981</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_MASK                       0x80u</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51311c5bddb44be7525e317cde09d9b4"> 1982</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_SHIFT                      7</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f1140aae7ce80eb8ee0793c3171f841"> 1983</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_MASK                   0x400u</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaaa2935c6f8490bc19c7514f9a3eea5c"> 1984</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_SHIFT                  10</span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga87f6ef900cc1d1a39b28eb8ac2a47493"> 1985</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_MASK                   0x800u</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1bd84bad38306a14085dc57cb8728bf"> 1986</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_SHIFT                  11</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c3587074ec8b0646ec8c99f659bc90b"> 1987</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_MASK                       0x1000u</span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga61cd46b497234d979cda54fa0952b848"> 1988</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_SHIFT                      12</span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga24eac1a19c79f750c2ed88506155179d"> 1989</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_MASK                    0x2000u</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba9b9a37df4f732cbd5b994aafe50eed"> 1990</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_SHIFT                   13</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga108c8ae37e8122ea29d48b9e68fbcc43"> 1991</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_MASK                    0x4000u</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga16b53de26664898f76f1cd545181782b"> 1992</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_SHIFT                   14</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafda1924bc397205b585b128187af9634"> 1993</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_MASK                   0x8000u</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9f3df553dda57c9cb36c599ee20bc598"> 1994</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_SHIFT                  15</span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga204a1f6435e791f02d599543020b4b15"> 1995</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_MASK                     0x70000u</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga667a8faa98245aa9fa5afc6e71b7f640"> 1996</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_SHIFT                    16</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga946e3c21fc4af7782950571c86ae9f91"> 1997</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG2_SHIFT))&amp;CAN_CTRL1_PSEG2_MASK)</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac32963f42638264064b58687c249c994"> 1998</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_MASK                     0x380000u</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab92532aaca53b7fae9c2d9d7186e3a91"> 1999</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_SHIFT                    19</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga513ec9c9968b0f6971bdd54c2524d919"> 2000</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG1_SHIFT))&amp;CAN_CTRL1_PSEG1_MASK)</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10512d44b72e4fcf8fff8052dba9fd3a"> 2001</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_MASK                       0xC00000u</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6fbcc0f866380f763269138136a2a92e"> 2002</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_SHIFT                      22</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa54623c269b62894c35c88d10102f17b"> 2003</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RJW_SHIFT))&amp;CAN_CTRL1_RJW_MASK)</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad8d384c87d48a3fc0b1ae52949823818"> 2004</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_MASK                   0xFF000000u</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga762ed1bd89d4db4a6f34a12f8ae0afcf"> 2005</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_SHIFT                  24</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga984ade68da6423e2afc012f0979221d7"> 2006</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PRESDIV_SHIFT))&amp;CAN_CTRL1_PRESDIV_MASK)</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment">/* TIMER Bit Fields */</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa7323a19c6c05a13fdf8489331e9671f"> 2008</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_MASK                     0xFFFFu</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac979f0c3637eddae258cc50c0e9bb9cf"> 2009</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_SHIFT                    0</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf7cbb5a3d2da0895f9e873b71d8c29e8"> 2010</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_TIMER_TIMER_SHIFT))&amp;CAN_TIMER_TIMER_MASK)</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">/* RXMGMASK Bit Fields */</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2d7a5f68a7047b3c535a554cc113ef4b"> 2012</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ace67c70d9f25a27ca39ce78cb0034d"> 2013</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_SHIFT                    0</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b21343a7f07965355955eaec76021dc"> 2014</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXMGMASK_MG_SHIFT))&amp;CAN_RXMGMASK_MG_MASK)</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment">/* RX14MASK Bit Fields */</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4687420a607d4279e24fa93f4b486ec3"> 2016</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e74b131e8180656fe9eb73191b73869"> 2017</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_SHIFT                 0</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga23bf60adcf45d8330ade3f9cb43578a6"> 2018</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX14MASK_RX14M_SHIFT))&amp;CAN_RX14MASK_RX14M_MASK)</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">/* RX15MASK Bit Fields */</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf81f33076f662d5f4c737076e36e93b7"> 2020</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420efdd894578fe2a31563c25b58e59"> 2021</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_SHIFT                 0</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga38935337048fdd5cb3b222d00047f4fe"> 2022</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX15MASK_RX15M_SHIFT))&amp;CAN_RX15MASK_RX15M_MASK)</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae4da1b026e86291036b8b7d7e78bffa7"> 2024</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_MASK                    0xFFu</span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4f1e9e374563ef6c0502d1a441caf396"> 2025</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_SHIFT                   0</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga64aaa4f8bafb2c1e5e79adf2acdc50fb"> 2026</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_SHIFT))&amp;CAN_ECR_TXERRCNT_MASK)</span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaed0f3cf7cea69b12a5166e67ad58b98e"> 2027</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_MASK                    0xFF00u</span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8211d5f10448105a549f3f4085813922"> 2028</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_SHIFT                   8</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadbfcb3b6cf61b7a16a75f31d40cab98c"> 2029</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_SHIFT))&amp;CAN_ECR_RXERRCNT_MASK)</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">/* ESR1 Bit Fields */</span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaebf477ebf4b3df88922476e9ac121e06"> 2031</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_WAKINT_MASK                     0x1u</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga146781b97b78d98eb3925860a96cf217"> 2032</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_WAKINT_SHIFT                    0</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga18448e13304efd0d4fe37d26c60c3a05"> 2033</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_MASK                     0x2u</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacee94f8f13909a6e02234076eecda564"> 2034</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_SHIFT                    1</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f997f1d2ad00476745755aa74ce5084"> 2035</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_MASK                    0x4u</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5e04e60e6627e38eaf02023308703a2e"> 2036</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_SHIFT                   2</span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga246ad2ff9dd50d1d6b931b5e42ef90b3"> 2037</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_MASK                         0x8u</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f5f765579cea7bfb561f84e62b96623"> 2038</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_SHIFT                        3</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c81fa9d3bec21a97a304319968216a8"> 2039</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_MASK                    0x30u</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadb93c702b83c1240d7b1a07fba1b33a3"> 2040</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_SHIFT                   4</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga280fd558442e907a131d0156629c9a9c"> 2041</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FLTCONF_SHIFT))&amp;CAN_ESR1_FLTCONF_MASK)</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29052f7ad6fc3da4cbcd9dce8ffa59f5"> 2042</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_MASK                         0x40u</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga054c570f7af7ef5b09d3d5f5b3edaa3e"> 2043</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_SHIFT                        6</span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga68402932c750edd9ad719585c3be03d2"> 2044</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_MASK                       0x80u</span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1eccf60cd0f2bf9a3a426f1ff05f8869"> 2045</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_SHIFT                      7</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga805a12fba10c76a26fddedeb8634bbe6"> 2046</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_MASK                      0x100u</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga879a6ef8506f66a73cfc185d6814ee4e"> 2047</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_SHIFT                     8</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62d716c6701375e3106853152e62a312"> 2048</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_MASK                      0x200u</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62114b41b2b2c5fb95cedde48d06d361"> 2049</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_SHIFT                     9</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8af394ab6bb4356bc5fa71e2278332ad"> 2050</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_MASK                     0x400u</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f22b1b4cc45dbd63a5adb638b7c61a2"> 2051</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_SHIFT                    10</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga85fea1af50a657cc862d71d166949cbd"> 2052</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_MASK                     0x800u</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0efc518d9eecfd7ed1eaefac3fd8ec23"> 2053</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_SHIFT                    11</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaafa0a40c19015f5bc060267b18f2433"> 2054</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_MASK                     0x1000u</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1df87f92bcad133cc7c2677958c95ce4"> 2055</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_SHIFT                    12</span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10e077761a90dda3310ffc53a98569a7"> 2056</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_MASK                     0x2000u</span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe4b1042038801b2ec9d302339d6869b"> 2057</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_SHIFT                    13</span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd6b78abb7a9321af68208f318c7c116"> 2058</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_MASK                    0x4000u</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga949e83e6333f8b4ddd5b2fb77585e2e9"> 2059</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_SHIFT                   14</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8a260202c5a157354042a1fba8cbc882"> 2060</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_MASK                    0x8000u</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2118504746ecc7ba810d5ed44dd7c31f"> 2061</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_SHIFT                   15</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0e71745a764581c68a93feef2db8602"> 2062</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_MASK                    0x10000u</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafcbf44277d9766061369a79e2ff761a2"> 2063</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_SHIFT                   16</span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf6b96813ed300d4649d7daec40351861"> 2064</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_MASK                    0x20000u</span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga651c6aee47d004060a9dbc10369cf784"> 2065</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_SHIFT                   17</span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga908135f00230ede2890a9db408908d34"> 2066</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_MASK                      0x40000u</span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bd04d8052247b76f7bde4e6d936c0ac"> 2067</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_SHIFT                     18</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">/* IMASK1 Bit Fields */</span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1cb2f8a12349b014999ace58cd7600c6"> 2069</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac50c90f8a89aa464399090953c634b8a"> 2070</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM_SHIFT                   0</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad88c742e823f935e71682894123617b6"> 2071</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK1_BUFLM_SHIFT))&amp;CAN_IMASK1_BUFLM_MASK)</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment">/* IFLAG1 Bit Fields */</span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5d36a4819a3f3bf511cea99565f3e852"> 2073</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_MASK                    0x1u</span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae705acf892fbfc2484510abc75a3ef18"> 2074</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_SHIFT                   0</span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ea95efbf4b491b30529894ea5fd1e70"> 2075</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_MASK                 0x1Eu</span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51d99b1c0de884a6dda6fba3e6826284"> 2076</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_SHIFT                1</span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e9f76f73c78d9858547491a2ea951b0"> 2077</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF4TO1I_SHIFT))&amp;CAN_IFLAG1_BUF4TO1I_MASK)</span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ba2a22d90a915a0504e74e0be2ae46e"> 2078</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_MASK                    0x20u</span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4eef45eb97993797f0e4d25d84ae98ae"> 2079</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_SHIFT                   5</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0aec3c62d96f6f8e8afd046065838df7"> 2080</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_MASK                    0x40u</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac3a088607f853fdddfc0011293e1c336"> 2081</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_SHIFT                   6</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacc148d0c9e26a80f08110dc2c5045809"> 2082</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_MASK                    0x80u</span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga327609a9678df5c8c34053d43b550422"> 2083</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_SHIFT                   7</span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga70c705b79c7bd7451ebdee6bc0ba6f1c"> 2084</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_MASK                0xFFFFFF00u</span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeb0d9f42c855b318796736ab6cc2de75"> 2085</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_SHIFT               8</span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga22a62374730326e442c1217c35584256"> 2086</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF31TO8I_SHIFT))&amp;CAN_IFLAG1_BUF31TO8I_MASK)</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment">/* CTRL2 Bit Fields */</span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf49e8d44f1f8993cda6e29a36c7a90f"> 2088</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_MASK                     0x10000u</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae0e425b33b8b975d6a33b8e090e040e8"> 2089</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_SHIFT                    16</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5776a65b75ea42afc810081a66d4e1b4"> 2090</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_MASK                       0x20000u</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga143cc0bdd4c88978ccbe42849d3fc038"> 2091</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_SHIFT                      17</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f07676c379363d679cfcb6c362e1cc6"> 2092</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_MASK                       0x40000u</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga868c342244c921f9824c4d0c172f4081"> 2093</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_SHIFT                      18</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga50bd2b3ca86be2357515614d717e8167"> 2094</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_MASK                      0xF80000u</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac9265ea7ee9b07803fdb62c92aa85ea0"> 2095</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_SHIFT                     19</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf3ad35b3f0ed4a3a4fea9d9fff938109"> 2096</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TASD_SHIFT))&amp;CAN_CTRL2_TASD_MASK)</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2cf8e472f27dccf6b1e9b9af80f76542"> 2097</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_MASK                      0xF000000u</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga573803e007b6904ec3b8c5ab45acf33e"> 2098</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_SHIFT                     24</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga74a275be00e2474d0621b2f09968440c"> 2099</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RFFN_SHIFT))&amp;CAN_CTRL2_RFFN_MASK)</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f73e5da9fb12e711d2b23b7092788f2"> 2100</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_WRMFRZ_MASK                    0x10000000u</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ada3c4c31b40ac2d1d0aa69b8beead7"> 2101</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_WRMFRZ_SHIFT                   28</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="comment">/* ESR2 Bit Fields */</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8e8d269c3e59c20582dd8d0c5ea07daf"> 2103</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_MASK                        0x2000u</span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5b6c49733501a621096ab8226acafd0"> 2104</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_SHIFT                       13</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5fc376e62f61a97583edf7a54b8753be"> 2105</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_MASK                        0x4000u</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7c22b4e9fdd8beae74e86b256db23665"> 2106</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_SHIFT                       14</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga864e9e1cd2a2b0e354b284bd5488f29e"> 2107</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_MASK                       0x7F0000u</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace1651295c821917bb5b37915baa3771"> 2108</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_SHIFT                      16</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4462429a39fcbba8b4db218d8a928e88"> 2109</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_LPTM_SHIFT))&amp;CAN_ESR2_LPTM_MASK)</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">/* CRCR Bit Fields */</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga84c305cf0ec60d0624b454e280c69c4b"> 2111</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_MASK                      0x7FFFu</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga56fca714ec47e9786fdf7e9378c660aa"> 2112</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_SHIFT                     0</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2c7cb04502b4f8ab4f5e005dc3512ba2"> 2113</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_TXCRC_SHIFT))&amp;CAN_CRCR_TXCRC_MASK)</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8b17ddaa608ead97f25b59e5919d079c"> 2114</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_MASK                      0x7F0000u</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d18c789e52dbae45dc581a3327a1bde"> 2115</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_SHIFT                     16</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaab5690dca6900f95d513ea5178e1ad25"> 2116</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_MBCRC_SHIFT))&amp;CAN_CRCR_MBCRC_MASK)</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment">/* RXFGMASK Bit Fields */</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5db0253c73d24a846f3f3ce6cd67e74c"> 2118</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga65e590b20d692e367f4ee9dc8a4585e2"> 2119</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_SHIFT                   0</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga15b1e73fac26a60dd1247901ed012e02"> 2120</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFGMASK_FGM_SHIFT))&amp;CAN_RXFGMASK_FGM_MASK)</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment">/* RXFIR Bit Fields */</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga097ddfd77b23ddd23341d8ea269ce64b"> 2122</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_MASK                     0x1FFu</span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a1b5e43de75851c0bdc5690c1715a14"> 2123</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_SHIFT                    0</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8b2cdf4be2403ad67220d43309a7ab91"> 2124</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFIR_IDHIT_SHIFT))&amp;CAN_RXFIR_IDHIT_MASK)</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">/* CS Bit Fields */</span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga70e77ee06fb6bf69b46020d1e3b91819"> 2126</a></span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP_MASK                   0xFFFFu</span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa9e77f6476678316f4bedf1b02afe0d0"> 2127</a></span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP_SHIFT                  0</span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd5ca585a16641a7a0046706f91185ce"> 2128</a></span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_TIME_STAMP_SHIFT))&amp;CAN_CS_TIME_STAMP_MASK)</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga968a36f7478c9fad396ac64b5f1f18a2"> 2129</a></span>&#160;<span class="preprocessor">#define CAN_CS_DLC_MASK                          0xF0000u</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e110f941e1580ad04b71b8ee68605ce"> 2130</a></span>&#160;<span class="preprocessor">#define CAN_CS_DLC_SHIFT                         16</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5c0c74dd9d5bddf256e4badb7ba3d9c6"> 2131</a></span>&#160;<span class="preprocessor">#define CAN_CS_DLC(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_DLC_SHIFT))&amp;CAN_CS_DLC_MASK)</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga64cd76de04f63c4e897feab93243a4d1"> 2132</a></span>&#160;<span class="preprocessor">#define CAN_CS_RTR_MASK                          0x100000u</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3298f7864757605895c4495c51d4f675"> 2133</a></span>&#160;<span class="preprocessor">#define CAN_CS_RTR_SHIFT                         20</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8195b85087fd378777c67830ac2ca9fb"> 2134</a></span>&#160;<span class="preprocessor">#define CAN_CS_IDE_MASK                          0x200000u</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae432768b4222f18cc1cec2b71ea8c579"> 2135</a></span>&#160;<span class="preprocessor">#define CAN_CS_IDE_SHIFT                         21</span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafd71067968d03b95e1dae32dc18ac578"> 2136</a></span>&#160;<span class="preprocessor">#define CAN_CS_SRR_MASK                          0x400000u</span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga77681ba56144cadb15bce536a1fd016d"> 2137</a></span>&#160;<span class="preprocessor">#define CAN_CS_SRR_SHIFT                         22</span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadff04787b30174d22d7955037c850b7c"> 2138</a></span>&#160;<span class="preprocessor">#define CAN_CS_CODE_MASK                         0xF000000u</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga58e7e6f814f9a6f5fa03974e3f4d7e34"> 2139</a></span>&#160;<span class="preprocessor">#define CAN_CS_CODE_SHIFT                        24</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadb905f9c1ab532c48d22258796f10a39"> 2140</a></span>&#160;<span class="preprocessor">#define CAN_CS_CODE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_CODE_SHIFT))&amp;CAN_CS_CODE_MASK)</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment">/* ID Bit Fields */</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacd238d5b88bd71a60ff7c00da7427be7"> 2142</a></span>&#160;<span class="preprocessor">#define CAN_ID_EXT_MASK                          0x3FFFFu</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd4a0522a5d856f631a2812cc8fe909c"> 2143</a></span>&#160;<span class="preprocessor">#define CAN_ID_EXT_SHIFT                         0</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa1bc82610ef65d7579d51e493537e226"> 2144</a></span>&#160;<span class="preprocessor">#define CAN_ID_EXT(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_EXT_SHIFT))&amp;CAN_ID_EXT_MASK)</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga35a257f1f6dd8ee576becf1f05e995c2"> 2145</a></span>&#160;<span class="preprocessor">#define CAN_ID_STD_MASK                          0x1FFC0000u</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae8834f24b0aac84530ffd22f683ef5b4"> 2146</a></span>&#160;<span class="preprocessor">#define CAN_ID_STD_SHIFT                         18</span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga67395c1778e9a7ba45f490a9b13db60b"> 2147</a></span>&#160;<span class="preprocessor">#define CAN_ID_STD(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_STD_SHIFT))&amp;CAN_ID_STD_MASK)</span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac1e36313ed3d0d09eec97537d3bda962"> 2148</a></span>&#160;<span class="preprocessor">#define CAN_ID_PRIO_MASK                         0xE0000000u</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7bd5cd878ee64f1b60ff983442ae7aa9"> 2149</a></span>&#160;<span class="preprocessor">#define CAN_ID_PRIO_SHIFT                        29</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeaa0dd64fdad35cb7c9565117e6f7a95"> 2150</a></span>&#160;<span class="preprocessor">#define CAN_ID_PRIO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_PRIO_SHIFT))&amp;CAN_ID_PRIO_MASK)</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="comment">/* WORD0 Bit Fields */</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b8efb33402c5777d3d7b40c0c84eaac"> 2152</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_MASK               0xFFu</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3835334fa3df07e17141619f9bdb33df"> 2153</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_SHIFT              0</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6003475760ed870fa3edaa34a75f2170"> 2154</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_3_SHIFT))&amp;CAN_WORD0_DATA_BYTE_3_MASK)</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf5ac3a0da0156c6c331ae39e688d1a6b"> 2155</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_MASK               0xFF00u</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga30489eaec721b5f42b721c65d8c0cf67"> 2156</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_SHIFT              8</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga091cd1ebb0220a7f7aae9c78ee77d195"> 2157</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_2_SHIFT))&amp;CAN_WORD0_DATA_BYTE_2_MASK)</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e7f294cbdc5772dc2de56ec615eb695"> 2158</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_MASK               0xFF0000u</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga93129c7dd5f1db1583bf5110179d7a4e"> 2159</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_SHIFT              16</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab354cb64d4a5a33952bba439d4fc36a6"> 2160</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_1_SHIFT))&amp;CAN_WORD0_DATA_BYTE_1_MASK)</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga850d4e3257b02cacead5d9e2b757818c"> 2161</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_MASK               0xFF000000u</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf84582fa0ea01d047081e02025634145"> 2162</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_SHIFT              24</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3deb5bd24c168fa54bd47f0ad12d7873"> 2163</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_0_SHIFT))&amp;CAN_WORD0_DATA_BYTE_0_MASK)</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment">/* WORD1 Bit Fields */</span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55f9bc8ccdbb2f34f1b571eff8481537"> 2165</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_MASK               0xFFu</span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacff5d21eb80fe537f40b518e58750186"> 2166</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_SHIFT              0</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1fd0b43601dbb20b700e6bbe828712a"> 2167</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_7_SHIFT))&amp;CAN_WORD1_DATA_BYTE_7_MASK)</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2a3649044e37e695317cff5b42d9c4f1"> 2168</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_MASK               0xFF00u</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadfb68bcd398c238b56d716fa3a8ec4ee"> 2169</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_SHIFT              8</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac3aab1b91f004ba23493613f6e261bbc"> 2170</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_6_SHIFT))&amp;CAN_WORD1_DATA_BYTE_6_MASK)</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9762ba9b3f8288f68e3db1e0d2deccaf"> 2171</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_MASK               0xFF0000u</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga74e324a0ea45adbeeafd694ddebc4e02"> 2172</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_SHIFT              16</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga822c2d94189ac5f7ea8239206c12bbbc"> 2173</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_5_SHIFT))&amp;CAN_WORD1_DATA_BYTE_5_MASK)</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9330617952319833e6c0ccf8d115144b"> 2174</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_MASK               0xFF000000u</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa7615281b358dfed5fb817b9c1fb157e"> 2175</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_SHIFT              24</span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab574a88bc531c0af5744f5de04e8db2a"> 2176</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_4_SHIFT))&amp;CAN_WORD1_DATA_BYTE_4_MASK)</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">/* RXIMR Bit Fields */</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3cef91282e43c8e5d2c30e65d375f964"> 2178</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3dd7acc84e521ca0a05beb33f7b434c"> 2179</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_SHIFT                       0</span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae80c7ae8e847975c034fb39476b6a840"> 2180</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXIMR_MI_SHIFT))&amp;CAN_RXIMR_MI_MASK)</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160; <span class="comment">/* end of group CAN_Register_Masks */</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment">/* CAN - Peripheral instance base addresses */</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf28059909d16b304a2d26930aac760fd"> 2189</a></span>&#160;<span class="preprocessor">#define CAN0_BASE                                (0x40024000u)</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;</div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga8882ee5d18ec64b8193396ec6bc66fe5"> 2191</a></span>&#160;<span class="preprocessor">#define CAN0                                     ((CAN_Type *)CAN0_BASE)</span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga1ee8f499e10af9b8e3132e0168e519b9"> 2192</a></span>&#160;<span class="preprocessor">#define CAN0_BASE_PTR                            (CAN0)</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gae13d94ba45c7672726f65ae76ba7242d"> 2194</a></span>&#160;<span class="preprocessor">#define CAN_BASE_ADDRS                           { CAN0_BASE }</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf9ce8b815aacb2022a8a7454f4028a6c"> 2196</a></span>&#160;<span class="preprocessor">#define CAN_BASE_PTRS                            { CAN0 }</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;</div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga5609c3f62c9fe288c8362a6e1948375e"> 2198</a></span>&#160;<span class="preprocessor">#define CAN_Rx_Warning_IRQS                      { CAN0_Rx_Warning_IRQn }</span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga4e858b19eac173235a4e58b2a3e69f3c"> 2199</a></span>&#160;<span class="preprocessor">#define CAN_Tx_Warning_IRQS                      { CAN0_Tx_Warning_IRQn }</span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaab18753c846eb2768096c229c071ae71"> 2200</a></span>&#160;<span class="preprocessor">#define CAN_Wake_Up_IRQS                         { CAN0_Wake_Up_IRQn }</span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga47edac921401ee8f0df52d065b601a53"> 2201</a></span>&#160;<span class="preprocessor">#define CAN_Error_IRQS                           { CAN0_Error_IRQn }</span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga604a6aaa0be9157da90a6e389cd04875"> 2202</a></span>&#160;<span class="preprocessor">#define CAN_Bus_Off_IRQS                         { CAN0_Bus_Off_IRQn }</span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaecbe4b3a519aa77e5b8159da241c82ae"> 2203</a></span>&#160;<span class="preprocessor">#define CAN_ORed_Message_buffer_IRQS             { CAN0_ORed_Message_buffer_IRQn }</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">   -- CAN - Register accessor macros</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">/* CAN - Register instance definitions */</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">/* CAN0 */</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga300565478bb512e7ca03af0ecf31137a"> 2217</a></span>&#160;<span class="preprocessor">#define CAN0_MCR                                 CAN_MCR_REG(CAN0)</span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gacd647d438a70b740aca411d35aee6de2"> 2218</a></span>&#160;<span class="preprocessor">#define CAN0_CTRL1                               CAN_CTRL1_REG(CAN0)</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga962b913ec16b41232cddb038bdbbf47b"> 2219</a></span>&#160;<span class="preprocessor">#define CAN0_TIMER                               CAN_TIMER_REG(CAN0)</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae7f04079ef57decb7b0b43b704239ba2"> 2220</a></span>&#160;<span class="preprocessor">#define CAN0_RXMGMASK                            CAN_RXMGMASK_REG(CAN0)</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaec0eee2119e6a8629942406dc321a657"> 2221</a></span>&#160;<span class="preprocessor">#define CAN0_RX14MASK                            CAN_RX14MASK_REG(CAN0)</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga855803ccca3adf54f65e1e2c4d219680"> 2222</a></span>&#160;<span class="preprocessor">#define CAN0_RX15MASK                            CAN_RX15MASK_REG(CAN0)</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae5c1b27d66a19078c1a9bb64376d2b3f"> 2223</a></span>&#160;<span class="preprocessor">#define CAN0_ECR                                 CAN_ECR_REG(CAN0)</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0fe27c46961bb993d85c1993bcc7717b"> 2224</a></span>&#160;<span class="preprocessor">#define CAN0_ESR1                                CAN_ESR1_REG(CAN0)</span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga302fc00176a88e585a3a727321db13c2"> 2225</a></span>&#160;<span class="preprocessor">#define CAN0_IMASK1                              CAN_IMASK1_REG(CAN0)</span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga41add2d26d7ee57a82e52f17dd5d8ed5"> 2226</a></span>&#160;<span class="preprocessor">#define CAN0_IFLAG1                              CAN_IFLAG1_REG(CAN0)</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga84057a6b131c5abd7d89ff6e4792785c"> 2227</a></span>&#160;<span class="preprocessor">#define CAN0_CTRL2                               CAN_CTRL2_REG(CAN0)</span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa24a083c1606d45e772f1cb10926b110"> 2228</a></span>&#160;<span class="preprocessor">#define CAN0_ESR2                                CAN_ESR2_REG(CAN0)</span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa7ba4d0bdea9c6227276f7747531cb20"> 2229</a></span>&#160;<span class="preprocessor">#define CAN0_CRCR                                CAN_CRCR_REG(CAN0)</span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga1d9f73f34f5877ba4307b1bbd6eec8dd"> 2230</a></span>&#160;<span class="preprocessor">#define CAN0_RXFGMASK                            CAN_RXFGMASK_REG(CAN0)</span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga6621c3957be81377041e9c5631e28c3e"> 2231</a></span>&#160;<span class="preprocessor">#define CAN0_RXFIR                               CAN_RXFIR_REG(CAN0)</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac3e74f43b32eff78481b9c2bc3960914"> 2232</a></span>&#160;<span class="preprocessor">#define CAN0_CS0                                 CAN_CS_REG(CAN0,0)</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga678e724a1b0ab81bad65aa85d4e55782"> 2233</a></span>&#160;<span class="preprocessor">#define CAN0_ID0                                 CAN_ID_REG(CAN0,0)</span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga8e60704d8d971f46a6d351dbde094c29"> 2234</a></span>&#160;<span class="preprocessor">#define CAN0_WORD00                              CAN_WORD0_REG(CAN0,0)</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga6c7dec717641c58e29d3335729e95b58"> 2235</a></span>&#160;<span class="preprocessor">#define CAN0_WORD10                              CAN_WORD1_REG(CAN0,0)</span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad0255a5b502958602f62f86997315fa0"> 2236</a></span>&#160;<span class="preprocessor">#define CAN0_CS1                                 CAN_CS_REG(CAN0,1)</span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9193ecd27082cb2073877ed94b317b47"> 2237</a></span>&#160;<span class="preprocessor">#define CAN0_ID1                                 CAN_ID_REG(CAN0,1)</span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gab8045d1f1052c35016795f3a5bf404b9"> 2238</a></span>&#160;<span class="preprocessor">#define CAN0_WORD01                              CAN_WORD0_REG(CAN0,1)</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gabcdfce6ec6b731092ef53884c3e25387"> 2239</a></span>&#160;<span class="preprocessor">#define CAN0_WORD11                              CAN_WORD1_REG(CAN0,1)</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga08f24916807df6cd9933153eb5694808"> 2240</a></span>&#160;<span class="preprocessor">#define CAN0_CS2                                 CAN_CS_REG(CAN0,2)</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac4d6061181c442b6b23f00e66a1ff61c"> 2241</a></span>&#160;<span class="preprocessor">#define CAN0_ID2                                 CAN_ID_REG(CAN0,2)</span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa4c7c3a87f027e18f809cce70be7e52f"> 2242</a></span>&#160;<span class="preprocessor">#define CAN0_WORD02                              CAN_WORD0_REG(CAN0,2)</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga913c0bdc08e975539515bb77bbec1b16"> 2243</a></span>&#160;<span class="preprocessor">#define CAN0_WORD12                              CAN_WORD1_REG(CAN0,2)</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae30c041c5e1a95abec6bc35e9d395efd"> 2244</a></span>&#160;<span class="preprocessor">#define CAN0_CS3                                 CAN_CS_REG(CAN0,3)</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf2c24da71b12381d638c21b1d10d4f0b"> 2245</a></span>&#160;<span class="preprocessor">#define CAN0_ID3                                 CAN_ID_REG(CAN0,3)</span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4f5aa25256756126db6545f2205dcc58"> 2246</a></span>&#160;<span class="preprocessor">#define CAN0_WORD03                              CAN_WORD0_REG(CAN0,3)</span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga98f9ed7da53738677be7c2dc46095860"> 2247</a></span>&#160;<span class="preprocessor">#define CAN0_WORD13                              CAN_WORD1_REG(CAN0,3)</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga21ee2d67c838fa0427eba2f87844a048"> 2248</a></span>&#160;<span class="preprocessor">#define CAN0_CS4                                 CAN_CS_REG(CAN0,4)</span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4089afbedcbf3eef2c657f1b8f005c9a"> 2249</a></span>&#160;<span class="preprocessor">#define CAN0_ID4                                 CAN_ID_REG(CAN0,4)</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga35c4083cd527e93bac8d0d80157ebb5f"> 2250</a></span>&#160;<span class="preprocessor">#define CAN0_WORD04                              CAN_WORD0_REG(CAN0,4)</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga349b4d81facdc8902ea4642b05a7cee5"> 2251</a></span>&#160;<span class="preprocessor">#define CAN0_WORD14                              CAN_WORD1_REG(CAN0,4)</span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4a7f30f6f21c3f1435de0d568e3dbde7"> 2252</a></span>&#160;<span class="preprocessor">#define CAN0_CS5                                 CAN_CS_REG(CAN0,5)</span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga619e52c4b59a86d5bfd39fe505022eae"> 2253</a></span>&#160;<span class="preprocessor">#define CAN0_ID5                                 CAN_ID_REG(CAN0,5)</span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga14543a8dc8e9b37199549a6956121980"> 2254</a></span>&#160;<span class="preprocessor">#define CAN0_WORD05                              CAN_WORD0_REG(CAN0,5)</span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa3cc72d8c599e0e24245eabe042a08fa"> 2255</a></span>&#160;<span class="preprocessor">#define CAN0_WORD15                              CAN_WORD1_REG(CAN0,5)</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga32b1b1c837368b66fa63f2ba418c1203"> 2256</a></span>&#160;<span class="preprocessor">#define CAN0_CS6                                 CAN_CS_REG(CAN0,6)</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga6260a652df181ee665915e52343d4206"> 2257</a></span>&#160;<span class="preprocessor">#define CAN0_ID6                                 CAN_ID_REG(CAN0,6)</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf50fc14369bccf840c6dc34a9111ea5c"> 2258</a></span>&#160;<span class="preprocessor">#define CAN0_WORD06                              CAN_WORD0_REG(CAN0,6)</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaaab652bd27c8619cb659665a8249af50"> 2259</a></span>&#160;<span class="preprocessor">#define CAN0_WORD16                              CAN_WORD1_REG(CAN0,6)</span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf861ea3a6f00fb652a465b178096112b"> 2260</a></span>&#160;<span class="preprocessor">#define CAN0_CS7                                 CAN_CS_REG(CAN0,7)</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga936184bbc1c8f3d863b8e0fed5a46090"> 2261</a></span>&#160;<span class="preprocessor">#define CAN0_ID7                                 CAN_ID_REG(CAN0,7)</span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga71f370421a20c955a75bd8b8a275872f"> 2262</a></span>&#160;<span class="preprocessor">#define CAN0_WORD07                              CAN_WORD0_REG(CAN0,7)</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad97d6cb5bcdef24b562515f784759c24"> 2263</a></span>&#160;<span class="preprocessor">#define CAN0_WORD17                              CAN_WORD1_REG(CAN0,7)</span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga09270fe534bb30d9475211ebd6675af5"> 2264</a></span>&#160;<span class="preprocessor">#define CAN0_CS8                                 CAN_CS_REG(CAN0,8)</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa3adbf537208d31fdcc456deded9ccd7"> 2265</a></span>&#160;<span class="preprocessor">#define CAN0_ID8                                 CAN_ID_REG(CAN0,8)</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad7d66cd1a1621aa362f0cbb1403d93db"> 2266</a></span>&#160;<span class="preprocessor">#define CAN0_WORD08                              CAN_WORD0_REG(CAN0,8)</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9c789dab7b6031409a039afbae8d7613"> 2267</a></span>&#160;<span class="preprocessor">#define CAN0_WORD18                              CAN_WORD1_REG(CAN0,8)</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gab1f6e43b96e879563835e49be171ecd0"> 2268</a></span>&#160;<span class="preprocessor">#define CAN0_CS9                                 CAN_CS_REG(CAN0,9)</span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gacc7a3c948b374ad27f2d2364da74e4fb"> 2269</a></span>&#160;<span class="preprocessor">#define CAN0_ID9                                 CAN_ID_REG(CAN0,9)</span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga5c9f079a59c867e326ae0a64c84879e6"> 2270</a></span>&#160;<span class="preprocessor">#define CAN0_WORD09                              CAN_WORD0_REG(CAN0,9)</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gafcb2437c78bc53ca33ec04055230fa38"> 2271</a></span>&#160;<span class="preprocessor">#define CAN0_WORD19                              CAN_WORD1_REG(CAN0,9)</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga274fdafd3b4b40a90ea4d517aeac03ec"> 2272</a></span>&#160;<span class="preprocessor">#define CAN0_CS10                                CAN_CS_REG(CAN0,10)</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga7564239e3d5659e24ef02cc0baab07eb"> 2273</a></span>&#160;<span class="preprocessor">#define CAN0_ID10                                CAN_ID_REG(CAN0,10)</span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae0fdd5b3347ff447735f8b8dfef1ea7b"> 2274</a></span>&#160;<span class="preprocessor">#define CAN0_WORD010                             CAN_WORD0_REG(CAN0,10)</span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0bb2bfa50092d6f4d02ef8344aa74337"> 2275</a></span>&#160;<span class="preprocessor">#define CAN0_WORD110                             CAN_WORD1_REG(CAN0,10)</span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga561c5285f51c265d5a71fab22bd95ccd"> 2276</a></span>&#160;<span class="preprocessor">#define CAN0_CS11                                CAN_CS_REG(CAN0,11)</span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac7ce9f16e49190ac07de37d16810df2d"> 2277</a></span>&#160;<span class="preprocessor">#define CAN0_ID11                                CAN_ID_REG(CAN0,11)</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0d49ea361e051ea6b84a95f9eef03557"> 2278</a></span>&#160;<span class="preprocessor">#define CAN0_WORD011                             CAN_WORD0_REG(CAN0,11)</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga80c5e1a25eabd9c4be955e7e05fb8365"> 2279</a></span>&#160;<span class="preprocessor">#define CAN0_WORD111                             CAN_WORD1_REG(CAN0,11)</span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9bab0d0b9bdb8cc7f7c2acb034b80b4d"> 2280</a></span>&#160;<span class="preprocessor">#define CAN0_CS12                                CAN_CS_REG(CAN0,12)</span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga89bd5432f4868dade997dd31992f7fe8"> 2281</a></span>&#160;<span class="preprocessor">#define CAN0_ID12                                CAN_ID_REG(CAN0,12)</span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae830f1fa620a5b9dd9f45266dce2caf0"> 2282</a></span>&#160;<span class="preprocessor">#define CAN0_WORD012                             CAN_WORD0_REG(CAN0,12)</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0720ab8982d5c46e527226c17d246d67"> 2283</a></span>&#160;<span class="preprocessor">#define CAN0_WORD112                             CAN_WORD1_REG(CAN0,12)</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga19d6f02c724c92f49bdbd455c0d12ae0"> 2284</a></span>&#160;<span class="preprocessor">#define CAN0_CS13                                CAN_CS_REG(CAN0,13)</span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gada1a0e22b484adde7d0d39688f04219a"> 2285</a></span>&#160;<span class="preprocessor">#define CAN0_ID13                                CAN_ID_REG(CAN0,13)</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0c36738f2060336130f1f2918524c34f"> 2286</a></span>&#160;<span class="preprocessor">#define CAN0_WORD013                             CAN_WORD0_REG(CAN0,13)</span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga3340f717c1d71b67a6fa74666e547c15"> 2287</a></span>&#160;<span class="preprocessor">#define CAN0_WORD113                             CAN_WORD1_REG(CAN0,13)</span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga74a892dc153152ee16175503189147e2"> 2288</a></span>&#160;<span class="preprocessor">#define CAN0_CS14                                CAN_CS_REG(CAN0,14)</span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac4e9f48083ffefeee04f35217ac158b3"> 2289</a></span>&#160;<span class="preprocessor">#define CAN0_ID14                                CAN_ID_REG(CAN0,14)</span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaab069c61ea28ca1b402cd8e8f9af45af"> 2290</a></span>&#160;<span class="preprocessor">#define CAN0_WORD014                             CAN_WORD0_REG(CAN0,14)</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga5e23fed61aef7a048c8fec6980d08681"> 2291</a></span>&#160;<span class="preprocessor">#define CAN0_WORD114                             CAN_WORD1_REG(CAN0,14)</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga15aff9b7ca3d53a473e297a190ca5947"> 2292</a></span>&#160;<span class="preprocessor">#define CAN0_CS15                                CAN_CS_REG(CAN0,15)</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gab5d989d044753377beb76d71b7667bc5"> 2293</a></span>&#160;<span class="preprocessor">#define CAN0_ID15                                CAN_ID_REG(CAN0,15)</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga7f9d7c829c6c634ffefb5682760e0d63"> 2294</a></span>&#160;<span class="preprocessor">#define CAN0_WORD015                             CAN_WORD0_REG(CAN0,15)</span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaaaefca9aaa57c709d2fcd69cbfdbf2dc"> 2295</a></span>&#160;<span class="preprocessor">#define CAN0_WORD115                             CAN_WORD1_REG(CAN0,15)</span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaddf8d1b7a6ff7d5fe686ae8ea7391637"> 2296</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR0                              CAN_RXIMR_REG(CAN0,0)</span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4cc21a9cff4d264c9bd789fd7f737e7e"> 2297</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR1                              CAN_RXIMR_REG(CAN0,1)</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9987a8068f695a9ccb268d1f2e61ac3a"> 2298</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR2                              CAN_RXIMR_REG(CAN0,2)</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga537e3bd706da06b926fa701c9ef06a0d"> 2299</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR3                              CAN_RXIMR_REG(CAN0,3)</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa09390112c8ab49f4475b391cb28e1bf"> 2300</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR4                              CAN_RXIMR_REG(CAN0,4)</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gade0077698b2bdcfaf01d573e8c5f6ca0"> 2301</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR5                              CAN_RXIMR_REG(CAN0,5)</span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga62b933c9694339923ca70bc57453f4fc"> 2302</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR6                              CAN_RXIMR_REG(CAN0,6)</span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga26f78e6941fa28924f109b1cbf944844"> 2303</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR7                              CAN_RXIMR_REG(CAN0,7)</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga41a5c36d3857c6efea08b38505cf700d"> 2304</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR8                              CAN_RXIMR_REG(CAN0,8)</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gacb1e5ce73f3d2d2b4bacf74d9720497e"> 2305</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR9                              CAN_RXIMR_REG(CAN0,9)</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae04b6b34a64cb8877aab7f4d792bfd9e"> 2306</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR10                             CAN_RXIMR_REG(CAN0,10)</span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad30ecf4a3f46bf61e08d59e3bdb5f728"> 2307</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR11                             CAN_RXIMR_REG(CAN0,11)</span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga37a06581d0641a1e6701399fffd7bde0"> 2308</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR12                             CAN_RXIMR_REG(CAN0,12)</span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9891348e45d1da2aa693ed1cb6981d56"> 2309</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR13                             CAN_RXIMR_REG(CAN0,13)</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf5478025bffcc5a1e93616c636ef3036"> 2310</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR14                             CAN_RXIMR_REG(CAN0,14)</span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac4d96431381b6ce09cf4427965c4ca93"> 2311</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR15                             CAN_RXIMR_REG(CAN0,15)</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">/* CAN - Register array accessors */</span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga410a603c8eabf8e40fabf5396abcd676"> 2314</a></span>&#160;<span class="preprocessor">#define CAN0_CS(index)                           CAN_CS_REG(CAN0,index)</span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae8a61f3c3f89b9486c37cbf92c9542bf"> 2315</a></span>&#160;<span class="preprocessor">#define CAN0_ID(index)                           CAN_ID_REG(CAN0,index)</span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gabf04bc963948f24928e990ebb683fd15"> 2316</a></span>&#160;<span class="preprocessor">#define CAN0_WORD0(index)                        CAN_WORD0_REG(CAN0,index)</span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0a1269cd4f0ca08584208ed1988ee733"> 2317</a></span>&#160;<span class="preprocessor">#define CAN0_WORD1(index)                        CAN_WORD1_REG(CAN0,index)</span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae42ef907bb078d24fcbc14fa1be37105"> 2318</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR(index)                        CAN_RXIMR_REG(CAN0,index)</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160; <span class="comment">/* end of group CAN_Register_Accessor_Macros */</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160; <span class="comment">/* end of group CAN_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment">   -- CAU Peripheral Access Layer</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DIRECT[16];                        </div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;       uint8_t RESERVED_0[2048];</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CASR;                          </div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CAA;                           </div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LDR_CA[9];                         </div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;       uint8_t RESERVED_1[20];</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CASR;                          </div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CAA;                           </div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STR_CA[9];                         </div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;       uint8_t RESERVED_2[20];</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CASR;                          </div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CAA;                           </div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ADR_CA[9];                         </div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;       uint8_t RESERVED_3[20];</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CASR;                         </div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CAA;                          </div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t RADR_CA[9];                        </div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;       uint8_t RESERVED_4[84];</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CASR;                          </div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CAA;                           </div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t XOR_CA[9];                         </div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;       uint8_t RESERVED_5[20];</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CASR;                         </div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CAA;                          </div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ROTL_CA[9];                        </div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;       uint8_t RESERVED_6[276];</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CASR;                         </div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CAA;                          </div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESC_CA[9];                        </div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;       uint8_t RESERVED_7[20];</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CASR;                        </div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CAA;                         </div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t AESIC_CA[9];                       </div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;} <a class="code" href="struct_c_a_u___type.html">CAU_Type</a>, *<a class="code" href="group___c_a_u___peripheral___access___layer.html#ga2e385ae9e5abc0b51db60576ba85e33e">CAU_MemMapPtr</a>;</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">   -- CAU - Register accessor macros</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">/* CAU - Register accessors */</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga7f4eee7e54be5139132863d07547e91e"> 2387</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_REG(base,index)               ((base)-&gt;DIRECT[index])</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gabec32211c73be8204bceca3f0e7f0ad1"> 2388</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_REG(base)                   ((base)-&gt;LDR_CASR)</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gafb3070ebf83b68deba5d119812b501ea"> 2389</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CAA_REG(base)                    ((base)-&gt;LDR_CAA)</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga23cfae3a6a7b964e68b5174b377bd276"> 2390</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_REG(base,index)               ((base)-&gt;LDR_CA[index])</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gab82f8d15e353c9d00fe1268b550932cf"> 2391</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_REG(base)                   ((base)-&gt;STR_CASR)</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga14c1d13dc797abdc0a5d161637b1925c"> 2392</a></span>&#160;<span class="preprocessor">#define CAU_STR_CAA_REG(base)                    ((base)-&gt;STR_CAA)</span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gac54278fdd16f81e6ea3076e1ccee6a06"> 2393</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_REG(base,index)               ((base)-&gt;STR_CA[index])</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaca8728a795c07ab4c7cfd4869205d2d8"> 2394</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_REG(base)                   ((base)-&gt;ADR_CASR)</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga8e185ad0d7eab25dd0df422fd599d4c2"> 2395</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CAA_REG(base)                    ((base)-&gt;ADR_CAA)</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga542aba52278f577bc565922ed1f224b1"> 2396</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_REG(base,index)               ((base)-&gt;ADR_CA[index])</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga731266a8fde87bf322beceb4106ef553"> 2397</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_REG(base)                  ((base)-&gt;RADR_CASR)</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gab0ebde83005e4400f15b86691da180e0"> 2398</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CAA_REG(base)                   ((base)-&gt;RADR_CAA)</span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga7ebb38f65122d7fa40dde22ddf11d140"> 2399</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_REG(base,index)              ((base)-&gt;RADR_CA[index])</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga393de2803db60a1f80d2600fc1ae7721"> 2400</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_REG(base)                   ((base)-&gt;XOR_CASR)</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga095847819b81c22bcc6b7097f97a5a54"> 2401</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CAA_REG(base)                    ((base)-&gt;XOR_CAA)</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga3c7dbe782cb08cb8afa8f998f9d92a11"> 2402</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_REG(base,index)               ((base)-&gt;XOR_CA[index])</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gabd3703b09269d6a70e8c7b7fc25fe69e"> 2403</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_REG(base)                  ((base)-&gt;ROTL_CASR)</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga5f94ba9f977dc0b92e95789a35ac1fc7"> 2404</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA_REG(base)                   ((base)-&gt;ROTL_CAA)</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga9b63a829f991a7d919f262b0a2850215"> 2405</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_REG(base,index)              ((base)-&gt;ROTL_CA[index])</span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga425b3f0d5d24cc45dcc3761b0c5056d9"> 2406</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_REG(base)                  ((base)-&gt;AESC_CASR)</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gab22ad099e36a2eec4af64bf79aaa4c45"> 2407</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CAA_REG(base)                   ((base)-&gt;AESC_CAA)</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga35cc9a69c57defc377319d4eac046f6c"> 2408</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_REG(base,index)              ((base)-&gt;AESC_CA[index])</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaa59b64b22ea64f2292ed80742f6bef55"> 2409</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_REG(base)                 ((base)-&gt;AESIC_CASR)</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga6ce686ca31f8188aeeaee41939735654"> 2410</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA_REG(base)                  ((base)-&gt;AESIC_CAA)</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gac784d027048ac8f2ff93707a4cb8631b"> 2411</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_REG(base,index)             ((base)-&gt;AESIC_CA[index])</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160; <span class="comment">/* end of group CAU_Register_Accessor_Macros */</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">   -- CAU Register Masks</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment">/* DIRECT Bit Fields */</span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga44f4bea009f3e9943e310dbbed98f7a3"> 2428</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT0_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga53178110db052d34395df9ad7e9afd0e"> 2429</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT0_SHIFT             0</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2cb8f0d18407e272c7d87b9e747f278b"> 2430</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT0_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT0_MASK)</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga201696a74ac7fd3db77cd19d3d2110cf"> 2431</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT1_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga99cc153a4a7217feeea9ccc898a38d98"> 2432</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT1_SHIFT             0</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga187f19ca2f30c2ec338747f4a83f97a4"> 2433</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT1_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT1_MASK)</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1a2d18db12abd15f6bab404f4f36ed50"> 2434</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT2_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga84f35cfb3852d2a827fa1ad80bfb207f"> 2435</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT2_SHIFT             0</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa84f31257ab678ef4963956c651a5d0d"> 2436</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT2_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT2_MASK)</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga510182cd7a5c184e092fae143ab6b4cd"> 2437</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT3_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0a9ed1b0b2d909b4c11c6591d4c8425c"> 2438</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT3_SHIFT             0</span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabcf7cce02f44a12d83b0b796ce992859"> 2439</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT3_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT3_MASK)</span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae8d866b4ec3bf7cad4a7983517e615b7"> 2440</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT4_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga14860fd31f4e7f9792da121883d992d9"> 2441</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT4_SHIFT             0</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf17ec77a232bb8d8322c995e1e4808a8"> 2442</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT4(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT4_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT4_MASK)</span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa8212c898d5d71af9b7003bcc5c68a58"> 2443</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT5_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7f59928c2b946e1d249aa9b3b3fdd537"> 2444</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT5_SHIFT             0</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1f7ce76ab2e7c9239af0b250337e1055"> 2445</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT5(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT5_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT5_MASK)</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga971c00d2038809c2c31c18f8942807ec"> 2446</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT6_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4dea5b62b401604587b9fa6ed0d98f65"> 2447</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT6_SHIFT             0</span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafd7a2e3e43805f32a2af9474502113b6"> 2448</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT6(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT6_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT6_MASK)</span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab06d5ca76014069c1511818f08442a16"> 2449</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT7_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga779a3fffe17b85f4298a9d6b2265d543"> 2450</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT7_SHIFT             0</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6d1edd9596946b0957b74d8d8e0316f0"> 2451</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT7(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT7_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT7_MASK)</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8999b171027ec70233192fd566cdd6fd"> 2452</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT8_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaae1fbd7c8c40fd07e3928b29d1dcfd0b"> 2453</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT8_SHIFT             0</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga14f69dcb73370620d040cad8fbfa94b1"> 2454</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT8(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT8_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT8_MASK)</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5ccc68fd1b7c526efb4a5074bb8039ee"> 2455</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT9_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaca4b04f898d0a3dac43986b076af6f91"> 2456</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT9_SHIFT             0</span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5658308db6b0a058df6a89a1300338f1"> 2457</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT9(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT9_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT9_MASK)</span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3115929e73e7c6a2c3b24d69e6215c55"> 2458</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT10_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadc78db3adb857bc20e4387835eabdeab"> 2459</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT10_SHIFT            0</span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8a2c9297ddc5ff59b14e74324ecdd316"> 2460</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT10(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT10_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT10_MASK)</span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf2b9a81af0187f3bb946b6d0a371a05f"> 2461</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT11_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5a79ec46736566014503f1858c92f19e"> 2462</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT11_SHIFT            0</span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae76a60c1e2729fcd978742fd44100675"> 2463</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT11(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT11_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT11_MASK)</span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa2ee16a89961959b8a4a936d5f6ce49c"> 2464</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT12_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaebc337b0562194197195ce07c9f4c7d0"> 2465</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT12_SHIFT            0</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac4ca5dade23d4243ac71ae0d9ec57d43"> 2466</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT12(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT12_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT12_MASK)</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5735753e1d7d46e22b92d806218045b2"> 2467</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT13_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga941037be28db6fbd833f5202ad2f21a5"> 2468</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT13_SHIFT            0</span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4ad6c63ec619cc20c8d34c230907cb72"> 2469</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT13(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT13_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT13_MASK)</span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8145212bbedada0193bfa6042ea637a6"> 2470</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT14_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga017a8a273655c5f491aa2b348b1ed9bc"> 2471</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT14_SHIFT            0</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga76ec783a1eb1195dc4e7bb7bd9ca654e"> 2472</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT14(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT14_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT14_MASK)</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabd722971e5e62de19fda379b987cf321"> 2473</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT15_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga33f80687a392b95e7b5a8d15530cc2cf"> 2474</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT15_SHIFT            0</span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa12d64f2daab5410099ff5be09345b3d"> 2475</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT15(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT15_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT15_MASK)</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment">/* LDR_CASR Bit Fields */</span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae9945a982ee40a35ec7c92d32fd9956a"> 2477</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga262e6d420bd6efa036c7c6f8a3431c46"> 2478</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga591913fd850627ba4dbbe23dff834f4e"> 2479</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab1825cdea4d35d62af51b40a80524a61"> 2480</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac3ea78b4eacaf7b3cf614dee61564e86"> 2481</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6c0cd608dfa284be126e88595cfef13c"> 2482</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaba538fe03e857a34dab8ed29bcc127f8"> 2483</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CASR_VER_SHIFT))&amp;CAU_LDR_CASR_VER_MASK)</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment">/* LDR_CAA Bit Fields */</span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga25d23cb2902598fd7377214fc4c831c4"> 2485</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CAA_ACC_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3d0a4b449aa40e73d9ef6540832fec08"> 2486</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CAA_ACC_SHIFT                    0</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4a805225201daa70b2aa5c3d47634361"> 2487</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CAA_ACC_SHIFT))&amp;CAU_LDR_CAA_ACC_MASK)</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">/* LDR_CA Bit Fields */</span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga15ab69e214b180e4459b220f28db6671"> 2489</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA0_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3f71ad6211265982fcdc2aa519a357c7"> 2490</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA0_SHIFT                     0</span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadf71509a7bc1b885aa95d7adf16ffc3d"> 2491</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA0_SHIFT))&amp;CAU_LDR_CA_CA0_MASK)</span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5dac734b52c32cbb41f3daafa6d85e9e"> 2492</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA1_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7c6e3a6f8d94f1b39d9f6334d6916b64"> 2493</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA1_SHIFT                     0</span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga17d3eb3ab5c88211cb8c4a41d749b346"> 2494</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA1_SHIFT))&amp;CAU_LDR_CA_CA1_MASK)</span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gada0be8752ff081d41bd530392613175b"> 2495</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA2_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf922a639148e6bfa357029f20b0d1aef"> 2496</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA2_SHIFT                     0</span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga21841b16ab149bb4c2d3d96657e064e1"> 2497</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA2_SHIFT))&amp;CAU_LDR_CA_CA2_MASK)</span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadc483f48a51a7e423bd122f4175d4dd8"> 2498</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA3_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga31b5ff2083be706bf9f333d80d4992fc"> 2499</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA3_SHIFT                     0</span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga01e9876211bc7569a7fed8b22019a8aa"> 2500</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA3_SHIFT))&amp;CAU_LDR_CA_CA3_MASK)</span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae6080270193ec350954328f66ffc6526"> 2501</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA4_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga401e274bfc5075ec0e72d885071c3415"> 2502</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA4_SHIFT                     0</span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad677866f6f1b4e9731a6852124fc13c8"> 2503</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA4_SHIFT))&amp;CAU_LDR_CA_CA4_MASK)</span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafb0c705253f6e6bde84a7d415b022364"> 2504</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA5_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaac2d34d8c6a22632b669e944970f7318"> 2505</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA5_SHIFT                     0</span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga38b6e6fffada195c136892a02019c7f4"> 2506</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA5_SHIFT))&amp;CAU_LDR_CA_CA5_MASK)</span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga36f44124efda969e60d5366ac7cc7350"> 2507</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA6_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae0d78056f6ad5c5565d3f767b72335cb"> 2508</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA6_SHIFT                     0</span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3441da8acbdcfca4ba70891206ba3091"> 2509</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA6_SHIFT))&amp;CAU_LDR_CA_CA6_MASK)</span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0aa892e32b2be9b3958706939c94ef3b"> 2510</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA7_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8630e23e305784aed9a981844b18f468"> 2511</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA7_SHIFT                     0</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad7bbc0cca5ec64cec77f9b0602024cda"> 2512</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA7_SHIFT))&amp;CAU_LDR_CA_CA7_MASK)</span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga85639a056055e9b13bd051f13fa061f8"> 2513</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA8_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga41f527c7bdb6b4b5502baa4d4dc79cbc"> 2514</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA8_SHIFT                     0</span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2c7bb58b9c62ed37bc454b44f87e015c"> 2515</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA8_SHIFT))&amp;CAU_LDR_CA_CA8_MASK)</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">/* STR_CASR Bit Fields */</span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8dffcd6d4b1c0445b861214d9fcb2bbd"> 2517</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6c5490b9ee06c378d9e52f5dcc4e4da6"> 2518</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga44bc22302cf006a4b12f130de2f509ab"> 2519</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gade64f9ddd7c12103c652b284f192d6ea"> 2520</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5447564cf9ebe8e0ed52d5367304d0cd"> 2521</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8103f4482a52d4ea2c47a26161596b66"> 2522</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1b0d6cb73fdaaf5a5d9adc1c95d296c6"> 2523</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CASR_VER_SHIFT))&amp;CAU_STR_CASR_VER_MASK)</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment">/* STR_CAA Bit Fields */</span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafdeac08a5e2a414586e6cfb318a3beca"> 2525</a></span>&#160;<span class="preprocessor">#define CAU_STR_CAA_ACC_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaad9cefe85fb570468c92429a601f3c30"> 2526</a></span>&#160;<span class="preprocessor">#define CAU_STR_CAA_ACC_SHIFT                    0</span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4866a4555a25ed3cc3d5b1270b619834"> 2527</a></span>&#160;<span class="preprocessor">#define CAU_STR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CAA_ACC_SHIFT))&amp;CAU_STR_CAA_ACC_MASK)</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment">/* STR_CA Bit Fields */</span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7490044c911fb60ad77baacec88b73a0"> 2529</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA0_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga80d0808b0ed4fd4b825e2409ecc79ce7"> 2530</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA0_SHIFT                     0</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga499b6aa3c87a5c219ee34ffec4b8c807"> 2531</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA0_SHIFT))&amp;CAU_STR_CA_CA0_MASK)</span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf5468a65fe021f5053a4d9fa83c77614"> 2532</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA1_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf733a0f562c8ff07f24843f2971c85ed"> 2533</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA1_SHIFT                     0</span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac941842d240ab2902d1589d14f016339"> 2534</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA1_SHIFT))&amp;CAU_STR_CA_CA1_MASK)</span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7a41f2c437556c9a48ed99cd8607a9f9"> 2535</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA2_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad603664f3d10bcbd341a2d244c0822f5"> 2536</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA2_SHIFT                     0</span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga29ee0e2f04ffcc28051a093305a77a16"> 2537</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA2_SHIFT))&amp;CAU_STR_CA_CA2_MASK)</span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga52281a79b1f2f28a74652e8934c3e8e7"> 2538</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA3_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac71abdf9ef9823b10c9d3e57bcc3e197"> 2539</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA3_SHIFT                     0</span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf9892859cb2b2bbe38df4ca6530e2780"> 2540</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA3_SHIFT))&amp;CAU_STR_CA_CA3_MASK)</span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga201a5c7621a22e47519189370bcdb769"> 2541</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA4_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf22d48103a45462f4f1c412212b28941"> 2542</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA4_SHIFT                     0</span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaaea02f5a37b0a49374d83562863cda67"> 2543</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA4_SHIFT))&amp;CAU_STR_CA_CA4_MASK)</span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4b0911976e175086b6459ec3d90c1653"> 2544</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA5_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga550505d55e65ebb24f8b93829fc709dc"> 2545</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA5_SHIFT                     0</span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacaee31158c7c88a14f80a244364c9128"> 2546</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA5_SHIFT))&amp;CAU_STR_CA_CA5_MASK)</span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7b5a1caf333ef375bf06cd83702a2f52"> 2547</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA6_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2d6d9fbc55d31a3abf405b19663984fd"> 2548</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA6_SHIFT                     0</span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2ec9833172e8d38e73afcb75f0e7763a"> 2549</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA6_SHIFT))&amp;CAU_STR_CA_CA6_MASK)</span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga71cb093a615f022bab07fea3386b14c4"> 2550</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA7_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga438fb9b2bcfb9ce4ff046f9cf3fb12e2"> 2551</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA7_SHIFT                     0</span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadbfbc657f2fb34b2788cf7ebda86238e"> 2552</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA7_SHIFT))&amp;CAU_STR_CA_CA7_MASK)</span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga841925012949d7e6ee56bffe7c3ccc34"> 2553</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA8_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7ca88815b2d128a4164b3e14953ed7f2"> 2554</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA8_SHIFT                     0</span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gace7494bdf03c7abbe72b1f15b8a596ce"> 2555</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA8_SHIFT))&amp;CAU_STR_CA_CA8_MASK)</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment">/* ADR_CASR Bit Fields */</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5c604aca577b3d7a07e03e6b98ae418f"> 2557</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0659a788cbcc596dc60f7d85104ade27"> 2558</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac2aa12b2fd1060e7b5c444cb64efbcf6"> 2559</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac342820577edd24d5b9b2ffe7279c18a"> 2560</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabb62168b08dff77e1dd30ca4cb6cd997"> 2561</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga22dcce65fce4ef3511615cbd4d1a0e1e"> 2562</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa5ee00ac2f0ef91869f7f0ec921441f6"> 2563</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CASR_VER_SHIFT))&amp;CAU_ADR_CASR_VER_MASK)</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment">/* ADR_CAA Bit Fields */</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacc0c6924fefc7cc98506f9c0d031d9b4"> 2565</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CAA_ACC_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf629b44286a47b9d05d74250f509747a"> 2566</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CAA_ACC_SHIFT                    0</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7070ca5dd02de1404c00f544caeb11c6"> 2567</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CAA_ACC_SHIFT))&amp;CAU_ADR_CAA_ACC_MASK)</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">/* ADR_CA Bit Fields */</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga414839bf216530416ea2338f5027fd46"> 2569</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA0_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2e21fe07cc0b8acdef6e46075cc75770"> 2570</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA0_SHIFT                     0</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga74e5e963432638577dc5004cf9ac7954"> 2571</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA0_SHIFT))&amp;CAU_ADR_CA_CA0_MASK)</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa06ea4a2e4659354d7720c10f40f491c"> 2572</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA1_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0627f84884a77f1e20570b01eacc50e8"> 2573</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA1_SHIFT                     0</span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2383410eeb89d47fdb25e5e0d0d6049f"> 2574</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA1_SHIFT))&amp;CAU_ADR_CA_CA1_MASK)</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9294c3d57841472174044b71a5a271ad"> 2575</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA2_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3809e21df053cc0fffe5518686527b59"> 2576</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA2_SHIFT                     0</span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2e2a6bd48203a8f976196d023b1acec0"> 2577</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA2_SHIFT))&amp;CAU_ADR_CA_CA2_MASK)</span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga32fe7c3ce489038db5a7614ff6c376d2"> 2578</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA3_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga93cb8cfd1a5fb49e223ca89c7c821ab5"> 2579</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA3_SHIFT                     0</span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacbf10f24a67b200c72e1b7101efa6f6b"> 2580</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA3_SHIFT))&amp;CAU_ADR_CA_CA3_MASK)</span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2ed9f31c68a09dba5db3b3e10836f3e6"> 2581</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA4_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacd7b74188dccfc62f26f78229fb8a766"> 2582</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA4_SHIFT                     0</span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad525508bdc2b57937df37b9ae1d49017"> 2583</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA4_SHIFT))&amp;CAU_ADR_CA_CA4_MASK)</span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga75b64822c5faed17c8032081d5ba9de7"> 2584</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA5_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga172ed7376ee2f81527fc39ed02ac8925"> 2585</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA5_SHIFT                     0</span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6ae6602ea7315196a1bc280b23243325"> 2586</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA5_SHIFT))&amp;CAU_ADR_CA_CA5_MASK)</span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaadd7000eac5326b13aa96c5823005731"> 2587</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA6_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad8dbe87fc33b130d08642de3a23246a2"> 2588</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA6_SHIFT                     0</span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga51577142dfe928002db306968d2d04c4"> 2589</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA6_SHIFT))&amp;CAU_ADR_CA_CA6_MASK)</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2ea865f0bce0752907d3cf74be39c6fc"> 2590</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA7_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8bee4c551567070e18a1ed1cc5898e8f"> 2591</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA7_SHIFT                     0</span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaac9f48ae12da632ac356d3024c5a1ff0"> 2592</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA7_SHIFT))&amp;CAU_ADR_CA_CA7_MASK)</span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga588ce6c296b5bc630763b325bca7e346"> 2593</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA8_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4438c1d48ac4e4e715fdd705f409e0fc"> 2594</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA8_SHIFT                     0</span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad97c6437bc1de70a75242ffd964b973f"> 2595</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA8_SHIFT))&amp;CAU_ADR_CA_CA8_MASK)</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">/* RADR_CASR Bit Fields */</span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8b83182cdf0c23dd0359bdd4bde2e770"> 2597</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_IC_MASK                    0x1u</span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaaaed76b153aa3db1dd33853bd41f890f"> 2598</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_IC_SHIFT                   0</span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae77a40261939bae263003192796104ac"> 2599</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_DPE_MASK                   0x2u</span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga29f9fdde7f5d91e78a00e02dc66d90ce"> 2600</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_DPE_SHIFT                  1</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga93d73e487a9f7e0f78ff89b8c2162099"> 2601</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER_MASK                   0xF0000000u</span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9b9d89d85aab94d1cf9066dcdc9f80b3"> 2602</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER_SHIFT                  28</span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad6072b4fc13d1b80be7ce33a71da8b1f"> 2603</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CASR_VER_SHIFT))&amp;CAU_RADR_CASR_VER_MASK)</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="comment">/* RADR_CAA Bit Fields */</span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga547665f9f7c6125733272bdba9d975f3"> 2605</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CAA_ACC_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac2c98d65b03f99b601c30efaec5044f8"> 2606</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CAA_ACC_SHIFT                   0</span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4b76d84deca84761050fb5501b2e1f90"> 2607</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CAA_ACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CAA_ACC_SHIFT))&amp;CAU_RADR_CAA_ACC_MASK)</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="comment">/* RADR_CA Bit Fields */</span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8839d1ade5765c2f41d1e4666bb039ef"> 2609</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA0_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga56a6980d68ebf41b5b321ed2a9211c1e"> 2610</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA0_SHIFT                    0</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf2bb47dc97be73cd0c2862fe138900ec"> 2611</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA0_SHIFT))&amp;CAU_RADR_CA_CA0_MASK)</span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7d2e754db6dd6dae2933a852f15a6f60"> 2612</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA1_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1a0bd671ac27226fa5dd3c491a5f74c4"> 2613</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA1_SHIFT                    0</span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga595e87363fbdaccc16d6c649b1895e6b"> 2614</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA1_SHIFT))&amp;CAU_RADR_CA_CA1_MASK)</span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7fa186d5e73cc29fa76adb228433030e"> 2615</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA2_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac9854347914cb338851c9a252aca148e"> 2616</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA2_SHIFT                    0</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3d1fbf4e309510b81c96da1080f52d32"> 2617</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA2_SHIFT))&amp;CAU_RADR_CA_CA2_MASK)</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga954f8fa4bd147e796210d7d13b423765"> 2618</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA3_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga63b462a741709ed694a6bb20912783e4"> 2619</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA3_SHIFT                    0</span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa8819ee05a7fdbb53bee279104bf7d33"> 2620</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA3_SHIFT))&amp;CAU_RADR_CA_CA3_MASK)</span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9d0f7744ac9647b00fd84c95c76e763b"> 2621</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA4_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaeb4fe1e9be3bcb2b1ac74660b92e9a4b"> 2622</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA4_SHIFT                    0</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga20080f8c8199450d8260df2db339e74c"> 2623</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA4_SHIFT))&amp;CAU_RADR_CA_CA4_MASK)</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga042e25609d552ff6fab834eb7ef16ace"> 2624</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA5_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad8bf0b422addabdffbfde146a1d601b3"> 2625</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA5_SHIFT                    0</span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga42ae443cab04330b104ce22a986df9d7"> 2626</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA5(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA5_SHIFT))&amp;CAU_RADR_CA_CA5_MASK)</span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac15bff5a590f321f7edcc30599c9e060"> 2627</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA6_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga93c9d65769c30135083c7aeb0300184f"> 2628</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA6_SHIFT                    0</span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab6e6fbb33f9e4f51d142433e3008bafb"> 2629</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA6(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA6_SHIFT))&amp;CAU_RADR_CA_CA6_MASK)</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab7bd0a8a36b9bfe8642f27d09b6d24f6"> 2630</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA7_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga119c6fa0ada08c282b33b5585d32983c"> 2631</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA7_SHIFT                    0</span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafcc3228ff234a13b8752ff5c6fc6a37f"> 2632</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA7(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA7_SHIFT))&amp;CAU_RADR_CA_CA7_MASK)</span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0becdc994c7da7ab67251bd2da040493"> 2633</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA8_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5dde041188525dacccc86994f3b4a62c"> 2634</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA8_SHIFT                    0</span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga60e97a6dd9f8f0ba91c511ee4b8cb438"> 2635</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA8(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA8_SHIFT))&amp;CAU_RADR_CA_CA8_MASK)</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="comment">/* XOR_CASR Bit Fields */</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaca3c61b76adc9812ea3851c4b704c43f"> 2637</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_IC_MASK                     0x1u</span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga371852a2013f6f7d79b8fcd434367358"> 2638</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_IC_SHIFT                    0</span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga71d1db03ca6c06a051297201f2e8d855"> 2639</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_DPE_MASK                    0x2u</span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2c2901b4531d55d9625468c78cea25b0"> 2640</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_DPE_SHIFT                   1</span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1ac156673986e2dc85b9d9491a3d4bf2"> 2641</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER_MASK                    0xF0000000u</span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga935619a005c89a213ef4df90046e2802"> 2642</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER_SHIFT                   28</span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad0d12a99e05798ea2c6cd22d02b0752a"> 2643</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CASR_VER_SHIFT))&amp;CAU_XOR_CASR_VER_MASK)</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="comment">/* XOR_CAA Bit Fields */</span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad749b4e76ae58d704efbe7be8c9fd935"> 2645</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CAA_ACC_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabce35c8c48d54d7175820c3a5f0b120c"> 2646</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CAA_ACC_SHIFT                    0</span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadef3a35dce2667f2a097ceed047bd414"> 2647</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CAA_ACC_SHIFT))&amp;CAU_XOR_CAA_ACC_MASK)</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">/* XOR_CA Bit Fields */</span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1b5b9a631549a09772404a13cc8bb2c6"> 2649</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA0_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga668e19ef62b1ef693c25a076b8102ad1"> 2650</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA0_SHIFT                     0</span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf21ab1d961463e2f4288e40a44f3cb83"> 2651</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA0_SHIFT))&amp;CAU_XOR_CA_CA0_MASK)</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9aaaf6dc6a0bb9f82e566fbc29dc9f2c"> 2652</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA1_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae0c5144e0bc6b1bc363388cc0724ad4a"> 2653</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA1_SHIFT                     0</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga76cb28e96e7397374f2da8d835304611"> 2654</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA1_SHIFT))&amp;CAU_XOR_CA_CA1_MASK)</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga710ad3a23664ea7f219a37d7a5402362"> 2655</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA2_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaaa37d49b203514cc1d0d59ef3dc5d4b0"> 2656</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA2_SHIFT                     0</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga14a8b8358657a8eceb13d03a4204b01a"> 2657</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA2_SHIFT))&amp;CAU_XOR_CA_CA2_MASK)</span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac7b046ce31fba66e970b3459c24a10f9"> 2658</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA3_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga524188c17d8d070ce35b78f3a1bd8d89"> 2659</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA3_SHIFT                     0</span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1cabdcb13efdab3f163c0d3b605585f0"> 2660</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA3_SHIFT))&amp;CAU_XOR_CA_CA3_MASK)</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac44f628ba27da8192d8e570f745e5a0d"> 2661</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA4_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad185523c9ec94202cae6663e3a76423f"> 2662</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA4_SHIFT                     0</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga76d51795ea5635a4804f5b7ef4e4155c"> 2663</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA4_SHIFT))&amp;CAU_XOR_CA_CA4_MASK)</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga74cbc0141ce46b620019e18b8eb2f908"> 2664</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA5_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga524e70cc275f9e2d963db75ea6dace92"> 2665</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA5_SHIFT                     0</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa6543e7a0b9ab892dc327821a6357973"> 2666</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA5_SHIFT))&amp;CAU_XOR_CA_CA5_MASK)</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6b422fcb6666aa9f5c25894082aa81d8"> 2667</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA6_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadf7fdd8eaf9822fec5ac691246d95683"> 2668</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA6_SHIFT                     0</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0caf44b77f17a23d0e941f9f5954a7fb"> 2669</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA6_SHIFT))&amp;CAU_XOR_CA_CA6_MASK)</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga06eab58058cee7fd45b4cd4275568892"> 2670</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA7_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga69445bae6fa41c545996396a9af56d61"> 2671</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA7_SHIFT                     0</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga697949052f840f6e57c5d343f8753fbd"> 2672</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA7_SHIFT))&amp;CAU_XOR_CA_CA7_MASK)</span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5dae0bacc10008301389f42a02bdd3d4"> 2673</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA8_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab7debaaae0a6137460fd18cf952033ae"> 2674</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA8_SHIFT                     0</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab9536ffd1d268cd301992645fd13d7fa"> 2675</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA8_SHIFT))&amp;CAU_XOR_CA_CA8_MASK)</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment">/* ROTL_CASR Bit Fields */</span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga872c60c9f23d4d48a0f47cd1f3848540"> 2677</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_IC_MASK                    0x1u</span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafe14ff3ce4f7d2b10d0b202cf03546af"> 2678</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_IC_SHIFT                   0</span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga834d584c25afb7faf4c9f0b87b5b9619"> 2679</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_DPE_MASK                   0x2u</span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4d0da6b7c4575317872d875392fb0272"> 2680</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_DPE_SHIFT                  1</span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6d8f0ea43478a075cf2a0c9745bd211c"> 2681</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER_MASK                   0xF0000000u</span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad4f7b9dfa3900a1a24b391b7c515d0e4"> 2682</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER_SHIFT                  28</span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8dc294f60e158cddfefa8728889a8763"> 2683</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CASR_VER_SHIFT))&amp;CAU_ROTL_CASR_VER_MASK)</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="comment">/* ROTL_CAA Bit Fields */</span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0aa131c13271bf31c8f88c3c7dce8729"> 2685</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA_ACC_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac36dbf4828c435c589cbcee42b1356d3"> 2686</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA_ACC_SHIFT                   0</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1063642340f6774011d044d0abe0ee8d"> 2687</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA_ACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CAA_ACC_SHIFT))&amp;CAU_ROTL_CAA_ACC_MASK)</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="comment">/* ROTL_CA Bit Fields */</span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2b86bab9480c6bf6115dad260ab161a3"> 2689</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA0_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3181be32a342d2194fc201a642c18878"> 2690</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA0_SHIFT                    0</span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga75587dbec3309dd33c787776321096eb"> 2691</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA0_SHIFT))&amp;CAU_ROTL_CA_CA0_MASK)</span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabfb4747ca51ec2bf523adf1d27b3a55c"> 2692</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA1_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7a9ebabc5cddc8cb1d94f2b371b614d2"> 2693</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA1_SHIFT                    0</span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacb972ecc560e0270bf5f6f02fc7e8eda"> 2694</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA1_SHIFT))&amp;CAU_ROTL_CA_CA1_MASK)</span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga747bae472035b772b9099ece284b7520"> 2695</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA2_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga8b25b4c825c9173a0abd5efdd58a82e4"> 2696</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA2_SHIFT                    0</span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga75488166e5d5cb963886e5df06554dcb"> 2697</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA2_SHIFT))&amp;CAU_ROTL_CA_CA2_MASK)</span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac3bb01fa4c02a43a9367a61519d287f2"> 2698</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA3_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaefb05fe2e03750f3f2123bb5014e8d80"> 2699</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA3_SHIFT                    0</span></div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafdde8a37c0517f2bc5637da808ef9252"> 2700</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA3_SHIFT))&amp;CAU_ROTL_CA_CA3_MASK)</span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadbb02082ccfd702cac02e0201c2810ae"> 2701</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA4_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga696c3db5a2a4f5c7452d2b3ff573f7c1"> 2702</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA4_SHIFT                    0</span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5f2d73933e12500c6b1e2c437c4255a4"> 2703</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA4_SHIFT))&amp;CAU_ROTL_CA_CA4_MASK)</span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabe2d7ee2c1b7e53de4b94cd8b07970c7"> 2704</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA5_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafa3e712c8b162bbf2553bc695bdcab76"> 2705</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA5_SHIFT                    0</span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab4b993bf334fc493926a37f57c2a0f6e"> 2706</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA5(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA5_SHIFT))&amp;CAU_ROTL_CA_CA5_MASK)</span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga65aeaeccabea3838690c668b87c2c773"> 2707</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA6_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1185b9302856e4d9138c798916b4cb6f"> 2708</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA6_SHIFT                    0</span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga28aed5ce2b04ab3e83f41f2b7652836c"> 2709</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA6(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA6_SHIFT))&amp;CAU_ROTL_CA_CA6_MASK)</span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadd2dfc00072ea9bfc8693db4bdf349c0"> 2710</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA7_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6fc3bc4fdde8ba6f026800de3795b23f"> 2711</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA7_SHIFT                    0</span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaac333466a6b16549053da2d64b733f16"> 2712</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA7(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA7_SHIFT))&amp;CAU_ROTL_CA_CA7_MASK)</span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4453f2b5a0d2dd265cf121960804c8a7"> 2713</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA8_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga36c108071b9cf5eef7d56d3b6c5bfbf8"> 2714</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA8_SHIFT                    0</span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac4d27277c32faec31fb884c090e0766a"> 2715</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA8(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA8_SHIFT))&amp;CAU_ROTL_CA_CA8_MASK)</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment">/* AESC_CASR Bit Fields */</span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1cdbe3e5dcccfef7d740aa8474df5263"> 2717</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_IC_MASK                    0x1u</span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6d38ea3ba55f1a1fdb7f01d217c387ed"> 2718</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_IC_SHIFT                   0</span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga40583682054346f72ca37860de1406b6"> 2719</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_DPE_MASK                   0x2u</span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa13642832bf71bc8d76ef211ee7de360"> 2720</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_DPE_SHIFT                  1</span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5439d1e52f7e2cd76ac43c3a82b251ac"> 2721</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER_MASK                   0xF0000000u</span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga14f13940abf0f6bc17f633206a387423"> 2722</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER_SHIFT                  28</span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga83db0296057530f6476583f9d45b9e26"> 2723</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CASR_VER_SHIFT))&amp;CAU_AESC_CASR_VER_MASK)</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment">/* AESC_CAA Bit Fields */</span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga3c6971358e98de3e28c7d2602473a3d3"> 2725</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CAA_ACC_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga357ec43ab5d98d835aa90df3c8549123"> 2726</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CAA_ACC_SHIFT                   0</span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0a4a08f42b306c2eabc30c85fd071a6d"> 2727</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CAA_ACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CAA_ACC_SHIFT))&amp;CAU_AESC_CAA_ACC_MASK)</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="comment">/* AESC_CA Bit Fields */</span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga285f901e854cf3e043f122d717e5403d"> 2729</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA0_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab92e18684282103f4374d6915f54d702"> 2730</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA0_SHIFT                    0</span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae8fba02f39d10c4b97783417322f540c"> 2731</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA0_SHIFT))&amp;CAU_AESC_CA_CA0_MASK)</span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9a7a9ba574f5d6189c7e8f0089f64f8c"> 2732</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA1_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga9b82dd689e9be0ca141d7be86cd16c73"> 2733</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA1_SHIFT                    0</span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gae92609b9dc76e27da2f6cec529382784"> 2734</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA1_SHIFT))&amp;CAU_AESC_CA_CA1_MASK)</span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga228d26ca32382c1c7fc31336cab80532"> 2735</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA2_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafb8c8ffc45b20809178af540f5c15280"> 2736</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA2_SHIFT                    0</span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf72263318202db500bf3bd7d0caf0b0d"> 2737</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA2_SHIFT))&amp;CAU_AESC_CA_CA2_MASK)</span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga2acd3c4e0bdc22621d5a9992adcc571e"> 2738</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA3_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacb3a23977b7f207a38793d67e7cf5691"> 2739</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA3_SHIFT                    0</span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gad446d55254acab1c4ae07a985e549450"> 2740</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA3_SHIFT))&amp;CAU_AESC_CA_CA3_MASK)</span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga19b50ba9810cc4a1ebd860aba00dd728"> 2741</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA4_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga67414b23056892843c13aaed39303c4d"> 2742</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA4_SHIFT                    0</span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0f48fe60e6b2d475dbe6c67cd0947f5f"> 2743</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA4_SHIFT))&amp;CAU_AESC_CA_CA4_MASK)</span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga0368b4a75631ad41f0d262ea1f42f285"> 2744</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA5_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga4412c36bceb81d934b45def23cb28554"> 2745</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA5_SHIFT                    0</span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacebcc2eb3e9ab2e135cf3b461fb9956b"> 2746</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA5(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA5_SHIFT))&amp;CAU_AESC_CA_CA5_MASK)</span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga12df900e0ab49a2eb0e596f184a22d02"> 2747</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA6_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa8448e0d27851e9f7c9277c78b46909f"> 2748</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA6_SHIFT                    0</span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga1a0bf645c20b2e4c7c6a238360e609f5"> 2749</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA6(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA6_SHIFT))&amp;CAU_AESC_CA_CA6_MASK)</span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga52597534749f65beb43a15fc74aafb0e"> 2750</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA7_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf1760cda5d2b0930cef17ec6966d81c1"> 2751</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA7_SHIFT                    0</span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaed829e4b9b6913adaac02b6bbdff62f1"> 2752</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA7(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA7_SHIFT))&amp;CAU_AESC_CA_CA7_MASK)</span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7d4416b298869da3e7c79f6a3443f015"> 2753</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA8_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6498c3198edfe7b02dee8cb187511abb"> 2754</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA8_SHIFT                    0</span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6fb99abe4a05fc7f273d40ce62d42c3e"> 2755</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA8(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA8_SHIFT))&amp;CAU_AESC_CA_CA8_MASK)</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment">/* AESIC_CASR Bit Fields */</span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gacb80d3117440c08ed94005920ea5fb39"> 2757</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_IC_MASK                   0x1u</span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaea31527fd7f5ac33f8a4eacdb62ae8bd"> 2758</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_IC_SHIFT                  0</span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gafd8cf2f0aa0a4475cc5352b023839e02"> 2759</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_DPE_MASK                  0x2u</span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga45aa7619f775385221648659d5303807"> 2760</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_DPE_SHIFT                 1</span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7c4921877f2a358cf58b360ae349d6e4"> 2761</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER_MASK                  0xF0000000u</span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac5a230498e5cdfde6c562f568d90acbf"> 2762</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER_SHIFT                 28</span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga83b8e9f334baf5a5cae0e96e17afa8f8"> 2763</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CASR_VER_SHIFT))&amp;CAU_AESIC_CASR_VER_MASK)</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment">/* AESIC_CAA Bit Fields */</span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga6a186e09605a44795ee98614428823a0"> 2765</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA_ACC_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaac1b5dee501da2ddedcc86c0a91246f4"> 2766</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA_ACC_SHIFT                  0</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gac34a260005f2ff88c44b04865363e794"> 2767</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA_ACC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CAA_ACC_SHIFT))&amp;CAU_AESIC_CAA_ACC_MASK)</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment">/* AESIC_CA Bit Fields */</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf4f3bf1111180d2452151c2c954968ff"> 2769</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA0_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab82f969160eac7bf345cc29560bf2a0a"> 2770</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA0_SHIFT                   0</span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gab75a178dc0778fcd48c2287d288ed5c2"> 2771</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA0_SHIFT))&amp;CAU_AESIC_CA_CA0_MASK)</span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gace8bbcda7b100e6febb77206a0b294ca"> 2772</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf213071e5350ac7fb8d15b65685e8fa8"> 2773</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA1_SHIFT                   0</span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7c110676eacf3149cb4a6912d40377e9"> 2774</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA1_SHIFT))&amp;CAU_AESIC_CA_CA1_MASK)</span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaacb6f7c612e15617ec7318cff9480c0f"> 2775</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA2_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga24294c0df349c7b5264631d50b683247"> 2776</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA2_SHIFT                   0</span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5442af2bec924cd321147bd405a1a191"> 2777</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA2_SHIFT))&amp;CAU_AESIC_CA_CA2_MASK)</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga889b99e5fda65da20c1e40cdf1633bdc"> 2778</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA3_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa4221586809a5c86c3209735723f6427"> 2779</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA3_SHIFT                   0</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5113854b12720683b6e771319b35ce8c"> 2780</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA3_SHIFT))&amp;CAU_AESIC_CA_CA3_MASK)</span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga5f7f6b876abee0856218de45b4d3323e"> 2781</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA4_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gabd609af8c8366c17977c9afb71ad3ca5"> 2782</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA4_SHIFT                   0</span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga79b687603e9671199241f6488b42c3f5"> 2783</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA4_SHIFT))&amp;CAU_AESIC_CA_CA4_MASK)</span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga28294b997bba57c20628810c8a6a2b62"> 2784</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA5_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaf4c9726f6f0de1a13fa2b5a24034827b"> 2785</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA5_SHIFT                   0</span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gadcf8798d25e40ad79a768ef17e61a6c7"> 2786</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA5_SHIFT))&amp;CAU_AESIC_CA_CA5_MASK)</span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga54d6732429da2f76aaca8e48c1f24a65"> 2787</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA6_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga69a702861a7ada57557747440c673f2f"> 2788</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA6_SHIFT                   0</span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaccaa1243e2b214333eb520a63219c299"> 2789</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA6(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA6_SHIFT))&amp;CAU_AESIC_CA_CA6_MASK)</span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga7e45df90e65bd21902c9c393b10d9320"> 2790</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA7_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gade98ca14bc2fb9d1b02a074073edcf82"> 2791</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA7_SHIFT                   0</span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga61776b9b88c7dc4639cc9e2a14ab0aaf"> 2792</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA7(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA7_SHIFT))&amp;CAU_AESIC_CA_CA7_MASK)</span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga00cb0732940136f8434d5c19c522ebad"> 2793</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA8_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#gaa21e930792a5dae7f0b460040f2fb171"> 2794</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA8_SHIFT                   0</span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___c_a_u___register___masks.html#ga54505996e12003026474a4c0c94696e6"> 2795</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA8_SHIFT))&amp;CAU_AESIC_CA_CA8_MASK)</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160; <span class="comment">/* end of group CAU_Register_Masks */</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment">/* CAU - Peripheral instance base addresses */</span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___c_a_u___peripheral___access___layer.html#ga4bae7acee3c09ef910c11c3536bbbbc1"> 2804</a></span>&#160;<span class="preprocessor">#define CAU_BASE                                 (0xE0081000u)</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;</div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___c_a_u___peripheral___access___layer.html#ga0e3e4bb9b7bb5ef30b07e8925c56b950"> 2806</a></span>&#160;<span class="preprocessor">#define CAU                                      ((CAU_Type *)CAU_BASE)</span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___c_a_u___peripheral___access___layer.html#gaf2a80b84a866e513ee484bbb861fa36d"> 2807</a></span>&#160;<span class="preprocessor">#define CAU_BASE_PTR                             (CAU)</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;</div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___c_a_u___peripheral___access___layer.html#ga93a57ce0e99e2ff0985950f9452b5777"> 2809</a></span>&#160;<span class="preprocessor">#define CAU_BASE_ADDRS                           { CAU_BASE }</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;</div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___c_a_u___peripheral___access___layer.html#gaadc82a2eed7dcf40fa9a17abe0f2ff6e"> 2811</a></span>&#160;<span class="preprocessor">#define CAU_BASE_PTRS                            { CAU }</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="comment">   -- CAU - Register accessor macros</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment">/* CAU - Register instance definitions */</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment">/* CAU */</span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga708cb48d6b678d3c5f8cdaab5eebaebe"> 2825</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT0                              CAU_DIRECT_REG(CAU,0)</span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gabbde0bfe03c72ce8a12773d584514da8"> 2826</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT1                              CAU_DIRECT_REG(CAU,1)</span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga25cbb8b7477d03af9c75102a55a76ffb"> 2827</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT2                              CAU_DIRECT_REG(CAU,2)</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaa9307eaabb09ca869c10eec35abd2a7e"> 2828</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT3                              CAU_DIRECT_REG(CAU,3)</span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaeaf911bdcf96f9d2f08801196dec6ade"> 2829</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT4                              CAU_DIRECT_REG(CAU,4)</span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaff0710a28cdd7cfca1d097de3466bc1c"> 2830</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT5                              CAU_DIRECT_REG(CAU,5)</span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaf40d268f29ac1bc11cf78dc3a63890e3"> 2831</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT6                              CAU_DIRECT_REG(CAU,6)</span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gae9553ac74161679d647461ab2214aea3"> 2832</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT7                              CAU_DIRECT_REG(CAU,7)</span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga21e7c34b0d2bcdc7eb12291093d9e93a"> 2833</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT8                              CAU_DIRECT_REG(CAU,8)</span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gac0b252d65d50e5c1cfe45479feb311c5"> 2834</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT9                              CAU_DIRECT_REG(CAU,9)</span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga98ddfbaed3040012791f8128013260f4"> 2835</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT10                             CAU_DIRECT_REG(CAU,10)</span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga1cef5fe429a10f9b82f2203d6410f0b5"> 2836</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT11                             CAU_DIRECT_REG(CAU,11)</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga9a668a2b1636a8be099968cb7b1b5ab7"> 2837</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT12                             CAU_DIRECT_REG(CAU,12)</span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gab43034b5a749778680268a3c19764124"> 2838</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT13                             CAU_DIRECT_REG(CAU,13)</span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gacae8f2bf9261d593dfe9e9bd268e9fb4"> 2839</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT14                             CAU_DIRECT_REG(CAU,14)</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga569689c29bbefecaea19777199c0dcee"> 2840</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT15                             CAU_DIRECT_REG(CAU,15)</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga03953261a37a22da4c673ea4802d8d94"> 2841</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CASR                             CAU_LDR_CASR_REG(CAU)</span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga782b61271442bde04c3ae86e58f85a79"> 2842</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CAA                              CAU_LDR_CAA_REG(CAU)</span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga68b854e90419a63550591ca755957d89"> 2843</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA0                              CAU_LDR_CA_REG(CAU,0)</span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga2dc14c10062da4e17413de51c0cc784a"> 2844</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA1                              CAU_LDR_CA_REG(CAU,1)</span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga745cf31f03099c72a2fce50a33c68209"> 2845</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA2                              CAU_LDR_CA_REG(CAU,2)</span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gac2b0416cff110af53ff8df39c0ddad34"> 2846</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA3                              CAU_LDR_CA_REG(CAU,3)</span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga8b2fdc892e413c0d52104ed4d92d275e"> 2847</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA4                              CAU_LDR_CA_REG(CAU,4)</span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gadc20f1bf3c6bd88bc7d0e9f7f830d5fb"> 2848</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA5                              CAU_LDR_CA_REG(CAU,5)</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaa48b5f015b7ff4b9a6121582ac5eccdf"> 2849</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA6                              CAU_LDR_CA_REG(CAU,6)</span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga50b7500aa007a72c210e78ee6ef2bf41"> 2850</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA7                              CAU_LDR_CA_REG(CAU,7)</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaafc21c130eba1dbb1818524a8db37f27"> 2851</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA8                              CAU_LDR_CA_REG(CAU,8)</span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga1abccb8d3e3e0abe3a759709e0c64b30"> 2852</a></span>&#160;<span class="preprocessor">#define CAU_STR_CASR                             CAU_STR_CASR_REG(CAU)</span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga561a822ac602e5234e349f7ca1ae718a"> 2853</a></span>&#160;<span class="preprocessor">#define CAU_STR_CAA                              CAU_STR_CAA_REG(CAU)</span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga3570634457d436dcf2a38a10e4523353"> 2854</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA0                              CAU_STR_CA_REG(CAU,0)</span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gae22cf9a1374a4329dbb65310dcd2a710"> 2855</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA1                              CAU_STR_CA_REG(CAU,1)</span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga053c0ab3e6b81180d5bed9c02144ef84"> 2856</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA2                              CAU_STR_CA_REG(CAU,2)</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga759470953912974718c48a62fe2eaeb9"> 2857</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA3                              CAU_STR_CA_REG(CAU,3)</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaac0055dd8af1555b6738afb090d31479"> 2858</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA4                              CAU_STR_CA_REG(CAU,4)</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga982e64aab837381259acba9d6e79698b"> 2859</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA5                              CAU_STR_CA_REG(CAU,5)</span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga647cc011829403b25f6f7e4cac3d2f3f"> 2860</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA6                              CAU_STR_CA_REG(CAU,6)</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga5a9c03b38b3eaeb499213392d79d37f7"> 2861</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA7                              CAU_STR_CA_REG(CAU,7)</span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga39f4d6cd797b235654ed8543747bedd0"> 2862</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA8                              CAU_STR_CA_REG(CAU,8)</span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gadfc5eb276bf88b8d5768cb081de37e52"> 2863</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CASR                             CAU_ADR_CASR_REG(CAU)</span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga5d62d41d9a466d0a0ecf23d764a4e5e1"> 2864</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CAA                              CAU_ADR_CAA_REG(CAU)</span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga17089e5f27c9b86223bcf57cc98bdb3f"> 2865</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA0                              CAU_ADR_CA_REG(CAU,0)</span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga06fcec0b83850bdc544cfeee09705081"> 2866</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA1                              CAU_ADR_CA_REG(CAU,1)</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gacc8274122c748ef689a12bb683427921"> 2867</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA2                              CAU_ADR_CA_REG(CAU,2)</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga3ca0654fda1a27f23623d11f8d95f83e"> 2868</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA3                              CAU_ADR_CA_REG(CAU,3)</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga96ee63a97202fb58ce9e5866b40f63e1"> 2869</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA4                              CAU_ADR_CA_REG(CAU,4)</span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga57c08322f5fffaf6e977076408003bd0"> 2870</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA5                              CAU_ADR_CA_REG(CAU,5)</span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga4c792b2d5443e9d4437b6d8bffc92293"> 2871</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA6                              CAU_ADR_CA_REG(CAU,6)</span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga901e06f568e7eb41bd8fabfc5ed198d1"> 2872</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA7                              CAU_ADR_CA_REG(CAU,7)</span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga4d7f3616d97443fd53c9d79bfadc87bf"> 2873</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA8                              CAU_ADR_CA_REG(CAU,8)</span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaf2e462e6f6eee32b58ff8383d5c2de3f"> 2874</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CASR                            CAU_RADR_CASR_REG(CAU)</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga45b58462a3a1f705fbaffb1c263b95a3"> 2875</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CAA                             CAU_RADR_CAA_REG(CAU)</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga82395b9c84cbb076206d47ab6edbaf73"> 2876</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA0                             CAU_RADR_CA_REG(CAU,0)</span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga077c1c9ca5b95076bf6b4fd8731c5ee5"> 2877</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA1                             CAU_RADR_CA_REG(CAU,1)</span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga562186293a7b6e664293ab2d655134f2"> 2878</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA2                             CAU_RADR_CA_REG(CAU,2)</span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga1bda550bd7e7b4471f5c4559d153b52a"> 2879</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA3                             CAU_RADR_CA_REG(CAU,3)</span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga32f53633d15b37e9ade83e5d4d6f8290"> 2880</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA4                             CAU_RADR_CA_REG(CAU,4)</span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga5dbe1e0f623e3baa6a699c1debf0f080"> 2881</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA5                             CAU_RADR_CA_REG(CAU,5)</span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga8ab556e61d36613020fc090bd71a81db"> 2882</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA6                             CAU_RADR_CA_REG(CAU,6)</span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga249904301a0739684bf35b047183d35a"> 2883</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA7                             CAU_RADR_CA_REG(CAU,7)</span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga757eac86b92947ec0cc1ce63743256d4"> 2884</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA8                             CAU_RADR_CA_REG(CAU,8)</span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga48edebb47fd2aa0a3035bf2b9b2e13c7"> 2885</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CASR                             CAU_XOR_CASR_REG(CAU)</span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga9b92ba4f7a082c3a9ba00b9d2833a4c1"> 2886</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CAA                              CAU_XOR_CAA_REG(CAU)</span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gab68affd546d153124c8fa353658d0cfc"> 2887</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA0                              CAU_XOR_CA_REG(CAU,0)</span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga0f7512f82f4501fff478139f2a6f4899"> 2888</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA1                              CAU_XOR_CA_REG(CAU,1)</span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gadef44bae3c6e30e3282cfd543aa421e0"> 2889</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA2                              CAU_XOR_CA_REG(CAU,2)</span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga78f08bd60cf24c57a65f428a49fc268d"> 2890</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA3                              CAU_XOR_CA_REG(CAU,3)</span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaa11024d3fd07818a4aa25808a30cd068"> 2891</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA4                              CAU_XOR_CA_REG(CAU,4)</span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga3394787c6469caeba69d9229f6908845"> 2892</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA5                              CAU_XOR_CA_REG(CAU,5)</span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga23bec74cafeaaf8643affddb5e52821a"> 2893</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA6                              CAU_XOR_CA_REG(CAU,6)</span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gacfd86ba8a18de611cffe2c6262bae49b"> 2894</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA7                              CAU_XOR_CA_REG(CAU,7)</span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga6f8df063b77bf8e7bbc559c001840905"> 2895</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA8                              CAU_XOR_CA_REG(CAU,8)</span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga4ad0a32cbbf6a14d02e4dab60085ce3c"> 2896</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR                            CAU_ROTL_CASR_REG(CAU)</span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga29ffb68039f4fc6252389512cfaf88a3"> 2897</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA                             CAU_ROTL_CAA_REG(CAU)</span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga2b6dd6f405cfad70718d11af23fb54c5"> 2898</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA0                             CAU_ROTL_CA_REG(CAU,0)</span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga1f8fab84fe4e05d24cbc103cffc7e186"> 2899</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA1                             CAU_ROTL_CA_REG(CAU,1)</span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga41c4e8f05333be0696ff57a85d97b36e"> 2900</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA2                             CAU_ROTL_CA_REG(CAU,2)</span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga6690aa30bf1d01062f9ef51cba2597a3"> 2901</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA3                             CAU_ROTL_CA_REG(CAU,3)</span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gabe42e7e103001565c85fadc27913b56c"> 2902</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA4                             CAU_ROTL_CA_REG(CAU,4)</span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gab903c8ceb4621a14798324283b42496f"> 2903</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA5                             CAU_ROTL_CA_REG(CAU,5)</span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gabf733edfb5132b68ede31972c48b701f"> 2904</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA6                             CAU_ROTL_CA_REG(CAU,6)</span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gac14a7e2c671e1a8f0d59306be474869c"> 2905</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA7                             CAU_ROTL_CA_REG(CAU,7)</span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga1d938ea85e2240ffdcce0c21c74423cf"> 2906</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA8                             CAU_ROTL_CA_REG(CAU,8)</span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga6b7a6ea8c60aef686f9d4c506ba81a65"> 2907</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CASR                            CAU_AESC_CASR_REG(CAU)</span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaed285f9894083da5a4a662158a597701"> 2908</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CAA                             CAU_AESC_CAA_REG(CAU)</span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gadbbdf6fca519769afb9586250b4edf35"> 2909</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA0                             CAU_AESC_CA_REG(CAU,0)</span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gae4ed0e0353eddfd4a9e5526a354396d5"> 2910</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA1                             CAU_AESC_CA_REG(CAU,1)</span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga3a5a0a6e59f85ab53e11507de66d74e3"> 2911</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA2                             CAU_AESC_CA_REG(CAU,2)</span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga99a7a5f8f57bd849912806639988953c"> 2912</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA3                             CAU_AESC_CA_REG(CAU,3)</span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga821a25cb50183990eb777c93d6e5cc63"> 2913</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA4                             CAU_AESC_CA_REG(CAU,4)</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaa3209a48c0d7a46e3f20a64f5becfff5"> 2914</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA5                             CAU_AESC_CA_REG(CAU,5)</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga7c7a27797ef3787579c072ac478c7821"> 2915</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA6                             CAU_AESC_CA_REG(CAU,6)</span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga9e5dc916ec976083afb7c49ce9669619"> 2916</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA7                             CAU_AESC_CA_REG(CAU,7)</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaa1e01c4fbe90e02f793c579c8026108c"> 2917</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA8                             CAU_AESC_CA_REG(CAU,8)</span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga9ccff552561412b00e22a5d0b6d8843c"> 2918</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR                           CAU_AESIC_CASR_REG(CAU)</span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaf572312c6f0fd630bf89c3927be11a2e"> 2919</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA                            CAU_AESIC_CAA_REG(CAU)</span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga8bfcb80afaf9b4854f4f2407b0bae62e"> 2920</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA0                            CAU_AESIC_CA_REG(CAU,0)</span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gadd1642abfc1947866251a43bcb9d42e7"> 2921</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA1                            CAU_AESIC_CA_REG(CAU,1)</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga80eac12fed4d98dc87a742725590fbc3"> 2922</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA2                            CAU_AESIC_CA_REG(CAU,2)</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga172d774901b08c933711b909448afbf7"> 2923</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA3                            CAU_AESIC_CA_REG(CAU,3)</span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gab5717760b1c8f4545d8f0e486c7f1167"> 2924</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA4                            CAU_AESIC_CA_REG(CAU,4)</span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gaa2c783cd8ec19c26d51955a36618f656"> 2925</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA5                            CAU_AESIC_CA_REG(CAU,5)</span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gadb16ebb1afb570f38a300343dbf1d554"> 2926</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA6                            CAU_AESIC_CA_REG(CAU,6)</span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga7a5bb23409f386f1d5e3404bbc32dab7"> 2927</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA7                            CAU_AESIC_CA_REG(CAU,7)</span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gade19c2e76f27877cc91b6a5a097cc758"> 2928</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA8                            CAU_AESIC_CA_REG(CAU,8)</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment">/* CAU - Register array accessors */</span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gab6207373b74c8c61d56fec432ae66364"> 2931</a></span>&#160;<span class="preprocessor">#define CAU_DIRECT(index)                        CAU_DIRECT_REG(CAU,index)</span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga3222eaec3c4a273d983018965019b904"> 2932</a></span>&#160;<span class="preprocessor">#define CAU_LDR_CA(index)                        CAU_LDR_CA_REG(CAU,index)</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gab1ed85f37e0e4049b2d8094dbbce63eb"> 2933</a></span>&#160;<span class="preprocessor">#define CAU_STR_CA(index)                        CAU_STR_CA_REG(CAU,index)</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga3808ee7b6b4885ab48b445778250c8ff"> 2934</a></span>&#160;<span class="preprocessor">#define CAU_ADR_CA(index)                        CAU_ADR_CA_REG(CAU,index)</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga6670c61be3f73ebd4873b77e3a1b17d8"> 2935</a></span>&#160;<span class="preprocessor">#define CAU_RADR_CA(index)                       CAU_RADR_CA_REG(CAU,index)</span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gac86698627f42e0a60c70c0836ffae788"> 2936</a></span>&#160;<span class="preprocessor">#define CAU_XOR_CA(index)                        CAU_XOR_CA_REG(CAU,index)</span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga7937a6362fddd808f677101e46c8a95a"> 2937</a></span>&#160;<span class="preprocessor">#define CAU_ROTL_CA(index)                       CAU_ROTL_CA_REG(CAU,index)</span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#ga3ffef6d404b59f0f9d6ae36f5fdc5da0"> 2938</a></span>&#160;<span class="preprocessor">#define CAU_AESC_CA(index)                       CAU_AESC_CA_REG(CAU,index)</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___c_a_u___register___accessor___macros.html#gabc2e4ec881a8e397076e7db53aefe02f"> 2939</a></span>&#160;<span class="preprocessor">#define CAU_AESIC_CA(index)                      CAU_AESIC_CA_REG(CAU,index)</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160; <span class="comment">/* end of group CAU_Register_Accessor_Macros */</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160; <span class="comment">/* end of group CAU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR0;                                </div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR1;                                </div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPR;                                </div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SCR;                                </div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DACCR;                              </div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MUXCR;                              </div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;} <a class="code" href="struct_c_m_p___type.html">CMP_Type</a>, *<a class="code" href="group___c_m_p___peripheral___access___layer.html#gad7bff9ded6421471c40ec46ca6c69e64">CMP_MemMapPtr</a>;</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="comment">/* CMP - Register accessors */</span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga027ebf4e2c4654b6e863e070cb299128"> 2981</a></span>&#160;<span class="preprocessor">#define CMP_CR0_REG(base)                        ((base)-&gt;CR0)</span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaccbe9acfec0cbe3a83f7331f899f3240"> 2982</a></span>&#160;<span class="preprocessor">#define CMP_CR1_REG(base)                        ((base)-&gt;CR1)</span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gac3a57bc4a8faf059f7271bca5af68846"> 2983</a></span>&#160;<span class="preprocessor">#define CMP_FPR_REG(base)                        ((base)-&gt;FPR)</span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga678da61cf26cf0494da5f50012b39a88"> 2984</a></span>&#160;<span class="preprocessor">#define CMP_SCR_REG(base)                        ((base)-&gt;SCR)</span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga5b7c17c68ee9198e701deff8f750ca2b"> 2985</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_REG(base)                      ((base)-&gt;DACCR)</span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaf82bcece4b697f01171a785589591a8c"> 2986</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_REG(base)                      ((base)-&gt;MUXCR)</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">   -- CMP Register Masks</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9a81a95d8ceda15abb107f3c961e2f03"> 3003</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     0x3u</span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga12a965eae39b79d9e6066de9af418df3"> 3004</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78eaf28aa2956818501310daaeffca74"> 3005</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK)</span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab1e98c122818fe880217f72fab932ac2"> 3006</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  0x70u</span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga07a4d57ab7d44b55b3d73f612aa7dd98"> 3007</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1f6d81f303672acd661263de6da7ea13"> 3008</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK)</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="comment">/* CR1 Bit Fields */</span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2492ad39a9661a1217cc26f20bd31ef2"> 3010</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          0x1u</span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacaacf0894bdf41eb49de1ae81075fa2b"> 3011</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0</span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaad42787753465406dd5006f228049dd"> 3012</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         0x2u</span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5c273c5f23e09e69a9589a285cbe2c24"> 3013</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1</span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8b38740c4bddec386b2b7d674f5f0fc"> 3014</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         0x4u</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaf826df5b4ff2069e2cb112f03c7b782"> 3015</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2</span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga562c151a4679c2b50e20d6418dcc7d99"> 3016</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         0x8u</span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae8bcf6f11eb6afb3967dc6e318b0c41f"> 3017</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga09a2757123048a40e1694dd9454982ee"> 3018</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       0x10u</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga35cfe45cce5ed6925e522e3c4527054a"> 3019</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga70bc3069a7e105b59d01d83b4d1714b1"> 3020</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          0x40u</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga386bf7ca4f7eb8faa4ba8346620667f2"> 3021</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6</span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga899d139651dd67746e73452ff19e892b"> 3022</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          0x80u</span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga57cd3f81d8844d4e0509f342ae5170bb"> 3023</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="comment">/* FPR Bit Fields */</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8ca758656c156ecadfbb6f9e57a3eef"> 3025</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    0xFFu</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa563be7a82c0c1e3802e7ac7c920bf3a"> 3026</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga006ee9cac0b4b9daa94e3b1d6a440627"> 3027</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK)</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga024aec72a28ecdc04a1441cd7a3af23a"> 3029</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        0x1u</span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa508076192a6b9aed5c4d46282c64394"> 3030</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaab44e3da0576b12dd809881323944a1c"> 3031</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         0x2u</span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga076d455f0d5bdad02282cbcce6e04c01"> 3032</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1</span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga876bfa2799338c6b10b152940d25c4a7"> 3033</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         0x4u</span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78595d16db987c96e73ce96fc5436f6b"> 3034</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2</span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab36859944bb484db243358bb9a1a9692"> 3035</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         0x8u</span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa9d242eac081d0d572e120ea3afa0e6f"> 3036</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3</span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2fbc99fb91c41e37b82ecabda7a9f0c7"> 3037</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         0x10u</span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga24fc92779af70d4d7fc87102c53b86ca"> 3038</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4</span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga217e649d3512ff1bba2c22885d768148"> 3039</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       0x40u</span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafafda406631ad26c72187f4df02df484"> 3040</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="comment">/* DACCR Bit Fields */</span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf785bdf33cec5e0e8d03022bd7d92022"> 3042</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     0x3Fu</span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga329adee42ffc5125d3a6a85c6b990311"> 3043</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0</span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaac950bb0c2d158445dd28d3493708637"> 3044</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK)</span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac9eceaf5b3e478eb1a332681c8bcf160"> 3045</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     0x40u</span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab9f804a9c4ecafbaaa82f2fc0ec69083"> 3046</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6</span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacfd8aec2de81865d8f5fc0f06d17ba08"> 3047</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     0x80u</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga85aa1686a0d5a7de2375bfab7167bb93"> 3048</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="comment">/* MUXCR Bit Fields */</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6ff83366097d3be5ae93234b68684cf5"> 3050</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      0x7u</span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad74d8206afe9b7ad009b0a7ac2bbf1cf"> 3051</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga31028e9db6d77502d4561380ce1b12fe"> 3052</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK)</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaba9739da107b2a2b908af338d14df160"> 3053</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      0x38u</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab686629f56ced4b88c699f0f610dece5"> 3054</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3</span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga23ea598b890c708e1748b52475f92f50"> 3055</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK)</span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5636686e652e5c89b119ff1954c0e98a"> 3056</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      0x80u</span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafd77773e4a14b8f22b0b00c52a180d0c"> 3057</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     7</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa174cde56b35e3d6a74b2a752296c268"> 3066</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;</div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d"> 3068</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga5a7a6b1d0743a05435ba5cb2dc2b3431"> 3069</a></span>&#160;<span class="preprocessor">#define CMP0_BASE_PTR                            (CMP0)</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;</div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga890dc341ab8c2c9f71f9840cda07b9cb"> 3071</a></span>&#160;<span class="preprocessor">#define CMP1_BASE                                (0x40073008u)</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;</div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga4feda05828d32e7b657d871ccf105538"> 3073</a></span>&#160;<span class="preprocessor">#define CMP1                                     ((CMP_Type *)CMP1_BASE)</span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga91e89d9d49a3f251dcd9026ad403a3e8"> 3074</a></span>&#160;<span class="preprocessor">#define CMP1_BASE_PTR                            (CMP1)</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;</div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga7e986bf6335f75207120a0ee5b84d1c6"> 3076</a></span>&#160;<span class="preprocessor">#define CMP2_BASE                                (0x40073010u)</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;</div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga023ff9e161b651f7f47e0457fe0c1fcb"> 3078</a></span>&#160;<span class="preprocessor">#define CMP2                                     ((CMP_Type *)CMP2_BASE)</span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga732cbf43f95d2d1cd01b4204263940ab"> 3079</a></span>&#160;<span class="preprocessor">#define CMP2_BASE_PTR                            (CMP2)</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;</div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gad9f05fa33dbe017e0dd089dab69067d7"> 3081</a></span>&#160;<span class="preprocessor">#define CMP_BASE_ADDRS                           { CMP0_BASE, CMP1_BASE, CMP2_BASE }</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;</div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gacc69654296499d45b2060956a3c8e97f"> 3083</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0, CMP1, CMP2 }</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;</div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2497116c7859b3f4e8fe3e1b21a84cd9"> 3085</a></span>&#160;<span class="preprocessor">#define CMP_IRQS                                 { CMP0_IRQn, CMP1_IRQn, CMP2_IRQn }</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">/* CMP - Register instance definitions */</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="comment">/* CMP0 */</span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga0b4ea995265b027fb308b236b2f0afd4"> 3099</a></span>&#160;<span class="preprocessor">#define CMP0_CR0                                 CMP_CR0_REG(CMP0)</span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga993cebfc8cb6bcf6caec49cd75218d17"> 3100</a></span>&#160;<span class="preprocessor">#define CMP0_CR1                                 CMP_CR1_REG(CMP0)</span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gafc67824f9a3bc92eaf359c91bf1df5b6"> 3101</a></span>&#160;<span class="preprocessor">#define CMP0_FPR                                 CMP_FPR_REG(CMP0)</span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga4b5f2afaed69d7a475c7b49e6072c2d1"> 3102</a></span>&#160;<span class="preprocessor">#define CMP0_SCR                                 CMP_SCR_REG(CMP0)</span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga35e0e1f16fe611949cc7970ad0119891"> 3103</a></span>&#160;<span class="preprocessor">#define CMP0_DACCR                               CMP_DACCR_REG(CMP0)</span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga5ee1e22a7f08ec3cdad0083a790b10b3"> 3104</a></span>&#160;<span class="preprocessor">#define CMP0_MUXCR                               CMP_MUXCR_REG(CMP0)</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment">/* CMP1 */</span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaa82475a4569fb842d73f762929acfa98"> 3106</a></span>&#160;<span class="preprocessor">#define CMP1_CR0                                 CMP_CR0_REG(CMP1)</span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga911f6bea29d7cb4cc6381004d51663ea"> 3107</a></span>&#160;<span class="preprocessor">#define CMP1_CR1                                 CMP_CR1_REG(CMP1)</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga0cbc568262a074fb920d0534e972853b"> 3108</a></span>&#160;<span class="preprocessor">#define CMP1_FPR                                 CMP_FPR_REG(CMP1)</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaed2f22d532cad1fddbaa508702e09d5e"> 3109</a></span>&#160;<span class="preprocessor">#define CMP1_SCR                                 CMP_SCR_REG(CMP1)</span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga9204e7f65522d049fe7df9d705ed74e8"> 3110</a></span>&#160;<span class="preprocessor">#define CMP1_DACCR                               CMP_DACCR_REG(CMP1)</span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gad567f4f2fcc1f24abb745dcffcd7cef0"> 3111</a></span>&#160;<span class="preprocessor">#define CMP1_MUXCR                               CMP_MUXCR_REG(CMP1)</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="comment">/* CMP2 */</span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga032f709b685f855d5110183cf53f79ed"> 3113</a></span>&#160;<span class="preprocessor">#define CMP2_CR0                                 CMP_CR0_REG(CMP2)</span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga6602afca3ec770ad939669ccd0df316c"> 3114</a></span>&#160;<span class="preprocessor">#define CMP2_CR1                                 CMP_CR1_REG(CMP2)</span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga9dc777b96070e089202af634a3da0feb"> 3115</a></span>&#160;<span class="preprocessor">#define CMP2_FPR                                 CMP_FPR_REG(CMP2)</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga3fecb254542d1ea6f149b0b42c31fc53"> 3116</a></span>&#160;<span class="preprocessor">#define CMP2_SCR                                 CMP_SCR_REG(CMP2)</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gac57bbed7635a10b34a5db2372b7a21ea"> 3117</a></span>&#160;<span class="preprocessor">#define CMP2_DACCR                               CMP_DACCR_REG(CMP2)</span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaefb6742f070600e76e40da89916a80e3"> 3118</a></span>&#160;<span class="preprocessor">#define CMP2_MUXCR                               CMP_MUXCR_REG(CMP2)</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment">   -- CMT Peripheral Access Layer</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGH1;                               </div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGL1;                               </div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGH2;                               </div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CGL2;                               </div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OC;                                 </div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga543ff1594e55db162ab50232e7db483e">MSC</a>;                                </div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="lpc2387-mci_8c.html#aca9979f299fa78c1128d778084478673">CMD1</a>;                               </div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="lpc2387-mci_8c.html#afc5c4b6ab1c918966cbd02b1a7d9d68c">CMD2</a>;                               </div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="lpc2387-mci_8c.html#a130f4c4e31a70d8f61750a581687e39a">CMD3</a>;                               </div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMD4;                               </div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PPS;                                </div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>;                                </div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;} <a class="code" href="struct_c_m_t___type.html">CMT_Type</a>, *<a class="code" href="group___c_m_t___peripheral___access___layer.html#ga661d300631186b3038ab08bea7292934">CMT_MemMapPtr</a>;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment">   -- CMT - Register accessor macros</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment">/* CMT - Register accessors */</span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gae0c4248d6bbae5002cde593a63e7a88d"> 3166</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_REG(base)                       ((base)-&gt;CGH1)</span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga3488ddc2e45f9044b0b46e345d1261b7"> 3167</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_REG(base)                       ((base)-&gt;CGL1)</span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga50a0987ef8a1ae8ac3252301041b3aa7"> 3168</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_REG(base)                       ((base)-&gt;CGH2)</span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga3a75e1bfd0e7c0d7ce90434a3840a279"> 3169</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_REG(base)                       ((base)-&gt;CGL2)</span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga87fac7a794d52c22ec21adb7f7b4620f"> 3170</a></span>&#160;<span class="preprocessor">#define CMT_OC_REG(base)                         ((base)-&gt;OC)</span></div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga2db08983c0d04466f2ca30c355d1f033"> 3171</a></span>&#160;<span class="preprocessor">#define CMT_MSC_REG(base)                        ((base)-&gt;MSC)</span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga8213fa1657da2e93a3a14c7cf28c8f9a"> 3172</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_REG(base)                       ((base)-&gt;CMD1)</span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga7527c594b042959a6aea6c07d80527c4"> 3173</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_REG(base)                       ((base)-&gt;CMD2)</span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga4aa50e6dce4a37225dd39872a37f0ccd"> 3174</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_REG(base)                       ((base)-&gt;CMD3)</span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga19314736e7708b9cd2ebac1fc1a884ab"> 3175</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_REG(base)                       ((base)-&gt;CMD4)</span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gac7dc994eec36ab6fcac05e6a123abcc7"> 3176</a></span>&#160;<span class="preprocessor">#define CMT_PPS_REG(base)                        ((base)-&gt;PPS)</span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gab25208cef216e2e892a45460302c6233"> 3177</a></span>&#160;<span class="preprocessor">#define CMT_DMA_REG(base)                        ((base)-&gt;DMA)</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160; <span class="comment">/* end of group CMT_Register_Accessor_Macros */</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment">   -- CMT Register Masks</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment">/* CGH1 Bit Fields */</span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga4ca405c6721e302fabcb4ddcc7773f1a"> 3194</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_MASK                         0xFFu</span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga6021b3f0f356c06b50371a28bf83f27e"> 3195</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_SHIFT                        0</span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaab6db22ced1eff50005d7df4d1d6dc0f"> 3196</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH1_PH_SHIFT))&amp;CMT_CGH1_PH_MASK)</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="comment">/* CGL1 Bit Fields */</span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab1d6a610e9cc0a024160f157f48a851f"> 3198</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_MASK                         0xFFu</span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa7bf093c1ef1bfd7e40a2740eafb093d"> 3199</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_SHIFT                        0</span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga2d042e508373d5fceb72b794eca5e7d1"> 3200</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL1_PL_SHIFT))&amp;CMT_CGL1_PL_MASK)</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="comment">/* CGH2 Bit Fields */</span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8637e794f015ee608b47a547e35a72ea"> 3202</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_MASK                         0xFFu</span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafcef3256a8434ecb052c1e6fa0226459"> 3203</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_SHIFT                        0</span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga95219b8b12ea826848dec3d3287a1b7b"> 3204</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH2_SH_SHIFT))&amp;CMT_CGH2_SH_MASK)</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="comment">/* CGL2 Bit Fields */</span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafd7f251bad02bcf7549874db413adcf9"> 3206</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_MASK                         0xFFu</span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga5a5d53932d1fcce0a0f2e9fc29400df8"> 3207</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_SHIFT                        0</span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga78f805fee13018151bbb94de65001f7e"> 3208</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL2_SL_SHIFT))&amp;CMT_CGL2_SL_MASK)</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment">/* OC Bit Fields */</span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7f61dcc57756388d9e913eb3653c2e58"> 3210</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_MASK                       0x20u</span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga0d1d56279862ab5f549e82bd9c25b0f2"> 3211</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_SHIFT                      5</span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8096ee7b689f4a27e80c6d13f4097587"> 3212</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_MASK                       0x40u</span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa20b0e3e0a6bc7db56b8c87f1fa24fb8"> 3213</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_SHIFT                      6</span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gadb4b1905fcea060fccf7c4486db6908f"> 3214</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL_MASK                         0x80u</span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae67f5985213b34945cc357cfde809125"> 3215</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL_SHIFT                        7</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment">/* MSC Bit Fields */</span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga009968608dc16f63225cbfa192f0e159"> 3217</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_MASK                       0x1u</span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga1245001d81145a1cede60ee0d98b9522"> 3218</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_SHIFT                      0</span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab7f246dc8aa0260f2696a23de0482cef"> 3219</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_MASK                       0x2u</span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa7fa1a5e01690a63a09459cca5b763d0"> 3220</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_SHIFT                      1</span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae434ad9168835c6d9e4d941a90a568cb"> 3221</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_MASK                         0x4u</span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga73422722bbae07a50d0b2b473f5f9417"> 3222</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_SHIFT                        2</span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac099af54e9456cad9c3343184d3e041a"> 3223</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_MASK                        0x8u</span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga3ddb10ae744a6e2149a0d0185a796571"> 3224</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_SHIFT                       3</span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafeb71169b6c47237583101487f6412e1"> 3225</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_MASK                       0x10u</span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7a71704451408ca7e8c8802fa72d4e4d"> 3226</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_SHIFT                      4</span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab663f14909462192c6e432c7bd0e56bf"> 3227</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_MASK                      0x60u</span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gad2d262cf3ba8ccd189bd321219579c52"> 3228</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_SHIFT                     5</span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga4fb2c3b2ee10cfe9b48db2aa9e08551a"> 3229</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_CMTDIV_SHIFT))&amp;CMT_MSC_CMTDIV_MASK)</span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga1aec1fa9b79d496b3f5f32fab07495a3"> 3230</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_MASK                        0x80u</span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab505074d349c8d2c800e554a0893f312"> 3231</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_SHIFT                       7</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment">/* CMD1 Bit Fields */</span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae4b77d2880f04b69d33cacfe3978042a"> 3233</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_MASK                         0xFFu</span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8bbdd2644bc864f959170f9260981476"> 3234</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_SHIFT                        0</span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae3e2ac370668a3642cce5a73276c84c8"> 3235</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD1_MB_SHIFT))&amp;CMT_CMD1_MB_MASK)</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment">/* CMD2 Bit Fields */</span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac9616164033684cd0d73e63eb6381441"> 3237</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_MASK                         0xFFu</span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaeff28d00f2825fc455b2f37c218ce24f"> 3238</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_SHIFT                        0</span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga87471234abbe07360747af94e8ac2bf0"> 3239</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD2_MB_SHIFT))&amp;CMT_CMD2_MB_MASK)</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="comment">/* CMD3 Bit Fields */</span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga0ee814da2957c935fad8b236d52b22f5"> 3241</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_MASK                         0xFFu</span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga87210814a860e3ea66f06747156fbd9a"> 3242</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_SHIFT                        0</span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga431d80d598dabe4e65e1afb9eb9db574"> 3243</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD3_SB_SHIFT))&amp;CMT_CMD3_SB_MASK)</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment">/* CMD4 Bit Fields */</span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga634397e39fb458afba9c0cfefdfc36d8"> 3245</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_MASK                         0xFFu</span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac4d14f573bc993ac68f7cc9242fbe888"> 3246</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_SHIFT                        0</span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab29afd8c13712224b175b9ea866463ba"> 3247</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD4_SB_SHIFT))&amp;CMT_CMD4_SB_MASK)</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment">/* PPS Bit Fields */</span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga52042920cc25a46d0e050801a105a629"> 3249</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_MASK                      0xFu</span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaaafd6c1e8178ed7cd283f3ffcfaed535"> 3250</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_SHIFT                     0</span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga47d0c8720fa9b402dbacf8e53eec5134"> 3251</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_PPS_PPSDIV_SHIFT))&amp;CMT_PPS_PPSDIV_MASK)</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment">/* DMA Bit Fields */</span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga65c04dcbc5d319c8f0532568570e555a"> 3253</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_MASK                         0x1u</span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaf60148184935a9ae825cecc482734b31"> 3254</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_SHIFT                        0</span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160; <span class="comment">/* end of group CMT_Register_Masks */</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">/* CMT - Peripheral instance base addresses */</span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#ga53e160517651b4460f52bf43fe1e197a"> 3263</a></span>&#160;<span class="preprocessor">#define CMT_BASE                                 (0x40062000u)</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;</div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#ga20a0cd761e563c3a1a75267b661ac5b8"> 3265</a></span>&#160;<span class="preprocessor">#define CMT                                      ((CMT_Type *)CMT_BASE)</span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#gae361f199741d5276c4618edb9ee289b7"> 3266</a></span>&#160;<span class="preprocessor">#define CMT_BASE_PTR                             (CMT)</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;</div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#gad5658ec1717cf6b1a031581da622b98c"> 3268</a></span>&#160;<span class="preprocessor">#define CMT_BASE_ADDRS                           { CMT_BASE }</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;</div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#gad58e606f11af35440c1b77ff05b55874"> 3270</a></span>&#160;<span class="preprocessor">#define CMT_BASE_PTRS                            { CMT }</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;</div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral___access___layer.html#ga6ead37abf997ee35670a9464ae7858bb"> 3272</a></span>&#160;<span class="preprocessor">#define CMT_IRQS                                 { CMT_IRQn }</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment">   -- CMT - Register accessor macros</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="comment">/* CMT - Register instance definitions */</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">/* CMT */</span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga4c7d1dfd83c5f57747e3ab42a5a95f1c"> 3286</a></span>&#160;<span class="preprocessor">#define CMT_CGH1                                 CMT_CGH1_REG(CMT)</span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga9e3e0d298f924d87194b810b6650e7b7"> 3287</a></span>&#160;<span class="preprocessor">#define CMT_CGL1                                 CMT_CGL1_REG(CMT)</span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga7d10215d9de6abb5a00248c99a6cdd5f"> 3288</a></span>&#160;<span class="preprocessor">#define CMT_CGH2                                 CMT_CGH2_REG(CMT)</span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga876610d3a8662684c6a321c84f275c2b"> 3289</a></span>&#160;<span class="preprocessor">#define CMT_CGL2                                 CMT_CGL2_REG(CMT)</span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga51de72fb53207f757bb87c5e6a2f0089"> 3290</a></span>&#160;<span class="preprocessor">#define CMT_OC                                   CMT_OC_REG(CMT)</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga8b8bc43b1d63206a6a34a206ccf6d38b"> 3291</a></span>&#160;<span class="preprocessor">#define CMT_MSC                                  CMT_MSC_REG(CMT)</span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga2d816daa348fd72efabe968a53dd3519"> 3292</a></span>&#160;<span class="preprocessor">#define CMT_CMD1                                 CMT_CMD1_REG(CMT)</span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga82b6cc872f8618c5af1c34c62229a3a3"> 3293</a></span>&#160;<span class="preprocessor">#define CMT_CMD2                                 CMT_CMD2_REG(CMT)</span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gaf97d4508ec487dc63e244938dbcb88ae"> 3294</a></span>&#160;<span class="preprocessor">#define CMT_CMD3                                 CMT_CMD3_REG(CMT)</span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga17049df9c1f0cc2fc3a0bdfbdb6f6bc1"> 3295</a></span>&#160;<span class="preprocessor">#define CMT_CMD4                                 CMT_CMD4_REG(CMT)</span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga078edfcdbd55827db79dda05e1404c14"> 3296</a></span>&#160;<span class="preprocessor">#define CMT_PPS                                  CMT_PPS_REG(CMT)</span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gadaf0785d5239674d6b363584b8d44c4c"> 3297</a></span>&#160;<span class="preprocessor">#define CMT_DMA                                  CMT_DMA_REG(CMT)</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160; <span class="comment">/* end of group CMT_Register_Accessor_Macros */</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160; <span class="comment">/* end of group CMT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="comment">   -- CRC Peripheral Access Layer</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a44be1f08c4a0d20cf3bdb48bf3663b70"> 3322</a></span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_c_r_c___type.html#a44be1f08c4a0d20cf3bdb48bf3663b70">DATAL</a>;                             </div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a3eb82fbd05f954f025010a891f8028a9"> 3323</a></span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_c_r_c___type.html#a3eb82fbd05f954f025010a891f8028a9">DATAH</a>;                             </div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;    } ACCESS16BIT;</div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a54cb6b41986c241ca85af803e9cd6101"> 3325</a></span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#a54cb6b41986c241ca85af803e9cd6101">DATA</a>;                              </div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a163f838a6515d380cb432907c426bc64"> 3327</a></span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a163f838a6515d380cb432907c426bc64">DATALL</a>;                             </div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a1ef159257b3795329d68a57e5cc30643"> 3328</a></span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a1ef159257b3795329d68a57e5cc30643">DATALU</a>;                             </div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a1ae430029da74ff7be05faacdc59576e"> 3329</a></span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a1ae430029da74ff7be05faacdc59576e">DATAHL</a>;                             </div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ae47c42d55e7ad2cdd02f961ee06b5573"> 3330</a></span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#ae47c42d55e7ad2cdd02f961ee06b5573">DATAHU</a>;                             </div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;    } ACCESS8BIT;</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;  };</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPOLYL;                            </div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GPOLYH;                            </div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;    } GPOLY_ACCESS16BIT;</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPOLY;                             </div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYLL;                            </div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYLU;                            </div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYHL;                            </div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t GPOLYHU;                            </div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;    } GPOLY_ACCESS8BIT;</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;  };</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x8 */</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                              </div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x8 */</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;           uint8_t RESERVED_0[3];</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTRLHU;                             </div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;    } CTRL_ACCESS8BIT;</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;  };</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;} <a class="code" href="struct_c_r_c___type.html">CRC_Type</a>, *<a class="code" href="group___c_r_c___peripheral___access___layer.html#ga4c3ab595a4fab17012b960ac751032e0">CRC_MemMapPtr</a>;</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment">   -- CRC - Register accessor macros</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment">/* CRC - Register accessors */</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga54f4e08c650fbcfdda8439fcff3cc0d0"> 3366</a></span>&#160;<span class="preprocessor">#define CRC_DATAL_REG(base)                      ((base)-&gt;ACCESS16BIT.DATAL)</span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga890c16e0618372d6a3a9b1aa97eff39c"> 3367</a></span>&#160;<span class="preprocessor">#define CRC_DATAH_REG(base)                      ((base)-&gt;ACCESS16BIT.DATAH)</span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga17e6745c67535b0f48a64c0331f44e86"> 3368</a></span>&#160;<span class="preprocessor">#define CRC_DATA_REG(base)                       ((base)-&gt;DATA)</span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga2e802356d547513cc167cbfc74360a88"> 3369</a></span>&#160;<span class="preprocessor">#define CRC_DATALL_REG(base)                     ((base)-&gt;ACCESS8BIT.DATALL)</span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga7d345ba407c8f141876983d3d682e60e"> 3370</a></span>&#160;<span class="preprocessor">#define CRC_DATALU_REG(base)                     ((base)-&gt;ACCESS8BIT.DATALU)</span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga4e248bcf436029f7e5d8e51be0d09197"> 3371</a></span>&#160;<span class="preprocessor">#define CRC_DATAHL_REG(base)                     ((base)-&gt;ACCESS8BIT.DATAHL)</span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga0ff43e8e832829a862d36a8f33f08126"> 3372</a></span>&#160;<span class="preprocessor">#define CRC_DATAHU_REG(base)                     ((base)-&gt;ACCESS8BIT.DATAHU)</span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga28de0343fb8a1934ead620d158bfa09d"> 3373</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_REG(base)                     ((base)-&gt;GPOLY_ACCESS16BIT.GPOLYL)</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gab28b160dd6192ee846e9399e4c9dea1b"> 3374</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_REG(base)                     ((base)-&gt;GPOLY_ACCESS16BIT.GPOLYH)</span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gab762c4d55706670f1175d3f659e00c44"> 3375</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_REG(base)                      ((base)-&gt;GPOLY)</span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaaeeed4029e6a0189e90c623c2aa0879b"> 3376</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYLL)</span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga6891ecb9421719bedd3b17a3f3c498c3"> 3377</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYLU)</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga78ffeec89894a1a292c17e03c05b68f5"> 3378</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYHL)</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga752e36d47529b18e3e973212952e92af"> 3379</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYHU)</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaa705075c02f0a26c0ac91deae2f9fb44"> 3380</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaddea939aa4a1cc2f7d6315f964bbbafa"> 3381</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_REG(base)                     ((base)-&gt;CTRL_ACCESS8BIT.CTRLHU)</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160; <span class="comment">/* end of group CRC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="comment">   -- CRC Register Masks</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment">/* DATAL Bit Fields */</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8bad59d8f638bc49c5c098b0be9beb23"> 3398</a></span>&#160;<span class="preprocessor">#define CRC_DATAL_DATAL_MASK                     0xFFFFu</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga99d9068960a7ec56ab525b22628d74ee"> 3399</a></span>&#160;<span class="preprocessor">#define CRC_DATAL_DATAL_SHIFT                    0</span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5aa800e3872374aae006a458ac46e48e"> 3400</a></span>&#160;<span class="preprocessor">#define CRC_DATAL_DATAL(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAL_DATAL_SHIFT))&amp;CRC_DATAL_DATAL_MASK)</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">/* DATAH Bit Fields */</span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8d8b84bf7b81a4943bfe4d92eea7a83d"> 3402</a></span>&#160;<span class="preprocessor">#define CRC_DATAH_DATAH_MASK                     0xFFFFu</span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2820b1c312342051ef13af454924dd6a"> 3403</a></span>&#160;<span class="preprocessor">#define CRC_DATAH_DATAH_SHIFT                    0</span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1a935b7a0739c9353ea1db915d15098f"> 3404</a></span>&#160;<span class="preprocessor">#define CRC_DATAH_DATAH(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAH_DATAH_SHIFT))&amp;CRC_DATAH_DATAH_MASK)</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="comment">/* DATA Bit Fields */</span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab3fd3443e50946adc0be6c46cfac2b4d"> 3406</a></span>&#160;<span class="preprocessor">#define CRC_DATA_LL_MASK                         0xFFu</span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf8ecef51d22d384bc8ab987dfb808f49"> 3407</a></span>&#160;<span class="preprocessor">#define CRC_DATA_LL_SHIFT                        0</span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5c2d2d988b40b375080e1e6e63ba3f77"> 3408</a></span>&#160;<span class="preprocessor">#define CRC_DATA_LL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATA_LL_SHIFT))&amp;CRC_DATA_LL_MASK)</span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga270ddfffb4376c63d7dcb6c67ec26ac0"> 3409</a></span>&#160;<span class="preprocessor">#define CRC_DATA_LU_MASK                         0xFF00u</span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1ff4f24e49d987429fc4bf9515a37d40"> 3410</a></span>&#160;<span class="preprocessor">#define CRC_DATA_LU_SHIFT                        8</span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga567014ec3cf8760d4e4502866c31ef00"> 3411</a></span>&#160;<span class="preprocessor">#define CRC_DATA_LU(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATA_LU_SHIFT))&amp;CRC_DATA_LU_MASK)</span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4d36f0e2640b258579276ada9dbc68b1"> 3412</a></span>&#160;<span class="preprocessor">#define CRC_DATA_HL_MASK                         0xFF0000u</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae717e6022d6dd5e4e72cc3386e7ccc6b"> 3413</a></span>&#160;<span class="preprocessor">#define CRC_DATA_HL_SHIFT                        16</span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab48aad72696d318bf010c7e0c54cc95b"> 3414</a></span>&#160;<span class="preprocessor">#define CRC_DATA_HL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATA_HL_SHIFT))&amp;CRC_DATA_HL_MASK)</span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga30fc9246793f0817a1907bc0f9080487"> 3415</a></span>&#160;<span class="preprocessor">#define CRC_DATA_HU_MASK                         0xFF000000u</span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0b68b41e3667c6904623c59fcd3d6c62"> 3416</a></span>&#160;<span class="preprocessor">#define CRC_DATA_HU_SHIFT                        24</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga618e11d84c3e51f8d767a021dbfc4e94"> 3417</a></span>&#160;<span class="preprocessor">#define CRC_DATA_HU(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATA_HU_SHIFT))&amp;CRC_DATA_HU_MASK)</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="comment">/* DATALL Bit Fields */</span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7f99e19de9e3e19206c47c202c96bb5c"> 3419</a></span>&#160;<span class="preprocessor">#define CRC_DATALL_DATALL_MASK                   0xFFu</span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga16cc13b7d931b2080c8de506cae34fcb"> 3420</a></span>&#160;<span class="preprocessor">#define CRC_DATALL_DATALL_SHIFT                  0</span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga92ae41280f6cede9a6d61d944b9bdbed"> 3421</a></span>&#160;<span class="preprocessor">#define CRC_DATALL_DATALL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATALL_DATALL_SHIFT))&amp;CRC_DATALL_DATALL_MASK)</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="comment">/* DATALU Bit Fields */</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacf86687293ecef8f5067951339146b2e"> 3423</a></span>&#160;<span class="preprocessor">#define CRC_DATALU_DATALU_MASK                   0xFFu</span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gadb699078287075d9c73c0ececa7c11c4"> 3424</a></span>&#160;<span class="preprocessor">#define CRC_DATALU_DATALU_SHIFT                  0</span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga262be66a69987ce042fd0519e27dd682"> 3425</a></span>&#160;<span class="preprocessor">#define CRC_DATALU_DATALU(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATALU_DATALU_SHIFT))&amp;CRC_DATALU_DATALU_MASK)</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment">/* DATAHL Bit Fields */</span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7774128f4d39b06d75e221d7c058f60e"> 3427</a></span>&#160;<span class="preprocessor">#define CRC_DATAHL_DATAHL_MASK                   0xFFu</span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga76f45a4ca9734a414f5e73deb79ead0e"> 3428</a></span>&#160;<span class="preprocessor">#define CRC_DATAHL_DATAHL_SHIFT                  0</span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga55870105cff064737819f25ba302f07e"> 3429</a></span>&#160;<span class="preprocessor">#define CRC_DATAHL_DATAHL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAHL_DATAHL_SHIFT))&amp;CRC_DATAHL_DATAHL_MASK)</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="comment">/* DATAHU Bit Fields */</span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1dadbb252b94eae6d58efd4955a57eb2"> 3431</a></span>&#160;<span class="preprocessor">#define CRC_DATAHU_DATAHU_MASK                   0xFFu</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga171e0d5a315574e858cf58e22957f131"> 3432</a></span>&#160;<span class="preprocessor">#define CRC_DATAHU_DATAHU_SHIFT                  0</span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae1736710c36588af1ecc3b6ecb3707e1"> 3433</a></span>&#160;<span class="preprocessor">#define CRC_DATAHU_DATAHU(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAHU_DATAHU_SHIFT))&amp;CRC_DATAHU_DATAHU_MASK)</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="comment">/* GPOLYL Bit Fields */</span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7512a0f84b048e7a54207f9a7e619494"> 3435</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_MASK                   0xFFFFu</span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf4e5ed1d1478c1a6c8c5681e2b1d24aa"> 3436</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_SHIFT                  0</span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5eb41c10ffbf64defaef2101a9036e32"> 3437</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYL_GPOLYL_SHIFT))&amp;CRC_GPOLYL_GPOLYL_MASK)</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="comment">/* GPOLYH Bit Fields */</span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga15ab1d296a857eebfbb3e5894ddd9302"> 3439</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_MASK                   0xFFFFu</span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga62fa126178d7137b39b75ad2d63edae9"> 3440</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_SHIFT                  0</span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf8f26eea960e536b264b1a5b1d494b07"> 3441</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYH_GPOLYH_SHIFT))&amp;CRC_GPOLYH_GPOLYH_MASK)</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="comment">/* GPOLY Bit Fields */</span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga861d4f6f458051a63a7b01e6e5d8794b"> 3443</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       0xFFFFu</span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3830f95399bd5190027aaf00f307d10b"> 3444</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      0</span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66c5ae199c9bb4ee3951fea40d201c27"> 3445</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_LOW_SHIFT))&amp;CRC_GPOLY_LOW_MASK)</span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga96c07e55f3d3c43d7b3e7637bc854ed6"> 3446</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991debc471e54dcf5297d6a42c5778e6"> 3447</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     16</span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7e1477223f91dd35945f2f5895a346c5"> 3448</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_HIGH_SHIFT))&amp;CRC_GPOLY_HIGH_MASK)</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="comment">/* GPOLYLL Bit Fields */</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga659c987f1e9d74e32d16e4b69bd763ee"> 3450</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_MASK                 0xFFu</span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1a323693acd9a37bb90abdc7f16ebbd8"> 3451</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_SHIFT                0</span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gafd454535299300522b0dfe8b5c46b4c4"> 3452</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLL_GPOLYLL_SHIFT))&amp;CRC_GPOLYLL_GPOLYLL_MASK)</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="comment">/* GPOLYLU Bit Fields */</span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf2e9b900f7d964512e1541299729abb9"> 3454</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_MASK                 0xFFu</span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4d6303422fb112dfad558ee2f84aa92c"> 3455</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_SHIFT                0</span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0e683f5350c138559c8f6c72771610f9"> 3456</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLU_GPOLYLU_SHIFT))&amp;CRC_GPOLYLU_GPOLYLU_MASK)</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="comment">/* GPOLYHL Bit Fields */</span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga92b941ef781b6023d61bc2af7f0b1818"> 3458</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_MASK                 0xFFu</span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaffbf0c35e87ea7a9650c9a049a08560c"> 3459</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_SHIFT                0</span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2620d4495edbf2e97ad905e12bf3e0a5"> 3460</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHL_GPOLYHL_SHIFT))&amp;CRC_GPOLYHL_GPOLYHL_MASK)</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment">/* GPOLYHU Bit Fields */</span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac0f3f7a896e1ef279b948d778274cf04"> 3462</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_MASK                 0xFFu</span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga448d4b6c4e930f1c84294da6607faac4"> 3463</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_SHIFT                0</span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3a5bf9b2f9fae47e0e669010c130ade2"> 3464</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHU_GPOLYHU_SHIFT))&amp;CRC_GPOLYHU_GPOLYHU_MASK)</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad441a2b8f6300b71038d47cc3c8c0fcc"> 3466</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       0x1000000u</span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c3cc17a7bc8f6c0621f3ce91e7b2b3e"> 3467</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      24</span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf3955c626d1b33289184fdc8a8a09147"> 3468</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_MASK                        0x2000000u</span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf0d0849f057da668b51b759b7a2ba70f"> 3469</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       25</span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c59a3459d15bbbf8ae8bbcc208a1b31"> 3470</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       0x4000000u</span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga99bb491c03e22125b5053167bf361218"> 3471</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      26</span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1af35cbb29862b18aee64fd4f32bca07"> 3472</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       0x30000000u</span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab309d177a917d972212c78481cf25d4d"> 3473</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      28</span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad671df568418549570b651209067dcc3"> 3474</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOTR_SHIFT))&amp;CRC_CTRL_TOTR_MASK)</span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66da08ca8e22cd72c74e4b3cf53df7dd"> 3475</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_MASK                        0xC0000000u</span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaad1005ea5864ca6795a27b3f7db38ea6"> 3476</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       30</span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae8b301db96fe11408f82b997c5452bf7"> 3477</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOT_SHIFT))&amp;CRC_CTRL_TOT_MASK)</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="comment">/* CTRLHU Bit Fields */</span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1d62eb284fb7d178fddaf03e10dcd19c"> 3479</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_MASK                     0x1u</span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9299763dd32745d443ab84a9911ad775"> 3480</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_SHIFT                    0</span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9c716f81782ec7e214f823ef98fa8eb3"> 3481</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_MASK                      0x2u</span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacd050b23263379193cf9cde3e1567ab1"> 3482</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_SHIFT                     1</span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0a552f60712b28cd96e939d4324157df"> 3483</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_MASK                     0x4u</span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga505ca51d1aad1610b44bad4580f2637f"> 3484</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_SHIFT                    2</span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0418249380c6e69fc9a949f8da4e60f1"> 3485</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_MASK                     0x30u</span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991fefda83335d188d0cc82f1e64f43e"> 3486</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_SHIFT                    4</span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga93d5a2251369091d34c8cca12d716c2b"> 3487</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOTR_SHIFT))&amp;CRC_CTRLHU_TOTR_MASK)</span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac2999b1c162cd0860f76f002ead704ad"> 3488</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_MASK                      0xC0u</span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga079a05fc69d357e3fadfb07de8abbeee"> 3489</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_SHIFT                     6</span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga190812e0be1bc09b3f29bf3c139140ad"> 3490</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOT_SHIFT))&amp;CRC_CTRLHU_TOT_MASK)</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160; <span class="comment">/* end of group CRC_Register_Masks */</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="comment">/* CRC - Peripheral instance base addresses */</span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga656a447589e785594cbf2f45c835ad7e"> 3499</a></span>&#160;<span class="preprocessor">#define CRC_BASE                                 (0x40032000u)</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;</div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga63a00bd3e91184e000bd4dcf87c539f9"> 3501</a></span>&#160;<span class="preprocessor">#define CRC0                                     ((CRC_Type *)CRC_BASE)</span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga139bd4056b9e3c7987d28b6e955b662d"> 3502</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTR                             (CRC0)</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;</div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga588ae3592324fa73ed599a467515c05e"> 3504</a></span>&#160;<span class="preprocessor">#define CRC_BASE_ADDRS                           { CRC_BASE }</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;</div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga0532d18a8549a09065845e5210ca6876"> 3506</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTRS                            { CRC0 }</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment">   -- CRC - Register accessor macros</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment">/* CRC - Register instance definitions */</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment">/* CRC */</span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga9ada2610a4a85066839f786c0e9b9c12"> 3520</a></span>&#160;<span class="preprocessor">#define CRC_DATA                                 CRC_DATA_REG(CRC0)</span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gac78172c70700375589d24fa23ac0087e"> 3521</a></span>&#160;<span class="preprocessor">#define CRC_DATAL                                CRC_DATAL_REG(CRC0)</span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaafc4f6298cc6c68a9303b2592c5098fb"> 3522</a></span>&#160;<span class="preprocessor">#define CRC_DATALL                               CRC_DATALL_REG(CRC0)</span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaa31c5e76af676f7049beb7040c402d93"> 3523</a></span>&#160;<span class="preprocessor">#define CRC_DATALU                               CRC_DATALU_REG(CRC0)</span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga99d217ec20473c5783fc680bbfe5254c"> 3524</a></span>&#160;<span class="preprocessor">#define CRC_DATAH                                CRC_DATAH_REG(CRC0)</span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga30cd9a6963fe6d98148621b72073bb26"> 3525</a></span>&#160;<span class="preprocessor">#define CRC_DATAHL                               CRC_DATAHL_REG(CRC0)</span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gada339dcf5b9de5932e5bb8c54b003fd3"> 3526</a></span>&#160;<span class="preprocessor">#define CRC_DATAHU                               CRC_DATAHU_REG(CRC0)</span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga6fa4fa4a9a7cb5649a494120c89beb72"> 3527</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY                                CRC_GPOLY_REG(CRC0)</span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga5e93846e8ba00df5f86390dc79fd89de"> 3528</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL                               CRC_GPOLYL_REG(CRC0)</span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga84f37d75bbb697cddadaaceecc10c8e2"> 3529</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL                              CRC_GPOLYLL_REG(CRC0)</span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gabbbe8ac9438423b1bf5c99288c283c09"> 3530</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU                              CRC_GPOLYLU_REG(CRC0)</span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga48bbad74b5c22f8e3fb65e178dd5c21d"> 3531</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH                               CRC_GPOLYH_REG(CRC0)</span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga99723e01917f7cd510cab5f89aee93d2"> 3532</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL                              CRC_GPOLYHL_REG(CRC0)</span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga52c0c04aaa1ae20951eeebeb1c58e96e"> 3533</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU                              CRC_GPOLYHU_REG(CRC0)</span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gae7431cd932210c6ef38ebcd07672aa8b"> 3534</a></span>&#160;<span class="preprocessor">#define CRC_CTRL                                 CRC_CTRL_REG(CRC0)</span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gab3a9873d31cfc029f5c1ac6f735a798c"> 3535</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU                               CRC_CTRLHU_REG(CRC0)</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160; <span class="comment">/* end of group CRC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160; <span class="comment">/* end of group CRC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;</div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment">   -- DAC Peripheral Access Layer</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATL;                               </div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DATH;                               </div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;  } DAT[16];</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;                                 </div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C0;                                 </div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;} <a class="code" href="struct_d_a_c___type.html">DAC_Type</a>, *<a class="code" href="group___d_a_c___peripheral___access___layer.html#ga152d467d7102d2350a94cd165abdcbcf">DAC_MemMapPtr</a>;</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment">/* DAC - Register accessors */</span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga08d6968ef33456980d21911ea2ed00f5"> 3579</a></span>&#160;<span class="preprocessor">#define DAC_DATL_REG(base,index)                 ((base)-&gt;DAT[index].DATL)</span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga53b85847dea8002316aa2880d5c27f68"> 3580</a></span>&#160;<span class="preprocessor">#define DAC_DATH_REG(base,index)                 ((base)-&gt;DAT[index].DATH)</span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga689d7e5290e37e3690b476afe279548c"> 3581</a></span>&#160;<span class="preprocessor">#define DAC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga535f8efe3924aa0e193dc9a57b4cae83"> 3582</a></span>&#160;<span class="preprocessor">#define DAC_C0_REG(base)                         ((base)-&gt;C0)</span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga5177a56f528748e9c9e8138a130a289d"> 3583</a></span>&#160;<span class="preprocessor">#define DAC_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga0960302c90bdaf9930ed8dd663893ec4"> 3584</a></span>&#160;<span class="preprocessor">#define DAC_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment">   -- DAC Register Masks</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">/* DATL Bit Fields */</span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga06d752efe9ec5bab7d61ccf9c2689345"> 3601</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_MASK                      0xFFu</span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad9030129a0f34502c115abd36728d001"> 3602</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_SHIFT                     0</span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga87995bd867b0ea7e137b5a5a8cbfdf1e"> 3603</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA0_SHIFT))&amp;DAC_DATL_DATA0_MASK)</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment">/* DATH Bit Fields */</span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga98c0e999ae86d666b5d6fa8df700ba6f"> 3605</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_MASK                      0xFu</span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga0056432036b350d3839554982acfbff1"> 3606</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_SHIFT                     0</span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga22ebc926dfe59f28a37b532767780fbc"> 3607</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA1_SHIFT))&amp;DAC_DATH_DATA1_MASK)</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5af56fd75a9c5b74fe07c8f303d452aa"> 3609</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    0x1u</span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5581f254327f3d4e57b161b5c771fb1c"> 3610</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0</span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga662e824677c1a7a94ddd36e90f3d37d5"> 3611</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    0x2u</span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad1df4286616f5369388e865f5f821ae9"> 3612</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1</span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga612ec408d340d5011ff4326eda077ae3"> 3613</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_MASK                     0x4u</span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga01791b2f636fa97d33fa49d410ca8b44"> 3614</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_SHIFT                    2</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc37ad99d42f4b9d0e26ce03f2ac79ad"> 3616</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     0x1u</span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga956aa991114a1bb71a891e66d7092d1e"> 3617</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0</span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad8a60a2fa6211ff08bba4b9648fb8daa"> 3618</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     0x2u</span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga1f8eb9a96341365badba1280bed49e05"> 3619</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1</span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaedff72359a12b93e4b61a57a0613d3cb"> 3620</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_MASK                     0x4u</span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2b61f6fc85e9dc9d7c736055b47fadd1"> 3621</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_SHIFT                    2</span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga54a04b9ae84c5a4f8977ae2e1a889717"> 3622</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         0x8u</span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga97aaa812a3938df3559cb40b893db431"> 3623</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3</span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga7e785d90fec3c1817fc53fea41f41644"> 3624</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     0x10u</span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga25e2afd71ee5cc41adde6f072c9d2604"> 3625</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4</span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gac6dd81bc6500fc4b972c62bde339f31d"> 3626</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    0x20u</span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga32f43711fa193364231213bd67c989f4"> 3627</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5</span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc1973eafb50599b83de95422477a1f5"> 3628</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       0x40u</span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga495d0702c9899844340d198120a77e33"> 3629</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6</span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga6865b52ae9a9275ef4db48eb3eb5d62a"> 3630</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        0x80u</span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gae8835f0083d5a4e588402a32047e95cb"> 3631</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga61aa82d21d0c84ff4fe42d0856c506bd"> 3633</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      0x1u</span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2062351429a9e737c0ac434488b59fe4"> 3634</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0</span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga28373e4d9ae322da4f6a37933a340b78"> 3635</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      0x6u</span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga779629844ed0967b310e7f2721c54624"> 3636</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     1</span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gabfcb0420c4e52f927d23e6c28554d648"> 3637</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFMD_SHIFT))&amp;DAC_C1_DACBFMD_MASK)</span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaad89dbfc60735cf12eb6cfff9157fffa"> 3638</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_MASK                      0x18u</span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gacc4542331c55b93fe589d439a69122f7"> 3639</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_SHIFT                     3</span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2084f4d4d9fd92156a8011e26ffb55a8"> 3640</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFWM_SHIFT))&amp;DAC_C1_DACBFWM_MASK)</span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga091be41dfd851b71978ab7298c372292"> 3641</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        0x80u</span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga481f558223c5c36402bebe924bdd00a3"> 3642</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga329015367026aaee34f54edcbaab61bb"> 3644</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      0xFu</span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5d43a79719748e490a572fa6cdc75efe"> 3645</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0</span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga8047d00b752e60690bae95e47bd8d75e"> 3646</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFUP_SHIFT))&amp;DAC_C2_DACBFUP_MASK)</span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga64b53e5effabf2e736fca6088752e6ea"> 3647</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      0xF0u</span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga0ab880f693c25ecf491d3b76df611456"> 3648</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4</span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga63520cda0dd201e556b139f064b82ee3"> 3649</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFRP_SHIFT))&amp;DAC_C2_DACBFRP_MASK)</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gada12ca8452e773fd8f38041872934efc"> 3658</a></span>&#160;<span class="preprocessor">#define DAC0_BASE                                (0x400CC000u)</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;</div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gadfe0025fe66918c644e110c3b055c955"> 3660</a></span>&#160;<span class="preprocessor">#define DAC0                                     ((DAC_Type *)DAC0_BASE)</span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gabe3b30df06ec04e5c899efd6e49f1800"> 3661</a></span>&#160;<span class="preprocessor">#define DAC0_BASE_PTR                            (DAC0)</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;</div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#ga3383b83a296ce0a5386a0d94195e8a99"> 3663</a></span>&#160;<span class="preprocessor">#define DAC1_BASE                                (0x400CD000u)</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;</div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gaffb5ff8779fa698f3c7165a617d56e4f"> 3665</a></span>&#160;<span class="preprocessor">#define DAC1                                     ((DAC_Type *)DAC1_BASE)</span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gab3af24d21edf756c3f794c52b5789847"> 3666</a></span>&#160;<span class="preprocessor">#define DAC1_BASE_PTR                            (DAC1)</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;</div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#ga2e056d497cd21aa7a51e188e005e9b37"> 3668</a></span>&#160;<span class="preprocessor">#define DAC_BASE_ADDRS                           { DAC0_BASE, DAC1_BASE }</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;</div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gab47690040e4d63adc4f324358c27157a"> 3670</a></span>&#160;<span class="preprocessor">#define DAC_BASE_PTRS                            { DAC0, DAC1 }</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;</div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gac003cc87c636841f96fbf9084f536c43"> 3672</a></span>&#160;<span class="preprocessor">#define DAC_IRQS                                 { DAC0_IRQn, DAC1_IRQn }</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="comment">/* DAC - Register instance definitions */</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="comment">/* DAC0 */</span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga42102f01d7c10ffe6e888e69befd52cd"> 3686</a></span>&#160;<span class="preprocessor">#define DAC0_DAT0L                               DAC_DATL_REG(DAC0,0)</span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3ad29b1caa28a60ed8fbb86aa56b76e6"> 3687</a></span>&#160;<span class="preprocessor">#define DAC0_DAT0H                               DAC_DATH_REG(DAC0,0)</span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gabf88b7108b7dbe4a53e9f8af739e1b94"> 3688</a></span>&#160;<span class="preprocessor">#define DAC0_DAT1L                               DAC_DATL_REG(DAC0,1)</span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga81fd0c2515b08c9925d83d7102815219"> 3689</a></span>&#160;<span class="preprocessor">#define DAC0_DAT1H                               DAC_DATH_REG(DAC0,1)</span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga5913267afcf58e94d351e29cad30f5a5"> 3690</a></span>&#160;<span class="preprocessor">#define DAC0_DAT2L                               DAC_DATL_REG(DAC0,2)</span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaae449cd7a8fe389f3fbec5e1d64a8cca"> 3691</a></span>&#160;<span class="preprocessor">#define DAC0_DAT2H                               DAC_DATH_REG(DAC0,2)</span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaf6382bb80697998de7bc6a43fc17f94c"> 3692</a></span>&#160;<span class="preprocessor">#define DAC0_DAT3L                               DAC_DATL_REG(DAC0,3)</span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga143571c837603327f821922d4d63ce98"> 3693</a></span>&#160;<span class="preprocessor">#define DAC0_DAT3H                               DAC_DATH_REG(DAC0,3)</span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga651ffdd3100661b139ccb8a85ae19a1e"> 3694</a></span>&#160;<span class="preprocessor">#define DAC0_DAT4L                               DAC_DATL_REG(DAC0,4)</span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gadf9a2168cced552aa3245151a0afb4c0"> 3695</a></span>&#160;<span class="preprocessor">#define DAC0_DAT4H                               DAC_DATH_REG(DAC0,4)</span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gad50bd983c220a29864d6746bc73a6673"> 3696</a></span>&#160;<span class="preprocessor">#define DAC0_DAT5L                               DAC_DATL_REG(DAC0,5)</span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga4bf1318ca537114298188c90e9d4aad1"> 3697</a></span>&#160;<span class="preprocessor">#define DAC0_DAT5H                               DAC_DATH_REG(DAC0,5)</span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3bc2eaa1dd5c362d1b75fa0e16dfb4fb"> 3698</a></span>&#160;<span class="preprocessor">#define DAC0_DAT6L                               DAC_DATL_REG(DAC0,6)</span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga30bcb5973dc8b432018baa93b3859e47"> 3699</a></span>&#160;<span class="preprocessor">#define DAC0_DAT6H                               DAC_DATH_REG(DAC0,6)</span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gafe5c963fb976515bd579f93fe0ebf16f"> 3700</a></span>&#160;<span class="preprocessor">#define DAC0_DAT7L                               DAC_DATL_REG(DAC0,7)</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaab9d8ebf05ada01a63cd35ce6c007060"> 3701</a></span>&#160;<span class="preprocessor">#define DAC0_DAT7H                               DAC_DATH_REG(DAC0,7)</span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga1d1d4be594f1dfdc719687e720b82735"> 3702</a></span>&#160;<span class="preprocessor">#define DAC0_DAT8L                               DAC_DATL_REG(DAC0,8)</span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaa99a274fdf0b2ce26726622755d80ab0"> 3703</a></span>&#160;<span class="preprocessor">#define DAC0_DAT8H                               DAC_DATH_REG(DAC0,8)</span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga9910ada6d3a36320e8f2f42eb996f8b8"> 3704</a></span>&#160;<span class="preprocessor">#define DAC0_DAT9L                               DAC_DATL_REG(DAC0,9)</span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3466b1d82741eb9ac40b2a03464fc19e"> 3705</a></span>&#160;<span class="preprocessor">#define DAC0_DAT9H                               DAC_DATH_REG(DAC0,9)</span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gac2c847c2b024fe0def871377a9a8ee6c"> 3706</a></span>&#160;<span class="preprocessor">#define DAC0_DAT10L                              DAC_DATL_REG(DAC0,10)</span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gafe2551e9830493d8f2bea2df3529e861"> 3707</a></span>&#160;<span class="preprocessor">#define DAC0_DAT10H                              DAC_DATH_REG(DAC0,10)</span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga34b6a1893b1357cef94f33cbd76f8ebc"> 3708</a></span>&#160;<span class="preprocessor">#define DAC0_DAT11L                              DAC_DATL_REG(DAC0,11)</span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaa199cd5f0f29e764dba43860799f0293"> 3709</a></span>&#160;<span class="preprocessor">#define DAC0_DAT11H                              DAC_DATH_REG(DAC0,11)</span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga167515f0c1d861896709b05d961e9508"> 3710</a></span>&#160;<span class="preprocessor">#define DAC0_DAT12L                              DAC_DATL_REG(DAC0,12)</span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga0fa0f70cbebaa9d8101cd42748480c49"> 3711</a></span>&#160;<span class="preprocessor">#define DAC0_DAT12H                              DAC_DATH_REG(DAC0,12)</span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga6f59bf693950e4cce27b93c0c2f58dd8"> 3712</a></span>&#160;<span class="preprocessor">#define DAC0_DAT13L                              DAC_DATL_REG(DAC0,13)</span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga227190727d6b456969815e89cf8be881"> 3713</a></span>&#160;<span class="preprocessor">#define DAC0_DAT13H                              DAC_DATH_REG(DAC0,13)</span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga9d58105333305017d2521a5fdff24e6d"> 3714</a></span>&#160;<span class="preprocessor">#define DAC0_DAT14L                              DAC_DATL_REG(DAC0,14)</span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga0f7c3d28d07b2122d3291516bbe35e43"> 3715</a></span>&#160;<span class="preprocessor">#define DAC0_DAT14H                              DAC_DATH_REG(DAC0,14)</span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3e2b5382b00375ed5f61ee3e0d18ee9f"> 3716</a></span>&#160;<span class="preprocessor">#define DAC0_DAT15L                              DAC_DATL_REG(DAC0,15)</span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gacb77b43eb0bf55cdcc0c7630667b29fa"> 3717</a></span>&#160;<span class="preprocessor">#define DAC0_DAT15H                              DAC_DATH_REG(DAC0,15)</span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaecdc3a290fad8782ff0072d4fb540212"> 3718</a></span>&#160;<span class="preprocessor">#define DAC0_SR                                  DAC_SR_REG(DAC0)</span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga00e22b8e72b6f59cbb7c46c47c71930c"> 3719</a></span>&#160;<span class="preprocessor">#define DAC0_C0                                  DAC_C0_REG(DAC0)</span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga54148f65bd470a8414d0de17427b3c50"> 3720</a></span>&#160;<span class="preprocessor">#define DAC0_C1                                  DAC_C1_REG(DAC0)</span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga1f3d911fd37856fcdd26fe596f884c09"> 3721</a></span>&#160;<span class="preprocessor">#define DAC0_C2                                  DAC_C2_REG(DAC0)</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="comment">/* DAC1 */</span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga2ec9b6717f771d3c3bb72078f7485720"> 3723</a></span>&#160;<span class="preprocessor">#define DAC1_DAT0L                               DAC_DATL_REG(DAC1,0)</span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaf0871c1f28e99e5eaba4a4064f2b9d19"> 3724</a></span>&#160;<span class="preprocessor">#define DAC1_DAT0H                               DAC_DATH_REG(DAC1,0)</span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaf926a26e8ce2d18fcdaa6941e3ceec3d"> 3725</a></span>&#160;<span class="preprocessor">#define DAC1_DAT1L                               DAC_DATL_REG(DAC1,1)</span></div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga89df9f2182c535f728270479b04b77d1"> 3726</a></span>&#160;<span class="preprocessor">#define DAC1_DAT1H                               DAC_DATH_REG(DAC1,1)</span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga606a48b5769ea982aa4bc05c8911b89d"> 3727</a></span>&#160;<span class="preprocessor">#define DAC1_DAT2L                               DAC_DATL_REG(DAC1,2)</span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga1b27ce46ebbe255b4956504113382dda"> 3728</a></span>&#160;<span class="preprocessor">#define DAC1_DAT2H                               DAC_DATH_REG(DAC1,2)</span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga4bc1f39216832d02ed9105f91262972d"> 3729</a></span>&#160;<span class="preprocessor">#define DAC1_DAT3L                               DAC_DATL_REG(DAC1,3)</span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga01ee93116e994293bb82e58afbd6ba09"> 3730</a></span>&#160;<span class="preprocessor">#define DAC1_DAT3H                               DAC_DATH_REG(DAC1,3)</span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga9f427865a12c15aadade75d7c34b15ee"> 3731</a></span>&#160;<span class="preprocessor">#define DAC1_DAT4L                               DAC_DATL_REG(DAC1,4)</span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga303253a4028830f6df2b1b5dc7289fb6"> 3732</a></span>&#160;<span class="preprocessor">#define DAC1_DAT4H                               DAC_DATH_REG(DAC1,4)</span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga86122aa96cc9979581b0b2e1b2a26a24"> 3733</a></span>&#160;<span class="preprocessor">#define DAC1_DAT5L                               DAC_DATL_REG(DAC1,5)</span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaa1c1e533d3a4d30ca9b8b11ea06b83d9"> 3734</a></span>&#160;<span class="preprocessor">#define DAC1_DAT5H                               DAC_DATH_REG(DAC1,5)</span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga33a11042bd5cf160a0996624c27edfef"> 3735</a></span>&#160;<span class="preprocessor">#define DAC1_DAT6L                               DAC_DATL_REG(DAC1,6)</span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gac97f55bb607223783eb8dcd38e7eceac"> 3736</a></span>&#160;<span class="preprocessor">#define DAC1_DAT6H                               DAC_DATH_REG(DAC1,6)</span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaf4c6c3b8d904be68641e9cb951604a93"> 3737</a></span>&#160;<span class="preprocessor">#define DAC1_DAT7L                               DAC_DATL_REG(DAC1,7)</span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga85498ec2d4b90434e0cb88db6f8569fc"> 3738</a></span>&#160;<span class="preprocessor">#define DAC1_DAT7H                               DAC_DATH_REG(DAC1,7)</span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gad0d9d5524e27191b27f6d4017b379405"> 3739</a></span>&#160;<span class="preprocessor">#define DAC1_DAT8L                               DAC_DATL_REG(DAC1,8)</span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaf68adf0842677603ae6718ed0cc65fd9"> 3740</a></span>&#160;<span class="preprocessor">#define DAC1_DAT8H                               DAC_DATH_REG(DAC1,8)</span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga8366729d363a0d5d4dca07d8a12c566b"> 3741</a></span>&#160;<span class="preprocessor">#define DAC1_DAT9L                               DAC_DATL_REG(DAC1,9)</span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga088210189dbdf89a910b4e7aa0d69678"> 3742</a></span>&#160;<span class="preprocessor">#define DAC1_DAT9H                               DAC_DATH_REG(DAC1,9)</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga388b36a5cc561f0534d2bab601649d31"> 3743</a></span>&#160;<span class="preprocessor">#define DAC1_DAT10L                              DAC_DATL_REG(DAC1,10)</span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga35f72dd5dcc8be8c52ed07dcfc0b572b"> 3744</a></span>&#160;<span class="preprocessor">#define DAC1_DAT10H                              DAC_DATH_REG(DAC1,10)</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gac7fc9cd2ccba5140ddff56e48d63177d"> 3745</a></span>&#160;<span class="preprocessor">#define DAC1_DAT11L                              DAC_DATL_REG(DAC1,11)</span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga837aabfb07d5fcfffcedfccd7e04050d"> 3746</a></span>&#160;<span class="preprocessor">#define DAC1_DAT11H                              DAC_DATH_REG(DAC1,11)</span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga33a646158a4a453b2e953f175983ae82"> 3747</a></span>&#160;<span class="preprocessor">#define DAC1_DAT12L                              DAC_DATL_REG(DAC1,12)</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaaed8a3fefede918b4cff43de93d2ae1d"> 3748</a></span>&#160;<span class="preprocessor">#define DAC1_DAT12H                              DAC_DATH_REG(DAC1,12)</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga27d93f7971971cdbbd9cbfba13edebc5"> 3749</a></span>&#160;<span class="preprocessor">#define DAC1_DAT13L                              DAC_DATL_REG(DAC1,13)</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga8c875aa07c8d6c9259e130329d39cabc"> 3750</a></span>&#160;<span class="preprocessor">#define DAC1_DAT13H                              DAC_DATH_REG(DAC1,13)</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga6f43cb43447f5ca50ef3b44391e03a57"> 3751</a></span>&#160;<span class="preprocessor">#define DAC1_DAT14L                              DAC_DATL_REG(DAC1,14)</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga35c270986620398b9272829eacf93d64"> 3752</a></span>&#160;<span class="preprocessor">#define DAC1_DAT14H                              DAC_DATH_REG(DAC1,14)</span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga1e9f63ee56464ec6e0367a70f05090ee"> 3753</a></span>&#160;<span class="preprocessor">#define DAC1_DAT15L                              DAC_DATL_REG(DAC1,15)</span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga188ee53bc6c40558f36f1b55d3ee4882"> 3754</a></span>&#160;<span class="preprocessor">#define DAC1_DAT15H                              DAC_DATH_REG(DAC1,15)</span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaccf40d566f1187b8e6b11baf0555d4ea"> 3755</a></span>&#160;<span class="preprocessor">#define DAC1_SR                                  DAC_SR_REG(DAC1)</span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaebe0e2f07cb4dff014936fb0ac6ca85f"> 3756</a></span>&#160;<span class="preprocessor">#define DAC1_C0                                  DAC_C0_REG(DAC1)</span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gac449846288fa0b4dfe464e587b5b4dc1"> 3757</a></span>&#160;<span class="preprocessor">#define DAC1_C1                                  DAC_C1_REG(DAC1)</span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga6d25060cd417d1308e26e29540996d64"> 3758</a></span>&#160;<span class="preprocessor">#define DAC1_C2                                  DAC_C2_REG(DAC1)</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="comment">/* DAC - Register array accessors */</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaed832510d2d49d0b46ff29bd65ef0a15"> 3761</a></span>&#160;<span class="preprocessor">#define DAC0_DATL(index)                         DAC_DATL_REG(DAC0,index)</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gab7104081fb82c76d4f57175875cdc95f"> 3762</a></span>&#160;<span class="preprocessor">#define DAC1_DATL(index)                         DAC_DATL_REG(DAC1,index)</span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga0c1025944a54ab896169911f32453cf1"> 3763</a></span>&#160;<span class="preprocessor">#define DAC0_DATH(index)                         DAC_DATH_REG(DAC0,index)</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga58ff47a80b90d81ea8c86d2bccfa3a77"> 3764</a></span>&#160;<span class="preprocessor">#define DAC1_DATH(index)                         DAC_DATH_REG(DAC1,index)</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;</div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160; <span class="comment">/* end of group DAC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;</div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ES;                                </div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERQ;                               </div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EEI;                               </div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CEEI;                               </div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SEEI;                               </div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CERQ;                               </div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SERQ;                               </div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CDNE;                               </div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SSRT;                               </div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CERR;                               </div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t CINT;                               </div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a>;                               </div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;       uint8_t RESERVED_3[4];</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERR;                               </div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;       uint8_t RESERVED_4[4];</div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ac2dd2bc08cfd3cd38caf70219e38cd8a"> 3806</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_d_m_a___type.html#ac2dd2bc08cfd3cd38caf70219e38cd8a">HRS</a>;                               </div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;       uint8_t RESERVED_5[200];</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI3;                            </div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI2;                            </div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI1;                            </div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI0;                            </div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI7;                            </div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI6;                            </div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI5;                            </div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI4;                            </div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI11;                           </div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI10;                           </div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI9;                            </div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI8;                            </div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI15;                           </div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI14;                           </div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI13;                           </div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI12;                           </div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;       uint8_t RESERVED_6[3824];</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SADDR;                             </div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SOFF;                              </div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ATTR;                              </div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLNO;                       </div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLOFFNO;                    </div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBYTES_MLOFFYES;                   </div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;    };</div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLAST;                             </div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DADDR;                             </div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DOFF;                              </div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CITER_ELINKNO;                     </div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CITER_ELINKYES;                    </div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;    };</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLAST_SGA;                         </div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CSR;                               </div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BITER_ELINKNO;                     </div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;      <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BITER_ELINKYES;                    </div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;    };</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;  } TCD[16];</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;} <a class="code" href="struct_d_m_a___type.html">DMA_Type</a>, *<a class="code" href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a>;</div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment">/* DMA - Register accessors */</span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab39b8948b1c8f2a4800b7ef5bb28f81e"> 3861</a></span>&#160;<span class="preprocessor">#define DMA_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8b2c269003e3359dc2bcfc7a4ba22d76"> 3862</a></span>&#160;<span class="preprocessor">#define DMA_ES_REG(base)                         ((base)-&gt;ES)</span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga764faa6d381a740294254d9804cf1f0a"> 3863</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_REG(base)                        ((base)-&gt;ERQ)</span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga155bdfb51279d49a987de39ea701ced9"> 3864</a></span>&#160;<span class="preprocessor">#define DMA_EEI_REG(base)                        ((base)-&gt;EEI)</span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga86e8546f3029a90bf8302c18d99c81b2"> 3865</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_REG(base)                       ((base)-&gt;CEEI)</span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab6ae65cbaf7542019478d2dac850c80f"> 3866</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_REG(base)                       ((base)-&gt;SEEI)</span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1f0fa9a151fe2565c07004b02c597ce9"> 3867</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_REG(base)                       ((base)-&gt;CERQ)</span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga64fff33e3c8a6b9117d4e420820ff72e"> 3868</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_REG(base)                       ((base)-&gt;SERQ)</span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6c42e04f81a5dde13a21ba5a29e7768a"> 3869</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_REG(base)                       ((base)-&gt;CDNE)</span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9589776b5120c824fe7e4e91887583cb"> 3870</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_REG(base)                       ((base)-&gt;SSRT)</span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga287b6a85d5d7e1c596cc752bc91effba"> 3871</a></span>&#160;<span class="preprocessor">#define DMA_CERR_REG(base)                       ((base)-&gt;CERR)</span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7a25bacc9e5b0bee2b54320962dcd922"> 3872</a></span>&#160;<span class="preprocessor">#define DMA_CINT_REG(base)                       ((base)-&gt;CINT)</span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6ea04c1128a280d8ec12d38433e989f7"> 3873</a></span>&#160;<span class="preprocessor">#define DMA_INT_REG(base)                        ((base)-&gt;INT)</span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga152d6742e7c77d4ef62822bd283d3d29"> 3874</a></span>&#160;<span class="preprocessor">#define DMA_ERR_REG(base)                        ((base)-&gt;ERR)</span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga96f169a5241ae368b33d95d1191e0bf4"> 3875</a></span>&#160;<span class="preprocessor">#define DMA_HRS_REG(base)                        ((base)-&gt;HRS)</span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2bf8a4f6d4a9e3754e4f86278536d8cb"> 3876</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_REG(base)                    ((base)-&gt;DCHPRI3)</span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae1b4c758a6fbb34e7eac26ce130107c9"> 3877</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_REG(base)                    ((base)-&gt;DCHPRI2)</span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9918ca0b50c6a964c0f4228c84cf477a"> 3878</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_REG(base)                    ((base)-&gt;DCHPRI1)</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga17996564e21436bae440bb781b62fc01"> 3879</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_REG(base)                    ((base)-&gt;DCHPRI0)</span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga540cf71e563a3d9d3dc0970180446af1"> 3880</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_REG(base)                    ((base)-&gt;DCHPRI7)</span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gadf0f16c0482d6d150b387594d51bf4d9"> 3881</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_REG(base)                    ((base)-&gt;DCHPRI6)</span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3373d6ba11904a8d56852f1f8364eb10"> 3882</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_REG(base)                    ((base)-&gt;DCHPRI5)</span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga21ab8bc143d570cabf1b6ae2b572c8ec"> 3883</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_REG(base)                    ((base)-&gt;DCHPRI4)</span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa5261c483b946c45d7ed9fdf47b1a34f"> 3884</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_REG(base)                   ((base)-&gt;DCHPRI11)</span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga537f4bcd1dd1f0779a7b264fa10f7de8"> 3885</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_REG(base)                   ((base)-&gt;DCHPRI10)</span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3d17995d1458386ea07705da175de86c"> 3886</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_REG(base)                    ((base)-&gt;DCHPRI9)</span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga41f8017add177a2fbaea0369add2fa14"> 3887</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_REG(base)                    ((base)-&gt;DCHPRI8)</span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga18c8c0dbaea753e278296288a71c23ac"> 3888</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_REG(base)                   ((base)-&gt;DCHPRI15)</span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga47e2dd873969a5ff7b815f0953aac1cb"> 3889</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_REG(base)                   ((base)-&gt;DCHPRI14)</span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga06f3ecabededad6f1746d4037c8b69dd"> 3890</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_REG(base)                   ((base)-&gt;DCHPRI13)</span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafc753dbf48306f87b47a395801d548d5"> 3891</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_REG(base)                   ((base)-&gt;DCHPRI12)</span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481"> 3892</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_REG(base,index)                ((base)-&gt;TCD[index].SADDR)</span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311"> 3893</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_REG(base,index)                 ((base)-&gt;TCD[index].SOFF)</span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0"> 3894</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_REG(base,index)                 ((base)-&gt;TCD[index].ATTR)</span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859"> 3895</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_REG(base,index)          ((base)-&gt;TCD[index].NBYTES_MLNO)</span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399"> 3896</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_REG(base,index)       ((base)-&gt;TCD[index].NBYTES_MLOFFNO)</span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75"> 3897</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_REG(base,index)      ((base)-&gt;TCD[index].NBYTES_MLOFFYES)</span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a"> 3898</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_REG(base,index)                ((base)-&gt;TCD[index].SLAST)</span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53"> 3899</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_REG(base,index)                ((base)-&gt;TCD[index].DADDR)</span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8"> 3900</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_REG(base,index)                 ((base)-&gt;TCD[index].DOFF)</span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990"> 3901</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_REG(base,index)        ((base)-&gt;TCD[index].CITER_ELINKNO)</span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6"> 3902</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_REG(base,index)       ((base)-&gt;TCD[index].CITER_ELINKYES)</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d"> 3903</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_REG(base,index)            ((base)-&gt;TCD[index].DLAST_SGA)</span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261"> 3904</a></span>&#160;<span class="preprocessor">#define DMA_CSR_REG(base,index)                  ((base)-&gt;TCD[index].CSR)</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087"> 3905</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_REG(base,index)        ((base)-&gt;TCD[index].BITER_ELINKNO)</span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b"> 3906</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_REG(base,index)       ((base)-&gt;TCD[index].BITER_ELINKYES)</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;</div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;</div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment">   -- DMA Register Masks</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;</div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2605f7da2bd6fae13e3e38830bafb1d"> 3923</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         0x2u</span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a25fbfa3435be2df140701c300f6cc5"> 3924</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        1</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52ad0bfd27aa8dbb1e157eb2c8099c53"> 3925</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_MASK                         0x4u</span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab3e613091d693c1c110bfbb902d58392"> 3926</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        2</span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6324cec54d0032bcc142e28f4e1b5978"> 3927</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_MASK                          0x10u</span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddcd684abfce8db15928255dc243dbcb"> 3928</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_SHIFT                         4</span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03242701b29af462fbfd276ea315dd54"> 3929</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_MASK                         0x20u</span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga268b8561e52e0582a789cd08fc36f7aa"> 3930</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_SHIFT                        5</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e8cdd9f77e5dcda3154192addafa22b"> 3931</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_MASK                          0x40u</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac55b6a95d5882bac595a95e5af39cf1c"> 3932</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_SHIFT                         6</span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6625e2c683e5f6d20e91d968dab61920"> 3933</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_MASK                         0x80u</span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c925604097c85b391b925d0d8ef6ae0"> 3934</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        7</span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8cd29e6014e34b164ffa8ebd3287291b"> 3935</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_MASK                          0x10000u</span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga652ead499d504b771d8c4d036ff020a8"> 3936</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_SHIFT                         16</span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ea20ed0397a7d48d51fd96b717534d1"> 3937</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_MASK                           0x20000u</span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga270e606ced175537eadb3762f1de1b9e"> 3938</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_SHIFT                          17</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="comment">/* ES Bit Fields */</span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f9f3b164205ff0e8837dac47f0d79c2"> 3940</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          0x1u</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9dcb905c2d9eb68285fe0fdebf7f64"> 3941</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_SHIFT                         0</span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73f04cd2c448f23f1157c7803d57973b"> 3942</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_MASK                          0x2u</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad47f4bb417685a2e098d2c1c6cf80c81"> 3943</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_SHIFT                         1</span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga715f52ab979f3de95d541dc3e58d08aa"> 3944</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_MASK                          0x4u</span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac41f0a3ee7fad8b4f88466de93947c98"> 3945</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_SHIFT                         2</span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae85bc044553b192e68c04bf81ef1e9d6"> 3946</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_MASK                          0x8u</span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca249adf3fbfdbb88d906e4b89bd79"> 3947</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_SHIFT                         3</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a38a57d5f7381fe6e65cad9564311a3"> 3948</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_MASK                          0x10u</span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa9853f8e3fc7f440fcfc0b1f098ffecc"> 3949</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_SHIFT                         4</span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62debcb73cec6b330300520172723ff6"> 3950</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_MASK                          0x20u</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga13c3980b6560b52840cd338f4970966f"> 3951</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_SHIFT                         5</span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2b80aca760f9cbb20c913eac38db2c7"> 3952</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_MASK                          0x40u</span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3298918e14680c42e624d78d13dac2ba"> 3953</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_SHIFT                         6</span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5a0c75aa964d00ff152c804b9100701"> 3954</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_MASK                          0x80u</span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8fcc55b025406188612ca7ea6fd4eb7"> 3955</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_SHIFT                         7</span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1706839a3ec91f2cd194526d1d5fc60e"> 3956</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       0xF00u</span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67f75f97e4bc971fa4044115d2831ede"> 3957</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      8</span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8110274a770ce169f7f5f3136b55431a"> 3958</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ERRCHN_SHIFT))&amp;DMA_ES_ERRCHN_MASK)</span></div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49f6b77458101e61786c204ff60998cb"> 3959</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_MASK                          0x4000u</span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58313d5021ff6e2f0c8a55652c10316b"> 3960</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_SHIFT                         14</span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0781c93c4ce1aa7e73719e9679b6de77"> 3961</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_MASK                          0x10000u</span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008fd21305ccc358efafd3c27e03c809"> 3962</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_SHIFT                         16</span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01506c3abe9cad680a827d4157d09c75"> 3963</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_MASK                          0x80000000u</span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1e0a184778d19c1c48cc52f941b0d2c"> 3964</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_SHIFT                         31</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment">/* ERQ Bit Fields */</span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0be17ff8fd5c65b049c533d5606d2231"> 3966</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        0x1u</span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2a8539f558af723e44dd20693d6f6df"> 3967</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       0</span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76c16a768a3f551712db28e2452be75d"> 3968</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        0x2u</span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8bb73e9ba811c7c597b7f407a0e964de"> 3969</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       1</span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa851ac71085a14b3d7db10f642f3254c"> 3970</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        0x4u</span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac02628eae8fb2e01bd5703bb1ae5f7d5"> 3971</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       2</span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661adec66eab3b8f80f58a698dd96d34"> 3972</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        0x8u</span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadccb4f8d8991e9749b00991df83efafd"> 3973</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       3</span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3549bcb3fe0b2c916b5ea6353b89b386"> 3974</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        0x10u</span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb5940584a239a8931e7b3ff4a2d0539"> 3975</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       4</span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008e7d23e4eb7d513ba3ca1ae8754a92"> 3976</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        0x20u</span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe66338dbf32060ec8560ea9af6e839d"> 3977</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       5</span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe13a7dbc660f535445894284b99f42a"> 3978</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        0x40u</span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f41562ffa72f603d756431ff0444108"> 3979</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       6</span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5adc1a56c44c04a035dd9fa4ef7cc1a"> 3980</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        0x80u</span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca0339284ef742ef7f52d04284c25d"> 3981</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       7</span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe80002471e36dbd6e1a27090d624f6b"> 3982</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        0x100u</span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48a71e6a1093b78a98f717f3276cf92c"> 3983</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       8</span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad0923ec11fdccd44e96f940f5c106ff7"> 3984</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        0x200u</span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3d34d5c9d689bbb439ddcf01938823d1"> 3985</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       9</span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf424f1dea25ca2ed40884f2b9db178de"> 3986</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       0x400u</span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga793d626130cfe448e0fcfa1379575bbc"> 3987</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      10</span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga436df8136dd63b3043e2835a3c5e476d"> 3988</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       0x800u</span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga549fd70b40eaeff781adf782edbb3cc5"> 3989</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      11</span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga136b8f9bbb77d594b4596419c575fc21"> 3990</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       0x1000u</span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f2f4d160beb5c60a36f548f395e7287"> 3991</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      12</span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a3eafb337e2bbf64f8982e40949e61f"> 3992</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       0x2000u</span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f9c1d06b1178678800d9a14df8b79ba"> 3993</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      13</span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41e772c4e32bb0c2546bd32b9207aece"> 3994</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       0x4000u</span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8b288df3c11c83516e460ec8f1c06b6"> 3995</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      14</span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6152f3575742083b05d6df10bd9d09e5"> 3996</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       0x8000u</span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49ce30d8d6925a45dfc85fdf08b71bfd"> 3997</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      15</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="comment">/* EEI Bit Fields */</span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacd526dbbb455151535c6e8d7e371477"> 3999</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        0x1u</span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4abb698bc75b24811557b2037d828c6"> 4000</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       0</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb59616391e640e07162d0d33c0382d9"> 4001</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_MASK                        0x2u</span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c162765569a8cc74e648841337f09e2"> 4002</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       1</span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24c1e04e6f4916148ed252a53df2055f"> 4003</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_MASK                        0x4u</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1455b4521842d7f51307bd79c2524b4e"> 4004</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       2</span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4a71957c4a8f61de07af20b2ec2026b"> 4005</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_MASK                        0x8u</span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf042de0f122739453b8685fd3ccdef61"> 4006</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       3</span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82cc585c2bd012b4339e34f3c5197b2d"> 4007</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_MASK                        0x10u</span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab5ae9bdb1a215ec5c884b880e746542"> 4008</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       4</span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4b78d7eb6113d5715dd1b005370254b"> 4009</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_MASK                        0x20u</span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga05224f0d80cf83809302d90b1c87bbeb"> 4010</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       5</span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44a7a6fb709ddfc16bc99a5c4d1d0a73"> 4011</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_MASK                        0x40u</span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09392a3357d8a1111d4dabc722615ab5"> 4012</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       6</span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1b6d952ae65d11c23013e1b94b69fa1"> 4013</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_MASK                        0x80u</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac6505aae9a5c2abefb03fbfca69cf68b"> 4014</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       7</span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d338f7e6761f1d0d3847dbc6e83ac0b"> 4015</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_MASK                        0x100u</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1611067f20ab64994e2373e0c7099ce"> 4016</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       8</span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3789c428724cae433322eb15fe30ffe0"> 4017</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_MASK                        0x200u</span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec3bcfcdfc500657a0d160409ec97c3b"> 4018</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       9</span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c481b0acfde2edc2b0b72b8e8639cfb"> 4019</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_MASK                       0x400u</span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63dc550e1314188b965fd93adea213b8"> 4020</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      10</span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9ab0a09ff735e2d48055b786b303603c"> 4021</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_MASK                       0x800u</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70a9244df3a4fa300ec572855a18e169"> 4022</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      11</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb0ae3eb5d1082c1558e872a8f5ab909"> 4023</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_MASK                       0x1000u</span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aa4edb749dea3add10f943d4988d175"> 4024</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      12</span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c028af693caa3462e0ddb0a39c878e1"> 4025</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_MASK                       0x2000u</span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga916879e99c79c962f3b7d63794b2da15"> 4026</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      13</span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17910b22c3157c4563e8542cb7b6474b"> 4027</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_MASK                       0x4000u</span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd0dee555d66de9f6d01b314dac35d36"> 4028</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      14</span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga20dcfe45845f35970fa27f06f10c52a3"> 4029</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_MASK                       0x8000u</span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga442bb0da667094767c2f8acc8fc5f4e7"> 4030</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      15</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="comment">/* CEEI Bit Fields */</span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac1e3fb6ff551f58fe6c43c5b10a6186"> 4032</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       0xFu</span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66ffe3efeb446f55654d3ac90abf1cb6"> 4033</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      0</span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1db6175a973e40e11a4ac87ee231096"> 4034</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CEEI_SHIFT))&amp;DMA_CEEI_CEEI_MASK)</span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga386c3018389f0adce8b163c90bc171b7"> 4035</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       0x40u</span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga389695175eaab975f78ed66669e467df"> 4036</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      6</span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b85e28933ce4120f8a8542972b92115"> 4037</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6681149d6d175500734c3ae71842eba"> 4038</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       7</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment">/* SEEI Bit Fields */</span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67059eac1eff574cd4934a35a0476015"> 4040</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       0xFu</span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d58d06faafb79d99b17b5694f3d18e5"> 4041</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      0</span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e1057a8a3c0471a410d748cd532cce3"> 4042</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SEEI_SHIFT))&amp;DMA_SEEI_SEEI_MASK)</span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d0a03f5b7e54876cc8a0af2251b1809"> 4043</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       0x40u</span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga313d9b0f41aebf4cc2f6a5f1f730665b"> 4044</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      6</span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4561a1738dbf8013bd619fad65b0e216"> 4045</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga190051f9e53699e081f1b6f96f6890c8"> 4046</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       7</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="comment">/* CERQ Bit Fields */</span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6c4e980f82778e0191670788d29dcb9e"> 4048</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       0xFu</span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca402b011bea1924acca0e1e708c6db6"> 4049</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      0</span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06bccf8bb52efa7918d7ba7648d30aa0"> 4050</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CERQ_SHIFT))&amp;DMA_CERQ_CERQ_MASK)</span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17f24999dd91f4ddc8f10ec2927da85b"> 4051</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_MASK                       0x40u</span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a6482d87d17b4fec19e2fd984323f54"> 4052</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      6</span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"> 4053</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68bc3b3f8e1fe22186c0e92e73a93c64"> 4054</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       7</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="comment">/* SERQ Bit Fields */</span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42b17276b88c86b34cabdbf64e4686c2"> 4056</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       0xFu</span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41f7ac5f6e15267810208ea0146bdcad"> 4057</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      0</span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5a7acb359bcc57dd725102edfd21f9"> 4058</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SERQ_SHIFT))&amp;DMA_SERQ_SERQ_MASK)</span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad102371be9a2c3a971988f98297f85eb"> 4059</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_MASK                       0x40u</span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47c6cd05ecac5d87cdd944a6a3630571"> 4060</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      6</span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga149895dd87ae0297478305fb26cc426e"> 4061</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aef1400cca514fe504a0f23b53bea33"> 4062</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       7</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="comment">/* CDNE Bit Fields */</span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42965bab0b0f5b27c28045c06f43d43d"> 4064</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       0xFu</span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4993325bdeae286074e4e8eace0e19ef"> 4065</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      0</span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad52359ad6d26f38404b2fffde7f9305"> 4066</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CDNE_SHIFT))&amp;DMA_CDNE_CDNE_MASK)</span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1c134ccb3874e42a53d9294e1b1366c"> 4067</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_MASK                       0x40u</span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45fa14dce342a18cb1ea15705a772671"> 4068</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      6</span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f22bcbf69b1598d53d60b7667079655"> 4069</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6e57536846087bab95bfb2f8895f626"> 4070</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       7</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="comment">/* SSRT Bit Fields */</span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad3b3959cb4d1e1db5bbb4cc6291a0390"> 4072</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       0xFu</span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacdadd55124a59d83a6b26976e85fb0ff"> 4073</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      0</span></div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga381ae16ec1d637479a855f345d3e160f"> 4074</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SSRT_SHIFT))&amp;DMA_SSRT_SSRT_MASK)</span></div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcecaad6474bd238180952527a63130b"> 4075</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_MASK                       0x40u</span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f4ffa288a04ba1361b240caf7188d7"> 4076</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      6</span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad515a6cb794fc947138fac918dedd068"> 4077</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c698d2dc363fc0487cccc5dfbd4fed5"> 4078</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       7</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="comment">/* CERR Bit Fields */</span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga291fce290f4fce77f31d4f210781a5cc"> 4080</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       0xFu</span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aed793831e2681ef8989bbe67ffaa17"> 4081</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      0</span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8b912d2bceaf84a23183c7e93a862b1f"> 4082</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CERR_SHIFT))&amp;DMA_CERR_CERR_MASK)</span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7998031f3e0e7906d352da54eb92a1a8"> 4083</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_MASK                       0x40u</span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04db9fa5c262642ad17f27d1cad24fba"> 4084</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      6</span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac284972d1fac094dd241e268d7a0ee17"> 4085</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06ff2ec2da47380a89fcd01777bbe400"> 4086</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       7</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="comment">/* CINT Bit Fields */</span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1edbbba2f0260e0467e0a43e04eaaa1d"> 4088</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       0xFu</span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fd76123ada3ca8b762c83b344994a78"> 4089</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      0</span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aba228e6eca0c2db8b375c15b38cdcb"> 4090</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CINT_SHIFT))&amp;DMA_CINT_CINT_MASK)</span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5b3c0206e0a7af209d0e9e5e68d2526"> 4091</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_MASK                       0x40u</span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf7dd4a94c052317c29e7bd1bcb82532d"> 4092</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      6</span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46266d0d4343c952af65db101c5c9a61"> 4093</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_MASK                        0x80u</span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga96d721360be562b2a0cf04acf72ebcf9"> 4094</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       7</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="comment">/* INT Bit Fields */</span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae312b72bdf9e9e1921e2ecca14baf3a3"> 4096</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        0x1u</span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a077d1184fbdd123ab2044dd012b179"> 4097</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_SHIFT                       0</span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f1f39a6b66719e6534899bff632438b"> 4098</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_MASK                        0x2u</span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ab9b94250b76e40285f610153c55b9"> 4099</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_SHIFT                       1</span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebc5eed7d9da43d58a7107731c4766dc"> 4100</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_MASK                        0x4u</span></div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad06728afa85b6e94aa8756fb96f40e11"> 4101</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_SHIFT                       2</span></div><div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe809f1f2975a4851af4c671e6f2a3a5"> 4102</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_MASK                        0x8u</span></div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba8676e549d454d85e9ea4ed84a7d143"> 4103</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_SHIFT                       3</span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaabae890b96a56c9aeae3cfc52370802e"> 4104</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_MASK                        0x10u</span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9a9fad542ba546abdd79542b30a5cb7"> 4105</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_SHIFT                       4</span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa64e6e390afc73afa32ca2326ecdd5a6"> 4106</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_MASK                        0x20u</span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf609a91cc07c3b09ed95cada69dbc6a6"> 4107</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_SHIFT                       5</span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c7aa72a4fdb36fb1cd021681fd614dc"> 4108</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_MASK                        0x40u</span></div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga36389bc0fbd8e2a1cd4f9d0206fb4864"> 4109</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_SHIFT                       6</span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab383fceb5ca03f3c063a4fad4d45f1bf"> 4110</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_MASK                        0x80u</span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1ddeb567f85007b787437b710a37037"> 4111</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_SHIFT                       7</span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a45f6f8e317c84b71b2b84e08e75590"> 4112</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_MASK                        0x100u</span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga86e6832eae10d9f3466e5ebeb58faaaa"> 4113</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_SHIFT                       8</span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04419b2d9cec9aa7487a9454d9fe828a"> 4114</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_MASK                        0x200u</span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa00bba5d7e4d97f01920216f87d2a788"> 4115</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_SHIFT                       9</span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabce1884c422b6ac489666e9cf6ae23ed"> 4116</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_MASK                       0x400u</span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga434a37191c71ceb216fb9a641dbbba15"> 4117</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_SHIFT                      10</span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0d89928d1b827242f4f2a5587a6c653"> 4118</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_MASK                       0x800u</span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ad7339d6934beb8036637a85f4729d0"> 4119</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_SHIFT                      11</span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4ab11b8910c789cfeac9b5cb668b73bf"> 4120</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_MASK                       0x1000u</span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8880dc5f0d90459e8b43868287dc583e"> 4121</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_SHIFT                      12</span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2ade2a922a785acd92913ff36744257e"> 4122</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_MASK                       0x2000u</span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34e5b0ba2f67c3276ac6292833292ebf"> 4123</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_SHIFT                      13</span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba1fe3369c67b0c78b3d367dec815c35"> 4124</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_MASK                       0x4000u</span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga248026e756c5719ee01b1c3e52728f07"> 4125</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_SHIFT                      14</span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga592c02e91817cad070da87935df7834d"> 4126</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_MASK                       0x8000u</span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed1bff29b12027726c7d736adda1ce88"> 4127</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_SHIFT                      15</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="comment">/* ERR Bit Fields */</span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9101f17d9361d3e54fd4efdc051f9ec7"> 4129</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        0x1u</span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b40ac186b1c6a1be5bf5497a901448a"> 4130</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       0</span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7499ec372d112f712c709c1a2e2abf86"> 4131</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_MASK                        0x2u</span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f34d449d0ef98d8e06bcc52d8aef151"> 4132</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       1</span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1951c1dbf65b90113283494a7f751606"> 4133</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_MASK                        0x4u</span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5f35f4d12bff35a729fae491b7c50e"> 4134</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       2</span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd75b06f746d41c3e5753356fe88c7d5"> 4135</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_MASK                        0x8u</span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ce969b44f6794b1514fca19857cefd2"> 4136</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       3</span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9d5b6f1d6608d9949c68a1eeea555d2"> 4137</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_MASK                        0x10u</span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac359bd7cc76f62c11333ff4c10de4a34"> 4138</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       4</span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d45ac13a2699e26fbe38ffab8cce416"> 4139</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_MASK                        0x20u</span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6438acccecf5224c424255a79d43ff3f"> 4140</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       5</span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga91c5a3a1f23688b499e815010332a8b6"> 4141</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_MASK                        0x40u</span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef44087bd9a7d5fa08f5143885f24426"> 4142</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       6</span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacf88c20213557f9b14d0461186c8ad9c"> 4143</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_MASK                        0x80u</span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba843bc164640b0bee694d06aec3ff5d"> 4144</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       7</span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga26b3300af4c6056fde15d7ee464fe27b"> 4145</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_MASK                        0x100u</span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b65d94f8709efa99e181d39498bf7f8"> 4146</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       8</span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbe1957b7eb3286c59843176e53f8db5"> 4147</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_MASK                        0x200u</span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23013d455c522ab79cea06ec7cb24f54"> 4148</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       9</span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf262602fbf5a06efce5d26c049d799e6"> 4149</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_MASK                       0x400u</span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga121c9024d0acc3936d38c00f707e94d9"> 4150</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      10</span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98e4393a5293b8777ae38028fee1ec5a"> 4151</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_MASK                       0x800u</span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65fb2e0a33965f35b7475dcaf2168242"> 4152</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      11</span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1a1d9073ce637ecb9af7ee182818a808"> 4153</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_MASK                       0x1000u</span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac964942fa1bfa36d4d85ceb8d7659091"> 4154</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      12</span></div><div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaea7b3a588a4980e7c46c95a4a3796d2b"> 4155</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_MASK                       0x2000u</span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace70e2ada6826e2ed8ac61868a3c9ace"> 4156</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      13</span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga75221d150ac8723e86b606a11d0afa4b"> 4157</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_MASK                       0x4000u</span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga007cfb975ad771415fc6ff30ec5e0ff8"> 4158</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      14</span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa3b260afe4db53c9e602f1f6a5201fff"> 4159</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_MASK                       0x8000u</span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2045ddbd1bc78466e6fa9b2ac4202ef1"> 4160</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      15</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="comment">/* HRS Bit Fields */</span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga39ace553ace4ea0f1da0f2e418ea1cc7"> 4162</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        0x1u</span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68978d004a9c81063869d7d59553f3e9"> 4163</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       0</span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga260c7de3089f87d08b58f8c2874dcb2a"> 4164</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_MASK                        0x2u</span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33181a585c24a5532e4756d6f7080a74"> 4165</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       1</span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab172f0aec10459f57a424abf8218201"> 4166</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_MASK                        0x4u</span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ce6312c610677e9fd618e58cf5db4be"> 4167</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       2</span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab38eb6178d982a70880d2540c8d21533"> 4168</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_MASK                        0x8u</span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga354d385e3e760a2808ba5320f58a17e9"> 4169</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       3</span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79a7d99729d1515c973892e2ba70e448"> 4170</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_MASK                        0x10u</span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4268fab708cc31dc6f6cd138785be5f3"> 4171</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       4</span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacfc3b3c3d28ca9bfefaa6709e9909508"> 4172</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_MASK                        0x20u</span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90ea769ef1cbc54afc275c1e991d1d78"> 4173</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       5</span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44d55de50c7c80d678981951826f0081"> 4174</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_MASK                        0x40u</span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae3682df9c3a8e95125a6b8c535354f30"> 4175</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       6</span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga18c91c3c8141da6f187a33b29a88e824"> 4176</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_MASK                        0x80u</span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga974308a1a9c35933b15c56569b09fff1"> 4177</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       7</span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ac1e668583047830217733a86cb5282"> 4178</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_MASK                        0x100u</span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2ad334ca6ffd1da266db7274904744b"> 4179</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       8</span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74fabb7978d0300a9a53ce9623cd4ec0"> 4180</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_MASK                        0x200u</span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0bf0fb7b7d09669eb6d9494cbd820283"> 4181</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       9</span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f6a957f6d04efec97e3b3a3e69cb393"> 4182</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_MASK                       0x400u</span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778c5e6d66d2e4f37e16b2ec8f27ec60"> 4183</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      10</span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9772ae843b9700e32fe8080273138259"> 4184</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_MASK                       0x800u</span></div><div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2ec495a4cf3b439ad0ff924cba41218"> 4185</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      11</span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1378581b5a4f4ea1dc0756d813cb5fd8"> 4186</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_MASK                       0x1000u</span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d9f2a43a4fe7a7ad7f1a74547ba895d"> 4187</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      12</span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga918fc7b0985cbe11be58212390f1c816"> 4188</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_MASK                       0x2000u</span></div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadffc24f95572e6aab3e33fefe1c1806c"> 4189</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      13</span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70ee6df2c5cce431c6b9d3e3f958bd69"> 4190</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_MASK                       0x4000u</span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga183e6503c7ed5e4b07f9df2bf47d46a9"> 4191</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      14</span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga95ddced80fcb33b665fa1b6aad38210b"> 4192</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_MASK                       0x8000u</span></div><div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac91c063a84c76a6cf385cd3bda8f244a"> 4193</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      15</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="comment">/* DCHPRI3 Bit Fields */</span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4d1165f5fe24dfa63c7496f07b15e5e2"> 4195</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacae7dcb7b9055f80ce91ce52e36d57b6"> 4196</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabac1032f1fad2a3a27d92490812c6eb3"> 4197</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI3_CHPRI_SHIFT))&amp;DMA_DCHPRI3_CHPRI_MASK)</span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef70570689d5f3d820526668a189e615"> 4198</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3efa0a806b45176edb7f736daf5ee774"> 4199</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_SHIFT                    6</span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb8c04abc8cce4060af92862f34ed168"> 4200</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35828808080f8f51927f8731cf8be7bd"> 4201</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_SHIFT                    7</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">/* DCHPRI2 Bit Fields */</span></div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa13f7f19a25ff7ec4c566803d9ab48b8"> 4203</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf8e134ae4fb5fe5af8e99f78b9e7d958"> 4204</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbc9d1829aeacdc6f53ebc706cbff015"> 4205</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI2_CHPRI_SHIFT))&amp;DMA_DCHPRI2_CHPRI_MASK)</span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb7c0ad697d56ee419d906f85515f222"> 4206</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1bb0bb4e70fc28664327a789d7b3f174"> 4207</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_SHIFT                    6</span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d73d5f6aae29465206f72cda9bccde6"> 4208</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga139a8b64a74b8009c858a68687a388aa"> 4209</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_SHIFT                    7</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="comment">/* DCHPRI1 Bit Fields */</span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a655b5899c5da64b36029329ff25fb8"> 4211</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3270315532805b61a878d4ab0e96045f"> 4212</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddf04b7fae51a71b6e019f4b9394d156"> 4213</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI1_CHPRI_SHIFT))&amp;DMA_DCHPRI1_CHPRI_MASK)</span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a463897cc661b31a11d35fa0f31671a"> 4214</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga88db9a46c344a07de9dc96e527e97e4f"> 4215</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_SHIFT                    6</span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga14d7f4364a392f0b23a4effdf3f04f4a"> 4216</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga404b79e3e633ecb770dbf283d8b5fccd"> 4217</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_SHIFT                    7</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="comment">/* DCHPRI0 Bit Fields */</span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d1b7f82e1bbdb7b8e2f15cb88712022"> 4219</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae28baaa3d91720906d6880186c20f7c0"> 4220</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga64abfb2d5a1388fd8e110117715685a6"> 4221</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI0_CHPRI_SHIFT))&amp;DMA_DCHPRI0_CHPRI_MASK)</span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad746dcaccbad5591a4c76f397bced727"> 4222</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58cc686267da58f32d00143ba6aa5044"> 4223</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_SHIFT                    6</span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga691357e0e7e7aea1147f26d3e7b39ad7"> 4224</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77a342f1130e8d8aaccfd88774100b38"> 4225</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_SHIFT                    7</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="comment">/* DCHPRI7 Bit Fields */</span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga105d024654066128f4e62f32f8ca830d"> 4227</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0ae4f29819a1dfb16bbffee2db4d558e"> 4228</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae06b4c8f0c37e7dc457e9a43673cbe4e"> 4229</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI7_CHPRI_SHIFT))&amp;DMA_DCHPRI7_CHPRI_MASK)</span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab10ff916f8dfc06df312689bd2dd36f5"> 4230</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga531216c2edb80108b8c4cd13883aef06"> 4231</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_DPA_SHIFT                    6</span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga544768122b9d6cea0945411c14c5f79f"> 4232</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2c636360eb68d654d17b99db5d849d6"> 4233</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_ECP_SHIFT                    7</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="comment">/* DCHPRI6 Bit Fields */</span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30dc9b09d09c54838004e9c23a16c6b7"> 4235</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac12a93574812e9019f2e7dc31e844205"> 4236</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabc1596123bcd7d1c8072729515b44d0f"> 4237</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI6_CHPRI_SHIFT))&amp;DMA_DCHPRI6_CHPRI_MASK)</span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf4b1d9494691bb0d118593c119789378"> 4238</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb900ebd7efd790f06ce39a68735defa"> 4239</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_DPA_SHIFT                    6</span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5c231f95cecf67801dc43ea987a5caf"> 4240</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga467da6c912746a19226a13ba1d2ff1c1"> 4241</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_ECP_SHIFT                    7</span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="comment">/* DCHPRI5 Bit Fields */</span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4f7ea16f3982b598833ea289b6af08e1"> 4243</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad92d72515f8f70aeaa7035139b95021e"> 4244</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66cfbbc9f5e4f86305937b1fffdc77df"> 4245</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI5_CHPRI_SHIFT))&amp;DMA_DCHPRI5_CHPRI_MASK)</span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b37f0484175d7e23fd9827d59487a9b"> 4246</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b735d044c9d0e93aeed7f848065dabd"> 4247</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_DPA_SHIFT                    6</span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d8a7a23ba67b0dd3830251a3ce561d3"> 4248</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3872194e99a98cdae0e7378a3570774c"> 4249</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_ECP_SHIFT                    7</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="comment">/* DCHPRI4 Bit Fields */</span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga87796e0046313ec4aaf1b839a5e60dcf"> 4251</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad164e5f8091a94ef38abd6570d97b761"> 4252</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd84d94a94b70b261a2a49660f0035e9"> 4253</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI4_CHPRI_SHIFT))&amp;DMA_DCHPRI4_CHPRI_MASK)</span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf4a7bab4a376e47cbcc44e02cff09748"> 4254</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62b07715af664512e04bc2b02ca12993"> 4255</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_DPA_SHIFT                    6</span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d848e32bb5131ea22811b9165d83d44"> 4256</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5f10de0dfe7e5561053741e9e38e371"> 4257</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_ECP_SHIFT                    7</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="comment">/* DCHPRI11 Bit Fields */</span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b7b6d2e60a016af53e079b20cad7b99"> 4259</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga832f65fc63433161ecd5d5ffdfbd125d"> 4260</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec1d6da6f74d6a49cc3499e451acb9d6"> 4261</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI11_CHPRI_SHIFT))&amp;DMA_DCHPRI11_CHPRI_MASK)</span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd5fcd0b0589ce541af05db3c94cf62e"> 4262</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_DPA_MASK                    0x40u</span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9d922595ae26b09e86e4c7a86a0a476f"> 4263</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_DPA_SHIFT                   6</span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0fa3fd877caf7576aa86d45cd74c2f14"> 4264</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_ECP_MASK                    0x80u</span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadd7793c7e5fb49aed57108e5fef14683"> 4265</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_ECP_SHIFT                   7</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="comment">/* DCHPRI10 Bit Fields */</span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b501306e4d14b013245e0cc3b4758dc"> 4267</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5932de8a8d3c8b2b657f415258c430d9"> 4268</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ee0614761b3613aab2fce3979145c3a"> 4269</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI10_CHPRI_SHIFT))&amp;DMA_DCHPRI10_CHPRI_MASK)</span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf20edd13f4d37134819d152681b34b4e"> 4270</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_DPA_MASK                    0x40u</span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga81809b2ae57f16cec20cb50f1a4a8b1e"> 4271</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_DPA_SHIFT                   6</span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9d675356e6d5951279c4781bb5a1c7"> 4272</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_ECP_MASK                    0x80u</span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9d6bb10c4809a0eb5120c5e7cdf6adfc"> 4273</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_ECP_SHIFT                   7</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="comment">/* DCHPRI9 Bit Fields */</span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac782f5e68a3eef4653396b11311fc41b"> 4275</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga673fcc8804637150719453e55168fc66"> 4276</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga891fccde7e5bc5c0708b5f06996a7814"> 4277</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI9_CHPRI_SHIFT))&amp;DMA_DCHPRI9_CHPRI_MASK)</span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf6b71f66ce2e3113012b094e339c2c97"> 4278</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga369577ef8e1c3d9eb3756e1a37abe070"> 4279</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_DPA_SHIFT                    6</span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc613e99a97309c8ca4526630226676a"> 4280</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafabc45696d405cdb5aa873607867d490"> 4281</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_ECP_SHIFT                    7</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="comment">/* DCHPRI8 Bit Fields */</span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44efc2d24b92142a4be64cae219e4313"> 4283</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae9ee24ab908f6a1a3551e5ae4bf0bcad"> 4284</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2368732a13adfa212beaf45f72e6ee0"> 4285</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI8_CHPRI_SHIFT))&amp;DMA_DCHPRI8_CHPRI_MASK)</span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65d73b58fdc371391eba07e59bec1292"> 4286</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_DPA_MASK                     0x40u</span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb506e73fabed6916d50868ca9189bf4"> 4287</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_DPA_SHIFT                    6</span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga853ddcde9ef1ca6dcdb2a5742bb4c081"> 4288</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_ECP_MASK                     0x80u</span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0717f20f481144abf2d14c7d9c67e289"> 4289</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_ECP_SHIFT                    7</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="comment">/* DCHPRI15 Bit Fields */</span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9dff6549497c3518454e82bb9f5c88a9"> 4291</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e81f55c9806dcfa91352c763197b4cd"> 4292</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6deef7b34df8edee0b7ad30775cefbbe"> 4293</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI15_CHPRI_SHIFT))&amp;DMA_DCHPRI15_CHPRI_MASK)</span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b39c6e0610362d59e6ff055e29f0192"> 4294</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_DPA_MASK                    0x40u</span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad352f5ccc0fe19ea638ea2430ccc3afb"> 4295</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_DPA_SHIFT                   6</span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga61fa9d2c60ec0993ecf63e1a3ed62e79"> 4296</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_ECP_MASK                    0x80u</span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga54aaf25e501504bf8a36a571670118c2"> 4297</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_ECP_SHIFT                   7</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="comment">/* DCHPRI14 Bit Fields */</span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga908ef8df8e7d76968f5aec7100551634"> 4299</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga160b69c2c8a275120fefd8970b4731f5"> 4300</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24845399db7f9ae5525e83c66afb7223"> 4301</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI14_CHPRI_SHIFT))&amp;DMA_DCHPRI14_CHPRI_MASK)</span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73cb4f5a8c28574c6d7b9548811bde25"> 4302</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_DPA_MASK                    0x40u</span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1dd167f78a3ed39d0858085f54286371"> 4303</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_DPA_SHIFT                   6</span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcb3065c2c242e3728282cb36d891952"> 4304</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_ECP_MASK                    0x80u</span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa7495718e9a8dc1cf79def8e6053472f"> 4305</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_ECP_SHIFT                   7</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="comment">/* DCHPRI13 Bit Fields */</span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9e91383771ebbcea15c43585eada037"> 4307</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga71e8be2fe53b3e57287a73d382467140"> 4308</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1db4316293e7eda20fa296e51681172"> 4309</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI13_CHPRI_SHIFT))&amp;DMA_DCHPRI13_CHPRI_MASK)</span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d0dba9a621669e28a8c6c557d962502"> 4310</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_DPA_MASK                    0x40u</span></div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94fae69ff7774aa7d1f24fd8b2387a40"> 4311</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_DPA_SHIFT                   6</span></div><div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ad97c0ca8dfdd5152b2db375389908"> 4312</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_ECP_MASK                    0x80u</span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga462e7c666fbe9d355893654f7fe52cd9"> 4313</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_ECP_SHIFT                   7</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="comment">/* DCHPRI12 Bit Fields */</span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae4a41c199e83720c8912622f921f3993"> 4315</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga463e67297f7a0d3b1c7c6799ac90fb15"> 4316</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ecccb191b6a4cd797b6353bba497f4e"> 4317</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI12_CHPRI_SHIFT))&amp;DMA_DCHPRI12_CHPRI_MASK)</span></div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73ff6289479b47b9e3fd209fb447ef3a"> 4318</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_DPA_MASK                    0x40u</span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2542343fffad88b0445eaa1d2db1e56f"> 4319</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_DPA_SHIFT                   6</span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6670cd9c6c3dba8c53f330f44c6ca328"> 4320</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_ECP_MASK                    0x80u</span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5331565714ddd597bad4518d1c5317e4"> 4321</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_ECP_SHIFT                   7</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="comment">/* SADDR Bit Fields */</span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3dbf7c2ee61861c859e0cb3a420a77f8"> 4323</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga02af13fd09f7b39e0fbbbb8e28ddcf4d"> 4324</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_SHIFT                    0</span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed2c0dfa4b40da7d754af68651980303"> 4325</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SADDR_SADDR_SHIFT))&amp;DMA_SADDR_SADDR_MASK)</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="comment">/* SOFF Bit Fields */</span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2bca88a49fda82f9a61bb3d832a9c156"> 4327</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_MASK                       0xFFFFu</span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79f435a1aaf18a307644638b20599a9e"> 4328</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_SHIFT                      0</span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17c965464f8707b527e21600d136c450"> 4329</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_SOFF_SOFF_SHIFT))&amp;DMA_SOFF_SOFF_MASK)</span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="comment">/* ATTR Bit Fields */</span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2093ce5434ffef34988c7e74999edbee"> 4331</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_MASK                      0x7u</span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24d7778d89bba4e048649cfa85bbc2d3"> 4332</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_SHIFT                     0</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f2bffdadee81034ea85759111dfc711"> 4333</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DSIZE_SHIFT))&amp;DMA_ATTR_DSIZE_MASK)</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaa09f9ea822cc0cfe20270611cf522cc"> 4334</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_MASK                       0xF8u</span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9f08d507f579493d605780d854404d6"> 4335</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_SHIFT                      3</span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga817a104659b44c38da980ccf0ca4f594"> 4336</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DMOD_SHIFT))&amp;DMA_ATTR_DMOD_MASK)</span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30f2f09fb581b8c9619414125cf3045b"> 4337</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_MASK                      0x700u</span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga815c285ac74667a99f2a7ce5e686641b"> 4338</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_SHIFT                     8</span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab86855f2aff624b11942ebf79dbcb1b6"> 4339</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SSIZE_SHIFT))&amp;DMA_ATTR_SSIZE_MASK)</span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga288d7e465abd4be34477ae308a9b0982"> 4340</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_MASK                       0xF800u</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebf723df7b7cad164714583c0876a378"> 4341</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_SHIFT                      11</span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga820fb5655da874e3672c8608b18ecfc9"> 4342</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SMOD_SHIFT))&amp;DMA_ATTR_SMOD_MASK)</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="comment">/* NBYTES_MLNO Bit Fields */</span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5898074fa37efdc15af6621cd8daa450"> 4344</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98cb66e15329c07a5b38d3d10c0d3dbe"> 4345</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_SHIFT             0</span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga955150e5aaff65cceeb0e2fb0f08d6c6"> 4346</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLNO_NBYTES_MASK)</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="comment">/* NBYTES_MLOFFNO Bit Fields */</span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c3faf561a42d91448404d94823535ff"> 4348</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_MASK           0x3FFFFFFFu</span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0ce6afd8f00fcbe8d7dee4fcefa8ffdf"> 4349</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT          0</span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ade3a2121a12d70dd34e978f92465e3"> 4350</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFNO_NBYTES_MASK)</span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3059dc9418c2806216aa96ef75adb3fe"> 4351</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_MASK            0x40000000u</span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga761f3f81137087b195be0750f33d7c5a"> 4352</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT           30</span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafda1d79fea3353361f7ae8b49c44e20f"> 4353</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_MASK            0x80000000u</span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7fe83f71aff1752703f2ec145d70571a"> 4354</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT           31</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment">/* NBYTES_MLOFFYES Bit Fields */</span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga83bbf68562a7ac3e45fb940a1a7f18f8"> 4356</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_MASK          0x3FFu</span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30c39f4b863f96ab4563e05480f0c63e"> 4357</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT         0</span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab46ecd8c1a7d2849248ee5ea3271873"> 4358</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFYES_NBYTES_MASK)</span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac07412f8b58bca6703cf427a9ce2bbcb"> 4359</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_MASK           0x3FFFFC00u</span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeebd8fdf6a54f6511b5bc65a6b139545"> 4360</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT          10</span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f73c3351f2fff2e2c04b2a03fabd506"> 4361</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_MLOFF_SHIFT))&amp;DMA_NBYTES_MLOFFYES_MLOFF_MASK)</span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76a7714303966593beffe85120eb3620"> 4362</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_MASK           0x40000000u</span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a2d840f400f7f2e0bff92c1696d933b"> 4363</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT          30</span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3fc0c1eff32a41d0111c33ae3ba4c130"> 4364</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_MASK           0x80000000u</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35f2f83a6af667046813440107156960"> 4365</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT          31</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="comment">/* SLAST Bit Fields */</span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5bf83d5a89fb81000526efccd2390490"> 4367</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3cfd6e1dd2ee3e538fe847f51c51e9e9"> 4368</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_SHIFT                    0</span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaf7074ad8d4f6d4e0787cdd621f34212"> 4369</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SLAST_SLAST_SHIFT))&amp;DMA_SLAST_SLAST_MASK)</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="comment">/* DADDR Bit Fields */</span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48e5c0ccc5f7c71ee28906182a7ff94c"> 4371</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga807c49b547c5b45c106ddc9f99a791c3"> 4372</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_SHIFT                    0</span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5ee85425c606207db16f18c9d16320d"> 4373</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DADDR_DADDR_SHIFT))&amp;DMA_DADDR_DADDR_MASK)</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="comment">/* DOFF Bit Fields */</span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1132370cf369d1591e78a45fca94abc"> 4375</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_MASK                       0xFFFFu</span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeef657c3fd58c5d70e0d4934da146eb2"> 4376</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_SHIFT                      0</span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7265c52e974590b80f54802562c12b40"> 4377</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_DOFF_DOFF_SHIFT))&amp;DMA_DOFF_DOFF_MASK)</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="comment">/* CITER_ELINKNO Bit Fields */</span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2e735a50b1a3e8dd35e863ccb9932dc2"> 4379</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_MASK             0x7FFFu</span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f8d80baa5e4e362665d8eb9781b09da"> 4380</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_SHIFT            0</span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7f14dceacc2f8924097e69b1770cbff3"> 4381</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKNO_CITER_SHIFT))&amp;DMA_CITER_ELINKNO_CITER_MASK)</span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97ca9c4d99839ee12bc10c712101038a"> 4382</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_MASK             0x8000u</span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70c898d132a15d1d18b5a2d5863188a3"> 4383</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_SHIFT            15</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="comment">/* CITER_ELINKYES Bit Fields */</span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d3dc490db41703ee3444ab83abd49fc"> 4385</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_MASK            0x1FFu</span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73c42915d2235324c9b45698eabb87b4"> 4386</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_SHIFT           0</span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1175f3bd26aae1cad208710bdef5c4d4"> 4387</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_CITER_SHIFT))&amp;DMA_CITER_ELINKYES_CITER_MASK)</span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2cd979a0efa9045304d49655f57747ef"> 4388</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_MASK           0x1E00u</span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2c85ee95c023b3a2705bc1b393d8261e"> 4389</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_SHIFT          9</span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33cdcc8c02ec5cf42a01b86c0c2c6b52"> 4390</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_CITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f0a2f5fd8eaf8a52fcea91e57e48c11"> 4391</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_MASK            0x8000u</span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8934a876cf4971db85286742f46b1ddb"> 4392</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_SHIFT           15</span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="comment">/* DLAST_SGA Bit Fields */</span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1fd5a37254e4699b6c8a52601ae30d9"> 4394</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f56cf638102a09cb466aaa5b477a3d"> 4395</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_SHIFT             0</span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga358ed52ff86816c240491d35576a8183"> 4396</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DLAST_SGA_DLASTSGA_SHIFT))&amp;DMA_DLAST_SGA_DLASTSGA_MASK)</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac9356cdce4f3a2f7986ce84cbb0cd31f"> 4398</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START_MASK                       0x1u</span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga195c81979f073c246c7cfd65eb5beeba"> 4399</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START_SHIFT                      0</span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d41b8ec510ae91e64c21d13721a272d"> 4400</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_MASK                    0x2u</span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e62ac93fd0c7b4f8a78612dc83d67a4"> 4401</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_SHIFT                   1</span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65d795eca7173289b56fc862abbf6703"> 4402</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_MASK                     0x4u</span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga72ab8889d41c8ab88cea74dcb81d0f00"> 4403</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_SHIFT                    2</span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c490f9434d06e1bf11f5d5701dd546e"> 4404</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_MASK                        0x8u</span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5932e5b14fcfbde57315d875dc3288fd"> 4405</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_SHIFT                       3</span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58c5b388126424c012533eec1020e15d"> 4406</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_MASK                         0x10u</span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac36360d5090fc436e557ad8859046c4"> 4407</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_SHIFT                        4</span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb6466fd98e1ae2a8f7a682124192b97"> 4408</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_MASK                  0x20u</span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661ffd80f2647e1b9494de637a8a89bf"> 4409</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_SHIFT                 5</span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1e57ad208a3340d3f00b4470e5d039ff"> 4410</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_MASK                      0x40u</span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74b734e2edf221545bb66ade093a8875"> 4411</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_SHIFT                     6</span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63a7af3b93217908bd0f7e6aa569b0b5"> 4412</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_MASK                        0x80u</span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb03d2516c82508167b19a28d81055a3"> 4413</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_SHIFT                       7</span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46d684508f50948c307efc8c3411345f"> 4414</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_MASK                 0xF00u</span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab34f787f2b2a3a927614699cfe50051d"> 4415</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_SHIFT                8</span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6215f32eef477970761eb917884b6fa7"> 4416</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_MAJORLINKCH_SHIFT))&amp;DMA_CSR_MAJORLINKCH_MASK)</span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ff3a4e1294d6ea9b00b675241d79a60"> 4417</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_MASK                         0xC000u</span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf5c958b45ed9544b9877d50b330f2115"> 4418</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_SHIFT                        14</span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabf096c1882a693d928756d1dbaba8ece"> 4419</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC(x)                           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_BWC_SHIFT))&amp;DMA_CSR_BWC_MASK)</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="comment">/* BITER_ELINKNO Bit Fields */</span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae018437bb5b22efe7ef42c909c0ddc3e"> 4421</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_MASK             0x7FFFu</span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac759c623fdfd96b0bb47471802d9dba8"> 4422</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_SHIFT            0</span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga380cdfa3ebd8d6413ebefa25de22b4de"> 4423</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKNO_BITER_SHIFT))&amp;DMA_BITER_ELINKNO_BITER_MASK)</span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ae8b9da1a0c899d39608bc0b92ddd43"> 4424</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_MASK             0x8000u</span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd481ef160447f9125c779d6483649f0"> 4425</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_SHIFT            15</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="comment">/* BITER_ELINKYES Bit Fields */</span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6e5cea6df954df3bc7501c0074e7c52b"> 4427</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_MASK            0x1FFu</span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6528aadc37f35d20d63354f8b755d11e"> 4428</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_SHIFT           0</span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03d7581566df49ec66bd0f49c364ef6c"> 4429</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_BITER_SHIFT))&amp;DMA_BITER_ELINKYES_BITER_MASK)</span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaae29d9573a40f548fb59ef26557d43df"> 4430</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_MASK           0x1E00u</span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac10d4afb5b6f8caa42e7ef897b700cd6"> 4431</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_SHIFT          9</span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90c0049ad1dc4dc1ea3f546e4cf6ccf8"> 4432</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_BITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778135a3df3e1f1696c74d53062dbe27"> 4433</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_MASK            0x8000u</span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga140716200d5f09b3f8819f8794444008"> 4434</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_SHIFT           15</span></div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;</div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563"> 4443</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;</div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb"> 4445</a></span>&#160;<span class="preprocessor">#define DMA0                                     ((DMA_Type *)DMA_BASE)</span></div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga6997fbc1b1973e9f27170217a3bd6f22"> 4446</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTR                             (DMA0)</span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;</div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"> 4448</a></span>&#160;<span class="preprocessor">#define DMA_BASE_ADDRS                           { DMA_BASE }</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;</div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gada914e90165e25ae4eeddf5175920e77"> 4450</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA0 }</span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;</div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga6defb6ef05bbbec3e07f8d2610756b7b"> 4452</a></span>&#160;<span class="preprocessor">#define DMA_CHN_IRQS                             { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn, DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, DMA12_IRQn, DMA13_IRQn, DMA14_IRQn, DMA15_IRQn }</span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga459be3deca4751dea08e9046cd437c53"> 4453</a></span>&#160;<span class="preprocessor">#define DMA_ERROR_IRQS                           { DMA_Error_IRQn }</span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;</div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="comment">/* DMA - Register instance definitions */</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="comment">/* DMA */</span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacfc38bcb982272f5eaf2b00932f9a68e"> 4467</a></span>&#160;<span class="preprocessor">#define DMA_CR                                   DMA_CR_REG(DMA0)</span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga20c45f5cf45e7046a88e8d2d8d495bd1"> 4468</a></span>&#160;<span class="preprocessor">#define DMA_ES                                   DMA_ES_REG(DMA0)</span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabcd6dd657e5b4c8454d1b5caa49a99d6"> 4469</a></span>&#160;<span class="preprocessor">#define DMA_ERQ                                  DMA_ERQ_REG(DMA0)</span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac3adc57a31ceb8782a86a5cc60176411"> 4470</a></span>&#160;<span class="preprocessor">#define DMA_EEI                                  DMA_EEI_REG(DMA0)</span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gadde1a16e8169bd2f794f09b35eda35ce"> 4471</a></span>&#160;<span class="preprocessor">#define DMA_CEEI                                 DMA_CEEI_REG(DMA0)</span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaee2f2f14616794b02c4790d48584ff8f"> 4472</a></span>&#160;<span class="preprocessor">#define DMA_SEEI                                 DMA_SEEI_REG(DMA0)</span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga607c90ad4fb4b0b66d1be715779cb203"> 4473</a></span>&#160;<span class="preprocessor">#define DMA_CERQ                                 DMA_CERQ_REG(DMA0)</span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1e7e6d6e1af2f8812b0dcea5515f17c2"> 4474</a></span>&#160;<span class="preprocessor">#define DMA_SERQ                                 DMA_SERQ_REG(DMA0)</span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga10cb3741abe78ef798505349e81506ae"> 4475</a></span>&#160;<span class="preprocessor">#define DMA_CDNE                                 DMA_CDNE_REG(DMA0)</span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga85bd6e16118c7da94ca9ef15ee4ab8a6"> 4476</a></span>&#160;<span class="preprocessor">#define DMA_SSRT                                 DMA_SSRT_REG(DMA0)</span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga36a112bffb4149f62fb89c8c347489eb"> 4477</a></span>&#160;<span class="preprocessor">#define DMA_CERR                                 DMA_CERR_REG(DMA0)</span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1a3f99f6321eb4a15d39f86d4b769f25"> 4478</a></span>&#160;<span class="preprocessor">#define DMA_CINT                                 DMA_CINT_REG(DMA0)</span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2b70381292eb5e6c81ed94f35740d50e"> 4479</a></span>&#160;<span class="preprocessor">#define DMA_INT                                  DMA_INT_REG(DMA0)</span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15f8a584f53a2dd1e20b96c901e3713c"> 4480</a></span>&#160;<span class="preprocessor">#define DMA_ERR                                  DMA_ERR_REG(DMA0)</span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9fa4785c7d286d1dd6323668a2ea0a71"> 4481</a></span>&#160;<span class="preprocessor">#define DMA_HRS                                  DMA_HRS_REG(DMA0)</span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaaaeec02168539d318e5fb4712c7e67ce"> 4482</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3                              DMA_DCHPRI3_REG(DMA0)</span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1df073f07070e567ee787d00c16301be"> 4483</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2                              DMA_DCHPRI2_REG(DMA0)</span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga76e7c295d5ca56bc399faf19a37ef42c"> 4484</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1                              DMA_DCHPRI1_REG(DMA0)</span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga67249d64c9ef3a81228f2ec44d7ca36d"> 4485</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0                              DMA_DCHPRI0_REG(DMA0)</span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5b5a895cad6d6fb6ca5c0a7206d4a5c0"> 4486</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7                              DMA_DCHPRI7_REG(DMA0)</span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf1f7ee25334f66d5cea20016aa7e0821"> 4487</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6                              DMA_DCHPRI6_REG(DMA0)</span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga885f69c4e9d8b54baf8f61ff7f23160c"> 4488</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5                              DMA_DCHPRI5_REG(DMA0)</span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae9fdd276e7c0e2b8443e4400285f5005"> 4489</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4                              DMA_DCHPRI4_REG(DMA0)</span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gace8f37ab777e5f4420b8b51d41ed3e7e"> 4490</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11                             DMA_DCHPRI11_REG(DMA0)</span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga92129b5f079accaa56edcb1d3c8a2e54"> 4491</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10                             DMA_DCHPRI10_REG(DMA0)</span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab1c067a6f739866ed74edc186a33bacd"> 4492</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9                              DMA_DCHPRI9_REG(DMA0)</span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9e838b2979d030aeeb199c6c7a524ef6"> 4493</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8                              DMA_DCHPRI8_REG(DMA0)</span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad2d303eee0513e2aad25dbc591e122aa"> 4494</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15                             DMA_DCHPRI15_REG(DMA0)</span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1faac5078cb919161bb17ef0c43fdf43"> 4495</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14                             DMA_DCHPRI14_REG(DMA0)</span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7e4d800d93634c0a81ab21774ee91c2c"> 4496</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13                             DMA_DCHPRI13_REG(DMA0)</span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga30a98fb6668d60e5876c27ed2073e114"> 4497</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12                             DMA_DCHPRI12_REG(DMA0)</span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga84c95bf7de504481d8a778c6210c2dff"> 4498</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_SADDR                           DMA_SADDR_REG(DMA0,0)</span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6cd045ae026df1eef839ebe090004da8"> 4499</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_SOFF                            DMA_SOFF_REG(DMA0,0)</span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacd0b2fdf139a36d75c53d4865c9110ab"> 4500</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_ATTR                            DMA_ATTR_REG(DMA0,0)</span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6df3a3da857eb88f77c73070f6724e5b"> 4501</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,0)</span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga442f8530b6e3de8a52be316ad67f398a"> 4502</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,0)</span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac8d4550b098b51609522217ce553a037"> 4503</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,0)</span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5e23f24daf65d1eb0e6839272544261a"> 4504</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_SLAST                           DMA_SLAST_REG(DMA0,0)</span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaaa3f8d47687e097095364c5ecccf58c9"> 4505</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_DADDR                           DMA_DADDR_REG(DMA0,0)</span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga660879131747c3bd7f21daa0a826b016"> 4506</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_DOFF                            DMA_DOFF_REG(DMA0,0)</span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf189723f0b4d98fffdf6860fcb74177d"> 4507</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,0)</span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9402d88f1a2681a38ed38bfdb2a94969"> 4508</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,0)</span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaca4ffe01080735f9e83554fde2f73148"> 4509</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,0)</span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac6c6031712fe92a2e0866b5cdaedbc09"> 4510</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_CSR                             DMA_CSR_REG(DMA0,0)</span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga96730875a7b5ef4cc612fca19996a011"> 4511</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,0)</span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2521a084ea42e98eeceb804e5f7ecb76"> 4512</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,0)</span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga94212bd95654bfd40e69abc92d60ba81"> 4513</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_SADDR                           DMA_SADDR_REG(DMA0,1)</span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2ef23070556cc663eb4b1189fb07e121"> 4514</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_SOFF                            DMA_SOFF_REG(DMA0,1)</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga39a0c29d2a82a8e6bd8f88bb52ab5210"> 4515</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_ATTR                            DMA_ATTR_REG(DMA0,1)</span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga815c5f40d67ad04ac54fdb097ba16f7f"> 4516</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,1)</span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad6f0e77e436a6181f1de8a5c76f852e4"> 4517</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,1)</span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabca874a7a0dda11149a7ffbc59fd4f67"> 4518</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,1)</span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac992fd61ac9973b0084946fe63e7ace5"> 4519</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_SLAST                           DMA_SLAST_REG(DMA0,1)</span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9de728ad39398928b18756cb20c98d18"> 4520</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_DADDR                           DMA_DADDR_REG(DMA0,1)</span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5357bc3c3f4f2ed192af2623a8599918"> 4521</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_DOFF                            DMA_DOFF_REG(DMA0,1)</span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9e0483f14cbe1f3dbacf9b8047cf810d"> 4522</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,1)</span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga93fe722e1649c6b4bc4c6bccecdda99f"> 4523</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,1)</span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8e7ae95d1847471177772eff5d38b78b"> 4524</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,1)</span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacad240efa4ab3711d61d1b82c5eedae2"> 4525</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_CSR                             DMA_CSR_REG(DMA0,1)</span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga898031f3c7ec06acd31e0daee2d983d3"> 4526</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,1)</span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0484b8606e5656a358ba3a3a1e7f7623"> 4527</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,1)</span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad1ffbc1cb0292663f36900d4e1c25580"> 4528</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_SADDR                           DMA_SADDR_REG(DMA0,2)</span></div><div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga778e50197a65e123a80815d1870b42b0"> 4529</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_SOFF                            DMA_SOFF_REG(DMA0,2)</span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga18a70afba86453e8b5e9c89f22a11412"> 4530</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_ATTR                            DMA_ATTR_REG(DMA0,2)</span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa7eefc1531e30e8f88f39e91f8468244"> 4531</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,2)</span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9a66b7923ef33c03d078edaf888dbe50"> 4532</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,2)</span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae2118daf31ada0b80777846e3a4392d4"> 4533</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,2)</span></div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa05cc6cdf9d615cc8fdcaae8878e71c2"> 4534</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_SLAST                           DMA_SLAST_REG(DMA0,2)</span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2c9b29c3d17e214a72000e9c5920978f"> 4535</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_DADDR                           DMA_DADDR_REG(DMA0,2)</span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga591bcfc8b6f9965d6ca5ff3ebcb1af5e"> 4536</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_DOFF                            DMA_DOFF_REG(DMA0,2)</span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa7002957f90bec11cfb5acbdafd3c3b2"> 4537</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,2)</span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga63cb3dda75d3169276a55872ec2ac0a3"> 4538</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,2)</span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga03556e18fbd384f9629fc80815c370ac"> 4539</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,2)</span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga868475048617575cf190c20189c586ee"> 4540</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_CSR                             DMA_CSR_REG(DMA0,2)</span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa27b02c8585b159ffc7b78f32c3d7b2d"> 4541</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,2)</span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7105375c432e810701dc580bbe2c97f7"> 4542</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,2)</span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae015b1c8ea3e04489c82a43512f27ab1"> 4543</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_SADDR                           DMA_SADDR_REG(DMA0,3)</span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15058eb1943489c3a2f36308d61fd628"> 4544</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_SOFF                            DMA_SOFF_REG(DMA0,3)</span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2782d5194fea9642ce17125a8c1b8e67"> 4545</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_ATTR                            DMA_ATTR_REG(DMA0,3)</span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga19846e750847e4f60b1e73fed4224075"> 4546</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,3)</span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15bc0c9aad4d4aad6febd15eb31cc834"> 4547</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,3)</span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab3dd0db34f893d8115cc7bf6f0bd5a07"> 4548</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,3)</span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae3a5b45233b7f24c770759413cbbb8bd"> 4549</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_SLAST                           DMA_SLAST_REG(DMA0,3)</span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga00d0aa21f0dc3f9be0643931ee4af148"> 4550</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_DADDR                           DMA_DADDR_REG(DMA0,3)</span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga20dd71cc6246dba8d54263a5244d8462"> 4551</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_DOFF                            DMA_DOFF_REG(DMA0,3)</span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac7f6258ced19b6d5b2589bb46ab8014d"> 4552</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,3)</span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4a8907e1cd9237bc52b3f58c16389781"> 4553</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,3)</span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5a4b16e69f639dffe7081c7e8b083cbe"> 4554</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,3)</span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4cd4b37d23c6c4cd59c8e75abc49a620"> 4555</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_CSR                             DMA_CSR_REG(DMA0,3)</span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3b8e5cd5463badcff9d9de63e01ba131"> 4556</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,3)</span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga78fb2452c2df35600818d0dc072bb308"> 4557</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,3)</span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6cc7248c1aac9b222666d2527404eb72"> 4558</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_SADDR                           DMA_SADDR_REG(DMA0,4)</span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac5daecfc1646478ddba0208c44bd95de"> 4559</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_SOFF                            DMA_SOFF_REG(DMA0,4)</span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafd8951a9fcbce81a5a61e455663f75b6"> 4560</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_ATTR                            DMA_ATTR_REG(DMA0,4)</span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15f1f1198c82e029336d290baffd758a"> 4561</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,4)</span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6366797b418a1074278f15243b4ef66c"> 4562</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,4)</span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf819508a4a70a0d564efc5f86e92ce3e"> 4563</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,4)</span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac9552b10b44987816c32f2122c2f6dc7"> 4564</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_SLAST                           DMA_SLAST_REG(DMA0,4)</span></div><div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad344471a51f038a6669dbb0d31f8406c"> 4565</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_DADDR                           DMA_DADDR_REG(DMA0,4)</span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gace552f45c71998efe2fe0ae26939f548"> 4566</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_DOFF                            DMA_DOFF_REG(DMA0,4)</span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga11418abcfba691b0c95b6996829e4398"> 4567</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,4)</span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5f9ae40aad0685169fe662966b2093e7"> 4568</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,4)</span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga087e361e7331f84abef82e41a3c6961f"> 4569</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,4)</span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2a4c75adfdd4fccd9a457a92aab5ebb3"> 4570</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_CSR                             DMA_CSR_REG(DMA0,4)</span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga026a693d34bf8ae3c371c5f4ce25e073"> 4571</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,4)</span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac0e84c3dc53946dfd4bcd461b1620963"> 4572</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,4)</span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga32c1585febc1f3f13c83d52b7a48d57e"> 4573</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_SADDR                           DMA_SADDR_REG(DMA0,5)</span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga299ca77e3ea01fa9a38285be053705e0"> 4574</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_SOFF                            DMA_SOFF_REG(DMA0,5)</span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga731feb22fa7733ad23173ed440d37836"> 4575</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_ATTR                            DMA_ATTR_REG(DMA0,5)</span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac5b5c66904988988e6cadca4fb8428f2"> 4576</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,5)</span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8751f24b9f2e3d213a219e5b42f9e642"> 4577</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,5)</span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2c2dc1bbc567fb9b81593ca3e926089b"> 4578</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,5)</span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6300280a7a20a56a96584820c6942421"> 4579</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_SLAST                           DMA_SLAST_REG(DMA0,5)</span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf9396476f6de4566cf2caef66b2e6b56"> 4580</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_DADDR                           DMA_DADDR_REG(DMA0,5)</span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaed65b973d5ac8e9dbb0bf825058f6b80"> 4581</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_DOFF                            DMA_DOFF_REG(DMA0,5)</span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5ba7709b2c12b5d611c4bd4fe9b6a7f9"> 4582</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,5)</span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga893ee9571766a4deef0040cc52f0f353"> 4583</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,5)</span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga48b181f26b13735d9b3d366f746b0995"> 4584</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,5)</span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga21f0f7acf8241ec5707391950832b8bf"> 4585</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_CSR                             DMA_CSR_REG(DMA0,5)</span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga16a45975974259d9c0822a80fc4235b5"> 4586</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,5)</span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga07c9d47975d63acab5c79b21b8fa0631"> 4587</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,5)</span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0f41c78fcfe67fb12a25ecf7df8f9127"> 4588</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_SADDR                           DMA_SADDR_REG(DMA0,6)</span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac85de51a9a8986d8268f7f1f27bfb00f"> 4589</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_SOFF                            DMA_SOFF_REG(DMA0,6)</span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0bce2367a1fe49658e389384bede7937"> 4590</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_ATTR                            DMA_ATTR_REG(DMA0,6)</span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5df3e27b1d307f3799a0518af5e77b5d"> 4591</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,6)</span></div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga665fe503506ca6d695a7b3520579678f"> 4592</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,6)</span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga18f055c822e10a2c8cfdcddd8bdc61bc"> 4593</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,6)</span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga672ec28af0a73ea4d68fd67e1c00c2cf"> 4594</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_SLAST                           DMA_SLAST_REG(DMA0,6)</span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga48867e3ab689be488624b105f0096275"> 4595</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_DADDR                           DMA_DADDR_REG(DMA0,6)</span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4e5f76022fb322b6ad46f22afc87d44c"> 4596</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_DOFF                            DMA_DOFF_REG(DMA0,6)</span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae0ec616b075a507b1d33d7783bd9e5a1"> 4597</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,6)</span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3e433ef28a7aafd62a976c1537b586a1"> 4598</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,6)</span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga462831fecef10ad2b3be07101cc4a0cb"> 4599</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,6)</span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaafd4e9ae86d78c4a625a97dbf5871935"> 4600</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_CSR                             DMA_CSR_REG(DMA0,6)</span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga48649fc22420475f667d80c10c46ed68"> 4601</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,6)</span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6fb4f9b6a33d34236f2d0dbaabbe44b1"> 4602</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,6)</span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2c17a6742312a4098c6492219ff8807e"> 4603</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_SADDR                           DMA_SADDR_REG(DMA0,7)</span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae369bbdf8d7426f5285a701adc541862"> 4604</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_SOFF                            DMA_SOFF_REG(DMA0,7)</span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga948cb5ad1adb59b3c6b0560f2529efbe"> 4605</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_ATTR                            DMA_ATTR_REG(DMA0,7)</span></div><div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga110b7288144f75de7dc00a04c099653f"> 4606</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,7)</span></div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6dea6a9aae6fc4c980f6f7a3809c93db"> 4607</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,7)</span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga081d406e1d570ce8c4a6c977e00d0201"> 4608</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,7)</span></div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5c071968c6d2421889098ea4f55c68e0"> 4609</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_SLAST                           DMA_SLAST_REG(DMA0,7)</span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1a521a7dfdbf6626ffcaaccaca1eed27"> 4610</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_DADDR                           DMA_DADDR_REG(DMA0,7)</span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga51be79805d416f10b5705f324a660b5c"> 4611</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_DOFF                            DMA_DOFF_REG(DMA0,7)</span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga031018c1c2650eee7cf7606861bf9fba"> 4612</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,7)</span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7595d3fc88edbc275e9f21568d55e382"> 4613</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,7)</span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga23e818dc306809fc9a3a2b7e46a69ef0"> 4614</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,7)</span></div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3e5e4f7009e022d05759c2c0fe27f647"> 4615</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_CSR                             DMA_CSR_REG(DMA0,7)</span></div><div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga52ee5bb622bffc9bb99342293afbd4ba"> 4616</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,7)</span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga93ea45ae3f261c96d302fc05caf8c74f"> 4617</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,7)</span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga20929e81a1414d68284332fe54c3394e"> 4618</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_SADDR                           DMA_SADDR_REG(DMA0,8)</span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab1105a5f653de713708697e108fa31fd"> 4619</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_SOFF                            DMA_SOFF_REG(DMA0,8)</span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga13699886fa956fad85a58d6e9caa8692"> 4620</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_ATTR                            DMA_ATTR_REG(DMA0,8)</span></div><div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf790a6c71e0fbfc98f7c7edea11862e7"> 4621</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,8)</span></div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae2ff09bfa732b7e37ba88433b2a69e39"> 4622</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,8)</span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga16dfd53221d052e7931b716d37783ecc"> 4623</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,8)</span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3c48604678432613c2255a9ccf1ee23c"> 4624</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_SLAST                           DMA_SLAST_REG(DMA0,8)</span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6585193ba70d793fa96c368446847218"> 4625</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_DADDR                           DMA_DADDR_REG(DMA0,8)</span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga87de01c15f745a0d3fb02b2b0b13764c"> 4626</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_DOFF                            DMA_DOFF_REG(DMA0,8)</span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6da76173da694902dd5e5974ed7f9efd"> 4627</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,8)</span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae6a4aaa8869815edf82c900a92bdfe92"> 4628</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,8)</span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1337c2ad5e7240758afd7abec5e06af4"> 4629</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,8)</span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga803ebab170f7e3a1979cb7e9a58d3f1c"> 4630</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_CSR                             DMA_CSR_REG(DMA0,8)</span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4d20f91416d78e491c9f030b53cc7bcf"> 4631</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,8)</span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad040442b5582baa8e415dd881c0ad939"> 4632</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,8)</span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabfaa87b6ce7fcca896ef0bea621484b0"> 4633</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_SADDR                           DMA_SADDR_REG(DMA0,9)</span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9fa3ee648910ce0b3f958f9fba8109bd"> 4634</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_SOFF                            DMA_SOFF_REG(DMA0,9)</span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab5bfe174e41a010fa81140945c342ef9"> 4635</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_ATTR                            DMA_ATTR_REG(DMA0,9)</span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2e2580532266e2bfb8626521ed50bf5d"> 4636</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA0,9)</span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab692893ea10469e543391d042aad45e1"> 4637</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA0,9)</span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1a9eab72523f41a399f2f7201429d28d"> 4638</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA0,9)</span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabce4d11e5b7029e3466399882977542f"> 4639</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_SLAST                           DMA_SLAST_REG(DMA0,9)</span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9acd2cbb405259e09039ecddb5a0b278"> 4640</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_DADDR                           DMA_DADDR_REG(DMA0,9)</span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1a52f2942d7c84c64a15aaa7d8d989ec"> 4641</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_DOFF                            DMA_DOFF_REG(DMA0,9)</span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga058c1b0e7625a041c6fff963a6de5af9"> 4642</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA0,9)</span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0d2e7773109a62951a808fab4a29515f"> 4643</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA0,9)</span></div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0ec6976994ee346eac1875e848eb5468"> 4644</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_DLASTSGA                        DMA_DLAST_SGA_REG(DMA0,9)</span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga749263dc7d3a0d1a02d6446098555380"> 4645</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_CSR                             DMA_CSR_REG(DMA0,9)</span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad23dc537bb2e195e067b8e949e20f7ed"> 4646</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA0,9)</span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga256aa9d7f919cfb32f87d4e828ed7771"> 4647</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA0,9)</span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga43def64208954cf8918f00a5c2e8a5c3"> 4648</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_SADDR                          DMA_SADDR_REG(DMA0,10)</span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1785c39374b58b8f0fb1fee6557b8c9e"> 4649</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_SOFF                           DMA_SOFF_REG(DMA0,10)</span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4ce82c87fd6f3680ce6c8deceb6653e7"> 4650</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_ATTR                           DMA_ATTR_REG(DMA0,10)</span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4485cacfcff76d14742c66de54736970"> 4651</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,10)</span></div><div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4d9e594844e687369d3029dc568e2892"> 4652</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,10)</span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga90f9361236c52b090f87c26ef140b940"> 4653</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,10)</span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8cb4717fe169f84271e8975cc5903950"> 4654</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_SLAST                          DMA_SLAST_REG(DMA0,10)</span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga659dd82f494760eb11d0dcb7abe58624"> 4655</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_DADDR                          DMA_DADDR_REG(DMA0,10)</span></div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad4889efa76dd652b839b05370678f1c9"> 4656</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_DOFF                           DMA_DOFF_REG(DMA0,10)</span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacb96c7d83ed3e4a7d09e164668dbfb40"> 4657</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,10)</span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4a9afa879af2aa3200e1f24dd95c92de"> 4658</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,10)</span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf1953e0548e3e985d1132f7c5751734b"> 4659</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,10)</span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga105f12de22dcf7bd42da746bf250ed09"> 4660</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_CSR                            DMA_CSR_REG(DMA0,10)</span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga72c8aa9c1103e0a6d92468dcb8cd26f7"> 4661</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,10)</span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga79afca17304b865c762c118811ecf7be"> 4662</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,10)</span></div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafdcf60dc4fafbaba4ef0aa8078c16b83"> 4663</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_SADDR                          DMA_SADDR_REG(DMA0,11)</span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga75ede423859738cb80ae588f482043bb"> 4664</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_SOFF                           DMA_SOFF_REG(DMA0,11)</span></div><div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4350d724768dbdc84d993c564d3e0c4d"> 4665</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_ATTR                           DMA_ATTR_REG(DMA0,11)</span></div><div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga31e90b84c561b0753b53a9c503e41757"> 4666</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,11)</span></div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1e7eeff6c1ac1ce7329ce41ed9094618"> 4667</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,11)</span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5eb040bb89b2c7e0e133670971a228ef"> 4668</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,11)</span></div><div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabcae252b374277bc2405a856023d0393"> 4669</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_SLAST                          DMA_SLAST_REG(DMA0,11)</span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga85eb84f9db603a9914f8083f55c8091c"> 4670</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_DADDR                          DMA_DADDR_REG(DMA0,11)</span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac5dd3f7a538782a6fd6c61bd364a60b6"> 4671</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_DOFF                           DMA_DOFF_REG(DMA0,11)</span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8f6d29f6217fa5d8123a5ee867cd228f"> 4672</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,11)</span></div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7a1d5152d02587612df16a045070a150"> 4673</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,11)</span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0232d39a5ab4dc292b79d1980ebdce51"> 4674</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,11)</span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2d9870d440cbc2d16186f84221454768"> 4675</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_CSR                            DMA_CSR_REG(DMA0,11)</span></div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3663df77de1b0291986ce936d00049e4"> 4676</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,11)</span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga42aed10d8bc9213b5bc04050566cb6dc"> 4677</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,11)</span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4dd8efb3586fceb233373ef3d8ed7eed"> 4678</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_SADDR                          DMA_SADDR_REG(DMA0,12)</span></div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga011e8c68fffc17fe021a2642a0576241"> 4679</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_SOFF                           DMA_SOFF_REG(DMA0,12)</span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2a74898e8e99ad24eb0d62aa541d809b"> 4680</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_ATTR                           DMA_ATTR_REG(DMA0,12)</span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga693b26ec7160da096f6632d935bbeb63"> 4681</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,12)</span></div><div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab1a3b0c41ce17352024cb6352bbca988"> 4682</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,12)</span></div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae26b659783dba451d178c3834746ebab"> 4683</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,12)</span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga37b08111761d48e8fcbd24b77c8bbec9"> 4684</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_SLAST                          DMA_SLAST_REG(DMA0,12)</span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga90f1085c61194e55a2a6367d7d03ff29"> 4685</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_DADDR                          DMA_DADDR_REG(DMA0,12)</span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad80b977b0e363070cc25f99053dd7a77"> 4686</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_DOFF                           DMA_DOFF_REG(DMA0,12)</span></div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4fbff5cf590769e3d1046d61c9374be2"> 4687</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,12)</span></div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga290c8f3a36c751db0532836878131db6"> 4688</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,12)</span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1c61d3ecf389551728ac8271b2e53486"> 4689</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,12)</span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga20541e42162680378136b1da043ba15b"> 4690</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_CSR                            DMA_CSR_REG(DMA0,12)</span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafbb305fbbbe14b18f2425921555a875b"> 4691</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,12)</span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2b17649d2bc48a65938316a07ce7424f"> 4692</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,12)</span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5daa84539093d0893fdc44fe66a428b6"> 4693</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_SADDR                          DMA_SADDR_REG(DMA0,13)</span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga16316fcc7464927e4acc256cc841b340"> 4694</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_SOFF                           DMA_SOFF_REG(DMA0,13)</span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga28f938b232c24344f2cc299689aeb089"> 4695</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_ATTR                           DMA_ATTR_REG(DMA0,13)</span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaab87071d26a96462642ee41f335a33b6"> 4696</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,13)</span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga993e012974c139fa90448d13ffab5eb7"> 4697</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,13)</span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1389c6de1ab258aa1fde43bc72b591f0"> 4698</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,13)</span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga441804340780ca409f6bfe9fbf95d79f"> 4699</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_SLAST                          DMA_SLAST_REG(DMA0,13)</span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1245031f8c78e442dc8fc199e90fd4ef"> 4700</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_DADDR                          DMA_DADDR_REG(DMA0,13)</span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga08cd40b8ffba8b31eed59271d92c8411"> 4701</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_DOFF                           DMA_DOFF_REG(DMA0,13)</span></div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf9ec26f9d5fe7cd9d8e82e00cc1e753c"> 4702</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,13)</span></div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6749c180a5157609bfdb279a46ca1a53"> 4703</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,13)</span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga53a2172bba17c20b89978635f9cad33c"> 4704</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,13)</span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga57278ea64ab9f974531a4ee3c57797c6"> 4705</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_CSR                            DMA_CSR_REG(DMA0,13)</span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf8d3d5de90640cb72376b1a659fa622b"> 4706</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,13)</span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac91e49de86dc4e5b073510648adce3b3"> 4707</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,13)</span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3ef5e2430d4e4dab34edc5e8767d0e46"> 4708</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_SADDR                          DMA_SADDR_REG(DMA0,14)</span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaddb2f2f5de001a3b004aa70b37435628"> 4709</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_SOFF                           DMA_SOFF_REG(DMA0,14)</span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga28f6a5c3e58f81c56650128d0d384d17"> 4710</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_ATTR                           DMA_ATTR_REG(DMA0,14)</span></div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad159ef0686c8df4b74a7ec03a33daa2f"> 4711</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,14)</span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6fc9c29bae31d5e07932ea7271bd3d02"> 4712</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,14)</span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga47cbe5e87621d4d2b323561413ac05b5"> 4713</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,14)</span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacf0b581267dc9a83559b9f89655b6919"> 4714</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_SLAST                          DMA_SLAST_REG(DMA0,14)</span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad1b405904b78f29167e9ca3ec3f67c05"> 4715</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_DADDR                          DMA_DADDR_REG(DMA0,14)</span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga65c1a27d4fcad9497503d722426ea346"> 4716</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_DOFF                           DMA_DOFF_REG(DMA0,14)</span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15a7687794a55a2cdfbbf2601b9775a5"> 4717</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,14)</span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabb6dadb79352c6af3a1e860d6a010a15"> 4718</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,14)</span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7a9291c9148fe72fcaa6daf2a8fdd83e"> 4719</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,14)</span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac1607d5f48957b2d42b1c77f4ffe1ed9"> 4720</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_CSR                            DMA_CSR_REG(DMA0,14)</span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9798a8bd49bf56c6247968ec1847ba56"> 4721</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,14)</span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga37d94f14acca967633fbc56dac680274"> 4722</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,14)</span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6eb79f13370be67b54b5ed1fe461adc6"> 4723</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_SADDR                          DMA_SADDR_REG(DMA0,15)</span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa9109e0dee0d1aa8b467ef00c70f2971"> 4724</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_SOFF                           DMA_SOFF_REG(DMA0,15)</span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga51d5b5ee407c0a940461edc68f69bea3"> 4725</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_ATTR                           DMA_ATTR_REG(DMA0,15)</span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga88b7235ecd3b35d9a897ff174187fc8a"> 4726</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA0,15)</span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga60e6538f7c7033e20c33a8a09b5748fe"> 4727</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA0,15)</span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga95fb2cb3eb8f170bf832c7b018a96ec5"> 4728</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA0,15)</span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab67f5b3eb4380c25b5017ac231f273b8"> 4729</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_SLAST                          DMA_SLAST_REG(DMA0,15)</span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga96883b08084e57c2324a7a945fcc7107"> 4730</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_DADDR                          DMA_DADDR_REG(DMA0,15)</span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab3f5f71e56f4d63ef32d03ec031b3b45"> 4731</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_DOFF                           DMA_DOFF_REG(DMA0,15)</span></div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa8ed6e0682627b986b2ed3b7a7ccd157"> 4732</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA0,15)</span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9b6c6be7d544c5d50b83c331307017f4"> 4733</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA0,15)</span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga490c3331e921f78f70ba0faba15987f1"> 4734</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_DLASTSGA                       DMA_DLAST_SGA_REG(DMA0,15)</span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab094c103d137f49a7195ff869b5cade1"> 4735</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_CSR                            DMA_CSR_REG(DMA0,15)</span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf8dff77e7ddaad31d2a84ccd50a0714b"> 4736</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA0,15)</span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac55c6f49386c76dc2d5705da3b7efb7e"> 4737</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA0,15)</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;</div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="comment">/* DMA - Register array accessors */</span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac79de6ef4790e670b262d808b0851c33"> 4740</a></span>&#160;<span class="preprocessor">#define DMA_SADDR(index)                         DMA_SADDR_REG(DMA0,index)</span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf550e7107851b8d89ba562c92147a7d8"> 4741</a></span>&#160;<span class="preprocessor">#define DMA_SOFF(index)                          DMA_SOFF_REG(DMA0,index)</span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9f4a8700fcf390a0c91df4a5698550ba"> 4742</a></span>&#160;<span class="preprocessor">#define DMA_ATTR(index)                          DMA_ATTR_REG(DMA0,index)</span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad7691b3856b237a914bf0f8c7cd28804"> 4743</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO(index)                   DMA_NBYTES_MLNO_REG(DMA0,index)</span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga47a6deae65a6ba78099a77b1d700b0a4"> 4744</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO(index)                DMA_NBYTES_MLOFFNO_REG(DMA0,index)</span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2b5c965156acab64292450aab3e4e813"> 4745</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES(index)               DMA_NBYTES_MLOFFYES_REG(DMA0,index)</span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafe14777337c386e625ae3a66162832c9"> 4746</a></span>&#160;<span class="preprocessor">#define DMA_SLAST(index)                         DMA_SLAST_REG(DMA0,index)</span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac891509293585f659dec043eb18e381f"> 4747</a></span>&#160;<span class="preprocessor">#define DMA_DADDR(index)                         DMA_DADDR_REG(DMA0,index)</span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab285e557469e7f2e4501337a5817fe19"> 4748</a></span>&#160;<span class="preprocessor">#define DMA_DOFF(index)                          DMA_DOFF_REG(DMA0,index)</span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa43fe51df00c21f4267edeedbbb6e68e"> 4749</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO(index)                 DMA_CITER_ELINKNO_REG(DMA0,index)</span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga554e01071bdc2ac1279190af717f19d6"> 4750</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES(index)                DMA_CITER_ELINKYES_REG(DMA0,index)</span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gace4dc3fb97989651bf0f8f4bd9ff4df9"> 4751</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA(index)                     DMA_DLAST_SGA_REG(DMA0,index)</span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafb40df597acc18705ae2b222e2dcfb6b"> 4752</a></span>&#160;<span class="preprocessor">#define DMA_CSR(index)                           DMA_CSR_REG(DMA0,index)</span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaecaa21525c6216080d34aee5345f6a79"> 4753</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO(index)                 DMA_BITER_ELINKNO_REG(DMA0,index)</span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaaff1ce654846e1e435a07ad784055a98"> 4754</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES(index)                DMA_BITER_ELINKYES_REG(DMA0,index)</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;</div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;</div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;</div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;</div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[16];                          </div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;} <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>, *<a class="code" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055">DMAMUX_MemMapPtr</a>;</div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;</div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="comment">/* DMAMUX - Register accessors */</span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga246b1b8df42388bb02a10a8c043f3f4b"> 4791</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_REG(base,index)             ((base)-&gt;CHCFG[index])</span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;</div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;</div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;</div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga35b279ba0b1c9e817901494cdac305c5"> 4808</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gac2b7553c4599d8e919750598dd03f8a3"> 4809</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0</span></div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga26ed125b670223f11ea326335729bb9b"> 4810</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gafd2b6158f86bedffb640e73c40cdd0f5"> 4811</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga714a6b142fde49d701e3f624bb2417e1"> 4812</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6</span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga311ccb0a9a00f29da44f8c41b33ba79f"> 4813</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga23d6f41370761b5c68e4d49f419aaee9"> 4814</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7</span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;</div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gab59b16200deae0e15cd58d322b7cc75b"> 4823</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE                              (0x40021000u)</span></div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;</div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga0b7b7bd666a76aa791434bb59ea03693"> 4825</a></span>&#160;<span class="preprocessor">#define DMAMUX                                   ((DMAMUX_Type *)DMAMUX_BASE)</span></div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gad38c261e5de04658dbad762d40e8904e"> 4826</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTR                          (DMAMUX)</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;</div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga829aeb2ec17eff9c9fa684315a70bc2a"> 4828</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_ADDRS                        { DMAMUX_BASE }</span></div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;</div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gaad218c12978071501dc2899f0624de4b"> 4830</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX }</span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;</div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;</div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="comment">/* DMAMUX - Register instance definitions */</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="comment">/* DMAMUX */</span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaf1b9c5ddea4b98f2bbe2679878579c15"> 4844</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG0                            DMAMUX_CHCFG_REG(DMAMUX,0)</span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gade1efccfbb28dfd338600665129d4b99"> 4845</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG1                            DMAMUX_CHCFG_REG(DMAMUX,1)</span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga1998089c67f104540eb435c07aced432"> 4846</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG2                            DMAMUX_CHCFG_REG(DMAMUX,2)</span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaf6786fc146f407e226ca14ccd1574be6"> 4847</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG3                            DMAMUX_CHCFG_REG(DMAMUX,3)</span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga53ff670480726d3532078167c90eacb9"> 4848</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG4                            DMAMUX_CHCFG_REG(DMAMUX,4)</span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga22d9e009fc1f5358e9c705e3a645c5fb"> 4849</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG5                            DMAMUX_CHCFG_REG(DMAMUX,5)</span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gad0e1b84f409957938aa005484ec9f454"> 4850</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG6                            DMAMUX_CHCFG_REG(DMAMUX,6)</span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaca9b7f4e8c1eff908f602d0f03dbdced"> 4851</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG7                            DMAMUX_CHCFG_REG(DMAMUX,7)</span></div><div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga6175e989543915c1f2fe0d3e1b03b7d7"> 4852</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG8                            DMAMUX_CHCFG_REG(DMAMUX,8)</span></div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga9f40b539d1a70d5c0608bf8032032ba9"> 4853</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG9                            DMAMUX_CHCFG_REG(DMAMUX,9)</span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga8cd0b61f68d8a523c35ebf55cdf1450c"> 4854</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG10                           DMAMUX_CHCFG_REG(DMAMUX,10)</span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaa486d430500d0203481685f0485228ca"> 4855</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG11                           DMAMUX_CHCFG_REG(DMAMUX,11)</span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gad85d6c943c6d1ed2d7f39925fed5b550"> 4856</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG12                           DMAMUX_CHCFG_REG(DMAMUX,12)</span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaf5faf449e854cb5b9a64613f784ff082"> 4857</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG13                           DMAMUX_CHCFG_REG(DMAMUX,13)</span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga1e88648507c6b0683b2a904f3dc274e1"> 4858</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG14                           DMAMUX_CHCFG_REG(DMAMUX,14)</span></div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaa445f96fc79c66e60c1a1431561075dd"> 4859</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG15                           DMAMUX_CHCFG_REG(DMAMUX,15)</span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;</div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="comment">/* DMAMUX - Register array accessors */</span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga24144399d19b87f041caf1fc3d556faf"> 4862</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG(index)                      DMAMUX_CHCFG_REG(DMAMUX,index)</span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;</div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;</div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;</div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="comment">   -- ENET Peripheral Access Layer</span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;</div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EIR;                               </div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EIMR;                              </div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDAR;                              </div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDAR;                              </div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;       uint8_t RESERVED_2[12];</div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR;                               </div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;       uint8_t RESERVED_3[24];</div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFR;                              </div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MSCR;                              </div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;       uint8_t RESERVED_4[28];</div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MIBC;                              </div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;       uint8_t RESERVED_5[28];</div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;                               </div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;       uint8_t RESERVED_6[60];</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                               </div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;       uint8_t RESERVED_7[28];</div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PALR;                              </div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAUR;                              </div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPD;                               </div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;       uint8_t RESERVED_8[40];</div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IAUR;                              </div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IALR;                              </div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GAUR;                              </div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GALR;                              </div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;       uint8_t RESERVED_9[28];</div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFWR;                              </div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;       uint8_t RESERVED_10[56];</div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDSR;                              </div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDSR;                              </div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRBR;                              </div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;       uint8_t RESERVED_11[4];</div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSFL;                              </div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSEM;                              </div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAEM;                              </div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAFL;                              </div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSEM;                              </div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAEM;                              </div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFL;                              </div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIPG;                              </div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTRL;                              </div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;       uint8_t RESERVED_12[12];</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TACC;                              </div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RACC;                              </div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;       uint8_t RESERVED_13[60];</div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a249efa2e09d4eaaca401fd5d0c9ea6db"> 4931</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a249efa2e09d4eaaca401fd5d0c9ea6db">RMON_T_PACKETS</a>;                    </div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2515be4fc15d5a32d6919fddb7f4715e"> 4932</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2515be4fc15d5a32d6919fddb7f4715e">RMON_T_BC_PKT</a>;                     </div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a0ad31fd558803b36545551f51cd5ad48"> 4933</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a0ad31fd558803b36545551f51cd5ad48">RMON_T_MC_PKT</a>;                     </div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a6c0a8e6e64ee686299b43b4f27a536ee"> 4934</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a6c0a8e6e64ee686299b43b4f27a536ee">RMON_T_CRC_ALIGN</a>;                  </div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a4917a98c71a46e6953efeee6058352c6"> 4935</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a4917a98c71a46e6953efeee6058352c6">RMON_T_UNDERSIZE</a>;                  </div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aed13287b0e5f9fa24d990f98215852db"> 4936</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aed13287b0e5f9fa24d990f98215852db">RMON_T_OVERSIZE</a>;                   </div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a43ff03080792022c5185c36be6c1a3c5"> 4937</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a43ff03080792022c5185c36be6c1a3c5">RMON_T_FRAG</a>;                       </div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af9bf25576c07f0aa60ecc4e22abd8221"> 4938</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af9bf25576c07f0aa60ecc4e22abd8221">RMON_T_JAB</a>;                        </div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aeb3c90dd51644caef781d9bfe024cc34"> 4939</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aeb3c90dd51644caef781d9bfe024cc34">RMON_T_COL</a>;                        </div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a1d5232b06af7603d13d2f1ab3a045e3a"> 4940</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a1d5232b06af7603d13d2f1ab3a045e3a">RMON_T_P64</a>;                        </div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac5c60306f0cbf3296aeb3a2144c64318"> 4941</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ac5c60306f0cbf3296aeb3a2144c64318">RMON_T_P65TO127</a>;                   </div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a8935928022e4abf9f86401bf076bf8b5"> 4942</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a8935928022e4abf9f86401bf076bf8b5">RMON_T_P128TO255</a>;                  </div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af019ca567266ea7a1319f463f5ded206"> 4943</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af019ca567266ea7a1319f463f5ded206">RMON_T_P256TO511</a>;                  </div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a0c1c2ade9ca60d9e4c26e3b9bb62ca9a"> 4944</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a0c1c2ade9ca60d9e4c26e3b9bb62ca9a">RMON_T_P512TO1023</a>;                 </div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a0e2ad1f67bcf39cf401b641b78efb860"> 4945</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a0e2ad1f67bcf39cf401b641b78efb860">RMON_T_P1024TO2047</a>;                </div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ae6d9a2af05e1aba8b3df363807fd4682"> 4946</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ae6d9a2af05e1aba8b3df363807fd4682">RMON_T_P_GTE2048</a>;                  </div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_T_OCTETS;                     </div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;       uint8_t RESERVED_14[4];</div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a42bb724ae44d259b06839016ef3db803"> 4949</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a42bb724ae44d259b06839016ef3db803">IEEE_T_FRAME_OK</a>;                   </div><div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a07b7009646b0f9892f126314f4ba028b"> 4950</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a07b7009646b0f9892f126314f4ba028b">IEEE_T_1COL</a>;                       </div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a5a6436fcacd4c51bc96d717b7dd6cdd7"> 4951</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a5a6436fcacd4c51bc96d717b7dd6cdd7">IEEE_T_MCOL</a>;                       </div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a650526b1a0351d7f5d2c42fe946fd3f2"> 4952</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a650526b1a0351d7f5d2c42fe946fd3f2">IEEE_T_DEF</a>;                        </div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac32365ce3b782aa9ebb4f9de2fa28ffd"> 4953</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ac32365ce3b782aa9ebb4f9de2fa28ffd">IEEE_T_LCOL</a>;                       </div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a71897a36736e41a93fb634711097978e"> 4954</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a71897a36736e41a93fb634711097978e">IEEE_T_EXCOL</a>;                      </div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ae15aca0c18a3014721e0e8a77fd3a70b"> 4955</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ae15aca0c18a3014721e0e8a77fd3a70b">IEEE_T_MACERR</a>;                     </div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af1c5422fe921b0b0198a1d28c5de8dda"> 4956</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af1c5422fe921b0b0198a1d28c5de8dda">IEEE_T_CSERR</a>;                      </div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;       uint8_t RESERVED_15[4];</div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a98b119533baaba320cd092c35a3c80d5"> 4958</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a98b119533baaba320cd092c35a3c80d5">IEEE_T_FDXFC</a>;                      </div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_T_OCTETS_OK;                  </div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;       uint8_t RESERVED_16[12];</div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a56f6d97274f93f49b3fe6ea36b02e936"> 4961</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a56f6d97274f93f49b3fe6ea36b02e936">RMON_R_PACKETS</a>;                    </div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a6459c121962efde5c35d444d3dce19c7"> 4962</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a6459c121962efde5c35d444d3dce19c7">RMON_R_BC_PKT</a>;                     </div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a73f455f86576de6c6f8bc81fd55f1ccc"> 4963</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a73f455f86576de6c6f8bc81fd55f1ccc">RMON_R_MC_PKT</a>;                     </div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a98acbbbfee54ea1c4761ee5951e2d126"> 4964</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a98acbbbfee54ea1c4761ee5951e2d126">RMON_R_CRC_ALIGN</a>;                  </div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ad97d01d705241a209ef718530e148ff8"> 4965</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ad97d01d705241a209ef718530e148ff8">RMON_R_UNDERSIZE</a>;                  </div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2c290a5355b4926b7474f6182a307ac5"> 4966</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2c290a5355b4926b7474f6182a307ac5">RMON_R_OVERSIZE</a>;                   </div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aee35958691ebf65df297df51e831818e"> 4967</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aee35958691ebf65df297df51e831818e">RMON_R_FRAG</a>;                       </div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aab2ebadf7930c35c12988b9fe13d5717"> 4968</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aab2ebadf7930c35c12988b9fe13d5717">RMON_R_JAB</a>;                        </div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a8956946025a75febd1810e01fe51f80e"> 4969</a></span>&#160;       uint8_t RESERVED_17[4];</div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a7734364705f07e224edb096017ec3ec2"> 4970</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a7734364705f07e224edb096017ec3ec2">RMON_R_P64</a>;                        </div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a52905aa4385d66a0c9d843c7bef57da5"> 4971</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a52905aa4385d66a0c9d843c7bef57da5">RMON_R_P65TO127</a>;                   </div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a292f0125073f649729d64219c1d7dc52"> 4972</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a292f0125073f649729d64219c1d7dc52">RMON_R_P128TO255</a>;                  </div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a58322abf0730d2787f99f25acb9560c6"> 4973</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a58322abf0730d2787f99f25acb9560c6">RMON_R_P256TO511</a>;                  </div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af77be1e3f50ad88ef065ae705921e078"> 4974</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af77be1e3f50ad88ef065ae705921e078">RMON_R_P512TO1023</a>;                 </div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af34a91d827363118fe9b09dff356fc40"> 4975</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af34a91d827363118fe9b09dff356fc40">RMON_R_P1024TO2047</a>;                </div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aca835ef3ce11b8556e13ce28f2ddbb3a"> 4976</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aca835ef3ce11b8556e13ce28f2ddbb3a">RMON_R_P_GTE2048</a>;                  </div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RMON_R_OCTETS;                     </div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#abd7570267e8053469bc67fb7d88b7273"> 4978</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#abd7570267e8053469bc67fb7d88b7273">IEEE_R_DROP</a>;                       </div><div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#abc5c979ecc331b9ffceb8994a8d5779e"> 4979</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#abc5c979ecc331b9ffceb8994a8d5779e">IEEE_R_FRAME_OK</a>;                   </div><div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#adbe0a01a11c33ff52bb25b0a0a90b935"> 4980</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#adbe0a01a11c33ff52bb25b0a0a90b935">IEEE_R_CRC</a>;                        </div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a71ae8081654678261e58e6bf065d7b05"> 4981</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a71ae8081654678261e58e6bf065d7b05">IEEE_R_ALIGN</a>;                      </div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a688d2eaab3727da02627623b2e391188"> 4982</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a688d2eaab3727da02627623b2e391188">IEEE_R_MACERR</a>;                     </div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af5a432f715ccd177fe4ee898b429153b"> 4983</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af5a432f715ccd177fe4ee898b429153b">IEEE_R_FDXFC</a>;                      </div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IEEE_R_OCTETS_OK;                  </div><div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a756a30817dd0820a87e6e6577eb0fc4a"> 4985</a></span>&#160;       uint8_t RESERVED_18[284];</div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATCR;                              </div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATVR;                              </div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATOFF;                             </div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATPER;                             </div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATCOR;                             </div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATINC;                             </div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ab7597794380c561565a1ccc7b976c090"> 4992</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ab7597794380c561565a1ccc7b976c090">ATSTMP</a>;                            </div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a6d9039fdfc2de61c8840616585d6f8c1"> 4993</a></span>&#160;       uint8_t RESERVED_19[488];</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TGSR;                              </div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x608, array step: 0x8 */</span></div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCSR;                              </div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCCR;                              </div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;  } <a class="code" href="tests_2driver__servo_2main_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a>[4];</div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;} <a class="code" href="struct_e_n_e_t___type.html">ENET_Type</a>, *<a class="code" href="group___e_n_e_t___peripheral___access___layer.html#ga4f1bbb999588075357d354eb9893f9f2">ENET_MemMapPtr</a>;</div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;</div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="comment">   -- ENET - Register accessor macros</span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;</div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="comment">/* ENET - Register accessors */</span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga243cecd316931620fdccc271b7f13b15"> 5012</a></span>&#160;<span class="preprocessor">#define ENET_EIR_REG(base)                       ((base)-&gt;EIR)</span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gae0534a7b50fcd87adde8eba2a9714aab"> 5013</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_REG(base)                      ((base)-&gt;EIMR)</span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga7bf96480211895e577d7878d02147266"> 5014</a></span>&#160;<span class="preprocessor">#define ENET_RDAR_REG(base)                      ((base)-&gt;RDAR)</span></div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga638e1493b995e05f3729264a0136675e"> 5015</a></span>&#160;<span class="preprocessor">#define ENET_TDAR_REG(base)                      ((base)-&gt;TDAR)</span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga660a93abbcd768a20dcac4b37880b030"> 5016</a></span>&#160;<span class="preprocessor">#define ENET_ECR_REG(base)                       ((base)-&gt;ECR)</span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga34b0cc224af06adec2766a92c8509f5c"> 5017</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_REG(base)                      ((base)-&gt;MMFR)</span></div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga749f0b271dc8850b19c953d0f382bb05"> 5018</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_REG(base)                      ((base)-&gt;MSCR)</span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaaf39cf71e026c5fd09eb393641a63fc6"> 5019</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_REG(base)                      ((base)-&gt;MIBC)</span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga6295c3fcec5285dd71f5d0a3040a2035"> 5020</a></span>&#160;<span class="preprocessor">#define ENET_RCR_REG(base)                       ((base)-&gt;RCR)</span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga43933d84406e0f769411739c27772112"> 5021</a></span>&#160;<span class="preprocessor">#define ENET_TCR_REG(base)                       ((base)-&gt;TCR)</span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga35a69b4115ff421ee9fdbee8e8875b3b"> 5022</a></span>&#160;<span class="preprocessor">#define ENET_PALR_REG(base)                      ((base)-&gt;PALR)</span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga15e17711c8543d17ce3625c841bcf575"> 5023</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_REG(base)                      ((base)-&gt;PAUR)</span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga91c3e79eac2f4460e35d00052b48c18e"> 5024</a></span>&#160;<span class="preprocessor">#define ENET_OPD_REG(base)                       ((base)-&gt;OPD)</span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga93a148becb190e729593d0e98aab4ac9"> 5025</a></span>&#160;<span class="preprocessor">#define ENET_IAUR_REG(base)                      ((base)-&gt;IAUR)</span></div><div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaa58f237498ae3ecffb0665ec0571f438"> 5026</a></span>&#160;<span class="preprocessor">#define ENET_IALR_REG(base)                      ((base)-&gt;IALR)</span></div><div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga59856641af45e7c97e5896da1aad824e"> 5027</a></span>&#160;<span class="preprocessor">#define ENET_GAUR_REG(base)                      ((base)-&gt;GAUR)</span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaedf88c8cdac627554e8b9aad51652f4d"> 5028</a></span>&#160;<span class="preprocessor">#define ENET_GALR_REG(base)                      ((base)-&gt;GALR)</span></div><div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga316a1a46ca137271e0f34648f60567f3"> 5029</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_REG(base)                      ((base)-&gt;TFWR)</span></div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaf0497b658231942dcd6fab7dd2a4ab2e"> 5030</a></span>&#160;<span class="preprocessor">#define ENET_RDSR_REG(base)                      ((base)-&gt;RDSR)</span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga0c047177bb5e406bcd5891ad602c9852"> 5031</a></span>&#160;<span class="preprocessor">#define ENET_TDSR_REG(base)                      ((base)-&gt;TDSR)</span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gab20633ddd03576f4d0e4f990b7c687f2"> 5032</a></span>&#160;<span class="preprocessor">#define ENET_MRBR_REG(base)                      ((base)-&gt;MRBR)</span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gadec6bcffd6dc9d45478897a13128b4e4"> 5033</a></span>&#160;<span class="preprocessor">#define ENET_RSFL_REG(base)                      ((base)-&gt;RSFL)</span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga4b6902f1d4a5625ed33c0fd333cc8897"> 5034</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_REG(base)                      ((base)-&gt;RSEM)</span></div><div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga29b9135b3a424a28f3160ba2c801fc00"> 5035</a></span>&#160;<span class="preprocessor">#define ENET_RAEM_REG(base)                      ((base)-&gt;RAEM)</span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gadb68080d0ef3b22f52192efaf52c4477"> 5036</a></span>&#160;<span class="preprocessor">#define ENET_RAFL_REG(base)                      ((base)-&gt;RAFL)</span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gae17f8f6b3f9726e0ce0cd490ff47d8a5"> 5037</a></span>&#160;<span class="preprocessor">#define ENET_TSEM_REG(base)                      ((base)-&gt;TSEM)</span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga056d40c88ecf4c7ea24eb9781ce1a010"> 5038</a></span>&#160;<span class="preprocessor">#define ENET_TAEM_REG(base)                      ((base)-&gt;TAEM)</span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga2299e36b9244b500335595e9969c09e0"> 5039</a></span>&#160;<span class="preprocessor">#define ENET_TAFL_REG(base)                      ((base)-&gt;TAFL)</span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gae0ab4d18b8cbec84d5a4e6c38c443717"> 5040</a></span>&#160;<span class="preprocessor">#define ENET_TIPG_REG(base)                      ((base)-&gt;TIPG)</span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gac904796a02e163868c7bcac9380d189a"> 5041</a></span>&#160;<span class="preprocessor">#define ENET_FTRL_REG(base)                      ((base)-&gt;FTRL)</span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga8b3a63d8c694e73965419d50f822d4c7"> 5042</a></span>&#160;<span class="preprocessor">#define ENET_TACC_REG(base)                      ((base)-&gt;TACC)</span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga89065ddb1bbd3913967f7fe780b68dcf"> 5043</a></span>&#160;<span class="preprocessor">#define ENET_RACC_REG(base)                      ((base)-&gt;RACC)</span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gad445fc7ab0df9cd42120401bfb225eed"> 5044</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_REG(base)            ((base)-&gt;RMON_T_PACKETS)</span></div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga4ff6d714ea52f88a296d1ba2fc93d84e"> 5045</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_REG(base)             ((base)-&gt;RMON_T_BC_PKT)</span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaf132ce38561efee8dd7ec4aaf527ddbd"> 5046</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_REG(base)             ((base)-&gt;RMON_T_MC_PKT)</span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga2521a041515bcce7cd92afa6fd939b00"> 5047</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_REG(base)          ((base)-&gt;RMON_T_CRC_ALIGN)</span></div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga61e2c617f8818e7842fea7ac621cdc48"> 5048</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_REG(base)          ((base)-&gt;RMON_T_UNDERSIZE)</span></div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gab3e72aa6c4f490664e6d23b5d7c5a2f6"> 5049</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_REG(base)           ((base)-&gt;RMON_T_OVERSIZE)</span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gabb992bf7e3181b072bac550521847b7e"> 5050</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_REG(base)               ((base)-&gt;RMON_T_FRAG)</span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gadaa7197b67f50c63f124fd9ebef16ae3"> 5051</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_REG(base)                ((base)-&gt;RMON_T_JAB)</span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga09df12c321600bfd1f4668eef3e2ec38"> 5052</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_REG(base)                ((base)-&gt;RMON_T_COL)</span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gac6e972af8744e5005a436b92e016fcfd"> 5053</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_REG(base)                ((base)-&gt;RMON_T_P64)</span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga64e4272ae765715d1815cb3f9222a846"> 5054</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_REG(base)           ((base)-&gt;RMON_T_P65TO127)</span></div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaaf4a671ca3150cb5b31f9100ad1f4652"> 5055</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_REG(base)          ((base)-&gt;RMON_T_P128TO255)</span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga262439a7f1d338d06bab85d00c8500d9"> 5056</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_REG(base)          ((base)-&gt;RMON_T_P256TO511)</span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaea527dbb4c59c6f6f516c63efff1392e"> 5057</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_REG(base)         ((base)-&gt;RMON_T_P512TO1023)</span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gad9a42bdbd68d55b77bce407c60ba2ea1"> 5058</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_REG(base)        ((base)-&gt;RMON_T_P1024TO2047)</span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga10558658ffdc68e34d98a8e5a654bbd1"> 5059</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_REG(base)          ((base)-&gt;RMON_T_P_GTE2048)</span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga7886f23c97239dd209b1be39052faae6"> 5060</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_REG(base)             ((base)-&gt;RMON_T_OCTETS)</span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga59cc01d88c2b9f9cdec674e530c4f9a2"> 5061</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_REG(base)           ((base)-&gt;IEEE_T_FRAME_OK)</span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga804822cbaf00371d46938d8a469d8c20"> 5062</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_REG(base)               ((base)-&gt;IEEE_T_1COL)</span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga0aaac49fdc27a1ab4903f285857782ee"> 5063</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_REG(base)               ((base)-&gt;IEEE_T_MCOL)</span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga1bda43a4f9681420b2904c8a4a237894"> 5064</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_REG(base)                ((base)-&gt;IEEE_T_DEF)</span></div><div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gacc53cc71e7d2ec19ed5b757cf704afbb"> 5065</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_REG(base)               ((base)-&gt;IEEE_T_LCOL)</span></div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga663c2333e0d9e070c6375664a6484104"> 5066</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_REG(base)              ((base)-&gt;IEEE_T_EXCOL)</span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gabbc46d7144af318fd350e7735dfdfbb4"> 5067</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_REG(base)             ((base)-&gt;IEEE_T_MACERR)</span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gac5d85890dd87f65b1b287a73687267ba"> 5068</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_REG(base)              ((base)-&gt;IEEE_T_CSERR)</span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga3ea6b0eb9ce457a56df7025225f1ce7b"> 5069</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_REG(base)              ((base)-&gt;IEEE_T_FDXFC)</span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gac9dce54cc0acf5325e797a79010ed817"> 5070</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_REG(base)          ((base)-&gt;IEEE_T_OCTETS_OK)</span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gafb7aa4f09bcc45af7b97bec98b21447a"> 5071</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_REG(base)            ((base)-&gt;RMON_R_PACKETS)</span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga65aa79116574a6b68541a91c1ef63a48"> 5072</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_REG(base)             ((base)-&gt;RMON_R_BC_PKT)</span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaeb2c69f6896d3204fda3ca59f230d49d"> 5073</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_REG(base)             ((base)-&gt;RMON_R_MC_PKT)</span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga70617df03d4a601b240cabb121635277"> 5074</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_REG(base)          ((base)-&gt;RMON_R_CRC_ALIGN)</span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga5669edb0410f746459112f2cb57b1a7e"> 5075</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_REG(base)          ((base)-&gt;RMON_R_UNDERSIZE)</span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaa04a1630a859a56bc632bfab873cbf37"> 5076</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_REG(base)           ((base)-&gt;RMON_R_OVERSIZE)</span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gab2e82b83e09c4b55699908a92d7d95e4"> 5077</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_REG(base)               ((base)-&gt;RMON_R_FRAG)</span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gabcec6f14a6fb78aac07bd6245aa705af"> 5078</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_REG(base)                ((base)-&gt;RMON_R_JAB)</span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gae8862aa6875b7d79e922251e3300b1d4"> 5079</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_REG(base)                ((base)-&gt;RMON_R_P64)</span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga245c663daff3ae4e24c1565a472beef0"> 5080</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_REG(base)           ((base)-&gt;RMON_R_P65TO127)</span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gab44d15a22c36cf909253d09685f6074a"> 5081</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_REG(base)          ((base)-&gt;RMON_R_P128TO255)</span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga352e1b10b2c976bd3155713831144976"> 5082</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_REG(base)          ((base)-&gt;RMON_R_P256TO511)</span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga5efb8390da42bdb75581c0c08164a72c"> 5083</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_REG(base)         ((base)-&gt;RMON_R_P512TO1023)</span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga23988c015a3df975f33ea8a476ad1b18"> 5084</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_REG(base)        ((base)-&gt;RMON_R_P1024TO2047)</span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga805f1dc9ea7f653db8d30f95c8b84103"> 5085</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_REG(base)          ((base)-&gt;RMON_R_P_GTE2048)</span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga5e2ea20f4223e78adf4e727d4d33c342"> 5086</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_REG(base)             ((base)-&gt;RMON_R_OCTETS)</span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaba8d35a5b6d0b054580c49fc237b2e7e"> 5087</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_REG(base)               ((base)-&gt;IEEE_R_DROP)</span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga26628f4b128a268c3ad7a83dd77fc7fa"> 5088</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_REG(base)           ((base)-&gt;IEEE_R_FRAME_OK)</span></div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga613fb96e0af919172f1b69a978d431da"> 5089</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_REG(base)                ((base)-&gt;IEEE_R_CRC)</span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga51467d6f2f1d8d32ed1890a6403e330a"> 5090</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_REG(base)              ((base)-&gt;IEEE_R_ALIGN)</span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaae02a1de0556fcc3431991765180d28f"> 5091</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_REG(base)             ((base)-&gt;IEEE_R_MACERR)</span></div><div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga1a9be5f0603c9812a67500be27884d83"> 5092</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_REG(base)              ((base)-&gt;IEEE_R_FDXFC)</span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaa44e17cc615d26f01a3286728c456b29"> 5093</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_REG(base)          ((base)-&gt;IEEE_R_OCTETS_OK)</span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga61c2d4ab6510171bbeb84a9163f8238d"> 5094</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_REG(base)                      ((base)-&gt;ATCR)</span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga617ff41003bad76c121aa4830cac62e0"> 5095</a></span>&#160;<span class="preprocessor">#define ENET_ATVR_REG(base)                      ((base)-&gt;ATVR)</span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga3df11603011fd47de55a17c27300ead3"> 5096</a></span>&#160;<span class="preprocessor">#define ENET_ATOFF_REG(base)                     ((base)-&gt;ATOFF)</span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga8925d2e7feb44aa151ef2f409ceda379"> 5097</a></span>&#160;<span class="preprocessor">#define ENET_ATPER_REG(base)                     ((base)-&gt;ATPER)</span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga42a0c4d158ce03b9d9afc0999d24aeeb"> 5098</a></span>&#160;<span class="preprocessor">#define ENET_ATCOR_REG(base)                     ((base)-&gt;ATCOR)</span></div><div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gab66143cd1e00b4a17ef6454405569e85"> 5099</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_REG(base)                     ((base)-&gt;ATINC)</span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaf1c3457b86836cea7c5db5caab1ef16f"> 5100</a></span>&#160;<span class="preprocessor">#define ENET_ATSTMP_REG(base)                    ((base)-&gt;ATSTMP)</span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga79be8d28317c618cee68253311e225c0"> 5101</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_REG(base)                      ((base)-&gt;TGSR)</span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaa0c9a6934bdfa86ee962fba93d4b50bf"> 5102</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_REG(base,index)                ((base)-&gt;CHANNEL[index].TCSR)</span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga0ab126f7e9588ab314c57396882fe1a5"> 5103</a></span>&#160;<span class="preprocessor">#define ENET_TCCR_REG(base,index)                ((base)-&gt;CHANNEL[index].TCCR)</span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160; <span class="comment">/* end of group ENET_Register_Accessor_Macros */</span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;</div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;</div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="comment">   -- ENET Register Masks</span></div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;</div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="comment">/* EIR Bit Fields */</span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabded92ce4206647b27b1107db2bb5088"> 5120</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_MASK                   0x8000u</span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga40800c9bb4d99721c93e7d7031f96300"> 5121</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_SHIFT                  15</span></div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae746d0a643c9d6e39e07623a1d944acc"> 5122</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_MASK                   0x10000u</span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad811839fe8168bdb1e55007a785d132b"> 5123</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_SHIFT                  16</span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fbd5b05a2c5421000b0a2aa1ee1565a"> 5124</a></span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_MASK                     0x20000u</span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaca3f3ef47646913b04686a282364408d"> 5125</a></span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_SHIFT                    17</span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga23e353e0ca4a78c50becad48aa46c4ec"> 5126</a></span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_MASK                        0x40000u</span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabdf57205ac58e2b4015341f739ee1150"> 5127</a></span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_SHIFT                       18</span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6bcda0d283c8681a624a9486dc5aedd3"> 5128</a></span>&#160;<span class="preprocessor">#define ENET_EIR_UN_MASK                         0x80000u</span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fe318423bbdaea2e6d5731654850bc1"> 5129</a></span>&#160;<span class="preprocessor">#define ENET_EIR_UN_SHIFT                        19</span></div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaadac5817effd9bee22c9669a636d9f33"> 5130</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RL_MASK                         0x100000u</span></div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabcf1f78dde9d0ffc62f86c1098c3f1ff"> 5131</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RL_SHIFT                        20</span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacdf52f6f451888ba1f10482ecc54c5ae"> 5132</a></span>&#160;<span class="preprocessor">#define ENET_EIR_LC_MASK                         0x200000u</span></div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac5df6240f71313895d446771dfbeec69"> 5133</a></span>&#160;<span class="preprocessor">#define ENET_EIR_LC_SHIFT                        21</span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3f96770a7d989e647572c6dfb8c512fc"> 5134</a></span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_MASK                      0x400000u</span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab32cc5037fa08d0be050eaa706ac2822"> 5135</a></span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_SHIFT                     22</span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa7950e8d1394fd92eb09a2ce4623ab83"> 5136</a></span>&#160;<span class="preprocessor">#define ENET_EIR_MII_MASK                        0x800000u</span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad724bdc9149fc578f9c331bdfcef004f"> 5137</a></span>&#160;<span class="preprocessor">#define ENET_EIR_MII_SHIFT                       23</span></div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf8eb82815708cb73c87988dea057aa19"> 5138</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_MASK                        0x1000000u</span></div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad60f05312b15d4abba4d24862c5acbcd"> 5139</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_SHIFT                       24</span></div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2a20a0e36978d9064e91cce092593fed"> 5140</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_MASK                        0x2000000u</span></div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7b2d30f7f3e517d68feba7edd38c0c9c"> 5141</a></span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_SHIFT                       25</span></div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8ba9c1624177eb39a170b3b365859ced"> 5142</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_MASK                        0x4000000u</span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa855bd984448a54af78d55584c066594"> 5143</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_SHIFT                       26</span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga06433ca8a67a5460754fe9b2074d8520"> 5144</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_MASK                        0x8000000u</span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaefe127d672dddef700ffb0f0cac33df7"> 5145</a></span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_SHIFT                       27</span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga172383b70c089716b68b3ffa7c6a5cd9"> 5146</a></span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_MASK                        0x10000000u</span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaf2ca77536e8dbd47979124db1d4cb3c"> 5147</a></span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_SHIFT                       28</span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2ee6dd7628d551b9a94c482a567d21fa"> 5148</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_MASK                       0x20000000u</span></div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga316dbe501e294bfeedecda20bb81cdc6"> 5149</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_SHIFT                      29</span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0d5f950cb5b2252eda9744944f88f17"> 5150</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_MASK                       0x40000000u</span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabde85bd2d6099ccd0d7b5a48b648a3b2"> 5151</a></span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_SHIFT                      30</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="comment">/* EIMR Bit Fields */</span></div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf036db440c529ff6fefcb0117db93840"> 5153</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_MASK                  0x8000u</span></div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3ae1d93529feddafe084f0c4709758b1"> 5154</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_SHIFT                 15</span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadb2e7c3e600fe3ea3694c9ebf8460f93"> 5155</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_MASK                  0x10000u</span></div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7af0adce91f65d4127770cbea42a00e7"> 5156</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_SHIFT                 16</span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5a8c25f893ae181e80d0be797b4629f3"> 5157</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_MASK                    0x20000u</span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1a9b8710bbb85a58d145dc2b9ad55499"> 5158</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_SHIFT                   17</span></div><div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga87222507fb9ff6ab830bc2547170ec28"> 5159</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_MASK                       0x40000u</span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga33f60d12aece934e2487e49ce770df3c"> 5160</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_SHIFT                      18</span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaed618c09cc7404a695cd7b2b9d488c4d"> 5161</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_MASK                        0x80000u</span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3ca7ee192fb843e401b068f700a46880"> 5162</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_SHIFT                       19</span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad54230a57ae1121bab21b886686e7e10"> 5163</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_MASK                        0x100000u</span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadc63c149d082277bddef529b116ba5a7"> 5164</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_SHIFT                       20</span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0bf96f263256f08db96c8f360fae4f14"> 5165</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_MASK                        0x200000u</span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac03f587cafc7bd0f14a6fefd20652d22"> 5166</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_SHIFT                       21</span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3934d5654ba643ea4b989b299418dc22"> 5167</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_MASK                     0x400000u</span></div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37f7aee11fab88919e4c11f1a916bdb4"> 5168</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_SHIFT                    22</span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga76b5d13b0a814e6201d6d4815bf5afbd"> 5169</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_MASK                       0x800000u</span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa6d43005c24a4fc636a2c1310aae4225"> 5170</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_SHIFT                      23</span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gade7a0df0826b6d0c11f3b0e545e17535"> 5171</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_MASK                       0x1000000u</span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab1b2e526363f6abb22c5d228e8bfb461"> 5172</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_SHIFT                      24</span></div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa22528ac89efc6fe663951b8c3eac045"> 5173</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_MASK                       0x2000000u</span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78a295cf5fe590daeb081dafd03a9155"> 5174</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_SHIFT                      25</span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9fddede3e716f3928faff0eb39509275"> 5175</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_MASK                       0x4000000u</span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac105b6e74a6dea995d1aba52557c6652"> 5176</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_SHIFT                      26</span></div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82cff30c63a5da6e1c8f258ec2ba58b6"> 5177</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_MASK                       0x8000000u</span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab7b9fcb8d862613d25705d25cde3bc2d"> 5178</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_SHIFT                      27</span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab98df36a19739e86d31288f174b02808"> 5179</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_MASK                       0x10000000u</span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf521660efa515ae8165bfae1239c623d"> 5180</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_SHIFT                      28</span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae9646ae2a082e18adeb6a1c2e654a821"> 5181</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_MASK                      0x20000000u</span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad0fc34be1abc0e6059feb0ac0f7e7db1"> 5182</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_SHIFT                     29</span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58e5d69da07a75b36ef7d5fe01b5275d"> 5183</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_MASK                      0x40000000u</span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga21dfb3f07aa8f8591b954d3a3e91cd81"> 5184</a></span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_SHIFT                     30</span></div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="comment">/* RDAR Bit Fields */</span></div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf4ddad52a6258f0e5958ab67f26a5a00"> 5186</a></span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_MASK                      0x1000000u</span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f04308372016c60e2cb80485451e9d9"> 5187</a></span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_SHIFT                     24</span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="comment">/* TDAR Bit Fields */</span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5758f935dabab51a86c68161bce5be1b"> 5189</a></span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_MASK                      0x1000000u</span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae2d1ffef71e20daf95833ce26619b212"> 5190</a></span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_SHIFT                     24</span></div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b154308b2f4ab59eb5e0bed4f38cb70"> 5192</a></span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_MASK                      0x1u</span></div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga717ccaad52747f6a8be4eae66d95d178"> 5193</a></span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_SHIFT                     0</span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga126db2064186c551ab345ff5331b943b"> 5194</a></span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_MASK                    0x2u</span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga789e6666f8a77f5f64c74bbf4bd52767"> 5195</a></span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_SHIFT                   1</span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac9f26b8af41cbdc78fce749af85c7c31"> 5196</a></span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_MASK                    0x4u</span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga67e75bc314dd2ad2b5c2c5367bde4a2b"> 5197</a></span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_SHIFT                   2</span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac1e535ecbb3cecb46d9275e29aa275d6"> 5198</a></span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_MASK                      0x8u</span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf2e49f4bcbb2769aa54a34eb456ca6e1"> 5199</a></span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_SHIFT                     3</span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae1ce5dc6adb44fd0791cd21440c18f44"> 5200</a></span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_MASK                     0x10u</span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga35fdd6a1319857e1de70d68c4dd02685"> 5201</a></span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_SHIFT                    4</span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0ac795d0ce9073caa7812af08d401bd2"> 5202</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_MASK                      0x40u</span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf285ad3a1ec1a22c29463f3c5ce55629"> 5203</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_SHIFT                     6</span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga94a800b28e1ec6fbf2e6a237abe50dc6"> 5204</a></span>&#160;<span class="preprocessor">#define ENET_ECR_STOPEN_MASK                     0x80u</span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga265342bcbd0f282f5fbd894bb7e5191c"> 5205</a></span>&#160;<span class="preprocessor">#define ENET_ECR_STOPEN_SHIFT                    7</span></div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1fccd5e705835e6e4232a4a73d66d151"> 5206</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP_MASK                      0x100u</span></div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga62f057092940bf8385c24171c4414f76"> 5207</a></span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP_SHIFT                     8</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="comment">/* MMFR Bit Fields */</span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9059e7e576983c3c51723ee135d4e244"> 5209</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_MASK                      0xFFFFu</span></div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa6293f53a8dbb48f6ae13d9ea7717293"> 5210</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_SHIFT                     0</span></div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab9b153fc08d016ffe1c732b01889f1de"> 5211</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_DATA_SHIFT))&amp;ENET_MMFR_DATA_MASK)</span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac8464f2aec3816fb4088c18ff6a85f54"> 5212</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_MASK                        0x30000u</span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9559ded561df2769ecd05aed1233943a"> 5213</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_SHIFT                       16</span></div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafa7ca4280c54ec8d167eff14acf8cac2"> 5214</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_TA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_TA_SHIFT))&amp;ENET_MMFR_TA_MASK)</span></div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3325bdb05d05a8ec384202a6537a7f9f"> 5215</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_MASK                        0x7C0000u</span></div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacb92c97e6dc7b0e466141a7f7cb63f4d"> 5216</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_SHIFT                       18</span></div><div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8279a64d4827ed6f212bb99f7904bc13"> 5217</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_RA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_RA_SHIFT))&amp;ENET_MMFR_RA_MASK)</span></div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga94bdc2ca69bff166783ef7c044c025b4"> 5218</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_MASK                        0xF800000u</span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf0551254f9579ac5acce7a3d8d22d808"> 5219</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_SHIFT                       23</span></div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabc1d7007e1d9cee9e24f31a8c289f375"> 5220</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_PA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_PA_SHIFT))&amp;ENET_MMFR_PA_MASK)</span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga90049372c88bf3a759aecb3b9ab7208d"> 5221</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_MASK                        0x30000000u</span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6c7887926bc9935d7fd783894fb4a34c"> 5222</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_SHIFT                       28</span></div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac00d5a828e48d9012aacde18087a622c"> 5223</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_OP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_OP_SHIFT))&amp;ENET_MMFR_OP_MASK)</span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga98ea3eee6cc1ad4be4cd471b4adfd876"> 5224</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_MASK                        0xC0000000u</span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabff166a3d09c782f336fac767d5ab5ab"> 5225</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_SHIFT                       30</span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga674fe7443651f825f3b58144847a7f91"> 5226</a></span>&#160;<span class="preprocessor">#define ENET_MMFR_ST(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_ST_SHIFT))&amp;ENET_MMFR_ST_MASK)</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="comment">/* MSCR Bit Fields */</span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1cb1a68c64288642ffaba2a5866990cc"> 5228</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_MASK                 0x7Eu</span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82d16561cec7a3078e68de4d7c9c72f2"> 5229</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_SHIFT                1</span></div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga99659f5579cf09698781ff2928e82e2e"> 5230</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_MII_SPEED_SHIFT))&amp;ENET_MSCR_MII_SPEED_MASK)</span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9387f22e8849499571e0755718ff4d73"> 5231</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_MASK                   0x80u</span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa4bd1e56f919591ae627d376271da560"> 5232</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_SHIFT                  7</span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf0be3bf4ebe6e922406c96f80faf3481"> 5233</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_MASK                  0x700u</span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78800fa8f2240e5d4c1ce06aa39a822e"> 5234</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_SHIFT                 8</span></div><div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga334350e40871b467d4f021a32485cdc2"> 5235</a></span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_HOLDTIME_SHIFT))&amp;ENET_MSCR_HOLDTIME_MASK)</span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="comment">/* MIBC Bit Fields */</span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeab1ad7fdf634ff335c571ce0fcdbb71"> 5237</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_MASK                 0x20000000u</span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8bea19b7c620aa6b2af56b9d71da03b6"> 5238</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_SHIFT                29</span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga780d8649845f0cce4e56318e194df98c"> 5239</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_MASK                  0x40000000u</span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaae8f76b07c6b9f2fc82ebad5baacc2a7"> 5240</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_SHIFT                 30</span></div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0e0763360e871b1a1f7e989f5695ece3"> 5241</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_MASK                   0x80000000u</span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadb11718d0241c2e441cc2eb36d9d9e6e"> 5242</a></span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_SHIFT                  31</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="comment">/* RCR Bit Fields */</span></div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0d93b88f79d8bdd51bb415a1ff84dd65"> 5244</a></span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_MASK                       0x1u</span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga282373d2872e9226759336d35bb56c0a"> 5245</a></span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_SHIFT                      0</span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58442922cdcafe3b6d538552b38f4899"> 5246</a></span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_MASK                        0x2u</span></div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6fd2d01580d2b9cbe640d0af201ea723"> 5247</a></span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_SHIFT                       1</span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga117cf78ff620b783e4dc4156ad1a735b"> 5248</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_MASK                   0x4u</span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaef1228d5d365350c81bf4bf641ad3dd4"> 5249</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_SHIFT                  2</span></div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac7ad0640855d497207c29e8558341616"> 5250</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_MASK                       0x8u</span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabd47b61ac9aecad49dd266ff3421b98f"> 5251</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_SHIFT                      3</span></div><div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf7ca1d57cd7888b1cb6e0d6834eeba06"> 5252</a></span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_MASK                     0x10u</span></div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafbd6d9ebd1bfe9b4271864e5148765ba"> 5253</a></span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_SHIFT                    4</span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e58a40675d508a7590ae8bb7839c415"> 5254</a></span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_MASK                        0x20u</span></div><div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e69724dd9dc3b78523a31f53a661f4f"> 5255</a></span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_SHIFT                       5</span></div><div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9064baf1508e639692ce75025526d32f"> 5256</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_MASK                  0x100u</span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9920faf83d3b2ac7afe335d818119e14"> 5257</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_SHIFT                 8</span></div><div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad12b342c371a09b9fa529abf0df4df3d"> 5258</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_MASK                   0x200u</span></div><div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae380a88454073abac2947ac8a5959880"> 5259</a></span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_SHIFT                  9</span></div><div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab6a8c4abb6a9bd525324ca790a9255bf"> 5260</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_MASK                      0x1000u</span></div><div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0aa5cc8815e76a8054a4dc13c5006118"> 5261</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_SHIFT                     12</span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga664fa2802383748f83527ad422cede34"> 5262</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_MASK                     0x2000u</span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gace2ee9a69ab345416d6f15835b49f689"> 5263</a></span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_SHIFT                    13</span></div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab00e088ecf7a8439af6dfc86951e65a9"> 5264</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_MASK                     0x4000u</span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacc33ea25694cc26264d3bec46a69fa2d"> 5265</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_SHIFT                    14</span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37304dd0d74e9be8367adad2e57ce358"> 5266</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_MASK                       0x8000u</span></div><div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga01c9e6e46880a41e6219729598048b1e"> 5267</a></span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_SHIFT                      15</span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1e61cf8300255cf3f9873a6bd9e1ffe6"> 5268</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_MASK                     0x3FFF0000u</span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga835b5d285dad4b324f26c4edcc4e00d1"> 5269</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_SHIFT                    16</span></div><div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec423542908c9af09d60a00a42243f02"> 5270</a></span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_MAX_FL_SHIFT))&amp;ENET_RCR_MAX_FL_MASK)</span></div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2674365ca4dece5419e50ec62cfdd87c"> 5271</a></span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_MASK                        0x40000000u</span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabd7c089e6785c4900d6fc5491db4f5ce"> 5272</a></span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_SHIFT                       30</span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga01f144e600f9007df4d9cdc9d7f3879a"> 5273</a></span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_MASK                        0x80000000u</span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e192fa69584cca04e717c077d1bf702"> 5274</a></span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_SHIFT                       31</span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga99d109b14e8bda3be968900968045b8d"> 5276</a></span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_MASK                        0x1u</span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f1db14f8c66c67580cb518d13f99cc5"> 5277</a></span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_SHIFT                       0</span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadf5843a438d25920ade38488aa66a81c"> 5278</a></span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_MASK                       0x4u</span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga65366ef60776e87cc2a287656568fb8e"> 5279</a></span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_SHIFT                      2</span></div><div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga71a1167639f6bec0334adb16cdc8e049"> 5280</a></span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_MASK                  0x8u</span></div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga100df2882bc10658b602c3b2f90c0ed3"> 5281</a></span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_SHIFT                 3</span></div><div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58df374de0ed871ab2ca078de9dbea40"> 5282</a></span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_MASK                  0x10u</span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga78f8c9e05c33991ec790011804fee80d"> 5283</a></span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_SHIFT                 4</span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3bfa977a883b14b1f86c879e0a31ef5b"> 5284</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_MASK                     0xE0u</span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1916110879ce7cd7c03a5aa919a26914"> 5285</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_SHIFT                    5</span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e0eea8e7474ee69a76c7d909b7e8217"> 5286</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_ADDSEL_SHIFT))&amp;ENET_TCR_ADDSEL_MASK)</span></div><div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeb5338e8af454ab3ef6c6941db06157b"> 5287</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_MASK                     0x100u</span></div><div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0cecb548325189373066c8844f4d9bc4"> 5288</a></span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_SHIFT                    8</span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad9cf76ede816b109e58a7ad51288ef8f"> 5289</a></span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_MASK                     0x200u</span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3332e52d1af57a1516fcb08b76c128ee"> 5290</a></span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_SHIFT                    9</span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="comment">/* PALR Bit Fields */</span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac4233569659da9e3d013421bd1e12b49"> 5292</a></span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad11fbf90382ecfe565772e12e3997557"> 5293</a></span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_SHIFT                   0</span></div><div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga990e2f0f1e734c1bfd249159926a49c3"> 5294</a></span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PALR_PADDR1_SHIFT))&amp;ENET_PALR_PADDR1_MASK)</span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="comment">/* PAUR Bit Fields */</span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac3d991850141898124542b0eafdd1419"> 5296</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_MASK                      0xFFFFu</span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga52173426863fc14a746a5c85d5a3ac12"> 5297</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_SHIFT                     0</span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3159a924961395aaf0c16ed5e44f7c34"> 5298</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_TYPE_SHIFT))&amp;ENET_PAUR_TYPE_MASK)</span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga704d9ce6ebfb6b00ae75c12cd226c30c"> 5299</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_MASK                    0xFFFF0000u</span></div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8a4febd50d867c00d02977b3a4a865dd"> 5300</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_SHIFT                   16</span></div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga177d37e2b7ec40d918363854e76f0d51"> 5301</a></span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_PADDR2_SHIFT))&amp;ENET_PAUR_PADDR2_MASK)</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="comment">/* OPD Bit Fields */</span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1c63364c148916da71bb917ea8d96adf"> 5303</a></span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_MASK                  0xFFFFu</span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0cd72f21fa65e5ce01260fdf303bc9e2"> 5304</a></span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_SHIFT                 0</span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga541dcbba44e5eff5ae1d0cb74b5a55af"> 5305</a></span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_PAUSE_DUR_SHIFT))&amp;ENET_OPD_PAUSE_DUR_MASK)</span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga91f8d538d8541612f56f3a8e42d99c92"> 5306</a></span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga775f746ec6513ddb5be567b51b1b8c1b"> 5307</a></span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_SHIFT                    16</span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac6895ba9997a60b06b3a1a85e18259e7"> 5308</a></span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_OPCODE_SHIFT))&amp;ENET_OPD_OPCODE_MASK)</span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="comment">/* IAUR Bit Fields */</span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2883158c5de2f27f29274ce0251b2f81"> 5310</a></span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga305ef40dd7fb1f6e7e0f4ba815db5210"> 5311</a></span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_SHIFT                   0</span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga43bd5e0645a476549c8662de0249e426"> 5312</a></span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IAUR_IADDR1_SHIFT))&amp;ENET_IAUR_IADDR1_MASK)</span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="comment">/* IALR Bit Fields */</span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae646937c25a2d20a02a2afc7937f9f97"> 5314</a></span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadbb5d746c302629f7ed6dab197c0ed89"> 5315</a></span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_SHIFT                   0</span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga18aa21555b866b9c80f3e29a43b650cc"> 5316</a></span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IALR_IADDR2_SHIFT))&amp;ENET_IALR_IADDR2_MASK)</span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="comment">/* GAUR Bit Fields */</span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6ae8043e613c7d0e8962e60b02b9bb04"> 5318</a></span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga38d4ad90575393e3e79e9436421a71b4"> 5319</a></span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_SHIFT                   0</span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga18686df13fea6ddef8e4e7583648df89"> 5320</a></span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GAUR_GADDR1_SHIFT))&amp;ENET_GAUR_GADDR1_MASK)</span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="comment">/* GALR Bit Fields */</span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8e26a6cd7140a83bfb1209d2359f3442"> 5322</a></span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga972b44abee90b40667709db22c6263a1"> 5323</a></span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_SHIFT                   0</span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac34b31c0ced54db9a6d54a2ba5151cad"> 5324</a></span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GALR_GADDR2_SHIFT))&amp;ENET_GALR_GADDR2_MASK)</span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="comment">/* TFWR Bit Fields */</span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabf947dfd1da7311bb46602d7415a343d"> 5326</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_MASK                      0x3Fu</span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga20649e66e27490be23302b4c87e979b8"> 5327</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_SHIFT                     0</span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga577c730841ebdcb31dad8bf4a8d864bb"> 5328</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TFWR_TFWR_SHIFT))&amp;ENET_TFWR_TFWR_MASK)</span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafbad9065556d81ffdbabd31915eb15b9"> 5329</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_MASK                    0x100u</span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4b3c1b7265098b5395df3ed3679058a0"> 5330</a></span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_SHIFT                   8</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment">/* RDSR Bit Fields */</span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab49b1d2ba8d51579828593849f9f9f0d"> 5332</a></span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_MASK               0xFFFFFFF8u</span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1afaef178575034556d8e580d5fe0c84"> 5333</a></span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_SHIFT              3</span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga49d871cbe8f6320beb777362b427fea6"> 5334</a></span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RDSR_R_DES_START_SHIFT))&amp;ENET_RDSR_R_DES_START_MASK)</span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="comment">/* TDSR Bit Fields */</span></div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0fd3699cfea6036741e57fde2c14259b"> 5336</a></span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_MASK               0xFFFFFFF8u</span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga46f0734fb316af30bafaaaf1f33cc24a"> 5337</a></span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_SHIFT              3</span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga53841baf2c5ce76e02763f85cb9bca43"> 5338</a></span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TDSR_X_DES_START_SHIFT))&amp;ENET_TDSR_X_DES_START_MASK)</span></div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="comment">/* MRBR Bit Fields */</span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga376edb2860d9c55545ca78616f7d81f3"> 5340</a></span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_MASK                0x3FF0u</span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga97d12f7cd393b851484d3bbdcd4614b2"> 5341</a></span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_SHIFT               4</span></div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga236137ed06ec6b5e9bab8e945351da71"> 5342</a></span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MRBR_R_BUF_SIZE_SHIFT))&amp;ENET_MRBR_R_BUF_SIZE_MASK)</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="comment">/* RSFL Bit Fields */</span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga415bf81c3a615e8ee3c7cd5dddc5a9a2"> 5344</a></span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_MASK           0xFFu</span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8d10ff4a7b7abbe2f089ccc4dddcdd46"> 5345</a></span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_SHIFT          0</span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8fab46c0b08cc69ffba1bdce893dc57e"> 5346</a></span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSFL_RX_SECTION_FULL_SHIFT))&amp;ENET_RSFL_RX_SECTION_FULL_MASK)</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="comment">/* RSEM Bit Fields */</span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7efbed880ef6db92d0b5afa9584e4a55"> 5348</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_MASK          0xFFu</span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabd36b25a63e3ac019e1d718bb419f6b0"> 5349</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_SHIFT         0</span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac9332cfad9880fac4809423931950e77"> 5350</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSEM_RX_SECTION_EMPTY_SHIFT))&amp;ENET_RSEM_RX_SECTION_EMPTY_MASK)</span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2c9b27e42f02634896fac03a23270054"> 5351</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY_MASK        0x1F0000u</span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4f6252fe71d82a4e4085cd0acf6893f8"> 5352</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY_SHIFT       16</span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadc4c382b7cc6428be891cdb2ed74a688"> 5353</a></span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSEM_STAT_SECTION_EMPTY_SHIFT))&amp;ENET_RSEM_STAT_SECTION_EMPTY_MASK)</span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="comment">/* RAEM Bit Fields */</span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37982efb14bcd40ca10c696e7368dce2"> 5355</a></span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_MASK           0xFFu</span></div><div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad89e89d3db86bdebd82cba2f2994e4df"> 5356</a></span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT          0</span></div><div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf15ad096303b974696f055666297cf38"> 5357</a></span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAEM_RX_ALMOST_EMPTY_SHIFT))&amp;ENET_RAEM_RX_ALMOST_EMPTY_MASK)</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="comment">/* RAFL Bit Fields */</span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b79bb95900a65117a1e64a98e0ca741"> 5359</a></span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_MASK            0xFFu</span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b190ba30467b67b3d17589f3f193475"> 5360</a></span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_SHIFT           0</span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab63ee8b6dcb24483573b2ef4d95c09e9"> 5361</a></span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAFL_RX_ALMOST_FULL_SHIFT))&amp;ENET_RAFL_RX_ALMOST_FULL_MASK)</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="comment">/* TSEM Bit Fields */</span></div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2e0f28c4f62db96b87ef5ad97474613d"> 5363</a></span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_MASK          0xFFu</span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga246af0bfb3c58b0af12dc0baf7142256"> 5364</a></span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_SHIFT         0</span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gade2d164f1caaf77f9495ef0a25067e7e"> 5365</a></span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TSEM_TX_SECTION_EMPTY_SHIFT))&amp;ENET_TSEM_TX_SECTION_EMPTY_MASK)</span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="comment">/* TAEM Bit Fields */</span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga477a6ff29213fd6111ad7c072547a40d"> 5367</a></span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_MASK           0xFFu</span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7c41b19807f3598aa5cee0bf72c6c03f"> 5368</a></span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT          0</span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga985ae361e883de48b09f629a84cff541"> 5369</a></span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAEM_TX_ALMOST_EMPTY_SHIFT))&amp;ENET_TAEM_TX_ALMOST_EMPTY_MASK)</span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="comment">/* TAFL Bit Fields */</span></div><div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae28ae12fc0e108d7d8d82efce1d3d016"> 5371</a></span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_MASK            0xFFu</span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8667ed29a0d85d764598142ed22744c9"> 5372</a></span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_SHIFT           0</span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae7c579eb1b431bcaa54c840755d9dea0"> 5373</a></span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAFL_TX_ALMOST_FULL_SHIFT))&amp;ENET_TAFL_TX_ALMOST_FULL_MASK)</span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="comment">/* TIPG Bit Fields */</span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga762834c2d579052c47b81ddf501514e1"> 5375</a></span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_MASK                       0x1Fu</span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabab61fb9b318b0019d086418cc90f1f7"> 5376</a></span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_SHIFT                      0</span></div><div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7414200ac00eb81e47fa4f8edf6dbc68"> 5377</a></span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TIPG_IPG_SHIFT))&amp;ENET_TIPG_IPG_MASK)</span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="comment">/* FTRL Bit Fields */</span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga05457257c070632d99a2691b0859b4a9"> 5379</a></span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_MASK                  0x3FFFu</span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabde46c4ee41f8745b475d4d715455332"> 5380</a></span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_SHIFT                 0</span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82b2ab08109ba85730009d0705983cb1"> 5381</a></span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_FTRL_TRUNC_FL_SHIFT))&amp;ENET_FTRL_TRUNC_FL_MASK)</span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="comment">/* TACC Bit Fields */</span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga88e7d546b2d5198aaecb2755eeaca679"> 5383</a></span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_MASK                   0x1u</span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad6be72a0d8613b7d2e2a173821caf724"> 5384</a></span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_SHIFT                  0</span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae79332fd3040e628268621a4525f8ce1"> 5385</a></span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_MASK                     0x8u</span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf007c15a11d87397188a6d940575309f"> 5386</a></span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_SHIFT                    3</span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad5d647fe5be39e4571d94f84415f4613"> 5387</a></span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_MASK                    0x10u</span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1ab45d57f4375fd64bc08ca9cb53341b"> 5388</a></span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_SHIFT                   4</span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="comment">/* RACC Bit Fields */</span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafe0e825e683582136a9e9c723b59119a"> 5390</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_MASK                    0x1u</span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad53cc0a7d4324a869efd43688f6bb88e"> 5391</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_SHIFT                   0</span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa80ccc3df7b2b157efa6363fa2cbb66f"> 5392</a></span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_MASK                     0x2u</span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacdb8d85ecbbc4e98709f880277fd4e3c"> 5393</a></span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_SHIFT                    1</span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga853ee7c551a69a87b8bb9feb9e6bcd42"> 5394</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_MASK                    0x4u</span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5fc6d1cec21b565a6c3a6fba5b9b61a4"> 5395</a></span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_SHIFT                   2</span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga591e216898eadc84023405031bd74543"> 5396</a></span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_MASK                   0x40u</span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga64a03ab6a1228c5c8f9cad7d7b9444da"> 5397</a></span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_SHIFT                  6</span></div><div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac74a3eea05cf48034e6891edbbf92428"> 5398</a></span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_MASK                   0x80u</span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa96c07fba3d15bc1cdd32bd4f7b94998"> 5399</a></span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_SHIFT                  7</span></div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="comment">/* RMON_T_PACKETS Bit Fields */</span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaae18bf5610b11cd5c5418e426bfc9faf"> 5401</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_MASK          0xFFFFu</span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaedbb5b49e8c1f579fb37ff45c77739b1"> 5402</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_SHIFT         0</span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8e671cdf2c95c8dfd6c9260b47360901"> 5403</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_PACKETS_TXPKTS_SHIFT))&amp;ENET_RMON_T_PACKETS_TXPKTS_MASK)</span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="comment">/* RMON_T_BC_PKT Bit Fields */</span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga025847a04f4151ea174abb193896779d"> 5405</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_MASK           0xFFFFu</span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga85a6d86c558cd12bad95c0bd1fa9ac42"> 5406</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_SHIFT          0</span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga44c8eef437f06566360fde04150c385c"> 5407</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_BC_PKT_TXPKTS_SHIFT))&amp;ENET_RMON_T_BC_PKT_TXPKTS_MASK)</span></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="comment">/* RMON_T_MC_PKT Bit Fields */</span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf3856023c28aa2585937b9b2e3e46fcd"> 5409</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_MASK           0xFFFFu</span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5b480910d2725a8c75b23a0327898400"> 5410</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_SHIFT          0</span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacb7fa6647506149367368bd1abcdc94e"> 5411</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_MC_PKT_TXPKTS_SHIFT))&amp;ENET_RMON_T_MC_PKT_TXPKTS_MASK)</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="comment">/* RMON_T_CRC_ALIGN Bit Fields */</span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacccd1e251e3c6aa0159af65a0aee2772"> 5413</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2736c6ffc11baa5ce09a120c967841e1"> 5414</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT       0</span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga46c296756912f29ddce9f6c181f6790d"> 5415</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT))&amp;ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK)</span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="comment">/* RMON_T_UNDERSIZE Bit Fields */</span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac79ab5e21dda24e10c602a553f1096bb"> 5417</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1e9b9d2818563f7ddb3d266af3e5bbfd"> 5418</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT       0</span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga90299d138525aced7aee63953319e8f4"> 5419</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT))&amp;ENET_RMON_T_UNDERSIZE_TXPKTS_MASK)</span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="comment">/* RMON_T_OVERSIZE Bit Fields */</span></div><div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac24da13e75404927ddc2e7a9f1dc9134"> 5421</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_MASK         0xFFFFu</span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa57896dafe9204df8f2d835281f03114"> 5422</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT        0</span></div><div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5e08d883d3486d606c248666912ac051"> 5423</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT))&amp;ENET_RMON_T_OVERSIZE_TXPKTS_MASK)</span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="comment">/* RMON_T_FRAG Bit Fields */</span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga165675b1bc4ead102b209af312a64e30"> 5425</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_MASK             0xFFFFu</span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaab8a0b71f5d34f28a4fc9c1cefd6c21"> 5426</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_SHIFT            0</span></div><div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga010507349cf682b907697293a4302774"> 5427</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_FRAG_TXPKTS_SHIFT))&amp;ENET_RMON_T_FRAG_TXPKTS_MASK)</span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="comment">/* RMON_T_JAB Bit Fields */</span></div><div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga94c366b90093533c7f2149d62fa72133"> 5429</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_MASK              0xFFFFu</span></div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac8ba73230f05449d87137e0a0c32d72a"> 5430</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_SHIFT             0</span></div><div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga708fa1bfbc3cf03da5b4beb7a24b8e67"> 5431</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_JAB_TXPKTS_SHIFT))&amp;ENET_RMON_T_JAB_TXPKTS_MASK)</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="comment">/* RMON_T_COL Bit Fields */</span></div><div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2acdc948ff9f17ae66ed9efd053cf3f4"> 5433</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_MASK              0xFFFFu</span></div><div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga04f557da802770a52c52f3e7eda944de"> 5434</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_SHIFT             0</span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0e3dd240f2ffd82851fe62e850caa39a"> 5435</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_COL_TXPKTS_SHIFT))&amp;ENET_RMON_T_COL_TXPKTS_MASK)</span></div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="comment">/* RMON_T_P64 Bit Fields */</span></div><div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1db32099fbc7f82b96894eceb27fadc7"> 5437</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_MASK              0xFFFFu</span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac06c1d984f1ef4f7fe433830c0c45398"> 5438</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_SHIFT             0</span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabad226cdad5fe7803f060d4379980bd2"> 5439</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P64_TXPKTS_SHIFT))&amp;ENET_RMON_T_P64_TXPKTS_MASK)</span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="comment">/* RMON_T_P65TO127 Bit Fields */</span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaebb8723106917311976e5e457d535e81"> 5441</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_MASK         0xFFFFu</span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga76051106460eb4da2d6c1349785902bf"> 5442</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_SHIFT        0</span></div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa6a23d4dd439429ea0e8393c80a1b540"> 5443</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P65TO127_TXPKTS_SHIFT))&amp;ENET_RMON_T_P65TO127_TXPKTS_MASK)</span></div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="comment">/* RMON_T_P128TO255 Bit Fields */</span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd52bd7bd4b45906ad5f62ca31f3edda"> 5445</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6ff37e25aa7ff61367f6637d29189b89"> 5446</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_SHIFT       0</span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac5d941cee86d2827cbbb7a52cbb771dd"> 5447</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P128TO255_TXPKTS_SHIFT))&amp;ENET_RMON_T_P128TO255_TXPKTS_MASK)</span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="comment">/* RMON_T_P256TO511 Bit Fields */</span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga85bc090787f3d1078d6f9181f4bbb671"> 5449</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae24403acde1f82a26d37e32743c259cf"> 5450</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_SHIFT       0</span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab00f7d9c011f220e5022eda482c3d411"> 5451</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P256TO511_TXPKTS_SHIFT))&amp;ENET_RMON_T_P256TO511_TXPKTS_MASK)</span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="comment">/* RMON_T_P512TO1023 Bit Fields */</span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf14272bdf0f12949bf600b571553adcb"> 5453</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_MASK       0xFFFFu</span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4a580b8a12cf238b78636beddc069555"> 5454</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_SHIFT      0</span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga22c752d3df4c9638eae841367dcd8e04"> 5455</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P512TO1023_TXPKTS_SHIFT))&amp;ENET_RMON_T_P512TO1023_TXPKTS_MASK)</span></div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="comment">/* RMON_T_P1024TO2047 Bit Fields */</span></div><div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga874fdbd030f1c4a977a7f989cb316a6c"> 5457</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_MASK      0xFFFFu</span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec4f9a8714bcb59e866d0e64b70f0fde"> 5458</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT     0</span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7d34dedcf25d5b7973dc87c620f61e75"> 5459</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT))&amp;ENET_RMON_T_P1024TO2047_TXPKTS_MASK)</span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="comment">/* RMON_T_P_GTE2048 Bit Fields */</span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6727e73f1f19091ffc8c3677c27cf51c"> 5461</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8ebafd824d8947f833675eeed78a3fb1"> 5462</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT       0</span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa17d4f1013a6f284d558190f7aab76ac"> 5463</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT))&amp;ENET_RMON_T_P_GTE2048_TXPKTS_MASK)</span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="comment">/* RMON_T_OCTETS Bit Fields */</span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5ad525f27fd78ec68eefefbff4b87b3a"> 5465</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd37d2d1ea131990ecfbae1a3c933f92"> 5466</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_SHIFT          0</span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga26928891c693eebf6309fdb2e2152615"> 5467</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_OCTETS_TXOCTS_SHIFT))&amp;ENET_RMON_T_OCTETS_TXOCTS_MASK)</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="comment">/* IEEE_T_FRAME_OK Bit Fields */</span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga23f952e4fec141cb90d9847d74dd50f0"> 5469</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_MASK          0xFFFFu</span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab12c920d9e9f6383e5981fb59764e3a9"> 5470</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_SHIFT         0</span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0d9fd1a5ed3e423377b644d61c9ee6a4"> 5471</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_FRAME_OK_COUNT_SHIFT))&amp;ENET_IEEE_T_FRAME_OK_COUNT_MASK)</span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="comment">/* IEEE_T_1COL Bit Fields */</span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7306aeb15187e2182972050a1dad04f1"> 5473</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5d76cc219ed04226ca7b8049d9acf2d6"> 5474</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_SHIFT             0</span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae4425db78c38e5e711a6fbcf76808d9d"> 5475</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_1COL_COUNT_SHIFT))&amp;ENET_IEEE_T_1COL_COUNT_MASK)</span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="comment">/* IEEE_T_MCOL Bit Fields */</span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8c5aa3e3b3754724a33b871ec266dfae"> 5477</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gafc71cbe43a3a04af9ab56efe38f08b82"> 5478</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_SHIFT             0</span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4cc2d69b86d1de93eb581bb43d37b243"> 5479</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_MCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_MCOL_COUNT_MASK)</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="comment">/* IEEE_T_DEF Bit Fields */</span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa51a7b5a53afb1d47cba1d900f9bf34f"> 5481</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gabbce06689e842f4caf2a19b2df8893c6"> 5482</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_SHIFT              0</span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga31ed2c1faca96c342cc4f2f9cc304d23"> 5483</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_DEF_COUNT_SHIFT))&amp;ENET_IEEE_T_DEF_COUNT_MASK)</span></div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="comment">/* IEEE_T_LCOL Bit Fields */</span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga041ada9082f15cabd8d535dba84fbfba"> 5485</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2c352d386efb6087a1449f6ff8e49e28"> 5486</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_SHIFT             0</span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3b0b578f77880f92db4d4515d5307a67"> 5487</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_LCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_LCOL_COUNT_MASK)</span></div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="comment">/* IEEE_T_EXCOL Bit Fields */</span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga4b5fe7076adb4e19e1271ca3f6f27d16"> 5489</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab0ed20dee5a8a4ad851053c9bb9359e8"> 5490</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_SHIFT            0</span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa05aef85a08b9877b13aa21b4b414443"> 5491</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_EXCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_EXCOL_COUNT_MASK)</span></div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="comment">/* IEEE_T_MACERR Bit Fields */</span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga36adf7b60171de45b210bfdec494e6a4"> 5493</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_MASK            0xFFFFu</span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga29ab60c8c05b2a4081ecdafe9cfa8b40"> 5494</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_SHIFT           0</span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga712a08e94df6987bb200e27b72044213"> 5495</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_MACERR_COUNT_SHIFT))&amp;ENET_IEEE_T_MACERR_COUNT_MASK)</span></div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="comment">/* IEEE_T_CSERR Bit Fields */</span></div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0672cfe66f04b84789c73a1eeb66ade"> 5497</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad924e12885d92c79e4ef3ec41026f929"> 5498</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_SHIFT            0</span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaecf8a547340b8a07699467f79f3989fc"> 5499</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_CSERR_COUNT_SHIFT))&amp;ENET_IEEE_T_CSERR_COUNT_MASK)</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="comment">/* IEEE_T_FDXFC Bit Fields */</span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab017cc2737c10a8709398a3a47dc3ade"> 5501</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga122b6e4e5176d31a1f66b7f04c18826f"> 5502</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_SHIFT            0</span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8c8fc6886dc17857025cdbc8da521a39"> 5503</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_FDXFC_COUNT_SHIFT))&amp;ENET_IEEE_T_FDXFC_COUNT_MASK)</span></div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="comment">/* IEEE_T_OCTETS_OK Bit Fields */</span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f934fd96f95ccb0d4faa6c215f86cf7"> 5505</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_MASK         0xFFFFFFFFu</span></div><div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga56ee9e359f04a1e6250f1fb5bf0ce288"> 5506</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT        0</span></div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga69bb269ecd63f2cf3d274f4e3bcccb9f"> 5507</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT))&amp;ENET_IEEE_T_OCTETS_OK_COUNT_MASK)</span></div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="comment">/* RMON_R_PACKETS Bit Fields */</span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaffeecf969d5f86c7d84c936ea078e859"> 5509</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_MASK           0xFFFFu</span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf03a05af7b6a3435e843eef9f55d8bba"> 5510</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_SHIFT          0</span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6564e8eb4dfe2940b5233b17edea14a4"> 5511</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_PACKETS_COUNT_SHIFT))&amp;ENET_RMON_R_PACKETS_COUNT_MASK)</span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="comment">/* RMON_R_BC_PKT Bit Fields */</span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaea4e90fb7dfef377bdfbd1ec0591c1a9"> 5513</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_MASK            0xFFFFu</span></div><div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaaadc28d495f1451106da4fcb1e2833ea"> 5514</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_SHIFT           0</span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad997cfc2457658dabbd489f83129f403"> 5515</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_BC_PKT_COUNT_SHIFT))&amp;ENET_RMON_R_BC_PKT_COUNT_MASK)</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="comment">/* RMON_R_MC_PKT Bit Fields */</span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaffc93969b103038343e11847c1dd49f0"> 5517</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_MASK            0xFFFFu</span></div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2bd574ecd5d63b6c391f9db9c33a22f6"> 5518</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_SHIFT           0</span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8407d8b93947fd3cb51d75cbc605c48d"> 5519</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_MC_PKT_COUNT_SHIFT))&amp;ENET_RMON_R_MC_PKT_COUNT_MASK)</span></div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="comment">/* RMON_R_CRC_ALIGN Bit Fields */</span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga281a3f038fe24ee481f4b620968e402f"> 5521</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gade379ca6709a28dd3014b9c0062145de"> 5522</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT        0</span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7ae15afbb7439b8f9879f90331f3679e"> 5523</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT))&amp;ENET_RMON_R_CRC_ALIGN_COUNT_MASK)</span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="comment">/* RMON_R_UNDERSIZE Bit Fields */</span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8a24b45ac31e9bb082d18e378e634dad"> 5525</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaea02d213bcae36ffe06ff62931d8af0d"> 5526</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_SHIFT        0</span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa7cdec7b69c65dc05143f3f864e6bbc4"> 5527</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_UNDERSIZE_COUNT_SHIFT))&amp;ENET_RMON_R_UNDERSIZE_COUNT_MASK)</span></div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment">/* RMON_R_OVERSIZE Bit Fields */</span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3d8f160025d5d600fd7206e6fc762fc1"> 5529</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_MASK          0xFFFFu</span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3e279c65a9e7d91eef6b4f228c028f47"> 5530</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_SHIFT         0</span></div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac5c81ea4fdcc881701c632c99e58a341"> 5531</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_OVERSIZE_COUNT_SHIFT))&amp;ENET_RMON_R_OVERSIZE_COUNT_MASK)</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="comment">/* RMON_R_FRAG Bit Fields */</span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5f5c83f39cebf731ec8d463d94ce3f03"> 5533</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5ef532dea7d45ccc23afff7d7c17c16f"> 5534</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_SHIFT             0</span></div><div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga83e66016eed8916198ebd6604af4e1aa"> 5535</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_FRAG_COUNT_SHIFT))&amp;ENET_RMON_R_FRAG_COUNT_MASK)</span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="comment">/* RMON_R_JAB Bit Fields */</span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga838c0d34688a6347e786a3a66de2fc66"> 5537</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec7a433149507aefe611734ae19e7878"> 5538</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_SHIFT              0</span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf4a53632e9204c3fa6b812bb2c924976"> 5539</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_JAB_COUNT_SHIFT))&amp;ENET_RMON_R_JAB_COUNT_MASK)</span></div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="comment">/* RMON_R_P64 Bit Fields */</span></div><div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga68d9c25cccce4ef0703577bf06b5bb58"> 5541</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf011d25e6625c11c485b9081f2b9a611"> 5542</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT_SHIFT              0</span></div><div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8504b7e1afe4a8f7f4d660ce32a0bb60"> 5543</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P64_COUNT_SHIFT))&amp;ENET_RMON_R_P64_COUNT_MASK)</span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="comment">/* RMON_R_P65TO127 Bit Fields */</span></div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2a632b9df359a8efad215ab90dc33157"> 5545</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_MASK          0xFFFFu</span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac93f4bae8a600e98833a132aa02065a0"> 5546</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_SHIFT         0</span></div><div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga38f2ba6958a5e0b6b5b4d147037e0c78"> 5547</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P65TO127_COUNT_SHIFT))&amp;ENET_RMON_R_P65TO127_COUNT_MASK)</span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="comment">/* RMON_R_P128TO255 Bit Fields */</span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2d2913a282b447ccbf47ab61daa15197"> 5549</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad89a09873f7fb8686264696f1bf396ea"> 5550</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_SHIFT        0</span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab372fe7172a4f45b6c4213ba33fbc596"> 5551</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P128TO255_COUNT_SHIFT))&amp;ENET_RMON_R_P128TO255_COUNT_MASK)</span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="comment">/* RMON_R_P256TO511 Bit Fields */</span></div><div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0e2ba73bff150ae6ebad2d1b312a6ba2"> 5553</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga884a28c733b9e8454b467dabce9d1059"> 5554</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_SHIFT        0</span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacf7caa034e550af1f45e8821dcebcb0e"> 5555</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P256TO511_COUNT_SHIFT))&amp;ENET_RMON_R_P256TO511_COUNT_MASK)</span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="comment">/* RMON_R_P512TO1023 Bit Fields */</span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga0b38c45c87433335a5cc1e65eaca9f67"> 5557</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_MASK        0xFFFFu</span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2cc28edd9bf71e3f65d514fd9e1ba3ba"> 5558</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_SHIFT       0</span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga116549b0b0b2c1813d9ffc1f6657a07d"> 5559</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P512TO1023_COUNT_SHIFT))&amp;ENET_RMON_R_P512TO1023_COUNT_MASK)</span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="comment">/* RMON_R_P1024TO2047 Bit Fields */</span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9e6dbfdcd74c5b14ff7987973c952753"> 5561</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_MASK       0xFFFFu</span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacf33c89b25640b4d44a0cc1a7e8ee178"> 5562</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_SHIFT      0</span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga48a1c9b8f8ca8200a90af7f0b7948e27"> 5563</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P1024TO2047_COUNT_SHIFT))&amp;ENET_RMON_R_P1024TO2047_COUNT_MASK)</span></div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="comment">/* RMON_R_P_GTE2048 Bit Fields */</span></div><div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf5df4a669f61146ee44ed2f49360b952"> 5565</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga904cd13cbfecbb28ad3eb52c05fd3df0"> 5566</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_SHIFT        0</span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa844aadcdf419a7c56585c6b46e08652"> 5567</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P_GTE2048_COUNT_SHIFT))&amp;ENET_RMON_R_P_GTE2048_COUNT_MASK)</span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="comment">/* RMON_R_OCTETS Bit Fields */</span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga31948c93e2594b779db5084f7c65a294"> 5569</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_MASK            0xFFFFFFFFu</span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga048e6dcb8662f710b44101a65f6bc6c8"> 5570</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_SHIFT           0</span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga9c8d0f6539dace79465f4e616914072c"> 5571</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_OCTETS_COUNT_SHIFT))&amp;ENET_RMON_R_OCTETS_COUNT_MASK)</span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="comment">/* IEEE_R_DROP Bit Fields */</span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga40514ce83587f1cd466ecbe7b007e571"> 5573</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadfe517b4bb1358a8934a04c3bfe94d9d"> 5574</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_SHIFT             0</span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga949d161e892827ef0d58e6dc6597885b"> 5575</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_DROP_COUNT_SHIFT))&amp;ENET_IEEE_R_DROP_COUNT_MASK)</span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="comment">/* IEEE_R_FRAME_OK Bit Fields */</span></div><div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga61cc0d2a38667a1263e2233c7f9a4270"> 5577</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_MASK          0xFFFFu</span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga18b9d145aab58ab10347846c95e949a3"> 5578</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_SHIFT         0</span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaad53aabe1c637f933cde5311c9042ac7"> 5579</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_FRAME_OK_COUNT_SHIFT))&amp;ENET_IEEE_R_FRAME_OK_COUNT_MASK)</span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="comment">/* IEEE_R_CRC Bit Fields */</span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga58cf98c5746ff20054f1870ab0c9bc5e"> 5581</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga68234049dc9eac210f0412acb75b5aad"> 5582</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_SHIFT              0</span></div><div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5f2922a546db478712a69bde97e43507"> 5583</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_CRC_COUNT_SHIFT))&amp;ENET_IEEE_R_CRC_COUNT_MASK)</span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="comment">/* IEEE_R_ALIGN Bit Fields */</span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga43a415932380ce1dd7a3c8dded1421a7"> 5585</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6a0f2d8593a546427d3f84a22dc05343"> 5586</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_SHIFT            0</span></div><div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6e6197d91cb433929a390c9355a43673"> 5587</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_ALIGN_COUNT_SHIFT))&amp;ENET_IEEE_R_ALIGN_COUNT_MASK)</span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment">/* IEEE_R_MACERR Bit Fields */</span></div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaec114f8a37da297fa258d22d3d275def"> 5589</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_MASK            0xFFFFu</span></div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga80d5b1a8081a8c2f0601dea66aeb5d04"> 5590</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_SHIFT           0</span></div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaefde5abf1a53c9ab231f653876924e7f"> 5591</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_MACERR_COUNT_SHIFT))&amp;ENET_IEEE_R_MACERR_COUNT_MASK)</span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="comment">/* IEEE_R_FDXFC Bit Fields */</span></div><div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gae1bb815cfd879ec0c78889dfcb089247"> 5593</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga31cd2bb10ff9c6d13dc7fede6f4d54d3"> 5594</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_SHIFT            0</span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7ca7799d3ca80b9a7927af20025f6cf9"> 5595</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_FDXFC_COUNT_SHIFT))&amp;ENET_IEEE_R_FDXFC_COUNT_MASK)</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="comment">/* IEEE_R_OCTETS_OK Bit Fields */</span></div><div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab0a6815c67b330a4261dae4a7da445b5"> 5597</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_MASK         0xFFFFFFFFu</span></div><div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8a406cf6c9e91cc4a0217bd3f885ab05"> 5598</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT        0</span></div><div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga45f6f91b88631d8bf05f2fdf05687bde"> 5599</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT))&amp;ENET_IEEE_R_OCTETS_OK_COUNT_MASK)</span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="comment">/* ATCR Bit Fields */</span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad410926040b6756be05d2278d21dea59"> 5601</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_MASK                        0x1u</span></div><div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf76be9f51320e23fe6b987d73a2b167b"> 5602</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_SHIFT                       0</span></div><div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga101674b5d969a97f418b6e7e60b4814d"> 5603</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_MASK                     0x4u</span></div><div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gace9d24d80cada8d29ddfc2d9c97595ba"> 5604</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_SHIFT                    2</span></div><div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga95712a56ae929380d83cd69b67781877"> 5605</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_MASK                    0x8u</span></div><div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaeee97384c53d1b0f6cd3780fd1d2f1db"> 5606</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_SHIFT                   3</span></div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6c11ce9b10275a6765a5ede784b2bf1f"> 5607</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_MASK                     0x10u</span></div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa3174823ddaff2166b78849f64a51785"> 5608</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_SHIFT                    4</span></div><div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga77bb996851465816022bc4775156bcfc"> 5609</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_MASK                    0x80u</span></div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga132378b49192464e6f7f3246b9c07d11"> 5610</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_SHIFT                   7</span></div><div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3a0c41e65b6be0a4ecf7952cd4ba33a9"> 5611</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_MASK                   0x200u</span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5920e6dc52564ba30bf8426b5cc14071"> 5612</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_SHIFT                  9</span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd8fe80e2e9c0c195beaf224632d0e65"> 5613</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_MASK                   0x800u</span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad427aa0f3d7b6595aaf79996904fe1ff"> 5614</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_SHIFT                  11</span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga183333c88147503540c9c79d092d5799"> 5615</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_MASK                     0x2000u</span></div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac12640c8f8383b91eafd801f7d13f218"> 5616</a></span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_SHIFT                    13</span></div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="comment">/* ATVR Bit Fields */</span></div><div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga2714eeb8f8fc55584ae1f08903279268"> 5618</a></span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf39338513eb4396791bd615bac83c136"> 5619</a></span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_SHIFT                    0</span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaccf108190376691ed3da804f145e3371"> 5620</a></span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATVR_ATIME_SHIFT))&amp;ENET_ATVR_ATIME_MASK)</span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="comment">/* ATOFF Bit Fields */</span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga71beb7d6b82e503c872b4ca86033742d"> 5622</a></span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6ee3bf7413489ccf980bb573591e692e"> 5623</a></span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_SHIFT                  0</span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5cf0d0c54f14f61d08d74f45edae8b40"> 5624</a></span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATOFF_OFFSET_SHIFT))&amp;ENET_ATOFF_OFFSET_MASK)</span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="comment">/* ATPER Bit Fields */</span></div><div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga86f89e80c9b16d19744517af3d775f57"> 5626</a></span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gadef7d222ae0f44afa4379b3a27e89978"> 5627</a></span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_SHIFT                  0</span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab2418a9dfbf8e0b5c7dd20714c14f791"> 5628</a></span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATPER_PERIOD_SHIFT))&amp;ENET_ATPER_PERIOD_MASK)</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="comment">/* ATCOR Bit Fields */</span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacbd6f1547546f95562a646e40ab095d3"> 5630</a></span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_MASK                      0x7FFFFFFFu</span></div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga5b25c79c73597f4700107d56a1cdcd91"> 5631</a></span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_SHIFT                     0</span></div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga97bb4a4c75d59a21afb9972077f03374"> 5632</a></span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCOR_COR_SHIFT))&amp;ENET_ATCOR_COR_MASK)</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="comment">/* ATINC Bit Fields */</span></div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga658c4082b327e6291ea190f5d2e7b8b6"> 5634</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_MASK                      0x7Fu</span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga876ed9c5bafbfc5e251c600dc3b1af58"> 5635</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_SHIFT                     0</span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8d15793d8ec37eb9f5c397303276da52"> 5636</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_SHIFT))&amp;ENET_ATINC_INC_MASK)</span></div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gad06628842cadf9dd5423d8bc31c32745"> 5637</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_MASK                 0x7F00u</span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga804dc6e92567b82a7f104c250841d03d"> 5638</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_SHIFT                8</span></div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gab460295776472a46a57f683ee98f1928"> 5639</a></span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_CORR_SHIFT))&amp;ENET_ATINC_INC_CORR_MASK)</span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="comment">/* ATSTMP Bit Fields */</span></div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaed2e3431a926b017dc138606295ff909"> 5641</a></span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga32c08f5d3821f0f0ff1f40b4ec0de035"> 5642</a></span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_SHIFT              0</span></div><div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaddba4ddcc6f73e074fa2cfae50028ac9"> 5643</a></span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATSTMP_TIMESTAMP_SHIFT))&amp;ENET_ATSTMP_TIMESTAMP_MASK)</span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="comment">/* TGSR Bit Fields */</span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gac4b5286f5096d79e0c3a286ad49cf102"> 5645</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_MASK                       0x1u</span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga636e49d8773de954ad946d32aa23eeb5"> 5646</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_SHIFT                      0</span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7cc2fdb7c10440f4ea4974b225588da0"> 5647</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_MASK                       0x2u</span></div><div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga05bf6e9ffee285ca3fb130b9c8948fa5"> 5648</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_SHIFT                      1</span></div><div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3bb5da9c3f3c88fc7784149aaf536e0c"> 5649</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_MASK                       0x4u</span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga8b692cdc1ae33167e75fc033385ea3f2"> 5650</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_SHIFT                      2</span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6346ae30393bacdf198cc24bbb538c4c"> 5651</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_MASK                       0x8u</span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf027fca605976ae3ebfc79ba1ba3f0e4"> 5652</a></span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_SHIFT                      3</span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga37a12f7e1bfb1e1c0a09b6664d09cde8"> 5654</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_MASK                      0x1u</span></div><div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga82b3d1ee96813bba32fb72ae120d7047"> 5655</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_SHIFT                     0</span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gacd9d9ec96fb7eb23ef9b22525d632424"> 5656</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_MASK                     0x3Cu</span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaf43c487f5c76a9af36293da5b3360865"> 5657</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_SHIFT                    2</span></div><div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga3d37a6772d89ad0e435b06bae3ec125d"> 5658</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TMODE_SHIFT))&amp;ENET_TCSR_TMODE_MASK)</span></div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga1a36ae4a9731e381fa9159387670143f"> 5659</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga35fcee5f4e7c9e5b69af4039ee4fa537"> 5660</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_SHIFT                      6</span></div><div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga79d70e9a593487d29ce2e6b9c9021c59"> 5661</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_MASK                        0x80u</span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#gaa0ab6243262f645ae70f481ba9c33203"> 5662</a></span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_SHIFT                       7</span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="comment">/* TCCR Bit Fields */</span></div><div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga6f9999013e2cb91eaf8ebbdc67ca9fe8"> 5664</a></span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga72e171b218136489e1e0b5dcb7aefab7"> 5665</a></span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_SHIFT                      0</span></div><div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___masks.html#ga7b276385d78bf216e8b3c0efb45d2f87"> 5666</a></span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCCR_TCC_SHIFT))&amp;ENET_TCCR_TCC_MASK)</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160; <span class="comment">/* end of group ENET_Register_Masks */</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;</div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;</div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="comment">/* ENET - Peripheral instance base addresses */</span></div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gac68335c7b2279435944fe8e837aeb697"> 5675</a></span>&#160;<span class="preprocessor">#define ENET_BASE                                (0x400C0000u)</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;</div><div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga4745105f505f3ab949d6a57fbe2a0ed5"> 5677</a></span>&#160;<span class="preprocessor">#define ENET                                     ((ENET_Type *)ENET_BASE)</span></div><div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gab64a2d991cc2bd76dd55ee25a52dcb5c"> 5678</a></span>&#160;<span class="preprocessor">#define ENET_BASE_PTR                            (ENET)</span></div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;</div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga14e5c3d5659dcf8b2cbc967aa645729e"> 5680</a></span>&#160;<span class="preprocessor">#define ENET_BASE_ADDRS                          { ENET_BASE }</span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;</div><div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gaa42b0a3bb4d738c4d78a36663b481ff8"> 5682</a></span>&#160;<span class="preprocessor">#define ENET_BASE_PTRS                           { ENET }</span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;</div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga42cb25446e48980b81b282094208c238"> 5684</a></span>&#160;<span class="preprocessor">#define ENET_Transmit_IRQS                       { ENET_Transmit_IRQn }</span></div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gab36042e83748d6b2571e171505777929"> 5685</a></span>&#160;<span class="preprocessor">#define ENET_Receive_IRQS                        { ENET_Receive_IRQn }</span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gaab04717ea6cc2c2ad897665e7865fae5"> 5686</a></span>&#160;<span class="preprocessor">#define ENET_Error_IRQS                          { ENET_Error_IRQn }</span></div><div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gaef031de2fb3450ad7eb5d930f46d8b47"> 5687</a></span>&#160;<span class="preprocessor">#define ENET_1588_Timer_IRQS                     { ENET_1588_Timer_IRQn }</span></div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;</div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="comment">   -- ENET - Register accessor macros</span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;</div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="comment">/* ENET - Register instance definitions */</span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="comment">/* ENET */</span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga4bbc86df12f271cea45cda0f6384d344"> 5701</a></span>&#160;<span class="preprocessor">#define ENET_EIR                                 ENET_EIR_REG(ENET)</span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga10ea5798672d95d4d5b41e03bfa8575e"> 5702</a></span>&#160;<span class="preprocessor">#define ENET_EIMR                                ENET_EIMR_REG(ENET)</span></div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga3527608cef8fbe6e0dc66fcc1dfb27b2"> 5703</a></span>&#160;<span class="preprocessor">#define ENET_RDAR                                ENET_RDAR_REG(ENET)</span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gae527e62ae40f914602970334ec655b8f"> 5704</a></span>&#160;<span class="preprocessor">#define ENET_TDAR                                ENET_TDAR_REG(ENET)</span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaa0c14338aab879a5c5c74b666e8d719a"> 5705</a></span>&#160;<span class="preprocessor">#define ENET_ECR                                 ENET_ECR_REG(ENET)</span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga9dd03bb1f28e0f0448c06de5fe7b1d34"> 5706</a></span>&#160;<span class="preprocessor">#define ENET_MMFR                                ENET_MMFR_REG(ENET)</span></div><div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga9082c4ae53f1e1cc797d66d609704821"> 5707</a></span>&#160;<span class="preprocessor">#define ENET_MSCR                                ENET_MSCR_REG(ENET)</span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga2530b37eec73ad22be9debcad7291c4b"> 5708</a></span>&#160;<span class="preprocessor">#define ENET_MIBC                                ENET_MIBC_REG(ENET)</span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga0d43b74a8c7f54671ee0c901ef5ae9b3"> 5709</a></span>&#160;<span class="preprocessor">#define ENET_RCR                                 ENET_RCR_REG(ENET)</span></div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga00a9f362bb873b6a0694d04c8e2f68e8"> 5710</a></span>&#160;<span class="preprocessor">#define ENET_TCR                                 ENET_TCR_REG(ENET)</span></div><div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaaf72af4f29bc6ba072cc1415e35a026f"> 5711</a></span>&#160;<span class="preprocessor">#define ENET_PALR                                ENET_PALR_REG(ENET)</span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga8f844c5ad58d3470ed9e3cfc03d2e4e4"> 5712</a></span>&#160;<span class="preprocessor">#define ENET_PAUR                                ENET_PAUR_REG(ENET)</span></div><div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga0b1b89d527330c7c410eb04cd1a6d6c4"> 5713</a></span>&#160;<span class="preprocessor">#define ENET_OPD                                 ENET_OPD_REG(ENET)</span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga049ca7f059b3db939ad71a47f8c0f9d3"> 5714</a></span>&#160;<span class="preprocessor">#define ENET_IAUR                                ENET_IAUR_REG(ENET)</span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gab06e0b1829eee12ad221556e8cc3521e"> 5715</a></span>&#160;<span class="preprocessor">#define ENET_IALR                                ENET_IALR_REG(ENET)</span></div><div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaa33c91e47e00635d456bade37b6e7f2b"> 5716</a></span>&#160;<span class="preprocessor">#define ENET_GAUR                                ENET_GAUR_REG(ENET)</span></div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga5583f0515d8a8b5efffcbc6231fc936c"> 5717</a></span>&#160;<span class="preprocessor">#define ENET_GALR                                ENET_GALR_REG(ENET)</span></div><div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gabebc3f80d0c64fea46df84341fe0d8fb"> 5718</a></span>&#160;<span class="preprocessor">#define ENET_TFWR                                ENET_TFWR_REG(ENET)</span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gacdb4ba5469e16e7a81433ad6429ac251"> 5719</a></span>&#160;<span class="preprocessor">#define ENET_RDSR                                ENET_RDSR_REG(ENET)</span></div><div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga585e49f04f732248e755fcdde2a95008"> 5720</a></span>&#160;<span class="preprocessor">#define ENET_TDSR                                ENET_TDSR_REG(ENET)</span></div><div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaca2c501a8b959012988c5afbc49a5d21"> 5721</a></span>&#160;<span class="preprocessor">#define ENET_MRBR                                ENET_MRBR_REG(ENET)</span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga3a6734cd0e85257c37e0c05d4ffbc760"> 5722</a></span>&#160;<span class="preprocessor">#define ENET_RSFL                                ENET_RSFL_REG(ENET)</span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gae9c5395d3848d4a058a936063d700242"> 5723</a></span>&#160;<span class="preprocessor">#define ENET_RSEM                                ENET_RSEM_REG(ENET)</span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga37f97efc6efc412c50baceeb4ab91c4c"> 5724</a></span>&#160;<span class="preprocessor">#define ENET_RAEM                                ENET_RAEM_REG(ENET)</span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga035a6a1b5ef7ee1a23d08e308353dc14"> 5725</a></span>&#160;<span class="preprocessor">#define ENET_RAFL                                ENET_RAFL_REG(ENET)</span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga3eac5aff9eaa1c46ff5354e673d539bc"> 5726</a></span>&#160;<span class="preprocessor">#define ENET_TSEM                                ENET_TSEM_REG(ENET)</span></div><div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga47ecd78dc31e243b8fadedac1a9c0ca7"> 5727</a></span>&#160;<span class="preprocessor">#define ENET_TAEM                                ENET_TAEM_REG(ENET)</span></div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaed0845118f63258ba6f9d9e0c4892b64"> 5728</a></span>&#160;<span class="preprocessor">#define ENET_TAFL                                ENET_TAFL_REG(ENET)</span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gabe58036eccc710309006a0f4cd5876da"> 5729</a></span>&#160;<span class="preprocessor">#define ENET_TIPG                                ENET_TIPG_REG(ENET)</span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaf0bf2bc9f38cc18b173e47f991e804a0"> 5730</a></span>&#160;<span class="preprocessor">#define ENET_FTRL                                ENET_FTRL_REG(ENET)</span></div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaad331e25ed239795b63e6f0c546efbbb"> 5731</a></span>&#160;<span class="preprocessor">#define ENET_TACC                                ENET_TACC_REG(ENET)</span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gab8cef4267c0501acfbe1f6d7e7bbf0c4"> 5732</a></span>&#160;<span class="preprocessor">#define ENET_RACC                                ENET_RACC_REG(ENET)</span></div><div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaa86be980a2a0cdfa7133cbba2d02fd4d"> 5733</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS                      ENET_RMON_T_PACKETS_REG(ENET)</span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gadc3115bf35fbd9a601fb7fec5e8518e1"> 5734</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT                       ENET_RMON_T_BC_PKT_REG(ENET)</span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gab5d1774f09344c97cb14cb81205e0cff"> 5735</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT                       ENET_RMON_T_MC_PKT_REG(ENET)</span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga69f8c3aea1ac5b0694446dce0cc4ff6b"> 5736</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN                    ENET_RMON_T_CRC_ALIGN_REG(ENET)</span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gac7beffe56548ecad6d37ce6dd73958ff"> 5737</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE                    ENET_RMON_T_UNDERSIZE_REG(ENET)</span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga70b790437654820ef8d2fb4ccd56bac6"> 5738</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE                     ENET_RMON_T_OVERSIZE_REG(ENET)</span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga79c1cf9a47efaba14d5ab93b7e760702"> 5739</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG                         ENET_RMON_T_FRAG_REG(ENET)</span></div><div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gab429b1b2658b8dc8f8900cc50243e7b2"> 5740</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB                          ENET_RMON_T_JAB_REG(ENET)</span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga4e024726e7b145f433759bf4e343bead"> 5741</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL                          ENET_RMON_T_COL_REG(ENET)</span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga55f52465e75b039a863770db93c2fddd"> 5742</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64                          ENET_RMON_T_P64_REG(ENET)</span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga76588cb610a5268fb112b219d3756934"> 5743</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127                     ENET_RMON_T_P65TO127_REG(ENET)</span></div><div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga46ecd6f991a973fb35eafaa7520edfa4"> 5744</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255                    ENET_RMON_T_P128TO255_REG(ENET)</span></div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga6b5b079c08add074de625720273e711f"> 5745</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511                    ENET_RMON_T_P256TO511_REG(ENET)</span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga9681a2de24b0515397a85b0c69d4e8df"> 5746</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023                   ENET_RMON_T_P512TO1023_REG(ENET)</span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga64849c42635761d448ba9b92129ddf3c"> 5747</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047                  ENET_RMON_T_P1024TO2047_REG(ENET)</span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga6437d0d25e4b3d0f218a27a6f1558eb1"> 5748</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048                    ENET_RMON_T_P_GTE2048_REG(ENET)</span></div><div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaafd6ce228ef03e734d1f2fa83d19d37c"> 5749</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS                       ENET_RMON_T_OCTETS_REG(ENET)</span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga321b9547e8c7a8dd69206b0d86ba917b"> 5750</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK                     ENET_IEEE_T_FRAME_OK_REG(ENET)</span></div><div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gae66d0c804b174cf33bec1d515ea032e8"> 5751</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL                         ENET_IEEE_T_1COL_REG(ENET)</span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gad96c85c312dbc71abf1716be0e465139"> 5752</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL                         ENET_IEEE_T_MCOL_REG(ENET)</span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga669d751037e044b7415910a465762fd5"> 5753</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF                          ENET_IEEE_T_DEF_REG(ENET)</span></div><div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga910889e1ce4ca3cb9c3cb3cca360c9a9"> 5754</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL                         ENET_IEEE_T_LCOL_REG(ENET)</span></div><div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gac4beb3a2331f2a6497df362de43e3072"> 5755</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL                        ENET_IEEE_T_EXCOL_REG(ENET)</span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga38b6b791435ad388824e6a0a20637452"> 5756</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR                       ENET_IEEE_T_MACERR_REG(ENET)</span></div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga21185b524641acfbeb1f2c5f1c7231bc"> 5757</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR                        ENET_IEEE_T_CSERR_REG(ENET)</span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga3816e7205f62c6b5a14dd88ef4cc0363"> 5758</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC                        ENET_IEEE_T_FDXFC_REG(ENET)</span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga3cae3e7cfe281844ec9bac51afdba9f0"> 5759</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK                    ENET_IEEE_T_OCTETS_OK_REG(ENET)</span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga320eaab3591dd85652568ed41eb0e816"> 5760</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS                      ENET_RMON_R_PACKETS_REG(ENET)</span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaebf9ade1ddf074f64cb7d3880cf48ffe"> 5761</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT                       ENET_RMON_R_BC_PKT_REG(ENET)</span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga7c12300a354d5e4d7fcdba27b63f0258"> 5762</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT                       ENET_RMON_R_MC_PKT_REG(ENET)</span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga25e7f9008cb3109fa60252ee05422a39"> 5763</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN                    ENET_RMON_R_CRC_ALIGN_REG(ENET)</span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gac02167e9de47c2ce9a0dfb51f0b24fa1"> 5764</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE                    ENET_RMON_R_UNDERSIZE_REG(ENET)</span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga0b81baf39415b445c3454ff4edd8ec4d"> 5765</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE                     ENET_RMON_R_OVERSIZE_REG(ENET)</span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gad0856e86288f36006ca6d4adc2a2547a"> 5766</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG                         ENET_RMON_R_FRAG_REG(ENET)</span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gac89cfeeea3d6804f8e5e5ec467472b7e"> 5767</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB                          ENET_RMON_R_JAB_REG(ENET)</span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga358714bb5af0b88fa0754074684960f1"> 5768</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64                          ENET_RMON_R_P64_REG(ENET)</span></div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga3a41b9ac512a20e1a99638ef76b9f2fa"> 5769</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127                     ENET_RMON_R_P65TO127_REG(ENET)</span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaaef2afce7e061100f21ed17b33452abe"> 5770</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255                    ENET_RMON_R_P128TO255_REG(ENET)</span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga42a4dce30341d5f9b2e76f53c27638c8"> 5771</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511                    ENET_RMON_R_P256TO511_REG(ENET)</span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga9c05f6cd159acd6a4c5d0b36b8a41252"> 5772</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023                   ENET_RMON_R_P512TO1023_REG(ENET)</span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga99cd39d027b2229cca4fccb4a632c18e"> 5773</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047                  ENET_RMON_R_P1024TO2047_REG(ENET)</span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga56a77b358a36b49a431e33c3c08b95a8"> 5774</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048                    ENET_RMON_R_P_GTE2048_REG(ENET)</span></div><div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gafcac9c606ebecf297e008fa0a7079327"> 5775</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS                       ENET_RMON_R_OCTETS_REG(ENET)</span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaccf89cd15d247486412191b1af3f77c3"> 5776</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP                         ENET_IEEE_R_DROP_REG(ENET)</span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga8dec0614e17f4be2b36f2ed6c68695ef"> 5777</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK                     ENET_IEEE_R_FRAME_OK_REG(ENET)</span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga517e6963ed94b067d5820f77694f9fb5"> 5778</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC                          ENET_IEEE_R_CRC_REG(ENET)</span></div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga3deebba7193f28275cb1598150dc3c91"> 5779</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN                        ENET_IEEE_R_ALIGN_REG(ENET)</span></div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga4d4f33d57b7f466b4ce6d2ebb575fc9f"> 5780</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR                       ENET_IEEE_R_MACERR_REG(ENET)</span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gac3b1be1bb00c5beae0960855d0a8920d"> 5781</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC                        ENET_IEEE_R_FDXFC_REG(ENET)</span></div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga403d0f99ada0b01ac91b2a422b434f2e"> 5782</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK                    ENET_IEEE_R_OCTETS_OK_REG(ENET)</span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaddc99bc80c74acbf3ea1d0099c0b094b"> 5783</a></span>&#160;<span class="preprocessor">#define ENET_ATCR                                ENET_ATCR_REG(ENET)</span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gacd0718dcf5c4b96802f4d79530981ca6"> 5784</a></span>&#160;<span class="preprocessor">#define ENET_ATVR                                ENET_ATVR_REG(ENET)</span></div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gadb1f06cd76fa4284e71f878d8bca3bc3"> 5785</a></span>&#160;<span class="preprocessor">#define ENET_ATOFF                               ENET_ATOFF_REG(ENET)</span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gab1ee2c63ab99b2852b846001222348b9"> 5786</a></span>&#160;<span class="preprocessor">#define ENET_ATPER                               ENET_ATPER_REG(ENET)</span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga82068cbad55dd89ea14b871137902992"> 5787</a></span>&#160;<span class="preprocessor">#define ENET_ATCOR                               ENET_ATCOR_REG(ENET)</span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga8f560381ef71df9de1566f1c8aa41d5b"> 5788</a></span>&#160;<span class="preprocessor">#define ENET_ATINC                               ENET_ATINC_REG(ENET)</span></div><div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gacaed95154b5ef8fb9cb13ab58a41fe2f"> 5789</a></span>&#160;<span class="preprocessor">#define ENET_ATSTMP                              ENET_ATSTMP_REG(ENET)</span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gac910cfad14ed30cac278739bf6929ed9"> 5790</a></span>&#160;<span class="preprocessor">#define ENET_TGSR                                ENET_TGSR_REG(ENET)</span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga2d3dd1fb2bd1ddd83fea41c2856afb31"> 5791</a></span>&#160;<span class="preprocessor">#define ENET_TCSR0                               ENET_TCSR_REG(ENET,0)</span></div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gaa4511992be3bcdc3e0ecd7c9629861ea"> 5792</a></span>&#160;<span class="preprocessor">#define ENET_TCCR0                               ENET_TCCR_REG(ENET,0)</span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#gac55abc833b6324d42896a994f766fe06"> 5793</a></span>&#160;<span class="preprocessor">#define ENET_TCSR1                               ENET_TCSR_REG(ENET,1)</span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga508662d68c6abbdb3a17cc62cf29a100"> 5794</a></span>&#160;<span class="preprocessor">#define ENET_TCCR1                               ENET_TCCR_REG(ENET,1)</span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga21b3e72b6e1c037ca832c45d63d99b7c"> 5795</a></span>&#160;<span class="preprocessor">#define ENET_TCSR2                               ENET_TCSR_REG(ENET,2)</span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga27aa44036da0711f59e2acfe5c98e33b"> 5796</a></span>&#160;<span class="preprocessor">#define ENET_TCCR2                               ENET_TCCR_REG(ENET,2)</span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga2ed276af054c1be2d6dc80eb7e62c5d5"> 5797</a></span>&#160;<span class="preprocessor">#define ENET_TCSR3                               ENET_TCSR_REG(ENET,3)</span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga71425ef7a21238436f0595fccd58d3b8"> 5798</a></span>&#160;<span class="preprocessor">#define ENET_TCCR3                               ENET_TCCR_REG(ENET,3)</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;</div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="comment">/* ENET - Register array accessors */</span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga2365729c36b81a48c98e1e720f0cd726"> 5801</a></span>&#160;<span class="preprocessor">#define ENET_TCSR(index)                         ENET_TCSR_REG(ENET,index)</span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___e_n_e_t___register___accessor___macros.html#ga825562724cc7a12f5f12f6ce79e48fa7"> 5802</a></span>&#160;<span class="preprocessor">#define ENET_TCCR(index)                         ENET_TCCR_REG(ENET,index)</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160; <span class="comment">/* end of group ENET_Register_Accessor_Macros */</span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;</div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160; <span class="comment">/* end of group ENET_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;</div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;</div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="comment">   -- EWM Peripheral Access Layer</span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;</div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTRL;                               </div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t SERV;                               </div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMPL;                               </div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMPH;                               </div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;} <a class="code" href="struct_e_w_m___type.html">EWM_Type</a>, *<a class="code" href="group___e_w_m___peripheral___access___layer.html#ga8c6d5c20c0d2bce4882678dc99f5f89a">EWM_MemMapPtr</a>;</div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="comment">   -- EWM - Register accessor macros</span></div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;</div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="comment">/* EWM - Register accessors */</span></div><div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga19c5b64d8c44409c3b6e74b1eb8fb521"> 5842</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div><div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga285d135a240a9d0a7c58b85a0b2dd23c"> 5843</a></span>&#160;<span class="preprocessor">#define EWM_SERV_REG(base)                       ((base)-&gt;SERV)</span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga8dc15064be76c4bce6641ce8569ddec1"> 5844</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_REG(base)                       ((base)-&gt;CMPL)</span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga6d62283bb76a789fff9844349d09464e"> 5845</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_REG(base)                       ((base)-&gt;CMPH)</span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160; <span class="comment">/* end of group EWM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;</div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;</div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="comment">   -- EWM Register Masks</span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;</div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga7426f0a484ad28b92efb90ef0e3f01fd"> 5862</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_MASK                      0x1u</span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gafac96f184ce423d5872e0ca6e258d004"> 5863</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_SHIFT                     0</span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga24fe6289cbd9e813f99fb721d28b7bb5"> 5864</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_MASK                      0x2u</span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gac397960fb320e62f5c89e057e9f5ce13"> 5865</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_SHIFT                     1</span></div><div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4366a1e4b346e8a61898588faa0ca7df"> 5866</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_MASK                       0x4u</span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga64cbcf45aac428b81d2ed6aab3cd0fe2"> 5867</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_SHIFT                      2</span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gab5aba63161ed0c5524fff6007d84f06b"> 5868</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_MASK                      0x8u</span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae89666da54b9dba35d0ac6e74542413d"> 5869</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_SHIFT                     3</span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="comment">/* SERV Bit Fields */</span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga45e5d6d64deeb807800e044bb82f318f"> 5871</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_MASK                    0xFFu</span></div><div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4aacdb92f0d1a2edcdf651328e741c6a"> 5872</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_SHIFT                   0</span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae68020a38e5cb5c1b85060cdfcaad1ef"> 5873</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_SERV_SERVICE_SHIFT))&amp;EWM_SERV_SERVICE_MASK)</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="comment">/* CMPL Bit Fields */</span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gaed4764277fd6da7338abe074b6ca509e"> 5875</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_MASK                   0xFFu</span></div><div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga34ba2acd3dfb6ac825d6ca812b4461fd"> 5876</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_SHIFT                  0</span></div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gab21f922dd31c0389d2431b0bad15c34a"> 5877</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPL_COMPAREL_SHIFT))&amp;EWM_CMPL_COMPAREL_MASK)</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="comment">/* CMPH Bit Fields */</span></div><div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2bba159a8c0eaace911da192c1747c73"> 5879</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_MASK                   0xFFu</span></div><div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga02d5e37ee2e38be4d3654c4eb0854cb5"> 5880</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_SHIFT                  0</span></div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gae012c25873f36888e3d0302060c97be5"> 5881</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPH_COMPAREH_SHIFT))&amp;EWM_CMPH_COMPAREH_MASK)</span></div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160; <span class="comment">/* end of group EWM_Register_Masks */</span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;</div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;</div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="comment">/* EWM - Peripheral instance base addresses */</span></div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga8609fc69000c45828e80571006c9c5c2"> 5890</a></span>&#160;<span class="preprocessor">#define EWM_BASE                                 (0x40061000u)</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;</div><div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga4c690a7633d3de9e8469adc23f784085"> 5892</a></span>&#160;<span class="preprocessor">#define EWM                                      ((EWM_Type *)EWM_BASE)</span></div><div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#gae3454b5b37183b746362498d1fafc40c"> 5893</a></span>&#160;<span class="preprocessor">#define EWM_BASE_PTR                             (EWM)</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;</div><div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga1c3d806fd3948bbda5da2601cda208b4"> 5895</a></span>&#160;<span class="preprocessor">#define EWM_BASE_ADDRS                           { EWM_BASE }</span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;</div><div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga8b79ee9e363583bee6122ee3da7952b2"> 5897</a></span>&#160;<span class="preprocessor">#define EWM_BASE_PTRS                            { EWM }</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;</div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#gac4f8bfcf7bfc6874ed0b321c67dd3111"> 5899</a></span>&#160;<span class="preprocessor">#define EWM_IRQS                                 { Watchdog_IRQn }</span></div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;</div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="comment">   -- EWM - Register accessor macros</span></div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;</div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="comment">/* EWM - Register instance definitions */</span></div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="comment">/* EWM */</span></div><div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga643f3468793754e6d82c2fd8cefb5df7"> 5913</a></span>&#160;<span class="preprocessor">#define EWM_CTRL                                 EWM_CTRL_REG(EWM)</span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#gad5ba7e470596823de41e4970dd7b8dee"> 5914</a></span>&#160;<span class="preprocessor">#define EWM_SERV                                 EWM_SERV_REG(EWM)</span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga80939a724dbc1614712bd9a4e148e95e"> 5915</a></span>&#160;<span class="preprocessor">#define EWM_CMPL                                 EWM_CMPL_REG(EWM)</span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#gaca7d16fcda675937b2e9df523618b7f9"> 5916</a></span>&#160;<span class="preprocessor">#define EWM_CMPH                                 EWM_CMPH_REG(EWM)</span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160; <span class="comment">/* end of group EWM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;</div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160; <span class="comment">/* end of group EWM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;</div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;</div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="comment">   -- FB Peripheral Access Layer</span></div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;</div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0xC */</span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSAR;                              </div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSMR;                              </div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSCR;                              </div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;  } CS[6];</div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;       uint8_t RESERVED_0[24];</div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSPMCR;                            </div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;} <a class="code" href="struct_f_b___type.html">FB_Type</a>, *<a class="code" href="group___f_b___peripheral___access___layer.html#gaf3dd7fbe0b347c71897767ba525a527c">FB_MemMapPtr</a>;</div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;</div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="comment">   -- FB - Register accessor macros</span></div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;</div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="comment">/* FB - Register accessors */</span></div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gad2d37e6a80e007f96ccc62dcb7adf429"> 5959</a></span>&#160;<span class="preprocessor">#define FB_CSAR_REG(base,index)                  ((base)-&gt;CS[index].CSAR)</span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga217b4d27e624164ff7bfeb2ea0055456"> 5960</a></span>&#160;<span class="preprocessor">#define FB_CSMR_REG(base,index)                  ((base)-&gt;CS[index].CSMR)</span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gafcddabc42b1be44a842cdc3280000d99"> 5961</a></span>&#160;<span class="preprocessor">#define FB_CSCR_REG(base,index)                  ((base)-&gt;CS[index].CSCR)</span></div><div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga9aa09b0b2e81180965cfa719540846dd"> 5962</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_REG(base)                      ((base)-&gt;CSPMCR)</span></div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160; <span class="comment">/* end of group FB_Register_Accessor_Macros */</span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;</div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;</div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="comment">   -- FB Register Masks</span></div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;</div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="comment">/* CSAR Bit Fields */</span></div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga917335c957f6472faf91ae0b244db487"> 5979</a></span>&#160;<span class="preprocessor">#define FB_CSAR_BA_MASK                          0xFFFF0000u</span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga098f6109a1dcc8cc007bca53c312810f"> 5980</a></span>&#160;<span class="preprocessor">#define FB_CSAR_BA_SHIFT                         16</span></div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga711f226d59ad769fe5112524c7dc7b66"> 5981</a></span>&#160;<span class="preprocessor">#define FB_CSAR_BA(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSAR_BA_SHIFT))&amp;FB_CSAR_BA_MASK)</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="comment">/* CSMR Bit Fields */</span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga746554e800a78e64f18c333f8b3dbd2c"> 5983</a></span>&#160;<span class="preprocessor">#define FB_CSMR_V_MASK                           0x1u</span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga62bde86e3e74e677b6cb555c806d1dc3"> 5984</a></span>&#160;<span class="preprocessor">#define FB_CSMR_V_SHIFT                          0</span></div><div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga40725292274706aa0a0c013201498f4b"> 5985</a></span>&#160;<span class="preprocessor">#define FB_CSMR_WP_MASK                          0x100u</span></div><div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga6d49da1d3aabbb8619673ac0fba95dd1"> 5986</a></span>&#160;<span class="preprocessor">#define FB_CSMR_WP_SHIFT                         8</span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9f7361c70716e7a39579b6418ae2c20c"> 5987</a></span>&#160;<span class="preprocessor">#define FB_CSMR_BAM_MASK                         0xFFFF0000u</span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga6a99aa1f2614f6287dfa8a83a2ceead4"> 5988</a></span>&#160;<span class="preprocessor">#define FB_CSMR_BAM_SHIFT                        16</span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2ef6f66f3c2595772b2fc4e841fc834e"> 5989</a></span>&#160;<span class="preprocessor">#define FB_CSMR_BAM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSMR_BAM_SHIFT))&amp;FB_CSMR_BAM_MASK)</span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="comment">/* CSCR Bit Fields */</span></div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaee04052f66392a6242d45c0598b8606a"> 5991</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BSTW_MASK                        0x8u</span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga34341b855043b3fbffcad2811084fec8"> 5992</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BSTW_SHIFT                       3</span></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac577e626a579979985c559866c940018"> 5993</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BSTR_MASK                        0x10u</span></div><div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga161827d21e9f36d9dc4a42a3fc287dd7"> 5994</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BSTR_SHIFT                       4</span></div><div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaef7f70f7c6d39c8e1de2a16ccb4b3ccb"> 5995</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BEM_MASK                         0x20u</span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2dd3f47a9401af7ae8838b7dc7c379f8"> 5996</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BEM_SHIFT                        5</span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga07623c4ea4b4dfdc64c7dc0431719350"> 5997</a></span>&#160;<span class="preprocessor">#define FB_CSCR_PS_MASK                          0xC0u</span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2cd33266c104fc645dcadaea7e659aa8"> 5998</a></span>&#160;<span class="preprocessor">#define FB_CSCR_PS_SHIFT                         6</span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2268294cb3a73b4f9643e72aba119dec"> 5999</a></span>&#160;<span class="preprocessor">#define FB_CSCR_PS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_PS_SHIFT))&amp;FB_CSCR_PS_MASK)</span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gae26d2b6451432c0000d30a23e541020f"> 6000</a></span>&#160;<span class="preprocessor">#define FB_CSCR_AA_MASK                          0x100u</span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaf3d9d750b7dddf0d1df65c98d7ecc7e1"> 6001</a></span>&#160;<span class="preprocessor">#define FB_CSCR_AA_SHIFT                         8</span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac8f4e3d4dba2c5e902c51e82cd870d9f"> 6002</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BLS_MASK                         0x200u</span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gabbdaea319c238ce8fc0ba6d79e29b411"> 6003</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BLS_SHIFT                        9</span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaf6ddd3e9e267951e4af3886b8bf0c54e"> 6004</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WS_MASK                          0xFC00u</span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga32c1c45a903fe04d1a3ffc5c2f95254f"> 6005</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WS_SHIFT                         10</span></div><div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1841831455a8eb60266de1720338fca6"> 6006</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_WS_SHIFT))&amp;FB_CSCR_WS_MASK)</span></div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2843fc1784996e04d8a936a38da538af"> 6007</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH_MASK                        0x30000u</span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac68c032af50701cb3bbc1f1448b5ba2c"> 6008</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH_SHIFT                       16</span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa98e7dddfbb686316efe80b91c74f4ef"> 6009</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_WRAH_SHIFT))&amp;FB_CSCR_WRAH_MASK)</span></div><div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga31adeea4793143604b28e1ca000b19df"> 6010</a></span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH_MASK                        0xC0000u</span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaade1cbb82ddd98295330c376eabcca7e"> 6011</a></span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH_SHIFT                       18</span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga54849fb23896ad9ddd312de4bb8d0a09"> 6012</a></span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_RDAH_SHIFT))&amp;FB_CSCR_RDAH_MASK)</span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaef9bac6317316a7b6d4e2df3526b206f"> 6013</a></span>&#160;<span class="preprocessor">#define FB_CSCR_ASET_MASK                        0x300000u</span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga287d608bea3c47b85bdd3d707460da64"> 6014</a></span>&#160;<span class="preprocessor">#define FB_CSCR_ASET_SHIFT                       20</span></div><div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa264e82012f6dff6f57409006aeb7f81"> 6015</a></span>&#160;<span class="preprocessor">#define FB_CSCR_ASET(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_ASET_SHIFT))&amp;FB_CSCR_ASET_MASK)</span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1bc7960fd554faa076ba6e34fddaf081"> 6016</a></span>&#160;<span class="preprocessor">#define FB_CSCR_EXTS_MASK                        0x400000u</span></div><div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga095a10ba51cbcdf10aca9bf9d5692613"> 6017</a></span>&#160;<span class="preprocessor">#define FB_CSCR_EXTS_SHIFT                       22</span></div><div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga38d5806081b68b58dff2b73abcab4d1a"> 6018</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWSEN_MASK                       0x800000u</span></div><div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gad89987be24118d73c55bf5e97ab5e8d7"> 6019</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWSEN_SHIFT                      23</span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1036d22baaa692a66480d3ef93bc9729"> 6020</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWS_MASK                         0xFC000000u</span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1ba720e1700a6ddc15457b55d8fbb376"> 6021</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWS_SHIFT                        26</span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga8c204c94806499d2bbc6acc6e829e80a"> 6022</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_SWS_SHIFT))&amp;FB_CSCR_SWS_MASK)</span></div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="comment">/* CSPMCR Bit Fields */</span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2c198cc055fa5fd82f9f9441613af96d"> 6024</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5_MASK                    0xF000u</span></div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa406022bcdd78d1d96d379efcf539ca7"> 6025</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5_SHIFT                   12</span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga61aeb8bb9251b57140fde249ce7670fa"> 6026</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP5_SHIFT))&amp;FB_CSPMCR_GROUP5_MASK)</span></div><div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa24d34ff345a0131f93f71c38e20b7a5"> 6027</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4_MASK                    0xF0000u</span></div><div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga53fde1abc71ae9149418ea7fb6e53fba"> 6028</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4_SHIFT                   16</span></div><div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga5bc5cb1164507be89f7cf0324491d5f1"> 6029</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP4_SHIFT))&amp;FB_CSPMCR_GROUP4_MASK)</span></div><div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac53d0fcbc3464725ceda1d20147fe98c"> 6030</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3_MASK                    0xF00000u</span></div><div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9f0b849b6cb1a2f629dcd23a0a0a4306"> 6031</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3_SHIFT                   20</span></div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga5f46c89a4298c3b2b367d829487dcb4b"> 6032</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP3_SHIFT))&amp;FB_CSPMCR_GROUP3_MASK)</span></div><div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga594596b281baba23e03cb37fbf0a05db"> 6033</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2_MASK                    0xF000000u</span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga332a2c4e7103b2f21af54da036518928"> 6034</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2_SHIFT                   24</span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga90ca2c9ade016544de01e8ff18906bdc"> 6035</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP2_SHIFT))&amp;FB_CSPMCR_GROUP2_MASK)</span></div><div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga735fd2a0040e9ad1122a3c3fc8e28193"> 6036</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1_MASK                    0xF0000000u</span></div><div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9c83850dcb3efe92a0404101e5afbdca"> 6037</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1_SHIFT                   28</span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gad8cfbe8c479a928d91e215283db376af"> 6038</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP1_SHIFT))&amp;FB_CSPMCR_GROUP1_MASK)</span></div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160; <span class="comment">/* end of group FB_Register_Masks */</span></div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;</div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;</div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="comment">/* FB - Peripheral instance base addresses */</span></div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___f_b___peripheral___access___layer.html#ga0d4d1f953f53702b3ffbbc10fb7ec30d"> 6047</a></span>&#160;<span class="preprocessor">#define FB_BASE                                  (0x4000C000u)</span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;</div><div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="group___f_b___peripheral___access___layer.html#gafa56f653aa38688ca538ba26fcde993c"> 6049</a></span>&#160;<span class="preprocessor">#define FB                                       ((FB_Type *)FB_BASE)</span></div><div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group___f_b___peripheral___access___layer.html#gace69013248279ed94480b3d6f6aa9fa6"> 6050</a></span>&#160;<span class="preprocessor">#define FB_BASE_PTR                              (FB)</span></div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;</div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group___f_b___peripheral___access___layer.html#gaaf7a0f4fce443d227db43982f175a3fb"> 6052</a></span>&#160;<span class="preprocessor">#define FB_BASE_ADDRS                            { FB_BASE }</span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;</div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group___f_b___peripheral___access___layer.html#ga0aa36a3189de1e68b58234782768941a"> 6054</a></span>&#160;<span class="preprocessor">#define FB_BASE_PTRS                             { FB }</span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;</div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="comment">   -- FB - Register accessor macros</span></div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;</div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="comment">/* FB - Register instance definitions */</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="comment">/* FB */</span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga444494eb7e637dcea435c4dc66ed7cd4"> 6068</a></span>&#160;<span class="preprocessor">#define FB_CSAR0                                 FB_CSAR_REG(FB,0)</span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gae35baa34099e965e4d9da6d74c723412"> 6069</a></span>&#160;<span class="preprocessor">#define FB_CSMR0                                 FB_CSMR_REG(FB,0)</span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga4dc6cf9d294cbc4edba6420b9f38a776"> 6070</a></span>&#160;<span class="preprocessor">#define FB_CSCR0                                 FB_CSCR_REG(FB,0)</span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gaebd16f39ec44a2a444f72aa80567d84c"> 6071</a></span>&#160;<span class="preprocessor">#define FB_CSAR1                                 FB_CSAR_REG(FB,1)</span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gaf4ae8350ff50e05617a0c20a888f7d98"> 6072</a></span>&#160;<span class="preprocessor">#define FB_CSMR1                                 FB_CSMR_REG(FB,1)</span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga779a99ad40919a1fcb72119db239a8d3"> 6073</a></span>&#160;<span class="preprocessor">#define FB_CSCR1                                 FB_CSCR_REG(FB,1)</span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga8d6a95439b3eb0674253cb08a44a6a52"> 6074</a></span>&#160;<span class="preprocessor">#define FB_CSAR2                                 FB_CSAR_REG(FB,2)</span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga714542115e32871df2f596d34f9778f2"> 6075</a></span>&#160;<span class="preprocessor">#define FB_CSMR2                                 FB_CSMR_REG(FB,2)</span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga83a40f5cce744e6d9010a2d44a1bdbe0"> 6076</a></span>&#160;<span class="preprocessor">#define FB_CSCR2                                 FB_CSCR_REG(FB,2)</span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gaeb2eeb947ae48a18e68351757decde18"> 6077</a></span>&#160;<span class="preprocessor">#define FB_CSAR3                                 FB_CSAR_REG(FB,3)</span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gae1a4303b901ac766293493b58fe2e501"> 6078</a></span>&#160;<span class="preprocessor">#define FB_CSMR3                                 FB_CSMR_REG(FB,3)</span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gab8dddf42dec6c5d0c457ea947b335e78"> 6079</a></span>&#160;<span class="preprocessor">#define FB_CSCR3                                 FB_CSCR_REG(FB,3)</span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga85235e470f6702746f44c992fe5a4490"> 6080</a></span>&#160;<span class="preprocessor">#define FB_CSAR4                                 FB_CSAR_REG(FB,4)</span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga33bb04f006bbb7cbcd2e2f72a999949c"> 6081</a></span>&#160;<span class="preprocessor">#define FB_CSMR4                                 FB_CSMR_REG(FB,4)</span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gab771a3e18c902983f93e07239d58e2fc"> 6082</a></span>&#160;<span class="preprocessor">#define FB_CSCR4                                 FB_CSCR_REG(FB,4)</span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga7544de60ace9753e7f900e2ad700c007"> 6083</a></span>&#160;<span class="preprocessor">#define FB_CSAR5                                 FB_CSAR_REG(FB,5)</span></div><div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga30af2b4c4790c87f28b2761b0961a1a3"> 6084</a></span>&#160;<span class="preprocessor">#define FB_CSMR5                                 FB_CSMR_REG(FB,5)</span></div><div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gad2feac4ee9e7a92e473f726b0cecfd1a"> 6085</a></span>&#160;<span class="preprocessor">#define FB_CSCR5                                 FB_CSCR_REG(FB,5)</span></div><div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gacdb4ae53131e76a6096a02f481365ab7"> 6086</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR                                FB_CSPMCR_REG(FB)</span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;</div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="comment">/* FB - Register array accessors */</span></div><div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gafb432f269a18e47cd30799747cda8873"> 6089</a></span>&#160;<span class="preprocessor">#define FB_CSAR(index)                           FB_CSAR_REG(FB,index)</span></div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga14a62d27a57615fb6190c66792d497cd"> 6090</a></span>&#160;<span class="preprocessor">#define FB_CSMR(index)                           FB_CSMR_REG(FB,index)</span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga45583f20ab3a1942b7fa6d13f6566a39"> 6091</a></span>&#160;<span class="preprocessor">#define FB_CSCR(index)                           FB_CSCR_REG(FB,index)</span></div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160; <span class="comment">/* end of group FB_Register_Accessor_Macros */</span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;</div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160; <span class="comment">/* end of group FB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;</div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;</div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="comment">   -- FMC Peripheral Access Layer</span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;</div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFAPR;                             </div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFB0CR;                            </div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFB1CR;                            </div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;       uint8_t RESERVED_0[244];</div><div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#afbef7be4132f76a31f1a0e0311c2fc92"> 6118</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW0S[4];                       </div><div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#a283e3e05f6df99bb519c742e82b9780d"> 6119</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW1S[4];                       </div><div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#ac6ab468a5fa5f4676e320650f42acb51"> 6120</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW2S[4];                       </div><div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="struct_f_m_c___type.html#a35dd309b49b2d2e1092a1ada9beece08"> 6121</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAGVDW3S[4];                       </div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;       uint8_t RESERVED_1[192];</div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x200, array step: index*0x20, index2*0x8 */</span></div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA_U;                            </div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA_L;                            </div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;  } <a class="code" href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>[4][4];</div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;} <a class="code" href="struct_f_m_c___type.html">FMC_Type</a>, *<a class="code" href="group___f_m_c___peripheral___access___layer.html#ga741a598985d162c64122976fd37df2a8">FMC_MemMapPtr</a>;</div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;</div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="comment">   -- FMC - Register accessor macros</span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;</div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="comment">/* FMC - Register accessors */</span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7665629e583f9fcadd41da61df6f735a"> 6140</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_REG(base)                      ((base)-&gt;PFAPR)</span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga649247bd1f9692d5676abc8295aa760f"> 6141</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_REG(base)                     ((base)-&gt;PFB0CR)</span></div><div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gab2e6001f0fe90cc1e40413b4de0998f7"> 6142</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_REG(base)                     ((base)-&gt;PFB1CR)</span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga3282a41aef2d6dda9997b0b3c273bb5e"> 6143</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S_REG(base,index)             ((base)-&gt;TAGVDW0S[index])</span></div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga46414611eff014d9addd13d6f03bcb20"> 6144</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S_REG(base,index)             ((base)-&gt;TAGVDW1S[index])</span></div><div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gad38efd11667432ffac106977963f4317"> 6145</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S_REG(base,index)             ((base)-&gt;TAGVDW2S[index])</span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga55ed90931822defa680632f67db0ca6b"> 6146</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S_REG(base,index)             ((base)-&gt;TAGVDW3S[index])</span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga3815d67d783bd291e01211ac4c0f4a52"> 6147</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_REG(base,index,index2)        ((base)-&gt;SET[index][index2].DATA_U)</span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga283c734592187ae02ee61bc0f43cbfbd"> 6148</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_REG(base,index,index2)        ((base)-&gt;SET[index][index2].DATA_L)</span></div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160; <span class="comment">/* end of group FMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;</div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;</div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="comment">   -- FMC Register Masks</span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;</div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="comment">/* PFAPR Bit Fields */</span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac1ee4a2aca52fe6f68d05ce0b43dd6b8"> 6165</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_MASK                      0x3u</span></div><div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaff9b97ca7b6e58fe7aa92c088e2f2fe1"> 6166</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_SHIFT                     0</span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab97b8b95ec08fb228b89f8d69109e233"> 6167</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M0AP_SHIFT))&amp;FMC_PFAPR_M0AP_MASK)</span></div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8b0888db1811509a1b7581445a8a1573"> 6168</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_MASK                      0xCu</span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac50a9d09140ddfce2457e804b44d2ce5"> 6169</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_SHIFT                     2</span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad2184109a8267fe065c175e7121dc572"> 6170</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M1AP_SHIFT))&amp;FMC_PFAPR_M1AP_MASK)</span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab3e23f648e34da06b351ac745476f30c"> 6171</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_MASK                      0x30u</span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga05f65455021f093de56e9e086f7185ee"> 6172</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_SHIFT                     4</span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga625b34ad30829e1f89f056738b94bcff"> 6173</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M2AP_SHIFT))&amp;FMC_PFAPR_M2AP_MASK)</span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae2347dc5794bb1de5793cd2a1c31854f"> 6174</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_MASK                      0xC0u</span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gacb37659011a95dffc2216ccedfafb212"> 6175</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_SHIFT                     6</span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga958e56a4db58fd1840e7460f611af1fa"> 6176</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M3AP_SHIFT))&amp;FMC_PFAPR_M3AP_MASK)</span></div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7a4045976082b3e527eddd6a51204aaa"> 6177</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_MASK                      0x300u</span></div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab5d59455fa080c08cf37d632a2b698cc"> 6178</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_SHIFT                     8</span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga20f0161a402dbe046613f474f38ab1e7"> 6179</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M4AP_SHIFT))&amp;FMC_PFAPR_M4AP_MASK)</span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga85d2b86b0ca3d8a66162fbf7b5394ad7"> 6180</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_MASK                      0xC00u</span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf26c0e236405436e3ceb23fa596ce8a5"> 6181</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_SHIFT                     10</span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga999fd0b70fe768b1d7171fecf2914776"> 6182</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M5AP_SHIFT))&amp;FMC_PFAPR_M5AP_MASK)</span></div><div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa369bff90649d5651eec5c6a306b3502"> 6183</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_MASK                      0x3000u</span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga20c7a1c28737c267b2210e13f7483628"> 6184</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_SHIFT                     12</span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3b0984be7cff1cbfc30c8c9fe2402b9b"> 6185</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M6AP_SHIFT))&amp;FMC_PFAPR_M6AP_MASK)</span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga87c7451b98f752717c6122892b4fc9a9"> 6186</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_MASK                      0xC000u</span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8117d628a5889cb4983db0cc892e669c"> 6187</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_SHIFT                     14</span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9b319489763e3896418dc291ca062b1e"> 6188</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M7AP_SHIFT))&amp;FMC_PFAPR_M7AP_MASK)</span></div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5f6efa8c02f2a2f04d5b62f8de35e9a9"> 6189</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_MASK                     0x10000u</span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5d7609bb54910d8b7be4dc3b868c040c"> 6190</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_SHIFT                    16</span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3288aee0551874c34ce18211489a5f74"> 6191</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_MASK                     0x20000u</span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf51c3aa2255cc9c8efe5c2a705593f8f"> 6192</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_SHIFT                    17</span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga25320b4377f5b7137bece86c278122a4"> 6193</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_MASK                     0x40000u</span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga52792f2b60fa3fef0d38b172867adfe9"> 6194</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_SHIFT                    18</span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7ec6298e08ea7c43a5233d895ebb3c06"> 6195</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_MASK                     0x80000u</span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga0de5ac6c72c9bc67057f028f4a946539"> 6196</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_SHIFT                    19</span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa1b82d16461f952ac2b92896f79059a3"> 6197</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_MASK                     0x100000u</span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf06886cc4a8e2d455cef47f111ac8a4b"> 6198</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_SHIFT                    20</span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4ac647b6c05fcd080c70febe293bd169"> 6199</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_MASK                     0x200000u</span></div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga1efe3150392c8b3b9e4f42ec43bfef39"> 6200</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_SHIFT                    21</span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6d5a68ef8363082c0c7077c380e7aad6"> 6201</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_MASK                     0x400000u</span></div><div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5ff1d949214bab253e7b426ca8fb6884"> 6202</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_SHIFT                    22</span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac0652379651a8388e65f2e96358b72f1"> 6203</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_MASK                     0x800000u</span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4589e8d60db033a3ab174e976a5d3dcf"> 6204</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_SHIFT                    23</span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="comment">/* PFB0CR Bit Fields */</span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9eede1bc45bf3cbaf00b4e9960f5e7eb"> 6206</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_MASK                   0x1u</span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac7bd1c5a4c5f35eb2d02351977e6a274"> 6207</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_SHIFT                  0</span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab46173be15cdda210e83a041f8eeb809"> 6208</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE_MASK                    0x2u</span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9fccb996200782cf4a1ec8d2418da2e5"> 6209</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE_SHIFT                   1</span></div><div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaff35af9c8bc3c5cf2f6bf9dd76253a02"> 6210</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE_MASK                    0x4u</span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gabe5b35383e6d2198f45bc66429b0ce61"> 6211</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE_SHIFT                   2</span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga093ec774220ef7557784c2cea999502e"> 6212</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE_MASK                    0x8u</span></div><div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7595313d5ea6aa0ddb4fa755bad06110"> 6213</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE_SHIFT                   3</span></div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2ef77cab94225466d9301d03fc02b432"> 6214</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE_MASK                    0x10u</span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf25cde827cdccda0268d84a381fb8ab2"> 6215</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE_SHIFT                   4</span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2ba15c609c4ff7e43ed4d6119b704ddd"> 6216</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC_MASK                      0xE0u</span></div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga45e4e9c3fff1241f2d1fffa05825efc8"> 6217</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC_SHIFT                     5</span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gadcd46a402d7624898e087fc4bb20c38d"> 6218</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CRC_SHIFT))&amp;FMC_PFB0CR_CRC_MASK)</span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac03a4c507c37a0a18312d87c64e1ec5d"> 6219</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW_MASK                     0x60000u</span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gacfb3dd701c01e307d578e1fd0d048149"> 6220</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW_SHIFT                    17</span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5a6f11afbd35da0cef573491fa35d7b7"> 6221</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0MW_SHIFT))&amp;FMC_PFB0CR_B0MW_MASK)</span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga74a064f6c3eaf054162fde2404485904"> 6222</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV_MASK                  0x80000u</span></div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa086ecdb24a1217c39116b73aca5ac4f"> 6223</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV_SHIFT                 19</span></div><div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad64b080bc4174e9af7d04246befca017"> 6224</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_MASK                 0xF00000u</span></div><div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga987dfe8d13ee805246f048943fcb9ee5"> 6225</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_SHIFT                20</span></div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7479958e36ef48e44a9342dde2f075df"> 6226</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CINV_WAY_SHIFT))&amp;FMC_PFB0CR_CINV_WAY_MASK)</span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga84cd7c7d92e93b07f7c0f8d7cf003b98"> 6227</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_MASK                 0xF000000u</span></div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3629d923b58bcbe6202254d72c69fab9"> 6228</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_SHIFT                24</span></div><div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga891aff14fe52073658bd2479dffb4681"> 6229</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CLCK_WAY_SHIFT))&amp;FMC_PFB0CR_CLCK_WAY_MASK)</span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6231856131c9747d8bf0b2bebcf4f172"> 6230</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC_MASK                   0xF0000000u</span></div><div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gafc34ff86025a1657d05d3f6a2de1ec7f"> 6231</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC_SHIFT                  28</span></div><div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga0741c38adeb4e926ab47b65f71ab369d"> 6232</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0RWSC_SHIFT))&amp;FMC_PFB0CR_B0RWSC_MASK)</span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="comment">/* PFB1CR Bit Fields */</span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga420c5676807fc85197707ac092c58221"> 6234</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_MASK                   0x1u</span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8666915cae16d07904756da796935f3c"> 6235</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_SHIFT                  0</span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga282ed00b64bb32336610c04d1404e86d"> 6236</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE_MASK                    0x2u</span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6685876e76f4ea584622a68f6bea6b56"> 6237</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE_SHIFT                   1</span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad8ceabcc8b8c9f94ac2216c3bf87f3af"> 6238</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE_MASK                    0x4u</span></div><div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9a6d2f7bfce24b100a34731744602db7"> 6239</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE_SHIFT                   2</span></div><div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga54e7a000de93d88f2b6287e197890347"> 6240</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE_MASK                    0x8u</span></div><div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab0d831cd340d45b11c048d8a51bb9e15"> 6241</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE_SHIFT                   3</span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa101cb7bed362dfe0e710d0215b4b150"> 6242</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE_MASK                    0x10u</span></div><div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga47fc3edc8a93d72c87293c77167eb953"> 6243</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE_SHIFT                   4</span></div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga06524893e4c90b6159ef3dbd4ad4c876"> 6244</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW_MASK                     0x60000u</span></div><div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2a6575dba057107bf40bb006ff912294"> 6245</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW_SHIFT                    17</span></div><div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga57e60313cf505baa2cbfb48138a4d746"> 6246</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1MW_SHIFT))&amp;FMC_PFB1CR_B1MW_MASK)</span></div><div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3ab917a9071f70118eaabd80f2ec08e4"> 6247</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC_MASK                   0xF0000000u</span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga72daab1c5e2db3b1e521590edc2a153a"> 6248</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC_SHIFT                  28</span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6559adf24ec0a32fe28703fafd6a235e"> 6249</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1RWSC_SHIFT))&amp;FMC_PFB1CR_B1RWSC_MASK)</span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="comment">/* TAGVDW0S Bit Fields */</span></div><div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga53cc204af469276cc9972aff2749de4c"> 6251</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S_valid_MASK                  0x1u</span></div><div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4146a7816c19b4a472f7f0b4eca88677"> 6252</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S_valid_SHIFT                 0</span></div><div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga142a31eebf09fdb7f94e62f371e6a5f5"> 6253</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S_tag_MASK                    0x7FFE0u</span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga98f1e6497478f043fb34fa0657777807"> 6254</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S_tag_SHIFT                   5</span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf6713d1ea74fc0a7aac58b6cfb2f16a1"> 6255</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S_tag(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVDW0S_tag_SHIFT))&amp;FMC_TAGVDW0S_tag_MASK)</span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="comment">/* TAGVDW1S Bit Fields */</span></div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaed37a62e513bc50a18cccf4cd8ee671e"> 6257</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S_valid_MASK                  0x1u</span></div><div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2399e43fc56c8c9765ee4b259064eca0"> 6258</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S_valid_SHIFT                 0</span></div><div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga45f190c0d7ee9c842a0e5f5bedd047d1"> 6259</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S_tag_MASK                    0x7FFE0u</span></div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga796e1287dc06a1ccce8dde2de6ec177e"> 6260</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S_tag_SHIFT                   5</span></div><div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaee2594ff5f366b6b15fbf97934a7096b"> 6261</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S_tag(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVDW1S_tag_SHIFT))&amp;FMC_TAGVDW1S_tag_MASK)</span></div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="comment">/* TAGVDW2S Bit Fields */</span></div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9a9bd5d3c2ddb39468a566b7b33a67af"> 6263</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S_valid_MASK                  0x1u</span></div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7114b81f80486097779a48dbcf61574f"> 6264</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S_valid_SHIFT                 0</span></div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae2165ed5443bbd561078fa2ff8bf30e5"> 6265</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S_tag_MASK                    0x7FFE0u</span></div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5e8d91c514d82c1ce5419cf5120ba178"> 6266</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S_tag_SHIFT                   5</span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5bab632691e7c7f54e28b42b0898fbaf"> 6267</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S_tag(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVDW2S_tag_SHIFT))&amp;FMC_TAGVDW2S_tag_MASK)</span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="comment">/* TAGVDW3S Bit Fields */</span></div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3f4eebc3416cc79b7c513a836b8b670b"> 6269</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S_valid_MASK                  0x1u</span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae63177b0f086e164153f0b5f7240f11f"> 6270</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S_valid_SHIFT                 0</span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga541edb8adcd9202130abaea64cd8bf9a"> 6271</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S_tag_MASK                    0x7FFE0u</span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga575e10b20b9366a19e6cbc839fc3353b"> 6272</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S_tag_SHIFT                   5</span></div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab4e42df87d80871e55707c4fa55d7ac5"> 6273</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S_tag(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVDW3S_tag_SHIFT))&amp;FMC_TAGVDW3S_tag_MASK)</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="comment">/* DATA_U Bit Fields */</span></div><div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae43292c4f0149b2bc25d115b7f5a6ee9"> 6275</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_data_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa7a3b8bfa7aac03f2eef0b5e58dfbb44"> 6276</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_data_SHIFT                    0</span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga1d2a8d98c4d178ac289f37108e881404"> 6277</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_data(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_U_data_SHIFT))&amp;FMC_DATA_U_data_MASK)</span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="comment">/* DATA_L Bit Fields */</span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaefcb45152ed3dc9c4ac7b353f4eab44b"> 6279</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_data_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gabef8366f6d036877a0600a2594f08bfb"> 6280</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_data_SHIFT                    0</span></div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga10e9daea84fd57e92170db3aedf7610a"> 6281</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_data(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_L_data_SHIFT))&amp;FMC_DATA_L_data_MASK)</span></div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160; <span class="comment">/* end of group FMC_Register_Masks */</span></div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;</div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;</div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="comment">/* FMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral___access___layer.html#ga68a39e11ba4a19785d20a98954c7fc9e"> 6290</a></span>&#160;<span class="preprocessor">#define FMC_BASE                                 (0x4001F000u)</span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;</div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral___access___layer.html#ga970254e6dadedc433f57d43709636664"> 6292</a></span>&#160;<span class="preprocessor">#define FMC                                      ((FMC_Type *)FMC_BASE)</span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral___access___layer.html#ga0a740437b573e32e6b932bf729485fd9"> 6293</a></span>&#160;<span class="preprocessor">#define FMC_BASE_PTR                             (FMC)</span></div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;</div><div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral___access___layer.html#ga37283f414971381846ab9da2c77096b3"> 6295</a></span>&#160;<span class="preprocessor">#define FMC_BASE_ADDRS                           { FMC_BASE }</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;</div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral___access___layer.html#ga7ad26eb02eedda3bb7e2863700c32017"> 6297</a></span>&#160;<span class="preprocessor">#define FMC_BASE_PTRS                            { FMC }</span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;</div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="comment">   -- FMC - Register accessor macros</span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;</div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="comment">/* FMC - Register instance definitions */</span></div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="comment">/* FMC */</span></div><div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gafb8a8e5f889afe248ded426a27574f2e"> 6311</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR                                FMC_PFAPR_REG(FMC)</span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga6db90dbda9bc68851c6e87c489f18d73"> 6312</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR                               FMC_PFB0CR_REG(FMC)</span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaaa779f6efa9e2ffa004f9820c0dd2566"> 6313</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR                               FMC_PFB1CR_REG(FMC)</span></div><div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga08d4b90c8e72268ad41591521e7df7d7"> 6314</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S0                            FMC_TAGVDW0S_REG(FMC,0)</span></div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gab0cb5db7eacdaa6c0f4317a6af85ee1e"> 6315</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S1                            FMC_TAGVDW0S_REG(FMC,1)</span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga74a534e13d5db0a9bcce7f10e37bc98d"> 6316</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S2                            FMC_TAGVDW0S_REG(FMC,2)</span></div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga0cfffee406cc4429d4aab7ed7e8e1451"> 6317</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S3                            FMC_TAGVDW0S_REG(FMC,3)</span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga06a0f8e517965d9224e51648ba0fbf7f"> 6318</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S0                            FMC_TAGVDW1S_REG(FMC,0)</span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga089cf49c7833aff6e2300b18532a8e1a"> 6319</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S1                            FMC_TAGVDW1S_REG(FMC,1)</span></div><div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gac466600220fd4172e37384106a0f77cc"> 6320</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S2                            FMC_TAGVDW1S_REG(FMC,2)</span></div><div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gae601539314dd1b18462c38bf747a4451"> 6321</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S3                            FMC_TAGVDW1S_REG(FMC,3)</span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga40ad0668a152cfd1b14f0f4cc6264012"> 6322</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S0                            FMC_TAGVDW2S_REG(FMC,0)</span></div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga8a513c2837ecdde4dc6c8d265221e21f"> 6323</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S1                            FMC_TAGVDW2S_REG(FMC,1)</span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga96b2097b5e59287a5eea8dbf4f228105"> 6324</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S2                            FMC_TAGVDW2S_REG(FMC,2)</span></div><div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga3bef8dd49a5b11d930e9ec7ebdebad52"> 6325</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S3                            FMC_TAGVDW2S_REG(FMC,3)</span></div><div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gac8d280735ba899667641673164a497b0"> 6326</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S0                            FMC_TAGVDW3S_REG(FMC,0)</span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gacb51da652a95878391603e6bd6bd9e7e"> 6327</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S1                            FMC_TAGVDW3S_REG(FMC,1)</span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaa5f425b5b278d208a94361d641f31c64"> 6328</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S2                            FMC_TAGVDW3S_REG(FMC,2)</span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga694fa8a9ba73fb6acdc4648f20beaaa3"> 6329</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S3                            FMC_TAGVDW3S_REG(FMC,3)</span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7c5b3877003dd768343f89fd7558455e"> 6330</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S0U                            FMC_DATA_U_REG(FMC,0,0)</span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaa081e39991d4e898a56c459eda2c3676"> 6331</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S0L                            FMC_DATA_L_REG(FMC,0,0)</span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga8b9d94a605543c63369cd34c4264ff24"> 6332</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S1U                            FMC_DATA_U_REG(FMC,0,1)</span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga5879f6ad6d9950296a7eaa30f9bf3f02"> 6333</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S1L                            FMC_DATA_L_REG(FMC,0,1)</span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga6a9e7828997e571ab0e1f78b8f85fa19"> 6334</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S2U                            FMC_DATA_U_REG(FMC,0,2)</span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga76d576608b1df2e522027da1403768d2"> 6335</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S2L                            FMC_DATA_L_REG(FMC,0,2)</span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga0d29008df7a25b69a7857c94adff8fcf"> 6336</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S3U                            FMC_DATA_U_REG(FMC,0,3)</span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7bb8e9a85a00d7d012317595492fae06"> 6337</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S3L                            FMC_DATA_L_REG(FMC,0,3)</span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaeb4e4850a292a6bba6e755287f554ea9"> 6338</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S0U                            FMC_DATA_U_REG(FMC,1,0)</span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga43b0e66add315dac4fe970e209e434b9"> 6339</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S0L                            FMC_DATA_L_REG(FMC,1,0)</span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga30c866f7aa2adeeb2d449019c1f7039b"> 6340</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S1U                            FMC_DATA_U_REG(FMC,1,1)</span></div><div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gab52b4bf8c558d04c49bfa0a20d1cafb2"> 6341</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S1L                            FMC_DATA_L_REG(FMC,1,1)</span></div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gadc8bb3007b152c60cace1d061bdfc67d"> 6342</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S2U                            FMC_DATA_U_REG(FMC,1,2)</span></div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga50c3fd29774107844860ef196fbf78cb"> 6343</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S2L                            FMC_DATA_L_REG(FMC,1,2)</span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga6d7e4932c3f3f0436757873b39af9e5b"> 6344</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S3U                            FMC_DATA_U_REG(FMC,1,3)</span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga68cdb9b2230973b54d5f1f2af03a5be9"> 6345</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S3L                            FMC_DATA_L_REG(FMC,1,3)</span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga991517771fdc5c8e50ba680260593d43"> 6346</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S0U                            FMC_DATA_U_REG(FMC,2,0)</span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga73044b30a2de3079d62d5e744acc09a0"> 6347</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S0L                            FMC_DATA_L_REG(FMC,2,0)</span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga4b3697c84baab71bd56318b172357862"> 6348</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S1U                            FMC_DATA_U_REG(FMC,2,1)</span></div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga96f355e50380a1eaadd1907a52df348f"> 6349</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S1L                            FMC_DATA_L_REG(FMC,2,1)</span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7ff72f160a4e822da2bfa95e744ede86"> 6350</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S2U                            FMC_DATA_U_REG(FMC,2,2)</span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gab631ad563f8bbc26ba9c384a7f416861"> 6351</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S2L                            FMC_DATA_L_REG(FMC,2,2)</span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga59f0f5a643406681713a4539c84d541b"> 6352</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S3U                            FMC_DATA_U_REG(FMC,2,3)</span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gae9d5fd8a3eb20f5efe2fdb05e19ac046"> 6353</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S3L                            FMC_DATA_L_REG(FMC,2,3)</span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaa06e87b6cc753067dca5be72fc41a31d"> 6354</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S0U                            FMC_DATA_U_REG(FMC,3,0)</span></div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga89660b47a867d2a3134b914b4dbee77b"> 6355</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S0L                            FMC_DATA_L_REG(FMC,3,0)</span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaeadfc5f2cacbd3f52a296e6c63e97492"> 6356</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S1U                            FMC_DATA_U_REG(FMC,3,1)</span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gafeeb73409035761d7fcd28c2ad08b064"> 6357</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S1L                            FMC_DATA_L_REG(FMC,3,1)</span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaf1b6ad6d20a36b03f94464005980ae96"> 6358</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S2U                            FMC_DATA_U_REG(FMC,3,2)</span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gabfe7881853afc52d4422aabca043622f"> 6359</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S2L                            FMC_DATA_L_REG(FMC,3,2)</span></div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga82da23d575c1872d2c6f10fc3160241e"> 6360</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S3U                            FMC_DATA_U_REG(FMC,3,3)</span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga6b27f36c47ad8e255d971171b52ef1bd"> 6361</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S3L                            FMC_DATA_L_REG(FMC,3,3)</span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;</div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="comment">/* FMC - Register array accessors */</span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga3375d11483e5464eb9bb825a90b8e00e"> 6364</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S(index)                      FMC_TAGVDW0S_REG(FMC,index)</span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gadcbd467777503e44b998be1375b14daf"> 6365</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S(index)                      FMC_TAGVDW1S_REG(FMC,index)</span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga08a172b0ee7228b03453ec0dfecf081c"> 6366</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S(index)                      FMC_TAGVDW2S_REG(FMC,index)</span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gad7465a3ae84cfdb0bec808294dbfd388"> 6367</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S(index)                      FMC_TAGVDW3S_REG(FMC,index)</span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaa109b4be3b81d18c8d2c5b9afa04ff6f"> 6368</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U(index,index2)                 FMC_DATA_U_REG(FMC,index,index2)</span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gab67d123b384d58b8f86096b79e1f06f6"> 6369</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L(index,index2)                 FMC_DATA_L_REG(FMC,index,index2)</span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160; <span class="comment">/* end of group FMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;</div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160; <span class="comment">/* end of group FMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;</div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;</div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="comment">   -- FTFE Peripheral Access Layer</span></div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;</div><div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html"> 6391</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#aef000e29f3b219eb64c053000c22fe97"> 6392</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#aef000e29f3b219eb64c053000c22fe97">FSTAT</a>;                              </div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a06f204f3d6e31fa8b5c3af07bc098278"> 6393</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a06f204f3d6e31fa8b5c3af07bc098278">FCNFG</a>;                              </div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a9c289cf99054de8442c0847062613f18"> 6394</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_e___type.html#a9c289cf99054de8442c0847062613f18">FSEC</a>;                               </div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a4a588e9f6d971bfa0ec727d08935c72e"> 6395</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_e___type.html#a4a588e9f6d971bfa0ec727d08935c72e">FOPT</a>;                               </div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a9a966008c6b3e9777985b820a50c7634"> 6396</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a9a966008c6b3e9777985b820a50c7634">FCCOB3</a>;                             </div><div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a70dba78a9955734512a852eeea205781"> 6397</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a70dba78a9955734512a852eeea205781">FCCOB2</a>;                             </div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a3b45993d28df53171645290c45bdb55c"> 6398</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a3b45993d28df53171645290c45bdb55c">FCCOB1</a>;                             </div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a339e554f6ce0e1633a1e07f5ee9fd2ca"> 6399</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a339e554f6ce0e1633a1e07f5ee9fd2ca">FCCOB0</a>;                             </div><div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a4fa927e3370c85b13ea9ad67312d3ec1"> 6400</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a4fa927e3370c85b13ea9ad67312d3ec1">FCCOB7</a>;                             </div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a7355e1e5bbdc6795f789840a8b281087"> 6401</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a7355e1e5bbdc6795f789840a8b281087">FCCOB6</a>;                             </div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a94dea30a2694ee7f503572038ba68249"> 6402</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a94dea30a2694ee7f503572038ba68249">FCCOB5</a>;                             </div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#adfd02f97965934a771d87e054c1fde3e"> 6403</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#adfd02f97965934a771d87e054c1fde3e">FCCOB4</a>;                             </div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a547577f975c70d66760366cc120462b0"> 6404</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a547577f975c70d66760366cc120462b0">FCCOBB</a>;                             </div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a1b1815ddd62683aeabdeac281ff2b4e9"> 6405</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a1b1815ddd62683aeabdeac281ff2b4e9">FCCOBA</a>;                             </div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#adfbc3fe490e0f3d6d67facdc8e0d3497"> 6406</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#adfbc3fe490e0f3d6d67facdc8e0d3497">FCCOB9</a>;                             </div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a02485b6c951602d1fc7bc5c4ffc13994"> 6407</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a02485b6c951602d1fc7bc5c4ffc13994">FCCOB8</a>;                             </div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#acb3c733a52a45ab759f6a6d76d59b86c"> 6408</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#acb3c733a52a45ab759f6a6d76d59b86c">FPROT3</a>;                             </div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a9c86520f3dd610ad464ad0a595a761a9"> 6409</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a9c86520f3dd610ad464ad0a595a761a9">FPROT2</a>;                             </div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a76768ab2e99c7ff366200d94db19eeea"> 6410</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a76768ab2e99c7ff366200d94db19eeea">FPROT1</a>;                             </div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a85880705c28fcc199112e1ed40773677"> 6411</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a85880705c28fcc199112e1ed40773677">FPROT0</a>;                             </div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a1d386ff4b328960f430b4c63f61423fa"> 6412</a></span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#ae38802fa1bc51a2b95592c00674eeabb"> 6413</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#ae38802fa1bc51a2b95592c00674eeabb">FEPROT</a>;                             </div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___type.html#a0e61864bd2fa7d2a00f4b6fd9bfe83f2"> 6414</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_e___type.html#a0e61864bd2fa7d2a00f4b6fd9bfe83f2">FDPROT</a>;                             </div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;} <a class="code" href="struct_f_t_f_e___type.html">FTFE_Type</a>, *<a class="code" href="group___f_t_f_e___peripheral___access___layer.html#gac37467217ccb2dcaf0a50d86892b6fdd">FTFE_MemMapPtr</a>;</div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;</div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="comment">   -- FTFE - Register accessor macros</span></div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;</div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="comment">/* FTFE - Register accessors */</span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gabf4c2c796498e31d693220b4d239fd14"> 6428</a></span>&#160;<span class="preprocessor">#define FTFE_FSTAT_REG(base)                     ((base)-&gt;FSTAT)</span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga84f13fddb592a3aa6deada1bdaa73c52"> 6429</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_REG(base)                     ((base)-&gt;FCNFG)</span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga7070219abf6f2894a7d5ae36062e3fe5"> 6430</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_REG(base)                      ((base)-&gt;FSEC)</span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga8a733c7eb8ef5ff59083a0cef26b9389"> 6431</a></span>&#160;<span class="preprocessor">#define FTFE_FOPT_REG(base)                      ((base)-&gt;FOPT)</span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga0bcf88852ed1511003c2a4ee39327d0a"> 6432</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB3_REG(base)                    ((base)-&gt;FCCOB3)</span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gaf135ce2a8d28ce18ad16bd8b965d6546"> 6433</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB2_REG(base)                    ((base)-&gt;FCCOB2)</span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gaf76b6dd1ac06faa3e5bb9610805ff77a"> 6434</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB1_REG(base)                    ((base)-&gt;FCCOB1)</span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga9ba789e7566270e86861a325bb994115"> 6435</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB0_REG(base)                    ((base)-&gt;FCCOB0)</span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gabce22e13e4df05708ac71f8be18247c9"> 6436</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB7_REG(base)                    ((base)-&gt;FCCOB7)</span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga316ad370f1cf470a68e87f10d7b36ab1"> 6437</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB6_REG(base)                    ((base)-&gt;FCCOB6)</span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga5b354a0660870449f2b7afa8b13e43a8"> 6438</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB5_REG(base)                    ((base)-&gt;FCCOB5)</span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga211ffcfaf46f1ba8d5b32fbd4d1dca28"> 6439</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB4_REG(base)                    ((base)-&gt;FCCOB4)</span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga8d9fa6e59edfcbbb72b4cf4c500495f3"> 6440</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOBB_REG(base)                    ((base)-&gt;FCCOBB)</span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga2c1fdb064c3b83a80706bcabb81c88cf"> 6441</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOBA_REG(base)                    ((base)-&gt;FCCOBA)</span></div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gaf6f55c2b4d0ba68f354b31b30e3757f5"> 6442</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB9_REG(base)                    ((base)-&gt;FCCOB9)</span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gae0790024976a051b793b3cc22fd2d8f4"> 6443</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB8_REG(base)                    ((base)-&gt;FCCOB8)</span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga42160955dbea737acb10e834ead4e911"> 6444</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT3_REG(base)                    ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga7aec6eb359a86e456cd6de28dbab6659"> 6445</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT2_REG(base)                    ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga9147ed52d0357f7bdb91d136b8c06838"> 6446</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT1_REG(base)                    ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga7024bf9d1e8cf1398f67d78d1be555d1"> 6447</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT0_REG(base)                    ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gae47caafc6c1db5110ff9f1d11044b472"> 6448</a></span>&#160;<span class="preprocessor">#define FTFE_FEPROT_REG(base)                    ((base)-&gt;FEPROT)</span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gad73728d39d9904529c5a0bbc502587e1"> 6449</a></span>&#160;<span class="preprocessor">#define FTFE_FDPROT_REG(base)                    ((base)-&gt;FDPROT)</span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160; <span class="comment">/* end of group FTFE_Register_Accessor_Macros */</span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;</div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;</div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="comment">   -- FTFE Register Masks</span></div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;</div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga8144f9200ceb6565f82fb1a1fa7cc81f"> 6466</a></span>&#160;<span class="preprocessor">#define FTFE_FSTAT_MGSTAT0_MASK                  0x1u</span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga0b957ce5ef0e701ed13ad42b933d07c3"> 6467</a></span>&#160;<span class="preprocessor">#define FTFE_FSTAT_MGSTAT0_SHIFT                 0</span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga5e42a62c072299c6b9e89000a88d14a6"> 6468</a></span>&#160;<span class="preprocessor">#define FTFE_FSTAT_FPVIOL_MASK                   0x10u</span></div><div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad92dedd179d9ea0737c82d0e98e5d4ff"> 6469</a></span>&#160;<span class="preprocessor">#define FTFE_FSTAT_FPVIOL_SHIFT                  4</span></div><div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gac4af2fee557a255ba6f2d9aa5d32aaaa"> 6470</a></span>&#160;<span class="preprocessor">#define FTFE_FSTAT_ACCERR_MASK                   0x20u</span></div><div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga6bb97df7d14c6a986778b1d8acb765b8"> 6471</a></span>&#160;<span class="preprocessor">#define FTFE_FSTAT_ACCERR_SHIFT                  5</span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga2b7a9107390c7761ae8c4d5a4f8941af"> 6472</a></span>&#160;<span class="preprocessor">#define FTFE_FSTAT_RDCOLERR_MASK                 0x40u</span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga434a96f6b56c1c08f0f8c9e8c50ed9a8"> 6473</a></span>&#160;<span class="preprocessor">#define FTFE_FSTAT_RDCOLERR_SHIFT                6</span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab1b2afd287fd5012f586840b391110a9"> 6474</a></span>&#160;<span class="preprocessor">#define FTFE_FSTAT_CCIF_MASK                     0x80u</span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gac879e7876e19c43bd3d04bc1272e1be5"> 6475</a></span>&#160;<span class="preprocessor">#define FTFE_FSTAT_CCIF_SHIFT                    7</span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabd7f0b0695b1e55349fef4587df62034"> 6477</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_EEERDY_MASK                   0x1u</span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga9587828c6c069eca8571ac30f362db64"> 6478</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_EEERDY_SHIFT                  0</span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabfae504593e38f672188b415d986d4d3"> 6479</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_RAMRDY_MASK                   0x2u</span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga112f1ba27f929163498d8ba3f6fb6fdc"> 6480</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_RAMRDY_SHIFT                  1</span></div><div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga22150d49ad85cccc858cc662646709fc"> 6481</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_PFLSH_MASK                    0x4u</span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab11680c8c2af4bc8ca038d6653aa62f3"> 6482</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_PFLSH_SHIFT                   2</span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga3c2d728cfbe0780822279facccb6ea7b"> 6483</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_SWAP_MASK                     0x8u</span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga9cbd4373a827c093995738f21d5ec753"> 6484</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_SWAP_SHIFT                    3</span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga18ad048f9a72d6d052efabc10f60b3a5"> 6485</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_ERSSUSP_MASK                  0x10u</span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga14c085de5677c4af68c1bec36d7b78c3"> 6486</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_ERSSUSP_SHIFT                 4</span></div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga821b3e77482bd12d4807f67cceeb214b"> 6487</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_ERSAREQ_MASK                  0x20u</span></div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga3def3907e314c84b2b3c0490891c8bc4"> 6488</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_ERSAREQ_SHIFT                 5</span></div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad401ef9e82184d706725e195999b1b6d"> 6489</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_RDCOLLIE_MASK                 0x40u</span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad7f01bb5b4a2822faeec68491b844993"> 6490</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_RDCOLLIE_SHIFT                6</span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaff1694ff98f006483492c0e8748caf61"> 6491</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_CCIE_MASK                     0x80u</span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gac794dc0a13a52c3702e799d92141f7f5"> 6492</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG_CCIE_SHIFT                    7</span></div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad3ce37250b2d1b59816d2771ef828f7d"> 6494</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_SEC_MASK                       0x3u</span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabb0120ba7f17b8ba8a56d75322e90596"> 6495</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_SEC_SHIFT                      0</span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga40a3d5d921123a3ac7ea4c5a081e5a5e"> 6496</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FSEC_SEC_SHIFT))&amp;FTFE_FSEC_SEC_MASK)</span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabb6e4b7f5515626f6e19931ee6812e84"> 6497</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_FSLACC_MASK                    0xCu</span></div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga7e242828689c59247ae5c4e78dbea147"> 6498</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_FSLACC_SHIFT                   2</span></div><div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga7fc033cf747e62c1e7f01a2bdd6777ab"> 6499</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FSEC_FSLACC_SHIFT))&amp;FTFE_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga1eb5ff8901b0e60cc847e11e66096931"> 6500</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_MEEN_MASK                      0x30u</span></div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabcb6c110f2c3a61788237eb32991610d"> 6501</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_MEEN_SHIFT                     4</span></div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga108bfb67146722401793624ac45080fe"> 6502</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FSEC_MEEN_SHIFT))&amp;FTFE_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga7417ca1039c57d3a275bef88e0cfe6f1"> 6503</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_KEYEN_MASK                     0xC0u</span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gacd8d966f0f526c11eec0590854c258be"> 6504</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_KEYEN_SHIFT                    6</span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaf3cfda2df1d49468dfe24d96469b07a3"> 6505</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FSEC_KEYEN_SHIFT))&amp;FTFE_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gafbeb43ee4b3c54b91d39f7ac619c129f"> 6507</a></span>&#160;<span class="preprocessor">#define FTFE_FOPT_OPT_MASK                       0xFFu</span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaa36bd1377899a70f05455ce2b627f775"> 6508</a></span>&#160;<span class="preprocessor">#define FTFE_FOPT_OPT_SHIFT                      0</span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga342e8cc09bf4a65b74d1db1f1cf85273"> 6509</a></span>&#160;<span class="preprocessor">#define FTFE_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FOPT_OPT_SHIFT))&amp;FTFE_FOPT_OPT_MASK)</span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="comment">/* FCCOB3 Bit Fields */</span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga10bc3ec6bba0545905e9cc4c41264b67"> 6511</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB3_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad4804cedc12c2c61544737b797081590"> 6512</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB3_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga0f3bd12c016c6f252723a12ae330ed91"> 6513</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB3_CCOBn_SHIFT))&amp;FTFE_FCCOB3_CCOBn_MASK)</span></div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="comment">/* FCCOB2 Bit Fields */</span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga87254fe5b3a8f4a9c0251e3fac167128"> 6515</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB2_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga773bf70a49a9212d4fcbf025e64955d8"> 6516</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB2_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga4ace84bb4dfe61a301135516ca61de6b"> 6517</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB2_CCOBn_SHIFT))&amp;FTFE_FCCOB2_CCOBn_MASK)</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="comment">/* FCCOB1 Bit Fields */</span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaa7e9e9a1c18414790702792750daec89"> 6519</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB1_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaf6829788ff3fed81b298ec16ac8346b2"> 6520</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB1_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga74880c143b88606490751371eec37818"> 6521</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB1_CCOBn_SHIFT))&amp;FTFE_FCCOB1_CCOBn_MASK)</span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="comment">/* FCCOB0 Bit Fields */</span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga7499ddf982938188b06763fed98527fa"> 6523</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB0_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gadb81c85946e5b09d2a0a47521b4e2f04"> 6524</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB0_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaaaa890e477149e64e0a8168cf1b06fbe"> 6525</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB0_CCOBn_SHIFT))&amp;FTFE_FCCOB0_CCOBn_MASK)</span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="comment">/* FCCOB7 Bit Fields */</span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga6f03287a2909b3e7fa73cc115291fec7"> 6527</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB7_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga4b685969e78b9b85e14c8bf4561daf21"> 6528</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB7_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga842ed7bdaf4e63c178972f9687e478d5"> 6529</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB7_CCOBn_SHIFT))&amp;FTFE_FCCOB7_CCOBn_MASK)</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="comment">/* FCCOB6 Bit Fields */</span></div><div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga5143a0f11e338ce6e900d67a58e9ce55"> 6531</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB6_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga5271e588fb67a85b91f350cd6e15e3d4"> 6532</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB6_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaea3983b4c268847e9faa7badeb8096ef"> 6533</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB6_CCOBn_SHIFT))&amp;FTFE_FCCOB6_CCOBn_MASK)</span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="comment">/* FCCOB5 Bit Fields */</span></div><div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga1fed27b766792ecc82407cbddb36d6f8"> 6535</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB5_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaec76e9576208928867d1f819be0a8c66"> 6536</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB5_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga3e61570eff41ab6f16727520d6de2750"> 6537</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB5_CCOBn_SHIFT))&amp;FTFE_FCCOB5_CCOBn_MASK)</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="comment">/* FCCOB4 Bit Fields */</span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad17f10cdfff46d245fa4c9511a45e205"> 6539</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB4_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga83b627db8362dc2297b26ecbf2cae0a6"> 6540</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB4_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabce401f12c6def3ea6a54f3b879e51ed"> 6541</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB4_CCOBn_SHIFT))&amp;FTFE_FCCOB4_CCOBn_MASK)</span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="comment">/* FCCOBB Bit Fields */</span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga0c4f10213e785664769dccd3f31c19d9"> 6543</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOBB_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga486d3dca3c7da56602168363f9c474c2"> 6544</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOBB_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab601b12b309d08fd70c8ac7ffb71a8a5"> 6545</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOBB_CCOBn_SHIFT))&amp;FTFE_FCCOBB_CCOBn_MASK)</span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="comment">/* FCCOBA Bit Fields */</span></div><div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gacec52ac0397aa60e5278a27225d3506b"> 6547</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOBA_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gadac1a605014d4879d27ac5a1b5707c5e"> 6548</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOBA_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga39ad820ef25dff9352ef452ec48142e5"> 6549</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOBA_CCOBn_SHIFT))&amp;FTFE_FCCOBA_CCOBn_MASK)</span></div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="comment">/* FCCOB9 Bit Fields */</span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga6dd6be8d6e5ab42f88bc3864ff18988e"> 6551</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB9_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gae878f577523db2f4b3e57defa8d0aa9f"> 6552</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB9_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gad71cfcc7c31cfe8aee5f11aa4d6b2b74"> 6553</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB9_CCOBn_SHIFT))&amp;FTFE_FCCOB9_CCOBn_MASK)</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="comment">/* FCCOB8 Bit Fields */</span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab782fa18693d9a3113b2d58a492717b4"> 6555</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB8_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga4d31b50304dbb610e569fd53dcb8eed5"> 6556</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB8_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga9fde6899ba660799f46c3fe4ffd0d5fb"> 6557</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB8_CCOBn_SHIFT))&amp;FTFE_FCCOB8_CCOBn_MASK)</span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaa08f3df6f890d183bd5864a6d08dc3b9"> 6559</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT3_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga92b7eeff49fd75ccb8b325326e70967d"> 6560</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT3_PROT_SHIFT                   0</span></div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gada35908a1ae7d348cf4cd4098d04ad4a"> 6561</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FPROT3_PROT_SHIFT))&amp;FTFE_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gabb7b44e7187830da8206888d207d9e87"> 6563</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT2_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga64e4b03106065078a966a0505a18f7bc"> 6564</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT2_PROT_SHIFT                   0</span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab70774ece52ac5b648e7668853be4405"> 6565</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FPROT2_PROT_SHIFT))&amp;FTFE_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga1e6a0ea36b9fdb8f847e4a750172e45a"> 6567</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT1_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga0b97e40cb2ae6312e945abee0e35ad75"> 6568</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT1_PROT_SHIFT                   0</span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga0125c948b5a0d9a057225d1bd2d08967"> 6569</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FPROT1_PROT_SHIFT))&amp;FTFE_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gadeb846e611d1e77100baf8db858ae32c"> 6571</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT0_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gab968ce0cba033b854ff5ae5a5fbe2f34"> 6572</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT0_PROT_SHIFT                   0</span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga70a43ff9a877173f40765cb1f334567e"> 6573</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FPROT0_PROT_SHIFT))&amp;FTFE_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga40c56d65eabafe8b67bf9e28a1ab2856"> 6575</a></span>&#160;<span class="preprocessor">#define FTFE_FEPROT_EPROT_MASK                   0xFFu</span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaf93b562d4d3aa274707f0cd10d19a3b3"> 6576</a></span>&#160;<span class="preprocessor">#define FTFE_FEPROT_EPROT_SHIFT                  0</span></div><div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gadb8d52e77c8b850fe0dd6f751645ea63"> 6577</a></span>&#160;<span class="preprocessor">#define FTFE_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FEPROT_EPROT_SHIFT))&amp;FTFE_FEPROT_EPROT_MASK)</span></div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#ga04902a698b747ed3e15ec54795ea38ce"> 6579</a></span>&#160;<span class="preprocessor">#define FTFE_FDPROT_DPROT_MASK                   0xFFu</span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaa0430b877bb9f714aa8192ac4eb3980f"> 6580</a></span>&#160;<span class="preprocessor">#define FTFE_FDPROT_DPROT_SHIFT                  0</span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___masks.html#gaedb8c0b9187a153561329cd7a797a27c"> 6581</a></span>&#160;<span class="preprocessor">#define FTFE_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FDPROT_DPROT_SHIFT))&amp;FTFE_FDPROT_DPROT_MASK)</span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160; <span class="comment">/* end of group FTFE_Register_Masks */</span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;</div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;</div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="comment">/* FTFE - Peripheral instance base addresses */</span></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group___f_t_f_e___peripheral___access___layer.html#ga78ffb1457d354ca3ed49ee1b93b78193"> 6590</a></span>&#160;<span class="preprocessor">#define FTFE_BASE                                (0x40020000u)</span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;</div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group___f_t_f_e___peripheral___access___layer.html#ga08e0af7718eb3edb5211071bc350605c"> 6592</a></span>&#160;<span class="preprocessor">#define FTFE                                     ((FTFE_Type *)FTFE_BASE)</span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group___f_t_f_e___peripheral___access___layer.html#ga459f4097b9fd3f09e7bf790c17831f83"> 6593</a></span>&#160;<span class="preprocessor">#define FTFE_BASE_PTR                            (FTFE)</span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;</div><div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="group___f_t_f_e___peripheral___access___layer.html#gae4cbd5858122e7e88e3e6227507954ad"> 6595</a></span>&#160;<span class="preprocessor">#define FTFE_BASE_ADDRS                          { FTFE_BASE }</span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;</div><div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group___f_t_f_e___peripheral___access___layer.html#ga5ae2dee20c785365da3d603faf7a1dd2"> 6597</a></span>&#160;<span class="preprocessor">#define FTFE_BASE_PTRS                           { FTFE }</span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;</div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___f_t_f_e___peripheral___access___layer.html#gaaac748d7395492209690894787db8ce0"> 6599</a></span>&#160;<span class="preprocessor">#define FTFE_COMMAND_COMPLETE_IRQS               { FTFE_IRQn }</span></div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group___f_t_f_e___peripheral___access___layer.html#gaf8570868b30e7a06fe146f27610363d9"> 6600</a></span>&#160;<span class="preprocessor">#define FTFE_READ_COLLISION_IRQS                 { Read_Collision_IRQn }</span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;</div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="comment">   -- FTFE - Register accessor macros</span></div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;</div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="comment">/* FTFE - Register instance definitions */</span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="comment">/* FTFE */</span></div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga262aaaa34a863149e810f02771b6d273"> 6614</a></span>&#160;<span class="preprocessor">#define FTFE_FSTAT                               FTFE_FSTAT_REG(FTFE)</span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga38688bfb137954c12812f180861a565c"> 6615</a></span>&#160;<span class="preprocessor">#define FTFE_FCNFG                               FTFE_FCNFG_REG(FTFE)</span></div><div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga623e1a70bb4d7f5f5022d1258fcedae9"> 6616</a></span>&#160;<span class="preprocessor">#define FTFE_FSEC                                FTFE_FSEC_REG(FTFE)</span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gaab0dd9a2550bde356755491eaf4cfc1c"> 6617</a></span>&#160;<span class="preprocessor">#define FTFE_FOPT                                FTFE_FOPT_REG(FTFE)</span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga0c7edf4f74e0576c1c3c3f2013c44456"> 6618</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB3                              FTFE_FCCOB3_REG(FTFE)</span></div><div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gaa3ecdb713105ab6b3a3d3227c549f021"> 6619</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB2                              FTFE_FCCOB2_REG(FTFE)</span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga37831b29b86386cff23a70d127187ca8"> 6620</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB1                              FTFE_FCCOB1_REG(FTFE)</span></div><div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gaf52235da5788eee2bacc1993a2269c0a"> 6621</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB0                              FTFE_FCCOB0_REG(FTFE)</span></div><div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga0610d340193874af52c0617b4b57c040"> 6622</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB7                              FTFE_FCCOB7_REG(FTFE)</span></div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga3a9554cc266831ebcefc8d2bf5b0a0a9"> 6623</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB6                              FTFE_FCCOB6_REG(FTFE)</span></div><div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga2131feeef3bae0355e8c8f6b12000971"> 6624</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB5                              FTFE_FCCOB5_REG(FTFE)</span></div><div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga2fa401e4e5cc6362a899d71d9990ae4f"> 6625</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB4                              FTFE_FCCOB4_REG(FTFE)</span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gab14cbde77e1ceacb2121ebc23c7dc303"> 6626</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOBB                              FTFE_FCCOBB_REG(FTFE)</span></div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga8750a4679f66d05097b14cfae74b5c7a"> 6627</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOBA                              FTFE_FCCOBA_REG(FTFE)</span></div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gaf533edea01a89e373d77539293409371"> 6628</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB9                              FTFE_FCCOB9_REG(FTFE)</span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga25bf38100954cb14c00a0fdf8597b62e"> 6629</a></span>&#160;<span class="preprocessor">#define FTFE_FCCOB8                              FTFE_FCCOB8_REG(FTFE)</span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gab46a7c3a5ae715dc66728eb13cf71da3"> 6630</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT3                              FTFE_FPROT3_REG(FTFE)</span></div><div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga3aabda5c75e36fb5c6895b0e66a623be"> 6631</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT2                              FTFE_FPROT2_REG(FTFE)</span></div><div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga532eb1091cb04bce28c616a9a757a497"> 6632</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT1                              FTFE_FPROT1_REG(FTFE)</span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gad1227cc08c04f4c6cde5abf74c5571c2"> 6633</a></span>&#160;<span class="preprocessor">#define FTFE_FPROT0                              FTFE_FPROT0_REG(FTFE)</span></div><div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#gaf460a37b1f361cae1e5e9e2069cab4de"> 6634</a></span>&#160;<span class="preprocessor">#define FTFE_FEPROT                              FTFE_FEPROT_REG(FTFE)</span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group___f_t_f_e___register___accessor___macros.html#ga4ad786f1feef89b2e849ffe41a249bad"> 6635</a></span>&#160;<span class="preprocessor">#define FTFE_FDPROT                              FTFE_FDPROT_REG(FTFE)</span></div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160; <span class="comment">/* end of group FTFE_Register_Accessor_Macros */</span></div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;</div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160; <span class="comment">/* end of group FTFE_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;</div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;</div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="comment">   -- FTM Peripheral Access Layer</span></div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;</div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC;                                </div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;                               </div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MOD;                               </div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CnSC;                              </div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CnV;                               </div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;  } CONTROLS[8];</div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTIN;                             </div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t STATUS;                            </div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="lm4f120_2periph_2gpio_8c.html#a7bd2dbb6d9348368f3d96aa86dbad7a5">MODE</a>;                              </div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYNC;                              </div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OUTINIT;                           </div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OUTMASK;                           </div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="qdivrem_8c.html#a152dd91c3a7a672cde53646a9cb62594">COMBINE</a>;                           </div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEADTIME;                          </div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTTRIG;                           </div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POL;                               </div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMS;                               </div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER;                            </div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCTRL;                           </div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QDCTRL;                            </div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CONF;                              </div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTPOL;                            </div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYNCONF;                           </div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INVCTRL;                           </div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWOCTRL;                           </div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWMLOAD;                           </div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;} <a class="code" href="struct_f_t_m___type.html">FTM_Type</a>, *<a class="code" href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5">FTM_MemMapPtr</a>;</div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;</div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="comment">   -- FTM - Register accessor macros</span></div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;</div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="comment">/* FTM - Register accessors */</span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad1cbc88d5f7249287adb5366754deff1"> 6698</a></span>&#160;<span class="preprocessor">#define FTM_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad0b4abc8f99226e22d6bc6a1126a8e47"> 6699</a></span>&#160;<span class="preprocessor">#define FTM_CNT_REG(base)                        ((base)-&gt;CNT)</span></div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga880a1e0932f25d719922642bf24a0759"> 6700</a></span>&#160;<span class="preprocessor">#define FTM_MOD_REG(base)                        ((base)-&gt;MOD)</span></div><div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gac7ab18f1e82c379833dbaf01e0541691"> 6701</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_REG(base,index)                 ((base)-&gt;CONTROLS[index].CnSC)</span></div><div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gade9634b08289e23283d65e0b85aa8f2b"> 6702</a></span>&#160;<span class="preprocessor">#define FTM_CnV_REG(base,index)                  ((base)-&gt;CONTROLS[index].CnV)</span></div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad2208d9641bb52d062344f3bbf467d6d"> 6703</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_REG(base)                      ((base)-&gt;CNTIN)</span></div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga4cec1a1a019e0eea5d1d57a41cfa4d20"> 6704</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_REG(base)                     ((base)-&gt;STATUS)</span></div><div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gac6721d8c0d820dfde24dad153be55136"> 6705</a></span>&#160;<span class="preprocessor">#define FTM_MODE_REG(base)                       ((base)-&gt;MODE)</span></div><div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae56d9f6198c388377ce87fb5be02dfe0"> 6706</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REG(base)                       ((base)-&gt;SYNC)</span></div><div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaba20d1c0f19cccba4d31374bc26585cc"> 6707</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_REG(base)                    ((base)-&gt;OUTINIT)</span></div><div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga109174aa9e97a6e04573071c942addda"> 6708</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_REG(base)                    ((base)-&gt;OUTMASK)</span></div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga90eedd735bb2760dfe8aae6615ed7bd5"> 6709</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_REG(base)                    ((base)-&gt;COMBINE)</span></div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga674f9acdcb33dc79b3ab26178f0098e8"> 6710</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_REG(base)                   ((base)-&gt;DEADTIME)</span></div><div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf89cac15c7c4e4ea83f717b28e00d88f"> 6711</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_REG(base)                    ((base)-&gt;EXTTRIG)</span></div><div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9525ab8f8066931fe511722b30888360"> 6712</a></span>&#160;<span class="preprocessor">#define FTM_POL_REG(base)                        ((base)-&gt;POL)</span></div><div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga0e52ee8f1d5e149a11c2a41364549bac"> 6713</a></span>&#160;<span class="preprocessor">#define FTM_FMS_REG(base)                        ((base)-&gt;FMS)</span></div><div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf294cd79d00eb02b73a45209922993b7"> 6714</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_REG(base)                     ((base)-&gt;FILTER)</span></div><div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga3526b92dd4ace3ec076ac37ae5f2957f"> 6715</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_REG(base)                    ((base)-&gt;FLTCTRL)</span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gabdac200971bb9e418f543b7a11c02fb5"> 6716</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_REG(base)                     ((base)-&gt;QDCTRL)</span></div><div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa5a44ecf250b480be7446d8beed3cba1"> 6717</a></span>&#160;<span class="preprocessor">#define FTM_CONF_REG(base)                       ((base)-&gt;CONF)</span></div><div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga421b09e9029d887b487c4265469e4315"> 6718</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_REG(base)                     ((base)-&gt;FLTPOL)</span></div><div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf9fc200be2ca4557c5823f38b4f762ff"> 6719</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_REG(base)                    ((base)-&gt;SYNCONF)</span></div><div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga872c0021b76b69da07cb3347ac0d4ff4"> 6720</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_REG(base)                    ((base)-&gt;INVCTRL)</span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa202334c413cca2cae51f8ec80d4e537"> 6721</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_REG(base)                    ((base)-&gt;SWOCTRL)</span></div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga957410122c30463c8040dad4ae20f1e4"> 6722</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_REG(base)                    ((base)-&gt;PWMLOAD)</span></div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160; <span class="comment">/* end of group FTM_Register_Accessor_Macros */</span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;</div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;</div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;<span class="comment">   -- FTM Register Masks</span></div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;</div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d12f2131f28899f9d18b8e7fe12349f"> 6739</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_MASK                           0x7u</span></div><div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6"> 6740</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_SHIFT                          0</span></div><div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga065038b692ab15f728ec344376d66c5b"> 6741</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PS_SHIFT))&amp;FTM_SC_PS_MASK)</span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4a0ff5e0b4f7181e51e0139abfa6d7d3"> 6742</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_MASK                         0x18u</span></div><div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c8973dcfd297dfda1f057c14e1deb4b"> 6743</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        3</span></div><div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4c0b108bf05899c019de06f311cb5c89"> 6744</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CLKS_SHIFT))&amp;FTM_SC_CLKS_MASK)</span></div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaccb41101ca573d24de634c5a19d13467"> 6745</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_MASK                        0x20u</span></div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d4d626c21437a2b8b15e9a2a385727"> 6746</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       5</span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga65e89cf2978e1c61f40b229b66b3e7c8"> 6747</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_MASK                         0x40u</span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3d59d98a90d574503733c8a1abd2e7ae"> 6748</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        6</span></div><div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeea3d5615ca8e996e87e6f9aacdfb4fb"> 6749</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_MASK                          0x80u</span></div><div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f12d6f2ddbc4a71756f2b0203ab57dd"> 6750</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_SHIFT                         7</span></div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a984be18d311688f8a369a43f9145b6"> 6752</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_MASK                       0xFFFFu</span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacab5bfefd759b4b0d8e4949a872f96e2"> 6753</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      0</span></div><div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96ac13f31821791e3456cf6672b6a3b6"> 6754</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNT_COUNT_SHIFT))&amp;FTM_CNT_COUNT_MASK)</span></div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae815072c26d186e4ad07654080c7cb97"> 6756</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac10320219038f5acd0cc6ed04c4f1f48"> 6757</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80e3c2799c6f4480a6b8c983783ee052"> 6758</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MOD_SHIFT))&amp;FTM_MOD_MOD_MASK)</span></div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab38e53cd8f53bb325b849510374280f8"> 6760</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_MASK                        0x1u</span></div><div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86e1227e22b8a08811a810d4f8415ef1"> 6761</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       0</span></div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5c67eddb15cb1814ba34d7d65bcee29"> 6762</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       0x4u</span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae5475c81aa249750da2a97ee1d1d525a"> 6763</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      2</span></div><div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7f4800478dfa63921e229a7ea4a7c067"> 6764</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       0x8u</span></div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac508e0ba6b0d6cb0cdab5ef823a640d7"> 6765</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      3</span></div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8e0a97177b0413ce86f6780d47bb067"> 6766</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_MASK                        0x10u</span></div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8f21240c09b409447eb17431135f7448"> 6767</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       4</span></div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga88e610eb6f4e969823fa3cef98a3d8e4"> 6768</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_MASK                        0x20u</span></div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb80d087156b2b23c6c308cc3339487d"> 6769</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       5</span></div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2622c4a4a5b1c7b247c8b53d3f61c112"> 6770</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       0x40u</span></div><div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaba90b1420259332e1f67aa63aa8e560"> 6771</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      6</span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16fe13e36069f8d764bbb9bad111001f"> 6772</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_MASK                        0x80u</span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3f83c62029e371ae120c576015212bb"> 6773</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       7</span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaebf50ac59c7cc0b853a2a90b117ac395"> 6775</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_MASK                         0xFFFFu</span></div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga763735cc078e7480124e33026ff2fa22"> 6776</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        0</span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee6cacf155d736fa3c12612eae539dca"> 6777</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnV_VAL_SHIFT))&amp;FTM_CnV_VAL_MASK)</span></div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="comment">/* CNTIN Bit Fields */</span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5181f522d645ce312209c2258a1a06d0"> 6779</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      0xFFFFu</span></div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga174caa0423e0d00ae66b8adc3253ce60"> 6780</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     0</span></div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac20c0ad9416a41d291b1fed2313da2ea"> 6781</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNTIN_INIT_SHIFT))&amp;FTM_CNTIN_INIT_MASK)</span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ba703f87542e033b6c311c061ea9187"> 6783</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     0x1u</span></div><div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ea6740087a54ad02b40e7cf909f92aa"> 6784</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    0</span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf99cd78b57a27e6aa5fea6b587dc4e5f"> 6785</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     0x2u</span></div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae55718a94e09af32a6596131a1b7e45"> 6786</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    1</span></div><div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab75f4d4d1939e42385d1feb59b1eb363"> 6787</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     0x4u</span></div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94df65cce2bfdcf540b7870192e1e5ae"> 6788</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    2</span></div><div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01848bca7d5009780d57fb7ecdbdc70f"> 6789</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     0x8u</span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac407f69b8388265201670d565e9f4164"> 6790</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    3</span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac446951cc555fbf040895c15baa5a748"> 6791</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     0x10u</span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga07a64ef5825a5ae2bc35a0f5816ea652"> 6792</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    4</span></div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c12b3bd23aa6b86b73397ef3be611c4"> 6793</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     0x20u</span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96b5ed7438cebb87079abc1cc0ee7138"> 6794</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    5</span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga82a2b1d92f02ba202f6bd1990fb8f241"> 6795</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     0x40u</span></div><div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f112b0b325b70d32bbd926eb6297933"> 6796</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    6</span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44cfba5039f8d711537348ad97cc6cd3"> 6797</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     0x80u</span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04ac2f0031ce465f9d6c0b68cb9f0a76"> 6798</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    7</span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="comment">/* MODE Bit Fields */</span></div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3142bc5c6261a7c04c95844ef35edd5b"> 6800</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      0x1u</span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38df569e214287fa43254c2ddeafa5b5"> 6801</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     0</span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga069f8d36fce3b99bf22cf8e588b855bf"> 6802</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_MASK                       0x2u</span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0d0d007a2359f31a0cf50b06acef810c"> 6803</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      1</span></div><div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1178ceaccafa6eb9f10395901c75f7ba"> 6804</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      0x4u</span></div><div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36fb0f391d4b52f38caf711ba8d73ae7"> 6805</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     2</span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3993337287da1b6624d5f7d70f10b3d5"> 6806</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    0x8u</span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e9f1c44632b559046173b3b0db93170"> 6807</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   3</span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24f1ea5d7afd4ec88404e4867303aae5"> 6808</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    0x10u</span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab95eb2088da81d610805b949399d9bf9"> 6809</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   4</span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a3aedea37d5334fda2212d1f1424ce4"> 6810</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     0x60u</span></div><div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d6ed5f33ee34eccdb66956a0bc1224"> 6811</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    5</span></div><div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae199f2cb5b5206cfc5fd06f4ad420759"> 6812</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTM_SHIFT))&amp;FTM_MODE_FAULTM_MASK)</span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5bf6d3a31e69bc7806947c4650afa90"> 6813</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    0x80u</span></div><div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8de910f0297704ac0625948d59856d6"> 6814</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   7</span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="comment">/* SYNC Bit Fields */</span></div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee5f107bf44191de4f5e747d4764e3ed"> 6816</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     0x1u</span></div><div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacdc3ce84e897d0dd03b6ff7c483a6e4f"> 6817</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    0</span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6aedee28d8bdb29e4f4a309e85ccdb0"> 6818</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     0x2u</span></div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9a59cf6ab219dcb7f646d74e599ddb4"> 6819</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    1</span></div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafae9d365874a8b4adc13ccc1a3873b6a"> 6820</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     0x4u</span></div><div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf3a51fedf11a10a6793f9df11ca77e87"> 6821</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    2</span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1393ccaf9753328f3b3b65cf28f6804f"> 6822</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    0x8u</span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9f4fbe85603aa455463585444e27dbb3"> 6823</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   3</span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ee32a648ec1a88f07ea32b9a680684b"> 6824</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      0x10u</span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b676aad473928dd52e5d757149ab445"> 6825</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     4</span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2caa82ba7f028e7a696a8e02b7f87ac"> 6826</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      0x20u</span></div><div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44401f020ce66143ee97582e21332fe9"> 6827</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     5</span></div><div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1b0377ca3de3fac73b014406084a05b"> 6828</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      0x40u</span></div><div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd88ca49160a6fb4bb24f6ed57180b87"> 6829</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     6</span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa3cb833bf90ebaf61a187b421a956a30"> 6830</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     0x80u</span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ff121b844150b34a80e0d43d851c7a1"> 6831</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    7</span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="comment">/* OUTINIT Bit Fields */</span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25049f81cfbb792f293e74d623d1a945"> 6833</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   0x1u</span></div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3fdff5ede58f533fe4ecc296db939b4b"> 6834</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  0</span></div><div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36d7ebc12c5244ef6852a0327113420e"> 6835</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   0x2u</span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga419aab88bd101c374e1f1be56d122a35"> 6836</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  1</span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga06ffa599245bdf8bb3c19f45a11f96f4"> 6837</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   0x4u</span></div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25aa50131bfe6d3c09b6508e718bb638"> 6838</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  2</span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa0b4f972bca3194e69fbe94021f3471"> 6839</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   0x8u</span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga083d497bae99715e175c5e73e27d3313"> 6840</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  3</span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab451c20f7002deae668749b6a886ca84"> 6841</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   0x10u</span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac61997ec656e9289b6b9b4a6df30b548"> 6842</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  4</span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa0956e031b19115b7f91bf0138ef8dfe"> 6843</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   0x20u</span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a284efce0663f9bde85b1efc1b1cfd3"> 6844</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  5</span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4140f95c3774bb113eba65b099673d64"> 6845</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   0x40u</span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1269df4b4b0084a0e722e688c98abe0"> 6846</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  6</span></div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04c56da93774326348a87fb79211e421"> 6847</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   0x80u</span></div><div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga717e3d932a491d96e6d729ff87e7c0dd"> 6848</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  7</span></div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="comment">/* OUTMASK Bit Fields */</span></div><div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1ed080952e4ddf3947066d5d97b7920"> 6850</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   0x1u</span></div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae1f8ee6cad97accdeef238387cd160c"> 6851</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  0</span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaddee400c7d6e8dca5d318526d6e9cf0c"> 6852</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   0x2u</span></div><div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga50e5211e18cdbae9c986b49e5ff919f8"> 6853</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  1</span></div><div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabcfafbb8acba84e561a6023f966991c8"> 6854</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   0x4u</span></div><div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9dca78158dd0cbc591569935f052bab4"> 6855</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  2</span></div><div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6021cca5706f19ca601ca8d020c4903"> 6856</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   0x8u</span></div><div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb20c19e85755256c8336c06d5602852"> 6857</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  3</span></div><div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89efa7258ffb29d1477ca5d7dc9ae870"> 6858</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   0x10u</span></div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb820bca5f610439c9259fcbf80a75d8"> 6859</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  4</span></div><div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36491b140fef946f30510e8028487986"> 6860</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   0x20u</span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga788fa594e321e3c5ae5b0dea445caf4c"> 6861</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  5</span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga015da8c828efae7c503a3a1d87c9007a"> 6862</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   0x40u</span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c7e53365e176cea807c9d68ce0fb6ad"> 6863</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  6</span></div><div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf061026503672ed642b2d2f599afb98"> 6864</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   0x80u</span></div><div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1b4dc666609c954526cc0f83bf18ce3"> 6865</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  7</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="comment">/* COMBINE Bit Fields */</span></div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf48cb997d418c07e063179fa8459c75a"> 6867</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                0x1u</span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabe1e557f9bbddbbe13beac964fa07c1f"> 6868</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               0</span></div><div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ac7b3d3c5869c8c8af75bdc506e7c81"> 6869</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   0x2u</span></div><div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26f836ae03a05f06608cefafb90082da"> 6870</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  1</span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga77c4a4aae8406f791ebfbc82ba85b584"> 6871</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                0x4u</span></div><div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e5b2330d62feae3345f42df20e7f169"> 6872</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               2</span></div><div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d79e8bd8bf1855adbe370ae1499d48d"> 6873</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  0x8u</span></div><div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4bfcf4d8cf838ad852c50cf589fd3d95"> 6874</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 3</span></div><div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9722d2bdaba256dd90324aa6b199ee4f"> 6875</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   0x10u</span></div><div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab1a185d98eb899fea411daf0386858a"> 6876</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  4</span></div><div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd208921dc5f1d7dde730c67776bce8a"> 6877</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 0x20u</span></div><div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab9eba65827e4b667e34b89f58640b960"> 6878</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                5</span></div><div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad373b84d922eba1365283a7ebb5d87f4"> 6879</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                0x40u</span></div><div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac0b55b271d7734489d9e53b0d2ad1a64"> 6880</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               6</span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5378f59bc8234381865e973deb638b6f"> 6881</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                0x100u</span></div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf9a5abb2341af83a58d95ccb704d8a11"> 6882</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               8</span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24a8dd787f2e00cde644bf23a4c16123"> 6883</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   0x200u</span></div><div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58bf0f457a2ce6f35ad0f75115bbcc90"> 6884</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  9</span></div><div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga75b422313fe76b13eb70022f15120d3f"> 6885</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                0x400u</span></div><div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fa24cab05a8839e131ce86612a77330"> 6886</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               10</span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdebd40c2860511d58ce7e15cf7a875"> 6887</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  0x800u</span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga888ebd3f18cacc007fa0cd2073cdca1d"> 6888</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 11</span></div><div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d461bde34f5c5fad944a58e61c3fb44"> 6889</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   0x1000u</span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6a1bc35db122f0f887a50b1ac9157657"> 6890</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  12</span></div><div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad635d904007b2c80c096efe6f5a8c7c2"> 6891</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 0x2000u</span></div><div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5190e8c0896bf03060b19eb8b4a0c524"> 6892</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                13</span></div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80468385e5f9888483457adac7de12f1"> 6893</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                0x4000u</span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf889dddf3bfe69e1fde16e5386ab5204"> 6894</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               14</span></div><div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6def48c41b38acef5263e8d8f440901"> 6895</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                0x10000u</span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ec484c5c6125951d7528fe755040d09"> 6896</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               16</span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf15b9cb1ec9fce30f4442d387e6e6c11"> 6897</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   0x20000u</span></div><div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f9c535470be4fce32ae6edc8a9fd54a"> 6898</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  17</span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38101c934966b16d7394e32a393a5adf"> 6899</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                0x40000u</span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga63c12c9b713d5078d861e14c2d34aea6"> 6900</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               18</span></div><div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94d0092dd5448a53c187d23ab9f7c52a"> 6901</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  0x80000u</span></div><div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga79322ba97c65c632a32e7cf7790286f9"> 6902</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 19</span></div><div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd286edd7ecc4625be042f1583ea8a74"> 6903</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   0x100000u</span></div><div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga46657f8744aea437178eb9de3a25b0ff"> 6904</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  20</span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b171aec492022bb55593f6bfae038da"> 6905</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 0x200000u</span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64914009d95ebee18e191655129c2c07"> 6906</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                21</span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad67706e653caa0da6a85514ebd5d2fc7"> 6907</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                0x400000u</span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35ee8ad9a6f4e07fa058735b7807e0a8"> 6908</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               22</span></div><div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac97253f34364aee2a49e2ad8c470f46c"> 6909</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                0x1000000u</span></div><div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4d1e467f5f7a75c3c0f9f84819580e2"> 6910</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               24</span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac7ae22ebae3b9dafb28376801cac4f9d"> 6911</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   0x2000000u</span></div><div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ed13b0798dd080009e0e0843bab210f"> 6912</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  25</span></div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86ff21306cbdb626b711080b76d0366e"> 6913</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                0x4000000u</span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4e05420ade8e9776e65f1b2f054465a5"> 6914</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               26</span></div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9eed3afcff66166330a8ec14590a1808"> 6915</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  0x8000000u</span></div><div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga691e558585a939559f4588bea64c099d"> 6916</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 27</span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga53beef0d6bd400f7d10dff07a8e95802"> 6917</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   0x10000000u</span></div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0534a71643db31f180f6918d19ad3409"> 6918</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  28</span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e631b38ed9e6cbf3a3afa812db96c21"> 6919</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 0x20000000u</span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga429ad5d8c1f8afa7450531c8c0d6421d"> 6920</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                29</span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2f56f45afa6694ded2489432d0be896f"> 6921</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                0x40000000u</span></div><div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85e6b9e11f73ef2ae12870399dbc99a6"> 6922</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               30</span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="comment">/* DEADTIME Bit Fields */</span></div><div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdaa69c3721ec4a328fadcc00d4f4df"> 6924</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  0x3Fu</span></div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40e02c81ec12ef23c0ce633feaf03d1a"> 6925</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 0</span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3a313efb41a03923ef2e16146fb31ab2"> 6926</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVAL_SHIFT))&amp;FTM_DEADTIME_DTVAL_MASK)</span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0402be742f84b93af5306ac6a61706f"> 6927</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   0xC0u</span></div><div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa42cc1f2612186f882762059b910cd7a"> 6928</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  6</span></div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1a7c61f4e08ca45f70154070500695d"> 6929</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTPS_SHIFT))&amp;FTM_DEADTIME_DTPS_MASK)</span></div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="comment">/* EXTTRIG Bit Fields */</span></div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga156b1af5902f975c8d6b667e77ce11da"> 6931</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 0x1u</span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bd01126a4e39a0ccf9446da55a86c53"> 6932</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                0</span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeec1aec17cdbd9a74b521b085dee6bf2"> 6933</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 0x2u</span></div><div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e1c577c8cb405f8e8b518445ca1139a"> 6934</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                1</span></div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8bedf8c8979cb1fa16cb9b35c7a4399"> 6935</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 0x4u</span></div><div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga314862acbbedef36aca6aaccd9b1ff74"> 6936</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                2</span></div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26b412d681cbb61d30d2e9d25c906b66"> 6937</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 0x8u</span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadb3658c9b3090cf71c98a986137a0295"> 6938</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                3</span></div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c677fe12d48d6f0c1b336df2aaff174"> 6939</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 0x10u</span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c365c7c86ae305f243cd065d9bb9202"> 6940</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                4</span></div><div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5a26c6fcf0477c95760e13f68913b5de"> 6941</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 0x20u</span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab622ad237cfc1d00f20b317d23bff1ca"> 6942</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                5</span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga71d3ac60b3056f50c6d22c8e3b2701bb"> 6943</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              0x40u</span></div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga910785e872df234670a45cf1b00ad7c3"> 6944</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6</span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6585f6c1888d29c05c5e8e3928d5a9e"> 6945</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   0x80u</span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae63a7bcedd63575b31712675d31475a2"> 6946</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  7</span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="comment">/* POL Bit Fields */</span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ab70d13d9e83b5ae2beb7f5ba35dec3"> 6948</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_MASK                        0x1u</span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cd0fca223b478bedc823f61829aadf9"> 6949</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_SHIFT                       0</span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ba292d039aa88301d93652d34a1d120"> 6950</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_MASK                        0x2u</span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2e3af913f9d6e537df78c69259ee8f5"> 6951</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_SHIFT                       1</span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa23bd3b9b514732a3c218eece18538ae"> 6952</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_MASK                        0x4u</span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad025805c22c3fad213b65fc3163b8301"> 6953</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_SHIFT                       2</span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8480025e33197e19c6b356f2ff881b51"> 6954</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_MASK                        0x8u</span></div><div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga20265e52f72c57a978d53693190eaaf9"> 6955</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_SHIFT                       3</span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd5bf7f08c262fc7b3411d7b05ec46a5"> 6956</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_MASK                        0x10u</span></div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafcbd3138f872abb747b64a61525715d9"> 6957</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_SHIFT                       4</span></div><div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1877e3ddc9ab240d32723fd31b1a005f"> 6958</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_MASK                        0x20u</span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29c577de8f547c4fcbf0e216da283506"> 6959</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_SHIFT                       5</span></div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab778a6b1c39fe5d83160fd541e2e16f1"> 6960</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_MASK                        0x40u</span></div><div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab7d21f5ccdc9ea65719558c2d7d768c0"> 6961</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_SHIFT                       6</span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4aff0a5a72685f3c9c2d926e3af4d294"> 6962</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_MASK                        0x80u</span></div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34d235f43f60cb7920f3e8dee7acf97e"> 6963</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_SHIFT                       7</span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="comment">/* FMS Bit Fields */</span></div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1699b8f872eda59831fad7c95580651a"> 6965</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     0x1u</span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2cd34fbb93e6d00168bfa88dccad465a"> 6966</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    0</span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0dc48ab655a11fe4121475cac3dc373d"> 6967</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     0x2u</span></div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bf4b226af825d8e09e0fa2f617edd66"> 6968</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    1</span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga76fb2949ba41a73e6e8c1a3d65a37acf"> 6969</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     0x4u</span></div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb61aa3f7e4a264827c43842a9613c7f"> 6970</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    2</span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga597e9b2d96d1816bb7353b2f5cb3d2b1"> 6971</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     0x8u</span></div><div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga382e6be42b0f3b858d7b84eca9874ec0"> 6972</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    3</span></div><div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8dc6b10cac09f19a505e0e1f6348e2ff"> 6973</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     0x20u</span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a46a22f36d059f68a8ac08aca8df377"> 6974</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    5</span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gada77d4d54efd09f61e02636d5e234f94"> 6975</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_MASK                        0x40u</span></div><div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad0b6b97c900f82f6127d5acd85b8f965"> 6976</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       6</span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93fbf9b3017167d24d1f0c067bccb539"> 6977</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      0x80u</span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ba4258421f814e99f498159df781d7"> 6978</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     7</span></div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="comment">/* FILTER Bit Fields */</span></div><div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga021b2ed3cc7b79cda874ff49fbd0dd5a"> 6980</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  0xFu</span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35f6890f59003ec058dbcc151ebc399c"> 6981</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 0</span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8ca64d4437bf63561c5222244e8a696a"> 6982</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH0FVAL_SHIFT))&amp;FTM_FILTER_CH0FVAL_MASK)</span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3c17178123eda4dedc1b20f4c6d331e"> 6983</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  0xF0u</span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaed23e149091b6f6982050e2de4385584"> 6984</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 4</span></div><div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3face5c96a8f83237f9e95786fc4a014"> 6985</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH1FVAL_SHIFT))&amp;FTM_FILTER_CH1FVAL_MASK)</span></div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33bec78729047fa99f4534d68d36f696"> 6986</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  0xF00u</span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d2eef1684a2f4dbb28931408cf3248f"> 6987</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 8</span></div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56a86c7e68150dbdb4b8df6b3762d46d"> 6988</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH2FVAL_SHIFT))&amp;FTM_FILTER_CH2FVAL_MASK)</span></div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadced1643670251bc672a6903b3cd7f29"> 6989</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  0xF000u</span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga23a151bbeb877a2e2790071b9947bc30"> 6990</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 12</span></div><div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga777ead7813671a9cacf617c172c1181b"> 6991</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH3FVAL_SHIFT))&amp;FTM_FILTER_CH3FVAL_MASK)</span></div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="comment">/* FLTCTRL Bit Fields */</span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga55aa390cdac6997c93f7385ab41047ce"> 6993</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                0x1u</span></div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafa7b6c89e0fe43e698c029defe0c227e"> 6994</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               0</span></div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad7d98277395370cf8e028048aa97d3c3"> 6995</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                0x2u</span></div><div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35e4d4e03c8a8bc735f9a816f85665e6"> 6996</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               1</span></div><div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1e35c0281db74fb68969c15377596ea5"> 6997</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                0x4u</span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf41dd0966742f642b633ce812a13bfc7"> 6998</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               2</span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b3b4ac103a4459ae5ef09d3d83a2352"> 6999</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                0x8u</span></div><div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19ffec80742795f21edc0cb15a74cff6"> 7000</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               3</span></div><div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08d69ad3bf701debb5a53bfadbc7031d"> 7001</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                0x10u</span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae70106a7899ed40bc3d6252a1826e0eb"> 7002</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4</span></div><div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f14665d0a31ab1137dc4988671225a2"> 7003</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                0x20u</span></div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa027617739dc7dbcc2f709d42941257e"> 7004</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5</span></div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf2c71dfc0e67908acb3818cdb38f7097"> 7005</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                0x40u</span></div><div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga74a686a0b3a50cc05515e7948446722e"> 7006</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6</span></div><div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2c942a53916267eea52d5eaa1fd9db0"> 7007</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                0x80u</span></div><div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03854a8ffab858afd4a9594b185faead"> 7008</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7</span></div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca5b1d8eaedb1a55c4cc3be2d17ac80d"> 7009</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   0xF00u</span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae69c26ba52bfb04edf52ec6574af426e"> 7010</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  8</span></div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2d74d328f8b0e1bf184935031c644ae7"> 7011</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFVAL_SHIFT))&amp;FTM_FLTCTRL_FFVAL_MASK)</span></div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="comment">/* QDCTRL Bit Fields */</span></div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga130e81d72e324d2e47e6613071606c4c"> 7013</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   0x1u</span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae39df93f832b0d790301964418e74938"> 7014</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  0</span></div><div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0bab5d224dd3ac34bd2c827f96c60b14"> 7015</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   0x2u</span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d666900b5d312877cc343dbc58969b0"> 7016</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  1</span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6c87f5278eaf7f6c4121ec5a3b316a5"> 7017</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   0x4u</span></div><div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31c6ba1b172d97e71ecd42ce6a8978ed"> 7018</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  2</span></div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaee693e052290f94ba226027a39f3bbd"> 7019</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 0x8u</span></div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga70e29e6856263443f9415464e8c88d35"> 7020</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                3</span></div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58a390751189f10795710f0726e42685"> 7021</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   0x10u</span></div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd01650a0aa5dc97f5a738b70654944e"> 7022</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  4</span></div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab8076d97d00af4a3e87a542af63bf45a"> 7023</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   0x20u</span></div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22621810bf1d949ef10f337e826a6649"> 7024</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  5</span></div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5458826b9d2a62a17c2fca3c13fd45c5"> 7025</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                0x40u</span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6681fd1dc7277fba2da13be8c2a46e7"> 7026</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               6</span></div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1284593b1a9c13205dbbbf5647659049"> 7027</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                0x80u</span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d2e6d6756632fdfe6efced044320d48"> 7028</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               7</span></div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div><div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae8e95c8cac97f0cf6cec2edd277aaca3"> 7030</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_MASK                     0x1Fu</span></div><div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6ee8ba517c1d833d785fbe2fb0344726"> 7031</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_SHIFT                    0</span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa084b68452f9be9a4f5231e046ff416e"> 7032</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_NUMTOF_SHIFT))&amp;FTM_CONF_NUMTOF_MASK)</span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga832712efda712d40d626989b691a0647"> 7033</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    0xC0u</span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb37f407e308d688a6bcb6a50d67730f"> 7034</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   6</span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac35551a6fb1df02d6a0d83b0ec4df82a"> 7035</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_BDMMODE_SHIFT))&amp;FTM_CONF_BDMMODE_MASK)</span></div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ab518e33ed4bcb533a022f469c62994"> 7036</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     0x200u</span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08e28bc089eeea68a240bb8e716172d8"> 7037</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    9</span></div><div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga172965c1d295c0edcc7454a96bc03430"> 7038</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    0x400u</span></div><div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab3cdb8493cf40ad27cd27b513fc618ec"> 7039</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   10</span></div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="comment">/* FLTPOL Bit Fields */</span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac9a93adce89d23693d4895ea49c95fb0"> 7041</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  0x1u</span></div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaced2a4f6b0cfb4d3f76b81ed36f56188"> 7042</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 0</span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7b2fdfe55a6efb22cd8df8b071cac7c"> 7043</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  0x2u</span></div><div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b9e4e91e33926535a3b8f981f3058d6"> 7044</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 1</span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0810edda6aa6e4a53808b33db2049072"> 7045</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  0x4u</span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf4358730058b9bf99f5e8cfde4bd482"> 7046</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 2</span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56880809c7351258a92bf4f55b1b43d0"> 7047</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  0x8u</span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5b8746ad3ae33f546df51f36e833b44"> 7048</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 3</span></div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="comment">/* SYNCONF Bit Fields */</span></div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga60729d222bbb0fe4e36011bd682f4f82"> 7050</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              0x1u</span></div><div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf56e2a17c8f817aa682fb4ad72873d74"> 7051</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0</span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafeaceffaaecca1ef7e96a19e21e974fb"> 7052</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  0x4u</span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44117438734ea92c0ec67dc7be294074"> 7053</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 2</span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64738e805ee6dc280986acc586530f28"> 7054</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    0x10u</span></div><div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cd40ba39f488383a2fb0f456182fd69"> 7055</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   4</span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4be17e62a2b566e56f1fb8e1b6277637"> 7056</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    0x20u</span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga526c746783f0693a0a3ceb20e439ca26"> 7057</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   5</span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89a0f9556ea7950d3e283bebb64ab41a"> 7058</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                0x80u</span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa8a4896f4e71a168309874a5523cadfc"> 7059</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               7</span></div><div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca64a162094a826217a4e11ddc06a818"> 7060</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                0x100u</span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab661d595985aee2b904c0aeae79125c0"> 7061</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               8</span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36811ec448ab628c5157dabf3c62381e"> 7062</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 0x200u</span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e637f85f9c1208956b53b41549e7d87"> 7063</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                9</span></div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83a5f269c2d4504f783db9f73465447c"> 7064</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    0x400u</span></div><div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e240c4c97396948369a13ec27c0f038"> 7065</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   10</span></div><div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b91d1ec9cfd8e992734eab0b764fa50"> 7066</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  0x800u</span></div><div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b9db3f75907123978450cf63605621b"> 7067</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 11</span></div><div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33a4f7326defaab9414315649e467ff5"> 7068</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   0x1000u</span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabae406b076dd71660d85bef42d47fb1"> 7069</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  12</span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea9636cc8049be6d3d952dc343d34185"> 7070</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                0x10000u</span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0f2be27abcc3ae202f10bb3d27a4dc7"> 7071</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               16</span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6191e61768074435e48f3e3d07076d0f"> 7072</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 0x20000u</span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadad6b0aa720155c8c4b689e63a86466a"> 7073</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                17</span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4c190aeac6b3ca490b9a693350c6ec6"> 7074</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    0x40000u</span></div><div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d72753d3b6dee9b83125cfba66b52a"> 7075</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   18</span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga84bc991db330a6933bc0a3b89ed8b85f"> 7076</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  0x80000u</span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae14e244f2072efc59ef7919e4675a988"> 7077</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 19</span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga87dd113da8487aa3082d39baeb54874d"> 7078</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   0x100000u</span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1732b95468145109564e4fa367dfc2a8"> 7079</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  20</span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="comment">/* INVCTRL Bit Fields */</span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29b0b3d76d82f4c673556bd71b97ee9d"> 7081</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  0x1u</span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15a13f74f3f9db42b9be7ce492976fef"> 7082</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 0</span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa85e1e86e9cc91e49e68c33a91d5194"> 7083</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  0x2u</span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d544c535dc1c3710f37e5ed3f0e6acc"> 7084</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 1</span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga529f3c3f58ca2c039fee08830dfe3a8a"> 7085</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  0x4u</span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf304b51f57fe6a028674e4de62558868"> 7086</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 2</span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f9f536afb4e0b9b5041f35b51dc0008"> 7087</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  0x8u</span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeaa778d3ec63bd86c6a5e840eebfcbe7"> 7088</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 3</span></div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="comment">/* SWOCTRL Bit Fields */</span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d6ba2b311aaea0d8857a2eff1a79f9b"> 7090</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   0x1u</span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a9c262029f5302d089e536c8c44b499"> 7091</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  0</span></div><div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab033c2350b9eb73407eea7d5be5902bc"> 7092</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   0x2u</span></div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d92f8443196bd3f816110707c70355"> 7093</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  1</span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafb399bfe91227e3c1ef409df4f3296b9"> 7094</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   0x4u</span></div><div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabafc3c919320572e1474319804e13958"> 7095</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  2</span></div><div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga67e490e5fc532feaba50ac976a8ba91c"> 7096</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   0x8u</span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1520a6f7f9d94248c38bb2b2a6fdd068"> 7097</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  3</span></div><div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e7d553c823d031e23a2ca14cef77ed4"> 7098</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   0x10u</span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf60fd436bae3cc28d58bdef99ce082c9"> 7099</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  4</span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1c11baa172a252f899b39e8c96f8c213"> 7100</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   0x20u</span></div><div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10aa816fdf5d6c7759f2343e74dab618"> 7101</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  5</span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae50b63621d0f71b3bc8b19f0fd851815"> 7102</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   0x40u</span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6440cb11055e9d43b210a2186beff55f"> 7103</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  6</span></div><div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad27d690f6ab9c6c159c25ca2375a25a4"> 7104</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   0x80u</span></div><div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae136ec9e72708b9da0aec24219804269"> 7105</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  7</span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83766e89cee45d6c03318d8031258d17"> 7106</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  0x100u</span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa2983e96c36fff64f21bf488473f902d"> 7107</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 8</span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab32bd89d8a7fe488b8bdbbfc753a05aa"> 7108</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  0x200u</span></div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga277368cadfcfb45d0f011cfa5bba13c5"> 7109</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 9</span></div><div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa48e37bd5004ccb2bce43692fa0c1a80"> 7110</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  0x400u</span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga000183d4ecd255b5497ec73ea76f5cbc"> 7111</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 10</span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba02b117cc313564b3f2d67aa238a3ef"> 7112</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  0x800u</span></div><div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf19ff618a9c962801b0aba2036e48ec8"> 7113</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 11</span></div><div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cc982d14b624ca50169e1c98d02e4ff"> 7114</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  0x1000u</span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38757966eb256ada3ab6800fdde3574f"> 7115</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 12</span></div><div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15f2f2e7d6753053cffd4cd6a2de90e5"> 7116</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  0x2000u</span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae269ab2d5353429a637b5ec4fabd55d8"> 7117</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 13</span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3b9f11da0d8d83fba974c4aaba2dac8a"> 7118</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  0x4000u</span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f2de43ea7c9508165b8829009f2171f"> 7119</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 14</span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb2705f6572eaf6bcf1f868c8f70f6c2"> 7120</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  0x8000u</span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6319ffea29243485dcc140b0ef64002c"> 7121</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 15</span></div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="comment">/* PWMLOAD Bit Fields */</span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3aed163f12371474717169636b2d9620"> 7123</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  0x1u</span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02d773d77ba9c505275e876cd180cd79"> 7124</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 0</span></div><div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01a9bbb1d2eca61c95255992a5a13e19"> 7125</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  0x2u</span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae4943b2c121fcb66763b08960f09bff4"> 7126</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 1</span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd7f8ac1fa597d6b97b85926ae9e6fec"> 7127</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  0x4u</span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga477fae93760ebabafd41a6be108c41a1"> 7128</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 2</span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbe9716a0b6c45b6e509f4060145ecc0"> 7129</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  0x8u</span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2af1a060bebe8e48c468cce81a2364d8"> 7130</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 3</span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c780b58f08500bc357b62c904dc1c97"> 7131</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  0x10u</span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafdff910b7b4bc4961ef1852efddacbb5"> 7132</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 4</span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b66f571d4fb653183ca2b59bcfeebce"> 7133</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  0x20u</span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac43e037a7c4b7b7d32dc52b11914d97f"> 7134</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 5</span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaefdd87aac092c115ca16834df416a021"> 7135</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  0x40u</span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga750eddbdde44f9f3a1a49cb8db15b7de"> 7136</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 6</span></div><div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03933ee150a126784b19dde95dd28cc9"> 7137</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  0x80u</span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ca23b88e7443efc46331367ccb6484"> 7138</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 7</span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3e984a537814ee8e4130be4e822671d4"> 7139</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    0x200u</span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga17e018e9c7812e93d45434bd8db18634"> 7140</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   9</span></div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160; <span class="comment">/* end of group FTM_Register_Masks */</span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;</div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;</div><div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="comment">/* FTM - Peripheral instance base addresses */</span></div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45"> 7149</a></span>&#160;<span class="preprocessor">#define FTM0_BASE                                (0x40038000u)</span></div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;</div><div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee"> 7151</a></span>&#160;<span class="preprocessor">#define FTM0                                     ((FTM_Type *)FTM0_BASE)</span></div><div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gae712c29b7abcf338d8f8f6418683fa66"> 7152</a></span>&#160;<span class="preprocessor">#define FTM0_BASE_PTR                            (FTM0)</span></div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;</div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1"> 7154</a></span>&#160;<span class="preprocessor">#define FTM1_BASE                                (0x40039000u)</span></div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;</div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga48157ff57e27603582bc154901d44301"> 7156</a></span>&#160;<span class="preprocessor">#define FTM1                                     ((FTM_Type *)FTM1_BASE)</span></div><div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga38115fba8eadfc94b2fc411f45906002"> 7157</a></span>&#160;<span class="preprocessor">#define FTM1_BASE_PTR                            (FTM1)</span></div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;</div><div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga5f4976435e0a348f88929eaf23157bad"> 7159</a></span>&#160;<span class="preprocessor">#define FTM2_BASE                                (0x4003A000u)</span></div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;</div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gad4b8561c440952d2f7b095e4a7399a18"> 7161</a></span>&#160;<span class="preprocessor">#define FTM2                                     ((FTM_Type *)FTM2_BASE)</span></div><div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga897564efeaf1be1f991305d294eda3d6"> 7162</a></span>&#160;<span class="preprocessor">#define FTM2_BASE_PTR                            (FTM2)</span></div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;</div><div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gad7c56aa0db6bb5d095ce67d04031c615"> 7164</a></span>&#160;<span class="preprocessor">#define FTM3_BASE                                (0x400B9000u)</span></div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;</div><div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga60c8197c39b5da920e82cf4a4c8b2f49"> 7166</a></span>&#160;<span class="preprocessor">#define FTM3                                     ((FTM_Type *)FTM3_BASE)</span></div><div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga32dd0c357080d5680c0c5b3cf821adab"> 7167</a></span>&#160;<span class="preprocessor">#define FTM3_BASE_PTR                            (FTM3)</span></div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;</div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1477faad9a1808496012f4671f34f21d"> 7169</a></span>&#160;<span class="preprocessor">#define FTM_BASE_ADDRS                           { FTM0_BASE, FTM1_BASE, FTM2_BASE, FTM3_BASE }</span></div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;</div><div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1a5a7cb39d1713239478a1ebce2f05cc"> 7171</a></span>&#160;<span class="preprocessor">#define FTM_BASE_PTRS                            { FTM0, FTM1, FTM2, FTM3 }</span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;</div><div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2d6f3040cb83685eaa149fb202e070b5"> 7173</a></span>&#160;<span class="preprocessor">#define FTM_IRQS                                 { FTM0_IRQn, FTM1_IRQn, FTM2_IRQn, FTM3_IRQn }</span></div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;</div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="comment">   -- FTM - Register accessor macros</span></div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;</div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="comment">/* FTM - Register instance definitions */</span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="comment">/* FTM0 */</span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa8cb4b7bcccc202d9256a35e2557c359"> 7187</a></span>&#160;<span class="preprocessor">#define FTM0_SC                                  FTM_SC_REG(FTM0)</span></div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga8049141666e13721ffe63b8211198740"> 7188</a></span>&#160;<span class="preprocessor">#define FTM0_CNT                                 FTM_CNT_REG(FTM0)</span></div><div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga56f8edd0307e766bdde08dbd8cb616c7"> 7189</a></span>&#160;<span class="preprocessor">#define FTM0_MOD                                 FTM_MOD_REG(FTM0)</span></div><div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaefd4cbc438ea3f1cb88052b669071fb1"> 7190</a></span>&#160;<span class="preprocessor">#define FTM0_C0SC                                FTM_CnSC_REG(FTM0,0)</span></div><div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga03aac809bf0adda08e5f4974404983c9"> 7191</a></span>&#160;<span class="preprocessor">#define FTM0_C0V                                 FTM_CnV_REG(FTM0,0)</span></div><div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaee6e9112813556e6ecd3ff15ac3679db"> 7192</a></span>&#160;<span class="preprocessor">#define FTM0_C1SC                                FTM_CnSC_REG(FTM0,1)</span></div><div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1f892dedc1f6cec1bf35a557c7939907"> 7193</a></span>&#160;<span class="preprocessor">#define FTM0_C1V                                 FTM_CnV_REG(FTM0,1)</span></div><div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga50d2809cd0661a10da3ac7a99656da48"> 7194</a></span>&#160;<span class="preprocessor">#define FTM0_C2SC                                FTM_CnSC_REG(FTM0,2)</span></div><div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga88982c608dd8c04663a5debe4857cc75"> 7195</a></span>&#160;<span class="preprocessor">#define FTM0_C2V                                 FTM_CnV_REG(FTM0,2)</span></div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gafab69f9cb0c1d9c1856a376a9cc3a8c4"> 7196</a></span>&#160;<span class="preprocessor">#define FTM0_C3SC                                FTM_CnSC_REG(FTM0,3)</span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gacbab9456bb54ac9e375e896bd055ef7f"> 7197</a></span>&#160;<span class="preprocessor">#define FTM0_C3V                                 FTM_CnV_REG(FTM0,3)</span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga528cd8d8ccae59ee633980b3d0fd26e6"> 7198</a></span>&#160;<span class="preprocessor">#define FTM0_C4SC                                FTM_CnSC_REG(FTM0,4)</span></div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2ff8bc5a113f6c0988fd1b3053293670"> 7199</a></span>&#160;<span class="preprocessor">#define FTM0_C4V                                 FTM_CnV_REG(FTM0,4)</span></div><div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf6658bca08e8ceee14267b2d264a5428"> 7200</a></span>&#160;<span class="preprocessor">#define FTM0_C5SC                                FTM_CnSC_REG(FTM0,5)</span></div><div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf340f7fe7e08b436b55e66cfa88e8683"> 7201</a></span>&#160;<span class="preprocessor">#define FTM0_C5V                                 FTM_CnV_REG(FTM0,5)</span></div><div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga3396f58b1f7cc31a13bdee45a2ae783b"> 7202</a></span>&#160;<span class="preprocessor">#define FTM0_C6SC                                FTM_CnSC_REG(FTM0,6)</span></div><div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaffaf88a02a6bb91dd027f3331f77a350"> 7203</a></span>&#160;<span class="preprocessor">#define FTM0_C6V                                 FTM_CnV_REG(FTM0,6)</span></div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6ea486158eaa49e680e99baef5ef19e9"> 7204</a></span>&#160;<span class="preprocessor">#define FTM0_C7SC                                FTM_CnSC_REG(FTM0,7)</span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga4c2b5900c5f35a54aee5610b5a7d12bf"> 7205</a></span>&#160;<span class="preprocessor">#define FTM0_C7V                                 FTM_CnV_REG(FTM0,7)</span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9a995bb220be8255bc127deb9ac0e208"> 7206</a></span>&#160;<span class="preprocessor">#define FTM0_CNTIN                               FTM_CNTIN_REG(FTM0)</span></div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gac1f8e6a5657f82d50f0c7b7f1e8b9716"> 7207</a></span>&#160;<span class="preprocessor">#define FTM0_STATUS                              FTM_STATUS_REG(FTM0)</span></div><div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6d5ddf73e13c69c53b0c480082a2693b"> 7208</a></span>&#160;<span class="preprocessor">#define FTM0_MODE                                FTM_MODE_REG(FTM0)</span></div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga28250a7b4e9b59909ce633babaa1b0fd"> 7209</a></span>&#160;<span class="preprocessor">#define FTM0_SYNC                                FTM_SYNC_REG(FTM0)</span></div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1342110677c5c62083dcf4f541951665"> 7210</a></span>&#160;<span class="preprocessor">#define FTM0_OUTINIT                             FTM_OUTINIT_REG(FTM0)</span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga884b65337577cf120d668391d8d8ea30"> 7211</a></span>&#160;<span class="preprocessor">#define FTM0_OUTMASK                             FTM_OUTMASK_REG(FTM0)</span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf40624e967d4a6920d19aa1a49ec7cec"> 7212</a></span>&#160;<span class="preprocessor">#define FTM0_COMBINE                             FTM_COMBINE_REG(FTM0)</span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gab4c7513e7a4a322b5440f9951cf0d3be"> 7213</a></span>&#160;<span class="preprocessor">#define FTM0_DEADTIME                            FTM_DEADTIME_REG(FTM0)</span></div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1b80747a847dd2e9f35b9e62474af1a5"> 7214</a></span>&#160;<span class="preprocessor">#define FTM0_EXTTRIG                             FTM_EXTTRIG_REG(FTM0)</span></div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga143eef41e1839d4fbabf06e35d5970da"> 7215</a></span>&#160;<span class="preprocessor">#define FTM0_POL                                 FTM_POL_REG(FTM0)</span></div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga7ff29dbb19fe7cb9551a584069c6d5ba"> 7216</a></span>&#160;<span class="preprocessor">#define FTM0_FMS                                 FTM_FMS_REG(FTM0)</span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaefc4daf0cd2ab00a591359f10d0a8a43"> 7217</a></span>&#160;<span class="preprocessor">#define FTM0_FILTER                              FTM_FILTER_REG(FTM0)</span></div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad90b83f0a80667284e43ceed840b8a86"> 7218</a></span>&#160;<span class="preprocessor">#define FTM0_FLTCTRL                             FTM_FLTCTRL_REG(FTM0)</span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5356865703b3078d94f4727860c352d2"> 7219</a></span>&#160;<span class="preprocessor">#define FTM0_QDCTRL                              FTM_QDCTRL_REG(FTM0)</span></div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae4485437aa8401bf334afa65c808d102"> 7220</a></span>&#160;<span class="preprocessor">#define FTM0_CONF                                FTM_CONF_REG(FTM0)</span></div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1fa899163faf39c86763860c2b53c6d5"> 7221</a></span>&#160;<span class="preprocessor">#define FTM0_FLTPOL                              FTM_FLTPOL_REG(FTM0)</span></div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9aea0cf5fced20cab893d5345800f36e"> 7222</a></span>&#160;<span class="preprocessor">#define FTM0_SYNCONF                             FTM_SYNCONF_REG(FTM0)</span></div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gafabee8cd825abd925ca5c40ee5ee0d24"> 7223</a></span>&#160;<span class="preprocessor">#define FTM0_INVCTRL                             FTM_INVCTRL_REG(FTM0)</span></div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1d17162121263a5b97b1a575ea3c877c"> 7224</a></span>&#160;<span class="preprocessor">#define FTM0_SWOCTRL                             FTM_SWOCTRL_REG(FTM0)</span></div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaaf7fca8f1a3586ef43e159d6090ca2d5"> 7225</a></span>&#160;<span class="preprocessor">#define FTM0_PWMLOAD                             FTM_PWMLOAD_REG(FTM0)</span></div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="comment">/* FTM1 */</span></div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6099bde5affc8eacd854bd1c1e2b8c56"> 7227</a></span>&#160;<span class="preprocessor">#define FTM1_SC                                  FTM_SC_REG(FTM1)</span></div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa4305daf4f761c0170ec10fa2e0db280"> 7228</a></span>&#160;<span class="preprocessor">#define FTM1_CNT                                 FTM_CNT_REG(FTM1)</span></div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga01599f0d6cd00a138e4e854692bb8126"> 7229</a></span>&#160;<span class="preprocessor">#define FTM1_MOD                                 FTM_MOD_REG(FTM1)</span></div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaac1710c65463d98f9003b4a10991b26b"> 7230</a></span>&#160;<span class="preprocessor">#define FTM1_C0SC                                FTM_CnSC_REG(FTM1,0)</span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5ff1e1bfd9de0887b077af86dfa74469"> 7231</a></span>&#160;<span class="preprocessor">#define FTM1_C0V                                 FTM_CnV_REG(FTM1,0)</span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga276fd16304067a9c337b2e116f9d692b"> 7232</a></span>&#160;<span class="preprocessor">#define FTM1_C1SC                                FTM_CnSC_REG(FTM1,1)</span></div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5597e3dd7e35757bd46aaf27dd62792c"> 7233</a></span>&#160;<span class="preprocessor">#define FTM1_C1V                                 FTM_CnV_REG(FTM1,1)</span></div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga51e29792f16e049adf53cf83f4f9afe2"> 7234</a></span>&#160;<span class="preprocessor">#define FTM1_CNTIN                               FTM_CNTIN_REG(FTM1)</span></div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gab3596076dbd5e98856e31b115d8dc83d"> 7235</a></span>&#160;<span class="preprocessor">#define FTM1_STATUS                              FTM_STATUS_REG(FTM1)</span></div><div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6890e657699d37eb04a02f5fade0ecb7"> 7236</a></span>&#160;<span class="preprocessor">#define FTM1_MODE                                FTM_MODE_REG(FTM1)</span></div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga7eeb5e50149003345735046862e03581"> 7237</a></span>&#160;<span class="preprocessor">#define FTM1_SYNC                                FTM_SYNC_REG(FTM1)</span></div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga0db0629ebfdb1078f201c3c4a1b19e55"> 7238</a></span>&#160;<span class="preprocessor">#define FTM1_OUTINIT                             FTM_OUTINIT_REG(FTM1)</span></div><div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5d26ed9d34f4c85eee5ac95b755ef9fb"> 7239</a></span>&#160;<span class="preprocessor">#define FTM1_OUTMASK                             FTM_OUTMASK_REG(FTM1)</span></div><div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga765bb9f13472aa6632ec41bf1ee806d2"> 7240</a></span>&#160;<span class="preprocessor">#define FTM1_COMBINE                             FTM_COMBINE_REG(FTM1)</span></div><div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga74d16bacef69b0434bfc3112e4e09e7b"> 7241</a></span>&#160;<span class="preprocessor">#define FTM1_DEADTIME                            FTM_DEADTIME_REG(FTM1)</span></div><div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga31797d79b03779e44c403aa16aa3c946"> 7242</a></span>&#160;<span class="preprocessor">#define FTM1_EXTTRIG                             FTM_EXTTRIG_REG(FTM1)</span></div><div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2a664de7aaea4c812f5e4ed3393d57d2"> 7243</a></span>&#160;<span class="preprocessor">#define FTM1_POL                                 FTM_POL_REG(FTM1)</span></div><div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga305a3af9f8b4ecead75dc3fd9f8ecf63"> 7244</a></span>&#160;<span class="preprocessor">#define FTM1_FMS                                 FTM_FMS_REG(FTM1)</span></div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2d2becf553fdf2414c785cee9fb035af"> 7245</a></span>&#160;<span class="preprocessor">#define FTM1_FILTER                              FTM_FILTER_REG(FTM1)</span></div><div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad79d5dd59c56bde150fee700a27d9267"> 7246</a></span>&#160;<span class="preprocessor">#define FTM1_FLTCTRL                             FTM_FLTCTRL_REG(FTM1)</span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6f3e7ee4f8bb7b25990a6b7e2f4c7490"> 7247</a></span>&#160;<span class="preprocessor">#define FTM1_QDCTRL                              FTM_QDCTRL_REG(FTM1)</span></div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2e90c2f86c9b59d940e40d18ff8125e8"> 7248</a></span>&#160;<span class="preprocessor">#define FTM1_CONF                                FTM_CONF_REG(FTM1)</span></div><div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga32e8c762a4052df13b0a83d193a3e7b4"> 7249</a></span>&#160;<span class="preprocessor">#define FTM1_FLTPOL                              FTM_FLTPOL_REG(FTM1)</span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga35e57dca64050e3bf21ebd3367422d8f"> 7250</a></span>&#160;<span class="preprocessor">#define FTM1_SYNCONF                             FTM_SYNCONF_REG(FTM1)</span></div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae73f881f4506af2ab7ce231c4c4f0089"> 7251</a></span>&#160;<span class="preprocessor">#define FTM1_INVCTRL                             FTM_INVCTRL_REG(FTM1)</span></div><div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga08a648587eb98aa8f510bcac93cb4b33"> 7252</a></span>&#160;<span class="preprocessor">#define FTM1_SWOCTRL                             FTM_SWOCTRL_REG(FTM1)</span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf3039ddac66aabede5d916fcbf685041"> 7253</a></span>&#160;<span class="preprocessor">#define FTM1_PWMLOAD                             FTM_PWMLOAD_REG(FTM1)</span></div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="comment">/* FTM2 */</span></div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga07c259e6bd81732e7c252d9bea24c4b8"> 7255</a></span>&#160;<span class="preprocessor">#define FTM2_SC                                  FTM_SC_REG(FTM2)</span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad106bee6812ab91040b77e641d40aa1a"> 7256</a></span>&#160;<span class="preprocessor">#define FTM2_CNT                                 FTM_CNT_REG(FTM2)</span></div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6a6b594c42b96a520feaf5f9f6f9e8d1"> 7257</a></span>&#160;<span class="preprocessor">#define FTM2_MOD                                 FTM_MOD_REG(FTM2)</span></div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga23ef9825e51056c36a6a5a19e784eded"> 7258</a></span>&#160;<span class="preprocessor">#define FTM2_C0SC                                FTM_CnSC_REG(FTM2,0)</span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga92b3a29332163807bb6ae240cfa2e4aa"> 7259</a></span>&#160;<span class="preprocessor">#define FTM2_C0V                                 FTM_CnV_REG(FTM2,0)</span></div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae00fff26b9421f4023842bf031c833b4"> 7260</a></span>&#160;<span class="preprocessor">#define FTM2_C1SC                                FTM_CnSC_REG(FTM2,1)</span></div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5556a11ef7048216dc1f55467c062e60"> 7261</a></span>&#160;<span class="preprocessor">#define FTM2_C1V                                 FTM_CnV_REG(FTM2,1)</span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga8fc0b2fa59ea42d1c1423b1d341690f6"> 7262</a></span>&#160;<span class="preprocessor">#define FTM2_CNTIN                               FTM_CNTIN_REG(FTM2)</span></div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga330b99ddd3ee290b769abbdd33f74e9a"> 7263</a></span>&#160;<span class="preprocessor">#define FTM2_STATUS                              FTM_STATUS_REG(FTM2)</span></div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad354fa39faa2c63a394445b6cd19f7f7"> 7264</a></span>&#160;<span class="preprocessor">#define FTM2_MODE                                FTM_MODE_REG(FTM2)</span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1a61491ede93e0b8121344aa0840a12e"> 7265</a></span>&#160;<span class="preprocessor">#define FTM2_SYNC                                FTM_SYNC_REG(FTM2)</span></div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga4723816f39ac7c9c5da98df9323ab411"> 7266</a></span>&#160;<span class="preprocessor">#define FTM2_OUTINIT                             FTM_OUTINIT_REG(FTM2)</span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga18fce1d499d38f49164882a2d54d9d0e"> 7267</a></span>&#160;<span class="preprocessor">#define FTM2_OUTMASK                             FTM_OUTMASK_REG(FTM2)</span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaaf20cb3762dca102677e4896baca2578"> 7268</a></span>&#160;<span class="preprocessor">#define FTM2_COMBINE                             FTM_COMBINE_REG(FTM2)</span></div><div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gab8fcd203ed4d71b271db88ac89ea965b"> 7269</a></span>&#160;<span class="preprocessor">#define FTM2_DEADTIME                            FTM_DEADTIME_REG(FTM2)</span></div><div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6bca8e227535fb0bccd9b6f8f39ac63e"> 7270</a></span>&#160;<span class="preprocessor">#define FTM2_EXTTRIG                             FTM_EXTTRIG_REG(FTM2)</span></div><div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6bd8ec2f2f07121d329402433d33fb7e"> 7271</a></span>&#160;<span class="preprocessor">#define FTM2_POL                                 FTM_POL_REG(FTM2)</span></div><div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga63f66e2acd14c8f712ccaa556911fc92"> 7272</a></span>&#160;<span class="preprocessor">#define FTM2_FMS                                 FTM_FMS_REG(FTM2)</span></div><div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae504a4960cc6617b88e5dfe95068eec8"> 7273</a></span>&#160;<span class="preprocessor">#define FTM2_FILTER                              FTM_FILTER_REG(FTM2)</span></div><div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1f5df230dcb77edc4bd4bb327b14ac54"> 7274</a></span>&#160;<span class="preprocessor">#define FTM2_FLTCTRL                             FTM_FLTCTRL_REG(FTM2)</span></div><div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga365c8b5538558288ddf0be6aa6a766e2"> 7275</a></span>&#160;<span class="preprocessor">#define FTM2_QDCTRL                              FTM_QDCTRL_REG(FTM2)</span></div><div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gac93f89a8bd1534f0b442f29533350fcd"> 7276</a></span>&#160;<span class="preprocessor">#define FTM2_CONF                                FTM_CONF_REG(FTM2)</span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga41bea9c6f7ce278302fd6417b9842e12"> 7277</a></span>&#160;<span class="preprocessor">#define FTM2_FLTPOL                              FTM_FLTPOL_REG(FTM2)</span></div><div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga99725d2250d73eb25dd786e2c7ac9aba"> 7278</a></span>&#160;<span class="preprocessor">#define FTM2_SYNCONF                             FTM_SYNCONF_REG(FTM2)</span></div><div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga3ff73cd2687985494e234e4deea66529"> 7279</a></span>&#160;<span class="preprocessor">#define FTM2_INVCTRL                             FTM_INVCTRL_REG(FTM2)</span></div><div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9eb1d689936a6322f55a184c3663456d"> 7280</a></span>&#160;<span class="preprocessor">#define FTM2_SWOCTRL                             FTM_SWOCTRL_REG(FTM2)</span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga996d97c1bb37040242a8a8ca6792fa02"> 7281</a></span>&#160;<span class="preprocessor">#define FTM2_PWMLOAD                             FTM_PWMLOAD_REG(FTM2)</span></div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="comment">/* FTM3 */</span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf6f94be4aa41c11ef7f8b894c1ce30a0"> 7283</a></span>&#160;<span class="preprocessor">#define FTM3_SC                                  FTM_SC_REG(FTM3)</span></div><div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga486689426fdcb2eb82d60b20601fefd1"> 7284</a></span>&#160;<span class="preprocessor">#define FTM3_CNT                                 FTM_CNT_REG(FTM3)</span></div><div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1f249c867dce6be235d323d6955908ac"> 7285</a></span>&#160;<span class="preprocessor">#define FTM3_MOD                                 FTM_MOD_REG(FTM3)</span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad71eecb1cdf6c5c2e444ad6f9fb07899"> 7286</a></span>&#160;<span class="preprocessor">#define FTM3_C0SC                                FTM_CnSC_REG(FTM3,0)</span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga66d5c878f519d81756a956cab059badf"> 7287</a></span>&#160;<span class="preprocessor">#define FTM3_C0V                                 FTM_CnV_REG(FTM3,0)</span></div><div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga4ad7a95e786f6135ba85a9d7776fc436"> 7288</a></span>&#160;<span class="preprocessor">#define FTM3_C1SC                                FTM_CnSC_REG(FTM3,1)</span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga60b84722a0bd2bc05fb1f87ee2190227"> 7289</a></span>&#160;<span class="preprocessor">#define FTM3_C1V                                 FTM_CnV_REG(FTM3,1)</span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga8b10411e38af5f11913da1af6514a698"> 7290</a></span>&#160;<span class="preprocessor">#define FTM3_C2SC                                FTM_CnSC_REG(FTM3,2)</span></div><div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2214e218dd5eec822b899f8187bbc4e8"> 7291</a></span>&#160;<span class="preprocessor">#define FTM3_C2V                                 FTM_CnV_REG(FTM3,2)</span></div><div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga05f6e6f104cbc8f456617631d43f2bbb"> 7292</a></span>&#160;<span class="preprocessor">#define FTM3_C3SC                                FTM_CnSC_REG(FTM3,3)</span></div><div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6099055d5cd82fb8d02b950c740b68d7"> 7293</a></span>&#160;<span class="preprocessor">#define FTM3_C3V                                 FTM_CnV_REG(FTM3,3)</span></div><div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaefe7e437d22cd99d66e92303a8451d82"> 7294</a></span>&#160;<span class="preprocessor">#define FTM3_C4SC                                FTM_CnSC_REG(FTM3,4)</span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga647972a1635c9c61933cdba7c8b81651"> 7295</a></span>&#160;<span class="preprocessor">#define FTM3_C4V                                 FTM_CnV_REG(FTM3,4)</span></div><div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2b0815490c0f46ffdaa16d96855caa26"> 7296</a></span>&#160;<span class="preprocessor">#define FTM3_C5SC                                FTM_CnSC_REG(FTM3,5)</span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae8d33dcfe78e9aa11eb07f027797fe35"> 7297</a></span>&#160;<span class="preprocessor">#define FTM3_C5V                                 FTM_CnV_REG(FTM3,5)</span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga4ceb61d7a133f1915fd9585ecb07ab89"> 7298</a></span>&#160;<span class="preprocessor">#define FTM3_C6SC                                FTM_CnSC_REG(FTM3,6)</span></div><div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga0d7a7554c6deacced70c3df352c40408"> 7299</a></span>&#160;<span class="preprocessor">#define FTM3_C6V                                 FTM_CnV_REG(FTM3,6)</span></div><div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga02de4520931c909d94813bad5b95fb5c"> 7300</a></span>&#160;<span class="preprocessor">#define FTM3_C7SC                                FTM_CnSC_REG(FTM3,7)</span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5bd7cb3d187e31328819e32f67eb27e2"> 7301</a></span>&#160;<span class="preprocessor">#define FTM3_C7V                                 FTM_CnV_REG(FTM3,7)</span></div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga7ebb01b0da1f97921626af254e1ccc1d"> 7302</a></span>&#160;<span class="preprocessor">#define FTM3_CNTIN                               FTM_CNTIN_REG(FTM3)</span></div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gacd0bb4ea51318e83e3d2994d819ff221"> 7303</a></span>&#160;<span class="preprocessor">#define FTM3_STATUS                              FTM_STATUS_REG(FTM3)</span></div><div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga35d5e050a6981a5d6fa2181af311c92a"> 7304</a></span>&#160;<span class="preprocessor">#define FTM3_MODE                                FTM_MODE_REG(FTM3)</span></div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1803db5a81d29fdcbeb7a40059660015"> 7305</a></span>&#160;<span class="preprocessor">#define FTM3_SYNC                                FTM_SYNC_REG(FTM3)</span></div><div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga23485aaab447f8951cf60a437b06e86d"> 7306</a></span>&#160;<span class="preprocessor">#define FTM3_OUTINIT                             FTM_OUTINIT_REG(FTM3)</span></div><div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga620872143b294eb22c847f6159f2aefd"> 7307</a></span>&#160;<span class="preprocessor">#define FTM3_OUTMASK                             FTM_OUTMASK_REG(FTM3)</span></div><div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gacd9b4cad47f3b87ea29d8f46cf66ded3"> 7308</a></span>&#160;<span class="preprocessor">#define FTM3_COMBINE                             FTM_COMBINE_REG(FTM3)</span></div><div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga3b061191104aad486cab4f022304ed48"> 7309</a></span>&#160;<span class="preprocessor">#define FTM3_DEADTIME                            FTM_DEADTIME_REG(FTM3)</span></div><div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf59e7fa21ff81f24a093e69f64b25af3"> 7310</a></span>&#160;<span class="preprocessor">#define FTM3_EXTTRIG                             FTM_EXTTRIG_REG(FTM3)</span></div><div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gafb607c246dc12f048d703f7c83dee8f5"> 7311</a></span>&#160;<span class="preprocessor">#define FTM3_POL                                 FTM_POL_REG(FTM3)</span></div><div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga7b818c36c9580a6b605464ed07c2b521"> 7312</a></span>&#160;<span class="preprocessor">#define FTM3_FMS                                 FTM_FMS_REG(FTM3)</span></div><div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga4cf9fa35a305d669b6d403b973c39fba"> 7313</a></span>&#160;<span class="preprocessor">#define FTM3_FILTER                              FTM_FILTER_REG(FTM3)</span></div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga245ceebce0e5d06db2548a6c3de98333"> 7314</a></span>&#160;<span class="preprocessor">#define FTM3_FLTCTRL                             FTM_FLTCTRL_REG(FTM3)</span></div><div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaff5a4cbc0440a7f4911a0e7c54a508f7"> 7315</a></span>&#160;<span class="preprocessor">#define FTM3_QDCTRL                              FTM_QDCTRL_REG(FTM3)</span></div><div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga326fa3ad6bcc13c787833207ad384cb9"> 7316</a></span>&#160;<span class="preprocessor">#define FTM3_CONF                                FTM_CONF_REG(FTM3)</span></div><div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa17801a9507cce8b776cb2b2165e7018"> 7317</a></span>&#160;<span class="preprocessor">#define FTM3_FLTPOL                              FTM_FLTPOL_REG(FTM3)</span></div><div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga3248b3ea1958036f9eca57049655f80b"> 7318</a></span>&#160;<span class="preprocessor">#define FTM3_SYNCONF                             FTM_SYNCONF_REG(FTM3)</span></div><div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf358fb06859256f9d1c160517c4edc09"> 7319</a></span>&#160;<span class="preprocessor">#define FTM3_INVCTRL                             FTM_INVCTRL_REG(FTM3)</span></div><div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga715bca5a88cb03ccc4be1e05941e1272"> 7320</a></span>&#160;<span class="preprocessor">#define FTM3_SWOCTRL                             FTM_SWOCTRL_REG(FTM3)</span></div><div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf28e1c07af8bfac8e2b08685fc76dc15"> 7321</a></span>&#160;<span class="preprocessor">#define FTM3_PWMLOAD                             FTM_PWMLOAD_REG(FTM3)</span></div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;</div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="comment">/* FTM - Register array accessors */</span></div><div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad4d0c00610a35305e798b0aedde77ad3"> 7324</a></span>&#160;<span class="preprocessor">#define FTM0_CnSC(index)                         FTM_CnSC_REG(FTM0,index)</span></div><div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga81a992fb36b0769a6ee22343ab5b9479"> 7325</a></span>&#160;<span class="preprocessor">#define FTM1_CnSC(index)                         FTM_CnSC_REG(FTM1,index)</span></div><div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga15e9d867f8b2572a7455a06ffacc21cb"> 7326</a></span>&#160;<span class="preprocessor">#define FTM2_CnSC(index)                         FTM_CnSC_REG(FTM2,index)</span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6b1d4196ecd2c0980006d626575b058e"> 7327</a></span>&#160;<span class="preprocessor">#define FTM3_CnSC(index)                         FTM_CnSC_REG(FTM3,index)</span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9c1e70d8b8d9e0cb50c99ca6ccc48ee1"> 7328</a></span>&#160;<span class="preprocessor">#define FTM0_CnV(index)                          FTM_CnV_REG(FTM0,index)</span></div><div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa9a20e0fc5b825db11f23a017b3572c7"> 7329</a></span>&#160;<span class="preprocessor">#define FTM1_CnV(index)                          FTM_CnV_REG(FTM1,index)</span></div><div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gac37452693173e07930bc0276faa83e91"> 7330</a></span>&#160;<span class="preprocessor">#define FTM2_CnV(index)                          FTM_CnV_REG(FTM2,index)</span></div><div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga0805d3a87e60da97ef4ca946b3491881"> 7331</a></span>&#160;<span class="preprocessor">#define FTM3_CnV(index)                          FTM_CnV_REG(FTM3,index)</span></div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160; <span class="comment">/* end of group FTM_Register_Accessor_Macros */</span></div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;</div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160; <span class="comment">/* end of group FTM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;</div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;</div><div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div><div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;</div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDOR;                              </div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PSOR;                              </div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PCOR;                              </div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PTOR;                              </div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PDIR;                              </div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDDR;                              </div><div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;} <a class="code" href="struct_g_p_i_o___type.html">GPIO_Type</a>, *<a class="code" href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a>;</div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;</div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;</div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="comment">/* GPIO - Register accessors */</span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60"> 7373</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_REG(base)                      ((base)-&gt;PDOR)</span></div><div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca"> 7374</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_REG(base)                      ((base)-&gt;PSOR)</span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf"> 7375</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_REG(base)                      ((base)-&gt;PCOR)</span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83"> 7376</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_REG(base)                      ((base)-&gt;PTOR)</span></div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce"> 7377</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_REG(base)                      ((base)-&gt;PDIR)</span></div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07"> 7378</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_REG(base)                      ((base)-&gt;PDDR)</span></div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;</div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;</div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;</div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gafd2a8274691295293b3cabfe86089801"> 7395</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga495b5f1e63de863534ce0c5f25f137ab"> 7396</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0</span></div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga4071beeff4d9b5c200686972dd52d855"> 7397</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa8a48e38ef70ff1ba3bbcbf31b891da4"> 7399</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5a962b85e07477e26afe639c7ca478cb"> 7400</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0</span></div><div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga6b16f5841a5c5f20311eafc574f814e4"> 7401</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga0b8378768ee61ea2c685a1687c90fa03"> 7403</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5c9203b830cbd86cd8d0189872b5c772"> 7404</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0</span></div><div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga3a9c3710923cd50fc2df4e678180eb1d"> 7405</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa75953b5d9d23bdaa6c24232e1a52680"> 7407</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga70e5442b3a119665aafb9e6e5b48bbd5"> 7408</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0</span></div><div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga40757476c8889ca9d4cb7017b6c5ab60"> 7409</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacb7c8cc976937906c8e803811a7fbb68"> 7411</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga99fd9212dd769bb1964a28a864c6c741"> 7412</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0</span></div><div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga8f80c8e42743151c73569b5cef49f2b2"> 7413</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga67567a60f48d2bfb5584cd8de8936788"> 7415</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacdd12c96f7650759c90a98bb606bd776"> 7416</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0</span></div><div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga9836cb3ac719630f741fe6a0292083fc"> 7417</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;</div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;</div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga6e3037b53880ddd4072d88ed493e6581"> 7426</a></span>&#160;<span class="preprocessor">#define PTA_BASE                                 (0x400FF000u)</span></div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;</div><div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga953adcb40e14085a9ffd1aa0ae40084b"> 7428</a></span>&#160;<span class="preprocessor">#define PTA                                      ((GPIO_Type *)PTA_BASE)</span></div><div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gadf98f6ee2bbfd42102e378a66b29b9ef"> 7429</a></span>&#160;<span class="preprocessor">#define PTA_BASE_PTR                             (PTA)</span></div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;</div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga8cd67de0ed62c0fe8395cc6e40af2451"> 7431</a></span>&#160;<span class="preprocessor">#define PTB_BASE                                 (0x400FF040u)</span></div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;</div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gab245b794143f5d4aea6d1a5336b8b33e"> 7433</a></span>&#160;<span class="preprocessor">#define PTB                                      ((GPIO_Type *)PTB_BASE)</span></div><div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga59ab0f28e891ea28f152505ce2021747"> 7434</a></span>&#160;<span class="preprocessor">#define PTB_BASE_PTR                             (PTB)</span></div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;</div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gafee763d072e472e36b335f8944b5de96"> 7436</a></span>&#160;<span class="preprocessor">#define PTC_BASE                                 (0x400FF080u)</span></div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;</div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7deefa3e1c7e45e4ccb31a8117bc181f"> 7438</a></span>&#160;<span class="preprocessor">#define PTC                                      ((GPIO_Type *)PTC_BASE)</span></div><div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaaa3dc05c2a51a960067e1de6863fd3dd"> 7439</a></span>&#160;<span class="preprocessor">#define PTC_BASE_PTR                             (PTC)</span></div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;</div><div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaa002f1a0c5f963f8d162916b91e21bf0"> 7441</a></span>&#160;<span class="preprocessor">#define PTD_BASE                                 (0x400FF0C0u)</span></div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;</div><div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gacee2910b398755be94f612b243052efe"> 7443</a></span>&#160;<span class="preprocessor">#define PTD                                      ((GPIO_Type *)PTD_BASE)</span></div><div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaa61d2c33375f3becbae1353eee4c1317"> 7444</a></span>&#160;<span class="preprocessor">#define PTD_BASE_PTR                             (PTD)</span></div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;</div><div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaac65442c7407ccb219eea68a45c2bdc6"> 7446</a></span>&#160;<span class="preprocessor">#define PTE_BASE                                 (0x400FF100u)</span></div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;</div><div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga074482d761e5bcd022a14aa7b8c294d7"> 7448</a></span>&#160;<span class="preprocessor">#define PTE                                      ((GPIO_Type *)PTE_BASE)</span></div><div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaa230685f72ad1540850ab8d12366775c"> 7449</a></span>&#160;<span class="preprocessor">#define PTE_BASE_PTR                             (PTE)</span></div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;</div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7f97513de5235b3600dc07bf327fe315"> 7451</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_ADDRS                          { PTA_BASE, PTB_BASE, PTC_BASE, PTD_BASE, PTE_BASE }</span></div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;</div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 7453</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { PTA, PTB, PTC, PTD, PTE }</span></div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;</div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;</div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="comment">/* GPIO - Register instance definitions */</span></div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="comment">/* PTA */</span></div><div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga5c5a9a4e809579e68ae743d931312cc5"> 7467</a></span>&#160;<span class="preprocessor">#define GPIOA_PDOR                               GPIO_PDOR_REG(PTA)</span></div><div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaa89816040d1c6678e816aa3e7a7eef07"> 7468</a></span>&#160;<span class="preprocessor">#define GPIOA_PSOR                               GPIO_PSOR_REG(PTA)</span></div><div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gae6b29d3effc6cd3f9b9a09fc163e93f1"> 7469</a></span>&#160;<span class="preprocessor">#define GPIOA_PCOR                               GPIO_PCOR_REG(PTA)</span></div><div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga81578b02d0ebd91fae31edbf4bf355eb"> 7470</a></span>&#160;<span class="preprocessor">#define GPIOA_PTOR                               GPIO_PTOR_REG(PTA)</span></div><div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga62064e1a5f0335045c827c9d92b4c374"> 7471</a></span>&#160;<span class="preprocessor">#define GPIOA_PDIR                               GPIO_PDIR_REG(PTA)</span></div><div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0e2be39e703dcb1fe73fba030d76b599"> 7472</a></span>&#160;<span class="preprocessor">#define GPIOA_PDDR                               GPIO_PDDR_REG(PTA)</span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="comment">/* PTB */</span></div><div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaff014fa695fbc756ee6eba97a48d7e71"> 7474</a></span>&#160;<span class="preprocessor">#define GPIOB_PDOR                               GPIO_PDOR_REG(PTB)</span></div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga67241a97ba37003033da25d58e303e6e"> 7475</a></span>&#160;<span class="preprocessor">#define GPIOB_PSOR                               GPIO_PSOR_REG(PTB)</span></div><div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga00572d96e1e34f87f5d034c83853285d"> 7476</a></span>&#160;<span class="preprocessor">#define GPIOB_PCOR                               GPIO_PCOR_REG(PTB)</span></div><div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga94f636fe001f4048b0fa54531bee4aa1"> 7477</a></span>&#160;<span class="preprocessor">#define GPIOB_PTOR                               GPIO_PTOR_REG(PTB)</span></div><div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga635096d5a65d0eaf83cb0ab9d1765899"> 7478</a></span>&#160;<span class="preprocessor">#define GPIOB_PDIR                               GPIO_PDIR_REG(PTB)</span></div><div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga17731cc13bc4befb530a08cd48bfba80"> 7479</a></span>&#160;<span class="preprocessor">#define GPIOB_PDDR                               GPIO_PDDR_REG(PTB)</span></div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="comment">/* PTC */</span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0e16be0c2882156f81cf74667529fdea"> 7481</a></span>&#160;<span class="preprocessor">#define GPIOC_PDOR                               GPIO_PDOR_REG(PTC)</span></div><div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gae0cc795a0fc8f90ec1d2614c71337a89"> 7482</a></span>&#160;<span class="preprocessor">#define GPIOC_PSOR                               GPIO_PSOR_REG(PTC)</span></div><div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaa0f19499354a02352ac7d30883971b1b"> 7483</a></span>&#160;<span class="preprocessor">#define GPIOC_PCOR                               GPIO_PCOR_REG(PTC)</span></div><div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaf68be8cbaeeb67cf02420bfadc15bf58"> 7484</a></span>&#160;<span class="preprocessor">#define GPIOC_PTOR                               GPIO_PTOR_REG(PTC)</span></div><div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga3b4c3b42b0d5b702fcf122040a182ee4"> 7485</a></span>&#160;<span class="preprocessor">#define GPIOC_PDIR                               GPIO_PDIR_REG(PTC)</span></div><div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaeb0eafde882bb2f08c5fc3400d54ed26"> 7486</a></span>&#160;<span class="preprocessor">#define GPIOC_PDDR                               GPIO_PDDR_REG(PTC)</span></div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="comment">/* PTD */</span></div><div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga5377b97adc7b2071fe68086e3e9d3cf2"> 7488</a></span>&#160;<span class="preprocessor">#define GPIOD_PDOR                               GPIO_PDOR_REG(PTD)</span></div><div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gac0d36a23aa6c33daa2a3631314b89022"> 7489</a></span>&#160;<span class="preprocessor">#define GPIOD_PSOR                               GPIO_PSOR_REG(PTD)</span></div><div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga8a81d5586e51fa5a571a9f2fd8dedb0b"> 7490</a></span>&#160;<span class="preprocessor">#define GPIOD_PCOR                               GPIO_PCOR_REG(PTD)</span></div><div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga5377d98699ff945b7e797db51a200c3f"> 7491</a></span>&#160;<span class="preprocessor">#define GPIOD_PTOR                               GPIO_PTOR_REG(PTD)</span></div><div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaafea2d144bed07159065586f00ef1e9c"> 7492</a></span>&#160;<span class="preprocessor">#define GPIOD_PDIR                               GPIO_PDIR_REG(PTD)</span></div><div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga275ff51c42c5210efa69cf21d3d16aa9"> 7493</a></span>&#160;<span class="preprocessor">#define GPIOD_PDDR                               GPIO_PDDR_REG(PTD)</span></div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="comment">/* PTE */</span></div><div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0fd55005aebdd6c8348a69fc9961240e"> 7495</a></span>&#160;<span class="preprocessor">#define GPIOE_PDOR                               GPIO_PDOR_REG(PTE)</span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gab91dcbd2c6ae1b33cc222433e6c0d2a5"> 7496</a></span>&#160;<span class="preprocessor">#define GPIOE_PSOR                               GPIO_PSOR_REG(PTE)</span></div><div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gae47e95a0795236c55495e95b67dc6540"> 7497</a></span>&#160;<span class="preprocessor">#define GPIOE_PCOR                               GPIO_PCOR_REG(PTE)</span></div><div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0d6201794a479eb4530b4deedf9f7471"> 7498</a></span>&#160;<span class="preprocessor">#define GPIOE_PTOR                               GPIO_PTOR_REG(PTE)</span></div><div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gab12c5a1580446153a220ff5fadf052bd"> 7499</a></span>&#160;<span class="preprocessor">#define GPIOE_PDIR                               GPIO_PDIR_REG(PTE)</span></div><div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga4ca5e050e0a711260b6d4dd0d3eabe76"> 7500</a></span>&#160;<span class="preprocessor">#define GPIOE_PDDR                               GPIO_PDDR_REG(PTE)</span></div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;</div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;</div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;</div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="comment">   -- I2C Peripheral Access Layer</span></div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;</div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t A1;                                 </div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="pll__freq_8m.html#a1fd406685cbdee605d0a7bebed56fdb0">F</a>;                                  </div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S;                                  </div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t D;                                  </div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FLT;                                </div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RA;                                 </div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SMB;                                </div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t A2;                                 </div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SLTH;                               </div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SLTL;                               </div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;} <a class="code" href="struct_i2_c___type.html">I2C_Type</a>, *<a class="code" href="group___i2_c___peripheral___access___layer.html#gad005bce09c857e19746cbfd20824de62">I2C_MemMapPtr</a>;</div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;</div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;</div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="comment">/* I2C - Register accessors */</span></div><div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaa114fe991a3e1e899b53160c91bd8c72"> 7548</a></span>&#160;<span class="preprocessor">#define I2C_A1_REG(base)                         ((base)-&gt;A1)</span></div><div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga49a7294fe984b9468681113184d18dfc"> 7549</a></span>&#160;<span class="preprocessor">#define I2C_F_REG(base)                          ((base)-&gt;F)</span></div><div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gab99b9e99fa2eda1aac30eff81842ce36"> 7550</a></span>&#160;<span class="preprocessor">#define I2C_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaba7d61b90ba883e4e9711a54e4526465"> 7551</a></span>&#160;<span class="preprocessor">#define I2C_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga0c6f62e67b1d2b8bc2eb7ed0e3a57fbd"> 7552</a></span>&#160;<span class="preprocessor">#define I2C_D_REG(base)                          ((base)-&gt;D)</span></div><div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga27c7ad30a1ae595f33d8644b381be049"> 7553</a></span>&#160;<span class="preprocessor">#define I2C_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga3eacf50cc16f3a822d765b681f781d90"> 7554</a></span>&#160;<span class="preprocessor">#define I2C_FLT_REG(base)                        ((base)-&gt;FLT)</span></div><div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga42d4bbf2df8f036a27d2092bd9eb6065"> 7555</a></span>&#160;<span class="preprocessor">#define I2C_RA_REG(base)                         ((base)-&gt;RA)</span></div><div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga320d358df195778429696e7755acc5e8"> 7556</a></span>&#160;<span class="preprocessor">#define I2C_SMB_REG(base)                        ((base)-&gt;SMB)</span></div><div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga654554108023356beab5b561b7787139"> 7557</a></span>&#160;<span class="preprocessor">#define I2C_A2_REG(base)                         ((base)-&gt;A2)</span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga7d186ff953fe05d9360350072353470f"> 7558</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_REG(base)                       ((base)-&gt;SLTH)</span></div><div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gadcf8cbbf29297a34a28c6daec4a117fb"> 7559</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_REG(base)                       ((base)-&gt;SLTL)</span></div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;</div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;</div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="comment">   -- I2C Register Masks</span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;</div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="comment">/* A1 Bit Fields */</span></div><div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad90fbd42f33b89ff3296c52700771b1b"> 7576</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           0xFEu</span></div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf074658893634b95a9858ee29bbdd88a"> 7577</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          1</span></div><div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5248771248d1964b566ca3de1cadf6a3"> 7578</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK)</span></div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="comment">/* F Bit Fields */</span></div><div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb777a93b5695409902fb2f2b77eb760"> 7580</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           0x3Fu</span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e2daf0de75e77e33467f6b132be0c30"> 7581</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          0</span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga18089fd1cbe1936b133d50d580d39e6d"> 7582</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK)</span></div><div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9e077caa9ac07c03f5e34e431d0806fa"> 7583</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          0xC0u</span></div><div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3a338cb3af4c140fde82427d091d5b4a"> 7584</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         6</span></div><div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8f7d596736ebbdc72c823abdc045adfd"> 7585</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK)</span></div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadfd8fccdd35a4944a1e53ffa26e5d06b"> 7587</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        0x1u</span></div><div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1cd5f87cc18a56d293697f0463e2a9e3"> 7588</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0</span></div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga708d3eded28946d6f2e4b7ed5aff8fe8"> 7589</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         0x2u</span></div><div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1bec740751b47fd0f4e02d913c3b287"> 7590</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1</span></div><div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga656f6747e8edc8299767365ea1ac9d70"> 7591</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         0x4u</span></div><div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac6c61e0bd2615da3bbc3079984192dd7"> 7592</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2</span></div><div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaebf88a6e1a433272e606980474b4e577"> 7593</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         0x8u</span></div><div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga95ea65244938ce40ca695f5193268357"> 7594</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3</span></div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf2c2222f863ed79996904cac957fbcf2"> 7595</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           0x10u</span></div><div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4785c943be6e7664aad1f3166c54c07c"> 7596</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          4</span></div><div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4c4f11999967dae4bcf93fcefda51ebe"> 7597</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          0x20u</span></div><div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3d36bee9f6ccbd3cd27355c481eb35fc"> 7598</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         5</span></div><div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gada20a7267cfb048f5f30adacf115a9c6"> 7599</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        0x40u</span></div><div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeddb698e3eec8ce064fa68ebbfd06e09"> 7600</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6</span></div><div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga93aaf10d7a7527ef23e270b7a2dd335d"> 7601</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        0x80u</span></div><div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga963bec89f31364bb2dfe369173d8d412"> 7602</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7</span></div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad24c329c5eb1d51b4d1bdf637f0071d3"> 7604</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          0x1u</span></div><div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga120dc0ebf2986dd160b9592ec711a177"> 7605</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0</span></div><div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23f38878179bb0186dd2c64698417ec3"> 7606</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         0x2u</span></div><div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga36fe15d9bbf77410ab19317e78d2d5ea"> 7607</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1</span></div><div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf802822114be53d791101a05f50af5a3"> 7608</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           0x4u</span></div><div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae9ff7b0c74aeb1c906bfe71fa1620fae"> 7609</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          2</span></div><div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8176df0a3138ff19cc2551531d61fb2c"> 7610</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           0x8u</span></div><div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e3ed53ea2a04e7a0d0a2d0654fb74fd"> 7611</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          3</span></div><div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5f4949ee45450ae24a9885c8a0b5b71d"> 7612</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          0x10u</span></div><div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6401a3c073bca30cd0f01ce830bc2734"> 7613</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4</span></div><div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2e9a4cd81bee477ce0bb8f04dde5a836"> 7614</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          0x20u</span></div><div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf449f97abe53ded41a8cd83691089af7"> 7615</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5</span></div><div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2d60d97ef284aae3bcec1b9b9135a37f"> 7616</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          0x40u</span></div><div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef3ccc64a102f940ad82af4c5558381"> 7617</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6</span></div><div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga20501abab9a2b23ac99fa69e87b2730d"> 7618</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           0x80u</span></div><div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga030264ea4205860abb6a32331d84cef3"> 7619</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          7</span></div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb11bc3736eba5b805bdc4bced7edb2e"> 7621</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          0xFFu</span></div><div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac9b220edf37227949c367bf455d11a04"> 7622</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         0</span></div><div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7b68b1d5f1aa40f4bc5e9310e0a63754"> 7623</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK)</span></div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c5f8db3bac4c51de9446448a8ad9072"> 7625</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           0x7u</span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab875d484e12dc6ae427c2063430d1362"> 7626</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          0</span></div><div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa19edf20551c0d4dc70b840c2c5b7e24"> 7627</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK)</span></div><div class="line"><a name="l07628"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga70911373d5619a4d8376777446085856"> 7628</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         0x8u</span></div><div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga802a10e2d279895ec0230b4701b1a4bf"> 7629</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3</span></div><div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad5acb46182264a92f1f7ca818146d44e"> 7630</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         0x10u</span></div><div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga620079dc18e7ce504b6092503a10d2ae"> 7631</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4</span></div><div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa36c867ead9ecee381f4a6f1f75ccc70"> 7632</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         0x20u</span></div><div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga0d2a8c7a7fb308cf052fc122c1af92c5"> 7633</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5</span></div><div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga331301810a6ac65f43e66b78bbde4c91"> 7634</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        0x40u</span></div><div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga266bbd66a022e8b78eb5501d9d927164"> 7635</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6</span></div><div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gabe69d0985ed23c71c071a6ebd93f65df"> 7636</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        0x80u</span></div><div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2621c8acf26335441da9ced92ca4d29f"> 7637</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7</span></div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="comment">/* FLT Bit Fields */</span></div><div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga61b9691f2f522b624d0ace6268c972df"> 7639</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         0xFu</span></div><div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga87c3021777b04e02f3c0481cdbde30e5"> 7640</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0</span></div><div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a184e93601a1086484b0ac2752cab00"> 7641</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK)</span></div><div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5957e41d1f413c45abde107e68d1f054"> 7642</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STARTF_MASK                      0x10u</span></div><div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga60596c41d1748a538e7e752c9b701bb3"> 7643</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STARTF_SHIFT                     4</span></div><div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga532d6e283f53b115820f6a20f4f442a8"> 7644</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SSIE_MASK                        0x20u</span></div><div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6fa677ac36d808e9e048d3ab81623f8c"> 7645</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SSIE_SHIFT                       5</span></div><div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga49bb44800a0defc2dd1efb27263f7c52"> 7646</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_MASK                       0x40u</span></div><div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae69dbb7d8bd1dff50e5c30846d3285bb"> 7647</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_SHIFT                      6</span></div><div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac404fda03fc23c08a56018d6ab2fc977"> 7648</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_MASK                        0x80u</span></div><div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5d6c7b67f99e1f592d199bb77f7d5605"> 7649</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_SHIFT                       7</span></div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="comment">/* RA Bit Fields */</span></div><div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa39c37c0d41e4cdafc00884a2fc791fa"> 7651</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          0xFEu</span></div><div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8571ae2c33f4ea6503f568c2151ef2a9"> 7652</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1</span></div><div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae2a3d76c69fe5e8947660274f6744031"> 7653</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK)</span></div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="comment">/* SMB Bit Fields */</span></div><div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad123ad3f9e1362d2ee5bd403cdf34327"> 7655</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     0x1u</span></div><div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga431377427b6cae03a360309ac07a4559"> 7656</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0</span></div><div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac393f25577923046bb7755b7f398db70"> 7657</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       0x2u</span></div><div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeaa26602cb9aabcf738aef5e95b7672c"> 7658</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1</span></div><div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaefffa6f332bf3bd19ea55db0d1848546"> 7659</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       0x4u</span></div><div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga27af2fe0000903e76be422f1b0d0d277"> 7660</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2</span></div><div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga19239e39699b975c050e78098f1160be"> 7661</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        0x8u</span></div><div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga158639264e921e0cdc2d1c531c0481be"> 7662</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3</span></div><div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a0dba773688ec97b8f2a6306085c136"> 7663</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      0x10u</span></div><div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga07c36bbad07617ae5ae27911d3b00290"> 7664</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4</span></div><div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae54c99ffbc7df399f532cf0ddea2b43a"> 7665</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     0x20u</span></div><div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4a1109dbb19a0b37d8b7afcc6cfeba1b"> 7666</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5</span></div><div class="line"><a name="l07667"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23b35683fd53d9982486462740d577c8"> 7667</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     0x40u</span></div><div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab3807b572e12675922212a4ccfaf9327"> 7668</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6</span></div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c32b35c6a034b2d36c8341e41e1f5e0"> 7669</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        0x80u</span></div><div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8818be9583854e197aa6f7197d42e825"> 7670</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7</span></div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;<span class="comment">/* A2 Bit Fields */</span></div><div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga953881ff63411be620fa173f27ab4efa"> 7672</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          0xFEu</span></div><div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1c31a37087b37cb76faeade10a4fbd6"> 7673</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1</span></div><div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadb02a0d0b664b563e9f18a9a4d90fb8f"> 7674</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK)</span></div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;<span class="comment">/* SLTH Bit Fields */</span></div><div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef081c4825bc9248b218f4c6ee70f86"> 7676</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadc7429d429b6c58a18bcf147884e618f"> 7677</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0</span></div><div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf6d95ca3bdf2d8da490e7ff3c4a937b7"> 7678</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK)</span></div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="comment">/* SLTL Bit Fields */</span></div><div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac29118698aa1c246c26835a19210a0c9"> 7680</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga177f38e09f29a382b35b19906462204f"> 7681</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0</span></div><div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab7bec69c829adac299ed11bd66411507"> 7682</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)</span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;</div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;</div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div><div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gabf0928baf4e4350633ca9050b65d1939"> 7691</a></span>&#160;<span class="preprocessor">#define I2C0_BASE                                (0x40066000u)</span></div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;</div><div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#ga86abb2e8858d177c04e60c41e9242045"> 7693</a></span>&#160;<span class="preprocessor">#define I2C0                                     ((I2C_Type *)I2C0_BASE)</span></div><div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#ga6db92fda81fa3b6a1c8c6a85e66d51a0"> 7694</a></span>&#160;<span class="preprocessor">#define I2C0_BASE_PTR                            (I2C0)</span></div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;</div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gacd72dbffb1738ca87c838545c4eb85a3"> 7696</a></span>&#160;<span class="preprocessor">#define I2C1_BASE                                (0x40067000u)</span></div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;</div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gab45d257574da6fe1f091cc45b7eda6cc"> 7698</a></span>&#160;<span class="preprocessor">#define I2C1                                     ((I2C_Type *)I2C1_BASE)</span></div><div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gae13da5d584f2a4e2379db927a3f18772"> 7699</a></span>&#160;<span class="preprocessor">#define I2C1_BASE_PTR                            (I2C1)</span></div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;</div><div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#ga04bda70f25c795fb79f163b633ad4a5d"> 7701</a></span>&#160;<span class="preprocessor">#define I2C2_BASE                                (0x400E6000u)</span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;</div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gafa60ac20c1921ef1002083bb3e1f5d16"> 7703</a></span>&#160;<span class="preprocessor">#define I2C2                                     ((I2C_Type *)I2C2_BASE)</span></div><div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gaa929395ba63163b703e2ceab4d4521d4"> 7704</a></span>&#160;<span class="preprocessor">#define I2C2_BASE_PTR                            (I2C2)</span></div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;</div><div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gae92fd6c5f532d79f1a47e76c6dbc33f0"> 7706</a></span>&#160;<span class="preprocessor">#define I2C_BASE_ADDRS                           { I2C0_BASE, I2C1_BASE, I2C2_BASE }</span></div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;</div><div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gaee17f364d6d1712b62774e6c33dea554"> 7708</a></span>&#160;<span class="preprocessor">#define I2C_BASE_PTRS                            { I2C0, I2C1, I2C2 }</span></div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;</div><div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gaa8773ffc80a322ac3833d4ad1853185a"> 7710</a></span>&#160;<span class="preprocessor">#define I2C_IRQS                                 { I2C0_IRQn, I2C1_IRQn, I2C2_IRQn }</span></div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;</div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;</div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="comment">/* I2C - Register instance definitions */</span></div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="comment">/* I2C0 */</span></div><div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaab25b2cfc0f440c11ba84defee435e0e"> 7724</a></span>&#160;<span class="preprocessor">#define I2C0_A1                                  I2C_A1_REG(I2C0)</span></div><div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gacd455dbff54b6e42523e833319e562e4"> 7725</a></span>&#160;<span class="preprocessor">#define I2C0_F                                   I2C_F_REG(I2C0)</span></div><div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gad710afb8dd19706b83bc65c3f460e81d"> 7726</a></span>&#160;<span class="preprocessor">#define I2C0_C1                                  I2C_C1_REG(I2C0)</span></div><div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1a4918e7df76e7488707db427ebfaead"> 7727</a></span>&#160;<span class="preprocessor">#define I2C0_S                                   I2C_S_REG(I2C0)</span></div><div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1f0514321da14a62a0352b297e6614b7"> 7728</a></span>&#160;<span class="preprocessor">#define I2C0_D                                   I2C_D_REG(I2C0)</span></div><div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaeff876311aea33455ceb8ef9fb50b4c7"> 7729</a></span>&#160;<span class="preprocessor">#define I2C0_C2                                  I2C_C2_REG(I2C0)</span></div><div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf3513574714aeda95d4d19aa2f8c9a95"> 7730</a></span>&#160;<span class="preprocessor">#define I2C0_FLT                                 I2C_FLT_REG(I2C0)</span></div><div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf00ad7b5cbb7776265f28c9ffc5a6acd"> 7731</a></span>&#160;<span class="preprocessor">#define I2C0_RA                                  I2C_RA_REG(I2C0)</span></div><div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf27ba0a559fe4af8031d5de859d8ba47"> 7732</a></span>&#160;<span class="preprocessor">#define I2C0_SMB                                 I2C_SMB_REG(I2C0)</span></div><div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga99708d179cf5e948315ac4ff5d8d0983"> 7733</a></span>&#160;<span class="preprocessor">#define I2C0_A2                                  I2C_A2_REG(I2C0)</span></div><div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga5872f84a45507eb59371a4fcc7c3e2c6"> 7734</a></span>&#160;<span class="preprocessor">#define I2C0_SLTH                                I2C_SLTH_REG(I2C0)</span></div><div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gae914eeb0f84c8cf2420f6764ea979c6d"> 7735</a></span>&#160;<span class="preprocessor">#define I2C0_SLTL                                I2C_SLTL_REG(I2C0)</span></div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="comment">/* I2C1 */</span></div><div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1488ec8f3fd718170359dfc0045ee8e1"> 7737</a></span>&#160;<span class="preprocessor">#define I2C1_A1                                  I2C_A1_REG(I2C1)</span></div><div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaeb01706a855e5dbc5e864a0e18eeab36"> 7738</a></span>&#160;<span class="preprocessor">#define I2C1_F                                   I2C_F_REG(I2C1)</span></div><div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaab6dde59f93972ca970c31a59c9f8a6b"> 7739</a></span>&#160;<span class="preprocessor">#define I2C1_C1                                  I2C_C1_REG(I2C1)</span></div><div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gae095b0f00b8617e16ee1a798d8a07e19"> 7740</a></span>&#160;<span class="preprocessor">#define I2C1_S                                   I2C_S_REG(I2C1)</span></div><div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga014dafe97b03f68e829a75997094fe92"> 7741</a></span>&#160;<span class="preprocessor">#define I2C1_D                                   I2C_D_REG(I2C1)</span></div><div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga23604e2320135c1d7488c51e1b8257be"> 7742</a></span>&#160;<span class="preprocessor">#define I2C1_C2                                  I2C_C2_REG(I2C1)</span></div><div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaddb39b793fc611a3fd107eaf33c26598"> 7743</a></span>&#160;<span class="preprocessor">#define I2C1_FLT                                 I2C_FLT_REG(I2C1)</span></div><div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga15eb9a112bb86d26c32d17ebfb3dcecc"> 7744</a></span>&#160;<span class="preprocessor">#define I2C1_RA                                  I2C_RA_REG(I2C1)</span></div><div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaa9377a6d31b5c6a841b69330a6e8d59d"> 7745</a></span>&#160;<span class="preprocessor">#define I2C1_SMB                                 I2C_SMB_REG(I2C1)</span></div><div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaa4539c51795162a3fccf19384acf78f0"> 7746</a></span>&#160;<span class="preprocessor">#define I2C1_A2                                  I2C_A2_REG(I2C1)</span></div><div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga636aa70cc9b9d94328cecb67e0005e7b"> 7747</a></span>&#160;<span class="preprocessor">#define I2C1_SLTH                                I2C_SLTH_REG(I2C1)</span></div><div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1d6d67136378cdc43250d350dde35366"> 7748</a></span>&#160;<span class="preprocessor">#define I2C1_SLTL                                I2C_SLTL_REG(I2C1)</span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;<span class="comment">/* I2C2 */</span></div><div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga46a11db9584c15e6128147d34e2c8e9f"> 7750</a></span>&#160;<span class="preprocessor">#define I2C2_A1                                  I2C_A1_REG(I2C2)</span></div><div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga2a15ff2c9baf7223bedc431880f573d9"> 7751</a></span>&#160;<span class="preprocessor">#define I2C2_F                                   I2C_F_REG(I2C2)</span></div><div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga98160f2bd45636d99b57fe2de221bb12"> 7752</a></span>&#160;<span class="preprocessor">#define I2C2_C1                                  I2C_C1_REG(I2C2)</span></div><div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga7b7cf64dd9ebe87faed8387a0b6fe1b2"> 7753</a></span>&#160;<span class="preprocessor">#define I2C2_S                                   I2C_S_REG(I2C2)</span></div><div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gab905a5d3aedcab8e0e4e82c6d75fd9eb"> 7754</a></span>&#160;<span class="preprocessor">#define I2C2_D                                   I2C_D_REG(I2C2)</span></div><div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga07de92d37c2be1f2cd7edda6f34273ec"> 7755</a></span>&#160;<span class="preprocessor">#define I2C2_C2                                  I2C_C2_REG(I2C2)</span></div><div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gafd37fb88093c62f37109b5bed6713501"> 7756</a></span>&#160;<span class="preprocessor">#define I2C2_FLT                                 I2C_FLT_REG(I2C2)</span></div><div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gab95e7561134727fa24ec3bbebe0056a2"> 7757</a></span>&#160;<span class="preprocessor">#define I2C2_RA                                  I2C_RA_REG(I2C2)</span></div><div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga90847f9bde9d339bb3981d80c635aea2"> 7758</a></span>&#160;<span class="preprocessor">#define I2C2_SMB                                 I2C_SMB_REG(I2C2)</span></div><div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaefc5882506abe8da1da16485d1d98800"> 7759</a></span>&#160;<span class="preprocessor">#define I2C2_A2                                  I2C_A2_REG(I2C2)</span></div><div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga6720cd887f28294f26ea7f20213227a5"> 7760</a></span>&#160;<span class="preprocessor">#define I2C2_SLTH                                I2C_SLTH_REG(I2C2)</span></div><div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga10322d7d744644238ec7a4cb5b252ea9"> 7761</a></span>&#160;<span class="preprocessor">#define I2C2_SLTL                                I2C_SLTL_REG(I2C2)</span></div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;</div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160; <span class="comment">/* end of group I2C_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;</div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;</div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="comment">   -- I2S Peripheral Access Layer</span></div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;</div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCSR;                              </div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR1;                              </div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR2;                              </div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR3;                              </div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR4;                              </div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR5;                              </div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t TDR[2];                            </div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;       uint8_t RESERVED_1[24];</div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TFR[2];                            </div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;       uint8_t RESERVED_2[24];</div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TMR;                               </div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;       uint8_t RESERVED_3[28];</div><div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCSR;                              </div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR1;                              </div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR2;                              </div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR3;                              </div><div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR4;                              </div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR5;                              </div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;       uint8_t RESERVED_4[8];</div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RDR[2];                            </div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;       uint8_t RESERVED_5[24];</div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RFR[2];                            </div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;       uint8_t RESERVED_6[24];</div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMR;                               </div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;       uint8_t RESERVED_7[28];</div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>;                               </div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MDR;                               </div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;} <a class="code" href="struct_i2_s___type.html">I2S_Type</a>, *<a class="code" href="group___i2_s___peripheral___access___layer.html#gad33bb471ea84d7b817c0f390b890984a">I2S_MemMapPtr</a>;</div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;</div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="comment">   -- I2S - Register accessor macros</span></div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;</div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="comment">/* I2S - Register accessors */</span></div><div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gad63655c7251e2ddde723c6a4f7d595a4"> 7825</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_REG(base)                       ((base)-&gt;TCSR)</span></div><div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga15b221ae8f999ce7dd132e42d9a8e898"> 7826</a></span>&#160;<span class="preprocessor">#define I2S_TCR1_REG(base)                       ((base)-&gt;TCR1)</span></div><div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga078d8dfc2a79cc117a21465f60d37918"> 7827</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_REG(base)                       ((base)-&gt;TCR2)</span></div><div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga20ca4a7340fc7ac9a14c313d2b0c0392"> 7828</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_REG(base)                       ((base)-&gt;TCR3)</span></div><div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gab20e23ff9fad28fd3dfde2110061289e"> 7829</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_REG(base)                       ((base)-&gt;TCR4)</span></div><div class="line"><a name="l07830"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga4ac04958932172b137ecb3eaca03cda0"> 7830</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_REG(base)                       ((base)-&gt;TCR5)</span></div><div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527"> 7831</a></span>&#160;<span class="preprocessor">#define I2S_TDR_REG(base,index)                  ((base)-&gt;TDR[index])</span></div><div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8"> 7832</a></span>&#160;<span class="preprocessor">#define I2S_TFR_REG(base,index)                  ((base)-&gt;TFR[index])</span></div><div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga69469ef04acc4f7702d0bf79c541bbca"> 7833</a></span>&#160;<span class="preprocessor">#define I2S_TMR_REG(base)                        ((base)-&gt;TMR)</span></div><div class="line"><a name="l07834"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga41969cdffb776b0b7f133fb2702b76c8"> 7834</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_REG(base)                       ((base)-&gt;RCSR)</span></div><div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga0e72a70cec83128fe927cc42e499767e"> 7835</a></span>&#160;<span class="preprocessor">#define I2S_RCR1_REG(base)                       ((base)-&gt;RCR1)</span></div><div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga06fb6f3ab6761f72068561455d6f707c"> 7836</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_REG(base)                       ((base)-&gt;RCR2)</span></div><div class="line"><a name="l07837"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gae7aecac6ac09bbe0118385b34ad8ff65"> 7837</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_REG(base)                       ((base)-&gt;RCR3)</span></div><div class="line"><a name="l07838"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gae7d96a14af22052e8f9bb55da75351ec"> 7838</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_REG(base)                       ((base)-&gt;RCR4)</span></div><div class="line"><a name="l07839"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga5f806a100d1c29d4494f9ddc9ca598fc"> 7839</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_REG(base)                       ((base)-&gt;RCR5)</span></div><div class="line"><a name="l07840"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0"> 7840</a></span>&#160;<span class="preprocessor">#define I2S_RDR_REG(base,index)                  ((base)-&gt;RDR[index])</span></div><div class="line"><a name="l07841"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc"> 7841</a></span>&#160;<span class="preprocessor">#define I2S_RFR_REG(base,index)                  ((base)-&gt;RFR[index])</span></div><div class="line"><a name="l07842"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga6e60f1c9b4eb83fba6b10ef9f541c429"> 7842</a></span>&#160;<span class="preprocessor">#define I2S_RMR_REG(base)                        ((base)-&gt;RMR)</span></div><div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga7ca73964f8ea1f84a4cb5fa53b525f88"> 7843</a></span>&#160;<span class="preprocessor">#define I2S_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l07844"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga7ac76ad60348fc11fad791eb5f111735"> 7844</a></span>&#160;<span class="preprocessor">#define I2S_MDR_REG(base)                        ((base)-&gt;MDR)</span></div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160; <span class="comment">/* end of group I2S_Register_Accessor_Macros */</span></div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;</div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;</div><div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;<span class="comment">   -- I2S Register Masks</span></div><div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;</div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div><div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae565812ade16ef43b2c8de0da9434dc7"> 7861</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRDE_MASK                       0x1u</span></div><div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga625ff0e116f205afc5810d46b33889e8"> 7862</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRDE_SHIFT                      0</span></div><div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1ee38c9bb8913b7ad39101588a3b6f81"> 7863</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE_MASK                       0x2u</span></div><div class="line"><a name="l07864"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga711259f1f84d00f66491a4369794c9be"> 7864</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE_SHIFT                      1</span></div><div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa4df5fe488cb4d2acb0bfd546f660507"> 7865</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRIE_MASK                       0x100u</span></div><div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae80718274a142dbe1c9b84baddb880fe"> 7866</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRIE_SHIFT                      8</span></div><div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4cd03b204167fc3671c12fa3462d38fb"> 7867</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE_MASK                       0x200u</span></div><div class="line"><a name="l07868"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga666587a04effa8fc8ff5411eacbee7db"> 7868</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE_SHIFT                      9</span></div><div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga396da367b36ad3ece4724ee59140968f"> 7869</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE_MASK                       0x400u</span></div><div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6115a14264154cbd0f1b604dbe873a14"> 7870</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE_SHIFT                      10</span></div><div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf9e74dea26989013c641104d00be6e21"> 7871</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE_MASK                       0x800u</span></div><div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac1a9beb768f09b6866b75294f36a8331"> 7872</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE_SHIFT                      11</span></div><div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae340c4e140f6777c4f3288008cef9807"> 7873</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE_MASK                       0x1000u</span></div><div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga80c64bdcf18c8ac184ac66c2517171eb"> 7874</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE_SHIFT                      12</span></div><div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga370db03ac48bd51b4192f6e36b80cd43"> 7875</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRF_MASK                        0x10000u</span></div><div class="line"><a name="l07876"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2dcefe209e87357f5e9d3c764c6da831"> 7876</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FRF_SHIFT                       16</span></div><div class="line"><a name="l07877"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabcaea4a4f528b0d25ff0f0b72d4a4c93"> 7877</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF_MASK                        0x20000u</span></div><div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7cb29b185e9330124f8777c090685d49"> 7878</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF_SHIFT                       17</span></div><div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga545f4444c3ca226a3318c67b76061406"> 7879</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF_MASK                        0x40000u</span></div><div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga00880fa506ae5f85e2cf22d7251cc217"> 7880</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF_SHIFT                       18</span></div><div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaafdb1a4476b3a25a9f1af0475beb81d6"> 7881</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF_MASK                        0x80000u</span></div><div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab079539e78cc6efb8d477dfe1f349f00"> 7882</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF_SHIFT                       19</span></div><div class="line"><a name="l07883"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga85bbf55e664f0a0b688fbb1c2db634e9"> 7883</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF_MASK                        0x100000u</span></div><div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafbec49ae50a286ce9bc59f20cbcd6b4e"> 7884</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF_SHIFT                       20</span></div><div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0f5f12f7b64d57e778e3025ce7cb1294"> 7885</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SR_MASK                         0x1000000u</span></div><div class="line"><a name="l07886"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab1a40505d50cdd19b7e37eaa0d6cc184"> 7886</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_SR_SHIFT                        24</span></div><div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab914972c0af99c736c0873d7c9f325f6"> 7887</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FR_MASK                         0x2000000u</span></div><div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaee3fc16502863ff4fa31702ca5add676"> 7888</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_FR_SHIFT                        25</span></div><div class="line"><a name="l07889"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1a283a2875596890e8d014ba29a2d764"> 7889</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE_MASK                        0x10000000u</span></div><div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabcf492ab7f9cc04accd4b8d144a195d8"> 7890</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE_SHIFT                       28</span></div><div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga168b4f72e1d68208f211020224bc4f1d"> 7891</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE_MASK                       0x20000000u</span></div><div class="line"><a name="l07892"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga45053916a88f0ce8d3a0798b7529f976"> 7892</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE_SHIFT                      29</span></div><div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2692628bf911b8951e8f77dbd6809f87"> 7893</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE_MASK                      0x40000000u</span></div><div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga931d31ce7c806e53554e29d7cf0db6ed"> 7894</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE_SHIFT                     30</span></div><div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga38911a5988cffd69ad0817c00522518c"> 7895</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_TE_MASK                         0x80000000u</span></div><div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab02a94b13756ac9869d4125313c7d651"> 7896</a></span>&#160;<span class="preprocessor">#define I2S_TCSR_TE_SHIFT                        31</span></div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;<span class="comment">/* TCR1 Bit Fields */</span></div><div class="line"><a name="l07898"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga26d9f7626514208432dc7850225cc752"> 7898</a></span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW_MASK                        0x7u</span></div><div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2a0a40da6ee3bcfa9f8088dcfbb676c7"> 7899</a></span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW_SHIFT                       0</span></div><div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad9addcfc5012395e9d579bdf7091dddc"> 7900</a></span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR1_TFW_SHIFT))&amp;I2S_TCR1_TFW_MASK)</span></div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="comment">/* TCR2 Bit Fields */</span></div><div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9bbd597b1d3a839f74d15c3b6c309bb7"> 7902</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_MASK                        0xFFu</span></div><div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad553f8b1c1cc03ded483d997640b410a"> 7903</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_SHIFT                       0</span></div><div class="line"><a name="l07904"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga89a576437056ff39e6a6e0474cbd8371"> 7904</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_DIV_SHIFT))&amp;I2S_TCR2_DIV_MASK)</span></div><div class="line"><a name="l07905"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacd5946c8455382794be20e9454c7d688"> 7905</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD_MASK                        0x1000000u</span></div><div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2c6578a7b0e95314b9211083cd31494e"> 7906</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD_SHIFT                       24</span></div><div class="line"><a name="l07907"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacd80d1c94434950d1e8bd33024b04018"> 7907</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP_MASK                        0x2000000u</span></div><div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaafb7626321ba09185e45c9136b804732"> 7908</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP_SHIFT                       25</span></div><div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga69d35574d74902b5a5dac263afe83957"> 7909</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL_MASK                       0xC000000u</span></div><div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3f2208b190e1f9a951d300e726f6df76"> 7910</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL_SHIFT                      26</span></div><div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga25200cfc40c741f71b96bb14ada7c47f"> 7911</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_MSEL_SHIFT))&amp;I2S_TCR2_MSEL_MASK)</span></div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1e16e8f58e2213ea6ea8fbe96f6b0b09"> 7912</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCI_MASK                        0x10000000u</span></div><div class="line"><a name="l07913"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa9612abbad00a02a4d3dc1a7dfe6463d"> 7913</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCI_SHIFT                       28</span></div><div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8969a374d290181e8f2c7a1c5ff4f31b"> 7914</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCS_MASK                        0x20000000u</span></div><div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4f9b5cf67219ec5115ced3b69bfda155"> 7915</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_BCS_SHIFT                       29</span></div><div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2626d37b42ede711d867e8f750fb2c2c"> 7916</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC_MASK                       0xC0000000u</span></div><div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7817b4e017fd01d7ca9a59e87008656f"> 7917</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC_SHIFT                      30</span></div><div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf91c3899959e7f1cf7e0a464df66a8e2"> 7918</a></span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_SYNC_SHIFT))&amp;I2S_TCR2_SYNC_MASK)</span></div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="comment">/* TCR3 Bit Fields */</span></div><div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga49de2df89ebdb02cdb32c8a15f9ac7b4"> 7920</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_MASK                       0x1Fu</span></div><div class="line"><a name="l07921"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga984179c79c4fc833f32c031c69a33cd9"> 7921</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_SHIFT                      0</span></div><div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga61d01cab13a8777ad0e326259faeb685"> 7922</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR3_WDFL_SHIFT))&amp;I2S_TCR3_WDFL_MASK)</span></div><div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga27bcb7b4d391b96f7fd8f566579bf7e2"> 7923</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE_MASK                        0x30000u</span></div><div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab6791fd5b9271db39f4f91173ed3c30d"> 7924</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE_SHIFT                       16</span></div><div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1daa102ea7a383ef2562a20c3be3d06d"> 7925</a></span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR3_TCE_SHIFT))&amp;I2S_TCR3_TCE_MASK)</span></div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="comment">/* TCR4 Bit Fields */</span></div><div class="line"><a name="l07927"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga895aea8d5cc09529dfca99dc5c511644"> 7927</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_MASK                        0x1u</span></div><div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga61e4999938fd48b7f2f316e1563277ec"> 7928</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_SHIFT                       0</span></div><div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga040aed413399e30e47219d040ff46c9d"> 7929</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP_MASK                        0x2u</span></div><div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga48dba321e9103f28b6b66b072dae99b7"> 7930</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP_SHIFT                       1</span></div><div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1431c095df0a4ca821052d83ca72ca96"> 7931</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE_MASK                        0x8u</span></div><div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga967f80d877a02e10cfe3041c0547c67f"> 7932</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE_SHIFT                       3</span></div><div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3331c691867adbb231a8d1d7ccb4ce94"> 7933</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_MF_MASK                         0x10u</span></div><div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga63d02d7aac86c3c6389035e2e3a8a96b"> 7934</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_MF_SHIFT                        4</span></div><div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga239e1c4ba761520bf2d7e0cf65c39d54"> 7935</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD_MASK                       0x1F00u</span></div><div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadd23753698d7fb9a8948b1db0443fa4f"> 7936</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD_SHIFT                      8</span></div><div class="line"><a name="l07937"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3d6d1dade93eeda4a8a6914f60cbb9fc"> 7937</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_SYWD_SHIFT))&amp;I2S_TCR4_SYWD_MASK)</span></div><div class="line"><a name="l07938"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1348cbea02cf3f38b5112c2ed27fafa0"> 7938</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ_MASK                       0x1F0000u</span></div><div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7db678baf12c9937bc1f2899876ed142"> 7939</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ_SHIFT                      16</span></div><div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaadb8adc59ed93d7a11923941424e20e5"> 7940</a></span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_FRSZ_SHIFT))&amp;I2S_TCR4_FRSZ_MASK)</span></div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="comment">/* TCR5 Bit Fields */</span></div><div class="line"><a name="l07942"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga95e32e5df1218cb76b09a99f46d9eca2"> 7942</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_MASK                        0x1F00u</span></div><div class="line"><a name="l07943"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaeadb079b059ec5d832aa9bce021f0ab"> 7943</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_SHIFT                       8</span></div><div class="line"><a name="l07944"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae719019b98cc529d200d8570f3b62f05"> 7944</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_FBT_SHIFT))&amp;I2S_TCR5_FBT_MASK)</span></div><div class="line"><a name="l07945"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8c6552a52f0e99068ae8869056e78ccb"> 7945</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W_MASK                        0x1F0000u</span></div><div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0b9f1161cd97d2be7e9ee7f680293e3d"> 7946</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W_SHIFT                       16</span></div><div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5b0a26e0153652855de151bbbc7e8303"> 7947</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_W0W_SHIFT))&amp;I2S_TCR5_W0W_MASK)</span></div><div class="line"><a name="l07948"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac7d0e32e2822b95984bd4c98097848e0"> 7948</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW_MASK                        0x1F000000u</span></div><div class="line"><a name="l07949"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga76459cafce1757f4ea37a3fca81514a7"> 7949</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW_SHIFT                       24</span></div><div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga875934bf1e82a195cf9bd7414c9deac1"> 7950</a></span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_WNW_SHIFT))&amp;I2S_TCR5_WNW_MASK)</span></div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="comment">/* TDR Bit Fields */</span></div><div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa3e1fe9a61d8485d2d6968dfcf779502"> 7952</a></span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacf46b25f4f14b34413430bc2071c1a13"> 7953</a></span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_SHIFT                        0</span></div><div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabe6f8f2157a35e011d88193360f25f94"> 7954</a></span>&#160;<span class="preprocessor">#define I2S_TDR_TDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TDR_TDR_SHIFT))&amp;I2S_TDR_TDR_MASK)</span></div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="comment">/* TFR Bit Fields */</span></div><div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7c4e30b6d86edce6e8767f7800ef88a4"> 7956</a></span>&#160;<span class="preprocessor">#define I2S_TFR_RFP_MASK                         0xFu</span></div><div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9eee8668c1cef6c911103d45234930b3"> 7957</a></span>&#160;<span class="preprocessor">#define I2S_TFR_RFP_SHIFT                        0</span></div><div class="line"><a name="l07958"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1d3bcbec6628bf077ca879fe9a98e43d"> 7958</a></span>&#160;<span class="preprocessor">#define I2S_TFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TFR_RFP_SHIFT))&amp;I2S_TFR_RFP_MASK)</span></div><div class="line"><a name="l07959"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae62f96d35bbfdc150f3d3cc9a0a27077"> 7959</a></span>&#160;<span class="preprocessor">#define I2S_TFR_WFP_MASK                         0xF0000u</span></div><div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga76c81603713aba769396b8c4921078c2"> 7960</a></span>&#160;<span class="preprocessor">#define I2S_TFR_WFP_SHIFT                        16</span></div><div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1b920f661b6f4cf70114b456f0e8304c"> 7961</a></span>&#160;<span class="preprocessor">#define I2S_TFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TFR_WFP_SHIFT))&amp;I2S_TFR_WFP_MASK)</span></div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="comment">/* TMR Bit Fields */</span></div><div class="line"><a name="l07963"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0c694ab6fec26ca6fc159fe1d8ccb591"> 7963</a></span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga50ccb20fbe6c1de252bfe8ffba29fb3e"> 7964</a></span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_SHIFT                        0</span></div><div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad68d207aaa25383b7b3b2dd23c2a6d13"> 7965</a></span>&#160;<span class="preprocessor">#define I2S_TMR_TWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TMR_TWM_SHIFT))&amp;I2S_TMR_TWM_MASK)</span></div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="comment">/* RCSR Bit Fields */</span></div><div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf82cfc347ee6a04baec92ebf5198b06c"> 7967</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRDE_MASK                       0x1u</span></div><div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga989180bd00d082c32921f39944f70c01"> 7968</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRDE_SHIFT                      0</span></div><div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaba9d1c2766ec4f47df5ea6316e050cd0"> 7969</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE_MASK                       0x2u</span></div><div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac9c4253d0b73811583bb620a5f61f1ad"> 7970</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE_SHIFT                      1</span></div><div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga97cd414600a5d5077af214ef0c166dc0"> 7971</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRIE_MASK                       0x100u</span></div><div class="line"><a name="l07972"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4f7d0729441e65e811ddbcf701db7692"> 7972</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRIE_SHIFT                      8</span></div><div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga220d8d29a1d3adbf9b2e25b2a0e43fa7"> 7973</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE_MASK                       0x200u</span></div><div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga95d98fa004363d636a9d0496cb02772c"> 7974</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE_SHIFT                      9</span></div><div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga52dba3c878ec84f736d69a57424783f8"> 7975</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE_MASK                       0x400u</span></div><div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga60c8463f4f1e02e0a0b66e3fcaf4a305"> 7976</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE_SHIFT                      10</span></div><div class="line"><a name="l07977"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadc833e7868c81ddd83a8f22dc03818f2"> 7977</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE_MASK                       0x800u</span></div><div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9347f84652309d5fb61d3ee801a2e5c2"> 7978</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE_SHIFT                      11</span></div><div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga036e89b6f177e5e8345a404813a280a0"> 7979</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE_MASK                       0x1000u</span></div><div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8098ed540d0c07df3e2b016fe65a9e5c"> 7980</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE_SHIFT                      12</span></div><div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0d74ae3611f2cf19e24ccbe0dc8954e1"> 7981</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRF_MASK                        0x10000u</span></div><div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6ba9ef68184846438336caac1a9b545d"> 7982</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FRF_SHIFT                       16</span></div><div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf00407ae9539455c97266c28c4ca1b14"> 7983</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF_MASK                        0x20000u</span></div><div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf6b1db4fbb777b2fea1370fc4739f6fe"> 7984</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF_SHIFT                       17</span></div><div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae19cc8504d7958933dc2ad606612672f"> 7985</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF_MASK                        0x40000u</span></div><div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0ca8c449f2ef79ebd2f5f5c7ece147bf"> 7986</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF_SHIFT                       18</span></div><div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf3c11fda39cb358eee170388ab7b7417"> 7987</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF_MASK                        0x80000u</span></div><div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga70011d51385aea06b36d00242d4a65b0"> 7988</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF_SHIFT                       19</span></div><div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa14ba358b2ee10ed6187cd42ce5f8283"> 7989</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF_MASK                        0x100000u</span></div><div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabff061f9865f4a60d0d64f65ee778428"> 7990</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF_SHIFT                       20</span></div><div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaee1b2649bf3f1ed282bdc66bf270c2b8"> 7991</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SR_MASK                         0x1000000u</span></div><div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8e35d0667c6e8c5aa9ce6acb88bbfaf1"> 7992</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_SR_SHIFT                        24</span></div><div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga33b3d3641e9acb08f9c001d655f22de7"> 7993</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FR_MASK                         0x2000000u</span></div><div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafee534215dedadf1826ad34193850dca"> 7994</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_FR_SHIFT                        25</span></div><div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga54ae667249649209bb97b5bbbc5fd782"> 7995</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE_MASK                        0x10000000u</span></div><div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6db23fcadacc96fdf65ce93ff944c40d"> 7996</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE_SHIFT                       28</span></div><div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3b612d1b86edf89a8e6c3bfb5a8bce4e"> 7997</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE_MASK                       0x20000000u</span></div><div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga631cd411a0272dfbd2cf89390a60ae98"> 7998</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE_SHIFT                      29</span></div><div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga44e7cececc92de704481e691cf2d07da"> 7999</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE_MASK                      0x40000000u</span></div><div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6bb5b025ffa2d2916eec0a3fc9a973aa"> 8000</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE_SHIFT                     30</span></div><div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad72205d781328e9b391811123b8e115f"> 8001</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_RE_MASK                         0x80000000u</span></div><div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaedda1d8255b891c8abfaf0104a73e6bf"> 8002</a></span>&#160;<span class="preprocessor">#define I2S_RCSR_RE_SHIFT                        31</span></div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="comment">/* RCR1 Bit Fields */</span></div><div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa01b4e3c93f7d6e394ae98744b23ce2e"> 8004</a></span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW_MASK                        0x7u</span></div><div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0377763c289535be469c9c34d4e5db0a"> 8005</a></span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW_SHIFT                       0</span></div><div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabd25b9a6ddd7887e010e4fac7ecb842c"> 8006</a></span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR1_RFW_SHIFT))&amp;I2S_RCR1_RFW_MASK)</span></div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;<span class="comment">/* RCR2 Bit Fields */</span></div><div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2a4f6e6b8d73e0abf6f0d5b0979182e2"> 8008</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_MASK                        0xFFu</span></div><div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa9a14126d11b963220e6b98c027be2e1"> 8009</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_SHIFT                       0</span></div><div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacee150fec7431041bd054a753160464e"> 8010</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_DIV_SHIFT))&amp;I2S_RCR2_DIV_MASK)</span></div><div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gada87418ab4529692585474e6586d0dc2"> 8011</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD_MASK                        0x1000000u</span></div><div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga13a6f638b14d217719d05d50e7d010ed"> 8012</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD_SHIFT                       24</span></div><div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2131afd85c44b3770c4f13aa313255d7"> 8013</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP_MASK                        0x2000000u</span></div><div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5ab6e46c9fe897adc5d9205c5eed1af4"> 8014</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP_SHIFT                       25</span></div><div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaedf6545e7c28305ad5d4b65a439db838"> 8015</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL_MASK                       0xC000000u</span></div><div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad12cb75f50dddf2a5364e04a0ec59b83"> 8016</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL_SHIFT                      26</span></div><div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae884163868d00afe144cc15cfd48936b"> 8017</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_MSEL_SHIFT))&amp;I2S_RCR2_MSEL_MASK)</span></div><div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga38210c72a39c29ee6ce38ff654c471cb"> 8018</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCI_MASK                        0x10000000u</span></div><div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae2c819f98fdcd09a87ed34dd47b5fb4b"> 8019</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCI_SHIFT                       28</span></div><div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae4983d1c1366069cf6e768f5fefe84ff"> 8020</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCS_MASK                        0x20000000u</span></div><div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaad737555e622d9b49f092a83f4e7ea85"> 8021</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_BCS_SHIFT                       29</span></div><div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf1a919e7fd69cca38a1454b2883fc0f0"> 8022</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC_MASK                       0xC0000000u</span></div><div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9bb530a10a74f4c58a1866ba1d62fedd"> 8023</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC_SHIFT                      30</span></div><div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga29dd6e89e4b93cd2ca8ce5af3ede012b"> 8024</a></span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_SYNC_SHIFT))&amp;I2S_RCR2_SYNC_MASK)</span></div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="comment">/* RCR3 Bit Fields */</span></div><div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab98b46b5057b2fd18a0fefb93eb20450"> 8026</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_MASK                       0x1Fu</span></div><div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaab28291891b0e5ced36d580cef82982d"> 8027</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_SHIFT                      0</span></div><div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga18826ab90db71ce827a4ad913cf66387"> 8028</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR3_WDFL_SHIFT))&amp;I2S_RCR3_WDFL_MASK)</span></div><div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1609ba1986cd2320ff34a1308599c93b"> 8029</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE_MASK                        0x30000u</span></div><div class="line"><a name="l08030"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1ed5dcaaac88cd06cfc10bb290c7f097"> 8030</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE_SHIFT                       16</span></div><div class="line"><a name="l08031"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7bdf74b0c7537c65dfdb73ef6f966e92"> 8031</a></span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR3_RCE_SHIFT))&amp;I2S_RCR3_RCE_MASK)</span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="comment">/* RCR4 Bit Fields */</span></div><div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga73d35aef97f3e91b82beb86b19b0b04f"> 8033</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_MASK                        0x1u</span></div><div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab4d17b5f07f9c4c8ba9e25ff5352d47c"> 8034</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_SHIFT                       0</span></div><div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadebeb77b006bfdfa2a247a1004b3ed26"> 8035</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP_MASK                        0x2u</span></div><div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac009d35af5a1ed6a1201d23dbcfcea72"> 8036</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP_SHIFT                       1</span></div><div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9c6885d55f2de2dcd4649b15582dbd63"> 8037</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE_MASK                        0x8u</span></div><div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga37d794e272f05da947af5073c3340a6e"> 8038</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE_SHIFT                       3</span></div><div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7256d017dda987fcd8ac9daae80208b7"> 8039</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_MF_MASK                         0x10u</span></div><div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gace2764bf30039c2f06ef202b86052ba4"> 8040</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_MF_SHIFT                        4</span></div><div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1fb484ccadebeaab844b5dcfa0c89950"> 8041</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD_MASK                       0x1F00u</span></div><div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5ad9893dd40464452393719f845ae58d"> 8042</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD_SHIFT                      8</span></div><div class="line"><a name="l08043"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga500886836a634bbb05fe4c03b091c2b9"> 8043</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_SYWD_SHIFT))&amp;I2S_RCR4_SYWD_MASK)</span></div><div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8eda652c5a5ee719963f7103561bdc73"> 8044</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ_MASK                       0x1F0000u</span></div><div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaae89e490a3b7562ea1a9a2992a6a97a7"> 8045</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ_SHIFT                      16</span></div><div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9fe4075aea194d85306a3f92420895f3"> 8046</a></span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_FRSZ_SHIFT))&amp;I2S_RCR4_FRSZ_MASK)</span></div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="comment">/* RCR5 Bit Fields */</span></div><div class="line"><a name="l08048"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga54847f1139b421f0f0df7af775a11996"> 8048</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_MASK                        0x1F00u</span></div><div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabe8f4784a8f4ce3235e31483d0b6e5f4"> 8049</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_SHIFT                       8</span></div><div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga833530d170a05c8c6e3812b44bd01bc4"> 8050</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_FBT_SHIFT))&amp;I2S_RCR5_FBT_MASK)</span></div><div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga21ac7b9671ee42b3ff23e61fbc762bd6"> 8051</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W_MASK                        0x1F0000u</span></div><div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1b13ac40203b26b4adeb037896cbb88e"> 8052</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W_SHIFT                       16</span></div><div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf0bbc5e0cd36dc9f547c58d21dcd98e5"> 8053</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_W0W_SHIFT))&amp;I2S_RCR5_W0W_MASK)</span></div><div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab6d2caff41f65c7c2c24510803d8000f"> 8054</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW_MASK                        0x1F000000u</span></div><div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gade327b408882d6b24c668c4d7d4c52c8"> 8055</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW_SHIFT                       24</span></div><div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2fe4fc2933c0338095194c6c09bb0512"> 8056</a></span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_WNW_SHIFT))&amp;I2S_RCR5_WNW_MASK)</span></div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;<span class="comment">/* RDR Bit Fields */</span></div><div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaccf614975eae2e2df22dafe25a0f15e5"> 8058</a></span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga044f3938825909104af369aa0c62f2f5"> 8059</a></span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_SHIFT                        0</span></div><div class="line"><a name="l08060"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga116e8038e227181784edc27efd68458d"> 8060</a></span>&#160;<span class="preprocessor">#define I2S_RDR_RDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RDR_RDR_SHIFT))&amp;I2S_RDR_RDR_MASK)</span></div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="comment">/* RFR Bit Fields */</span></div><div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga47151099035d8d850a3fb194cdb35bb2"> 8062</a></span>&#160;<span class="preprocessor">#define I2S_RFR_RFP_MASK                         0xFu</span></div><div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7ffec4d33d58891c8388e1e85b206f58"> 8063</a></span>&#160;<span class="preprocessor">#define I2S_RFR_RFP_SHIFT                        0</span></div><div class="line"><a name="l08064"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga48f5461338aaab9b151fa6e7272f3cdb"> 8064</a></span>&#160;<span class="preprocessor">#define I2S_RFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RFR_RFP_SHIFT))&amp;I2S_RFR_RFP_MASK)</span></div><div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga14ca8fb387a14c562c2721c054f25acc"> 8065</a></span>&#160;<span class="preprocessor">#define I2S_RFR_WFP_MASK                         0xF0000u</span></div><div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1890bc961298234e8516b19b4523bfb5"> 8066</a></span>&#160;<span class="preprocessor">#define I2S_RFR_WFP_SHIFT                        16</span></div><div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9f424cc6a0d2f577d7356b4abb83e43c"> 8067</a></span>&#160;<span class="preprocessor">#define I2S_RFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RFR_WFP_SHIFT))&amp;I2S_RFR_WFP_MASK)</span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="comment">/* RMR Bit Fields */</span></div><div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga72f2c1e6c8be00aa0227c8d924c3506a"> 8069</a></span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l08070"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf69010ae59c583206d59a8cc0c681c04"> 8070</a></span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_SHIFT                        0</span></div><div class="line"><a name="l08071"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7c42aae38ae5b259cf5def11533ba076"> 8071</a></span>&#160;<span class="preprocessor">#define I2S_RMR_RWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RMR_RWM_SHIFT))&amp;I2S_RMR_RWM_MASK)</span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l08073"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4c26e3cecbf702523474909a853e29b8"> 8073</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_MASK                        0x3000000u</span></div><div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabf7e721def09b1b0b95908cfafe51512"> 8074</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_SHIFT                       24</span></div><div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaf72b03378aedd558df1c74b19d73f61"> 8075</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MICS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MCR_MICS_SHIFT))&amp;I2S_MCR_MICS_MASK)</span></div><div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga03150d6df8ff9955e1f8175ef1ebd1ab"> 8076</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MOE_MASK                         0x40000000u</span></div><div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9e216aa29a6bff56351f468e127fbea5"> 8077</a></span>&#160;<span class="preprocessor">#define I2S_MCR_MOE_SHIFT                        30</span></div><div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga215e9b824f46df65ca2fc57784148cae"> 8078</a></span>&#160;<span class="preprocessor">#define I2S_MCR_DUF_MASK                         0x80000000u</span></div><div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae490aa013a4b379ce12be811ae32a148"> 8079</a></span>&#160;<span class="preprocessor">#define I2S_MCR_DUF_SHIFT                        31</span></div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="comment">/* MDR Bit Fields */</span></div><div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3b44d8acfaecde14d97877635d471e13"> 8081</a></span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_MASK                      0xFFFu</span></div><div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga96fc58c33527f6dba2be28151ecdb6b2"> 8082</a></span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_SHIFT                     0</span></div><div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga12b79478094d1367a54d08fd0372546d"> 8083</a></span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_DIVIDE_SHIFT))&amp;I2S_MDR_DIVIDE_MASK)</span></div><div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0686acbd342566fcf227b91122b901cc"> 8084</a></span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_MASK                       0xFF000u</span></div><div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab4cc6d27bd245719343b0e868ffb4bb4"> 8085</a></span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_SHIFT                      12</span></div><div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1a70c2cf16e7bfff509b937099b4914b"> 8086</a></span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_FRACT_SHIFT))&amp;I2S_MDR_FRACT_MASK)</span></div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160; <span class="comment">/* end of group I2S_Register_Masks */</span></div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;</div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;</div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;<span class="comment">/* I2S - Peripheral instance base addresses */</span></div><div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#ga7441a9fd88c69575185aa87244e12f85"> 8095</a></span>&#160;<span class="preprocessor">#define I2S0_BASE                                (0x4002F000u)</span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;</div><div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877"> 8097</a></span>&#160;<span class="preprocessor">#define I2S0                                     ((I2S_Type *)I2S0_BASE)</span></div><div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#ga2eac5d85244610150239927c71b2e147"> 8098</a></span>&#160;<span class="preprocessor">#define I2S0_BASE_PTR                            (I2S0)</span></div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;</div><div class="line"><a name="l08100"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#ga1c0a8f15fa8e40ce9442ca976e76cb56"> 8100</a></span>&#160;<span class="preprocessor">#define I2S_BASE_ADDRS                           { I2S0_BASE }</span></div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;</div><div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#gad4496321b78d6de21d7434afb80480b5"> 8102</a></span>&#160;<span class="preprocessor">#define I2S_BASE_PTRS                            { I2S0 }</span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;</div><div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#gaeca92f0fb02a87f382733e4349168b02"> 8104</a></span>&#160;<span class="preprocessor">#define I2S_RX_IRQS                              { I2S0_Rx_IRQn }</span></div><div class="line"><a name="l08105"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral___access___layer.html#ga71c7ba45e8e9d63f5ee14e4048ce1238"> 8105</a></span>&#160;<span class="preprocessor">#define I2S_TX_IRQS                              { I2S0_Tx_IRQn }</span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;</div><div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;<span class="comment">   -- I2S - Register accessor macros</span></div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;</div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="comment">/* I2S - Register instance definitions */</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="comment">/* I2S0 */</span></div><div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga9475b5eaaecee1aca3fe946ab2f93b44"> 8119</a></span>&#160;<span class="preprocessor">#define I2S0_TCSR                                I2S_TCSR_REG(I2S0)</span></div><div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga8648b4f2138e546297726060411e9f5f"> 8120</a></span>&#160;<span class="preprocessor">#define I2S0_TCR1                                I2S_TCR1_REG(I2S0)</span></div><div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga52e49a53188ba833534a7b9798f88182"> 8121</a></span>&#160;<span class="preprocessor">#define I2S0_TCR2                                I2S_TCR2_REG(I2S0)</span></div><div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gaa547e454977db00732654fb9d05f8df8"> 8122</a></span>&#160;<span class="preprocessor">#define I2S0_TCR3                                I2S_TCR3_REG(I2S0)</span></div><div class="line"><a name="l08123"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gaa4db90a1523128f0d06710664466359a"> 8123</a></span>&#160;<span class="preprocessor">#define I2S0_TCR4                                I2S_TCR4_REG(I2S0)</span></div><div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga8f07439ed2fea3dcfad6e145e1b7c8ec"> 8124</a></span>&#160;<span class="preprocessor">#define I2S0_TCR5                                I2S_TCR5_REG(I2S0)</span></div><div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga5ca910255cba23592f591f13cdb0ca81"> 8125</a></span>&#160;<span class="preprocessor">#define I2S0_TDR0                                I2S_TDR_REG(I2S0,0)</span></div><div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga4d216019277ddc19b05b7ea497bc97d0"> 8126</a></span>&#160;<span class="preprocessor">#define I2S0_TDR1                                I2S_TDR_REG(I2S0,1)</span></div><div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga963906827ff1ef388ea4c6a0eec20b18"> 8127</a></span>&#160;<span class="preprocessor">#define I2S0_TFR0                                I2S_TFR_REG(I2S0,0)</span></div><div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga32ed249c5e7a458a93e9627ff31f31e6"> 8128</a></span>&#160;<span class="preprocessor">#define I2S0_TFR1                                I2S_TFR_REG(I2S0,1)</span></div><div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gadedf7b57a0f8f42bc0d282b45cd749b7"> 8129</a></span>&#160;<span class="preprocessor">#define I2S0_TMR                                 I2S_TMR_REG(I2S0)</span></div><div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga1a4cf64f967438af2da04d536cee179b"> 8130</a></span>&#160;<span class="preprocessor">#define I2S0_RCSR                                I2S_RCSR_REG(I2S0)</span></div><div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga4f600718409f2491f8d85d5154a5dc9c"> 8131</a></span>&#160;<span class="preprocessor">#define I2S0_RCR1                                I2S_RCR1_REG(I2S0)</span></div><div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gab7a16c9f5fd4c40738f333de2ab3de84"> 8132</a></span>&#160;<span class="preprocessor">#define I2S0_RCR2                                I2S_RCR2_REG(I2S0)</span></div><div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gad68233bf05ad7d786ba95d1cf965ee45"> 8133</a></span>&#160;<span class="preprocessor">#define I2S0_RCR3                                I2S_RCR3_REG(I2S0)</span></div><div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gac920c2084f1555a5696e637e5231ecfa"> 8134</a></span>&#160;<span class="preprocessor">#define I2S0_RCR4                                I2S_RCR4_REG(I2S0)</span></div><div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga6658de1dbfbefc9f553627ac3fe220d2"> 8135</a></span>&#160;<span class="preprocessor">#define I2S0_RCR5                                I2S_RCR5_REG(I2S0)</span></div><div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gace57e1a687b83e5829e789216a0920f8"> 8136</a></span>&#160;<span class="preprocessor">#define I2S0_RDR0                                I2S_RDR_REG(I2S0,0)</span></div><div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gafd36ad48f3ce634252dadb1b3e867d21"> 8137</a></span>&#160;<span class="preprocessor">#define I2S0_RDR1                                I2S_RDR_REG(I2S0,1)</span></div><div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga4097bbe8b4d3850677060c09e0b121cc"> 8138</a></span>&#160;<span class="preprocessor">#define I2S0_RFR0                                I2S_RFR_REG(I2S0,0)</span></div><div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gae1f6abd914de0f2c78acdc458367073a"> 8139</a></span>&#160;<span class="preprocessor">#define I2S0_RFR1                                I2S_RFR_REG(I2S0,1)</span></div><div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga7caa1b854fa4c0e8b44c1a4e6e045698"> 8140</a></span>&#160;<span class="preprocessor">#define I2S0_RMR                                 I2S_RMR_REG(I2S0)</span></div><div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gafd58fc2e9d6a222f72cda740be00c968"> 8141</a></span>&#160;<span class="preprocessor">#define I2S0_MCR                                 I2S_MCR_REG(I2S0)</span></div><div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga8d4df147e022a1cd6e739291b0f21438"> 8142</a></span>&#160;<span class="preprocessor">#define I2S0_MDR                                 I2S_MDR_REG(I2S0)</span></div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;</div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;<span class="comment">/* I2S - Register array accessors */</span></div><div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga6a38d989af63cc8e42550e85f2ee1442"> 8145</a></span>&#160;<span class="preprocessor">#define I2S0_TDR(index)                          I2S_TDR_REG(I2S0,index)</span></div><div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga973dad9e8aea581b704d90526d6a7636"> 8146</a></span>&#160;<span class="preprocessor">#define I2S0_TFR(index)                          I2S_TFR_REG(I2S0,index)</span></div><div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga774947b87873cc00e394f578aa49114c"> 8147</a></span>&#160;<span class="preprocessor">#define I2S0_RDR(index)                          I2S_RDR_REG(I2S0,index)</span></div><div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga16a11b7e46d71a68d47bd59f10210ea7"> 8148</a></span>&#160;<span class="preprocessor">#define I2S0_RFR(index)                          I2S_RFR_REG(I2S0,index)</span></div><div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160; <span class="comment">/* end of group I2S_Register_Accessor_Macros */</span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;</div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160; <span class="comment">/* end of group I2S_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;</div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;</div><div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="comment">   -- LLWU Peripheral Access Layer</span></div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;</div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE1;                                </div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE2;                                </div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE3;                                </div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PE4;                                </div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ME;                                 </div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t F1;                                 </div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t F2;                                 </div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t F3;                                 </div><div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FILT1;                              </div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FILT2;                              </div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RST;                                </div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;} <a class="code" href="struct_l_l_w_u___type.html">LLWU_Type</a>, *<a class="code" href="group___l_l_w_u___peripheral___access___layer.html#gaf93c3f7cb6f9aab387dbeafff610076d">LLWU_MemMapPtr</a>;</div><div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;</div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;</div><div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;<span class="comment">/* LLWU - Register accessors */</span></div><div class="line"><a name="l08195"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gac122d2548e2c00069618b75fc2dda5da"> 8195</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_REG(base)                       ((base)-&gt;PE1)</span></div><div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga5202d127ca8b88f5920c93ebbb9b9144"> 8196</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_REG(base)                       ((base)-&gt;PE2)</span></div><div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga31faa7fe2240e17d24eef3748a994673"> 8197</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_REG(base)                       ((base)-&gt;PE3)</span></div><div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gabae264ac23ea3d486f55e8934a91df70"> 8198</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_REG(base)                       ((base)-&gt;PE4)</span></div><div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga5e41f250b27a820d46d083915e94f18f"> 8199</a></span>&#160;<span class="preprocessor">#define LLWU_ME_REG(base)                        ((base)-&gt;ME)</span></div><div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga5f542b8bcaf97360c66a00993f229242"> 8200</a></span>&#160;<span class="preprocessor">#define LLWU_F1_REG(base)                        ((base)-&gt;F1)</span></div><div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gae1358cf4b6e51d98bc34424d263874ec"> 8201</a></span>&#160;<span class="preprocessor">#define LLWU_F2_REG(base)                        ((base)-&gt;F2)</span></div><div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga302b69ef5f54896934af78a6e536a246"> 8202</a></span>&#160;<span class="preprocessor">#define LLWU_F3_REG(base)                        ((base)-&gt;F3)</span></div><div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga9c1748a1618bcfc691f573c87202c4d3"> 8203</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_REG(base)                     ((base)-&gt;FILT1)</span></div><div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga71f3ec982a13da3009b07fea60045d7a"> 8204</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_REG(base)                     ((base)-&gt;FILT2)</span></div><div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga687c4cb8b13492fc73e63f5b40e04680"> 8205</a></span>&#160;<span class="preprocessor">#define LLWU_RST_REG(base)                       ((base)-&gt;RST)</span></div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;</div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;</div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;</div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="comment">/* PE1 Bit Fields */</span></div><div class="line"><a name="l08222"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ed6c56a8797caa64d27eb915c164dad"> 8222</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      0x3u</span></div><div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga234c02ee9c2b3e3e248c90473e922336"> 8223</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0</span></div><div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga61f1d3c27404e82bdebb9627e83f35dd"> 8224</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK)</span></div><div class="line"><a name="l08225"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac0c417f78992f2ebaca7267ef06d888a"> 8225</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      0xCu</span></div><div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa9b8224f389f9c3d4f13772d8e5fbeee"> 8226</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2</span></div><div class="line"><a name="l08227"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab35a751adac37592806af18a4f6e3837"> 8227</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK)</span></div><div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga97e8e2fc8ce673f6b4625d307bc94b4a"> 8228</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      0x30u</span></div><div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0b1bb86eb31a82a18ad1491b0305000b"> 8229</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4</span></div><div class="line"><a name="l08230"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae6a462624a848afff074ae6e6da83cb0"> 8230</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK)</span></div><div class="line"><a name="l08231"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga44cae929b3178e210eb5e1346a4ce997"> 8231</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      0xC0u</span></div><div class="line"><a name="l08232"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaceee1b1b6323ba4d33abf875718e885a"> 8232</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6</span></div><div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3dfb03917664cd276f352b77e95624b9"> 8233</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK)</span></div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="comment">/* PE2 Bit Fields */</span></div><div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga94128d26c60f13d22acf47200f4f37e0"> 8235</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      0x3u</span></div><div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga12aa6ffb998e5273a8dd548ac434ad41"> 8236</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0</span></div><div class="line"><a name="l08237"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd7ab2866ab9683237ee5d6c003cf2aa"> 8237</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK)</span></div><div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gacfb855231e7a1c11c64d8b4e951817be"> 8238</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      0xCu</span></div><div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4e823ada9bfc21dca4729eedf4e63778"> 8239</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2</span></div><div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga956b7d4a8e1a041de809612c0cad83e3"> 8240</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK)</span></div><div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0db50e96153e1ca74874da97d1c22f41"> 8241</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      0x30u</span></div><div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa7a0191eaf60166333a8bee953239c85"> 8242</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4</span></div><div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa96b35faf789a4b85552957c8227c1e0"> 8243</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK)</span></div><div class="line"><a name="l08244"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga39b30f51fdd7f83bb5aa29bf2bc87c26"> 8244</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      0xC0u</span></div><div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga82bfb99732d7f90dacdc01ef5222a59a"> 8245</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6</span></div><div class="line"><a name="l08246"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaecb28f5285444e1576a192260d5c3048"> 8246</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK)</span></div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="comment">/* PE3 Bit Fields */</span></div><div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabe7fce492e2c0201c4bb5af893f5a63d"> 8248</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      0x3u</span></div><div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf02591badd7f37915120d0fd627cdf27"> 8249</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     0</span></div><div class="line"><a name="l08250"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad6e40b93385848a0a6dc1177f884107a"> 8250</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE8_SHIFT))&amp;LLWU_PE3_WUPE8_MASK)</span></div><div class="line"><a name="l08251"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad03733955d18194da002aeceedc2edf5"> 8251</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      0xCu</span></div><div class="line"><a name="l08252"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga26cad28b7fe4fd2da53ece9d3744016c"> 8252</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     2</span></div><div class="line"><a name="l08253"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga644ab845edd61fbd851fca7254c6a3f0"> 8253</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE9_SHIFT))&amp;LLWU_PE3_WUPE9_MASK)</span></div><div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6d8e812233df26a72459712117996efa"> 8254</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     0x30u</span></div><div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1686c8515045158eeef3fc0c5df480d9"> 8255</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    4</span></div><div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5ba778d142ba95753b9eec4e9c5e73f6"> 8256</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE10_SHIFT))&amp;LLWU_PE3_WUPE10_MASK)</span></div><div class="line"><a name="l08257"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad46cfb926e4e6bbc0cba079fb07a2bfd"> 8257</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     0xC0u</span></div><div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad8a60b9eab4fe9a0c559bae94033ca1e"> 8258</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    6</span></div><div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga73485bbb713aeb9b283996279ffdea6c"> 8259</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE11_SHIFT))&amp;LLWU_PE3_WUPE11_MASK)</span></div><div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="comment">/* PE4 Bit Fields */</span></div><div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0d1b6351b58cc9fbf3099dc653754205"> 8261</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     0x3u</span></div><div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaddb0a17347a85705dc2c2975129a7942"> 8262</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    0</span></div><div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga433532e85a0db075b0e525c1483a27ad"> 8263</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE12_SHIFT))&amp;LLWU_PE4_WUPE12_MASK)</span></div><div class="line"><a name="l08264"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4d9218c37bd27ed586a5e73aa1b20a84"> 8264</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     0xCu</span></div><div class="line"><a name="l08265"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga176680468b0cf75fbccc4a8be5d45388"> 8265</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    2</span></div><div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0f97d1fbb1fd4c3be4a4641755e8b7a9"> 8266</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE13_SHIFT))&amp;LLWU_PE4_WUPE13_MASK)</span></div><div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae3a1e7b7497f719cfebd559f31dc4d07"> 8267</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     0x30u</span></div><div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1942d07f99eb5afb836650dcfb2185af"> 8268</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    4</span></div><div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga376a97009729f8dde435a783deb148d8"> 8269</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE14_SHIFT))&amp;LLWU_PE4_WUPE14_MASK)</span></div><div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga53e48ffd153996ab89adb3c4df7511ee"> 8270</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     0xC0u</span></div><div class="line"><a name="l08271"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeaf1e05b8de75133c46d6f11b3346732"> 8271</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    6</span></div><div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd015539f974ee2820707b9abf3787ba"> 8272</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE15_SHIFT))&amp;LLWU_PE4_WUPE15_MASK)</span></div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="comment">/* ME Bit Fields */</span></div><div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f1588218d510ac13093055708ceae49"> 8274</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       0x1u</span></div><div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7f653f4ce89c4512437c0114f4659502"> 8275</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0</span></div><div class="line"><a name="l08276"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga99b29643134140d21a3d4259b7f64c86"> 8276</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       0x2u</span></div><div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac623d0db3076972370ee795830b555c1"> 8277</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1</span></div><div class="line"><a name="l08278"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9f19f501dd2ad4aa2f7b01ac8edf8056"> 8278</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       0x4u</span></div><div class="line"><a name="l08279"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga383c567df0dbc9edf2773d29676a7b30"> 8279</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2</span></div><div class="line"><a name="l08280"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6f6ea286130568de4df073a50fbdc282"> 8280</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       0x8u</span></div><div class="line"><a name="l08281"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga394f6049d44881fafbc58b62e3ea8f44"> 8281</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3</span></div><div class="line"><a name="l08282"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4b7fa4566d64069e93d5bf9bf69efcf4"> 8282</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       0x10u</span></div><div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad162d87bd892f7bfcd34c74941168e64"> 8283</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4</span></div><div class="line"><a name="l08284"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadeab309cd88e84e94433398ea4656511"> 8284</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       0x20u</span></div><div class="line"><a name="l08285"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga8eb531aa288bc7d32d75950b7bf9b1a5"> 8285</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5</span></div><div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4f4902c05f5e93174a1ef5afaa426d01"> 8286</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       0x40u</span></div><div class="line"><a name="l08287"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaba71957dbca47b2dd3aaec44106b013e"> 8287</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6</span></div><div class="line"><a name="l08288"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga455f995ef197eea9796910ff1b7327a0"> 8288</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       0x80u</span></div><div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1676e95c4d2477005c4c37ee97b45db3"> 8289</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7</span></div><div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="comment">/* F1 Bit Fields */</span></div><div class="line"><a name="l08291"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1308a2e0d967a81b7fc32af6816cb532"> 8291</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        0x1u</span></div><div class="line"><a name="l08292"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a004e1e5a54356cf5b70d9f17b96afc"> 8292</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0</span></div><div class="line"><a name="l08293"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3513d59cf672e1dfd8884672b57c879b"> 8293</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        0x2u</span></div><div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadfac3bafc6a624b27f059e3d9cf3a899"> 8294</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1</span></div><div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc46629018d0f2eb7a39896eb5225933"> 8295</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        0x4u</span></div><div class="line"><a name="l08296"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab99e1778fd26ccd69f31a56d94709e41"> 8296</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2</span></div><div class="line"><a name="l08297"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7c81d1a3309d56f967355042ac08c299"> 8297</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        0x8u</span></div><div class="line"><a name="l08298"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gada64305bc36dde8d293f511de2183d0c"> 8298</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3</span></div><div class="line"><a name="l08299"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9dad2dc81874baa09dac37d10cc4781d"> 8299</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        0x10u</span></div><div class="line"><a name="l08300"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4ce65dd6db7f89bd5e6f0fb7df47a399"> 8300</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4</span></div><div class="line"><a name="l08301"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ba67283979e853e1601bd15a534523e"> 8301</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        0x20u</span></div><div class="line"><a name="l08302"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga56f1fa2e4a277de750be421a3b35df87"> 8302</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5</span></div><div class="line"><a name="l08303"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga25c6fc1f914e4e6cdc9863e9910a7a18"> 8303</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        0x40u</span></div><div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadc6ba47e215a21859a0cdb07637e3720"> 8304</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6</span></div><div class="line"><a name="l08305"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga085396c6707e1233072318b9f791a179"> 8305</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        0x80u</span></div><div class="line"><a name="l08306"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ec44402fb6f1879376fce39e4f48618"> 8306</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7</span></div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="comment">/* F2 Bit Fields */</span></div><div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga76228bf3593a9417e43e509166c07fad"> 8308</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        0x1u</span></div><div class="line"><a name="l08309"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga88963ab5583725d163689b615ce5a638"> 8309</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       0</span></div><div class="line"><a name="l08310"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga28d89e3d08f5a7db6ffbe56e9e35d771"> 8310</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        0x2u</span></div><div class="line"><a name="l08311"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc3e93b75e1e8e95f392b59b5dbf6edf"> 8311</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       1</span></div><div class="line"><a name="l08312"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae005607b6cb3ebf1a7def97cd8b2abc5"> 8312</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       0x4u</span></div><div class="line"><a name="l08313"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0ac579128aa08740377c46fd52be2bb5"> 8313</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      2</span></div><div class="line"><a name="l08314"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga618834480f34a7997f2f4fab80d87400"> 8314</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       0x8u</span></div><div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga37c17efe2e5332ad92f9a05d9a15a2f2"> 8315</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      3</span></div><div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga59dfa340c96f0c04fe3667e00dfb0575"> 8316</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       0x10u</span></div><div class="line"><a name="l08317"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae04234ed612320f80fe119820ae78e39"> 8317</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      4</span></div><div class="line"><a name="l08318"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6618b24b83e2e28d9268c1f5fac431af"> 8318</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       0x20u</span></div><div class="line"><a name="l08319"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6c8e71714d1a4c5e9b8dddb08d41679e"> 8319</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      5</span></div><div class="line"><a name="l08320"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f6f604b22d249edf1101cd9aa087072"> 8320</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       0x40u</span></div><div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga775751b74c858d4adf406ff063630bbf"> 8321</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      6</span></div><div class="line"><a name="l08322"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa56b2f78b177bd14e66b3863dbb14625"> 8322</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       0x80u</span></div><div class="line"><a name="l08323"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaae1c32b7e20bbc817c4c5af4479e2a91"> 8323</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      7</span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="comment">/* F3 Bit Fields */</span></div><div class="line"><a name="l08325"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1bb6bf136de15f4cc67eee67d53361a9"> 8325</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       0x1u</span></div><div class="line"><a name="l08326"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3b2c7982efa30073491d05e0dbc698e8"> 8326</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0</span></div><div class="line"><a name="l08327"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gafe847acbd5a46291dd05b8ab682efffe"> 8327</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       0x2u</span></div><div class="line"><a name="l08328"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6de4a2380bde727b70758cd1c818c859"> 8328</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1</span></div><div class="line"><a name="l08329"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3414123c30550a3dea14d84f931e2a0c"> 8329</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       0x4u</span></div><div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac83dee08de7a4bdce21d454a9cfab059"> 8330</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2</span></div><div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab85f671f2c6f2112c4e2e14845ef998b"> 8331</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       0x8u</span></div><div class="line"><a name="l08332"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga91a71ba06b95076252cd2594112da05d"> 8332</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3</span></div><div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd85c849a3b177444a91aa37457252a8"> 8333</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       0x10u</span></div><div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac1d2eb89a620cf503f11eecf9e8ece1f"> 8334</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4</span></div><div class="line"><a name="l08335"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeb14754fa2d5b4c1fd50b9df98f11b01"> 8335</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       0x20u</span></div><div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac8a9d2de72a5034fae66714d25aa5f33"> 8336</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5</span></div><div class="line"><a name="l08337"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd1f915448c7918a8aabc74239d7e773"> 8337</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       0x40u</span></div><div class="line"><a name="l08338"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaab649d98d5d8eb9f2f272649ace225c4"> 8338</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6</span></div><div class="line"><a name="l08339"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ddb11dc5e9f8a8404ccf99f10046b5a"> 8339</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       0x80u</span></div><div class="line"><a name="l08340"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaee31def5b074844cbf46f9d7e54d2d4f"> 8340</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7</span></div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="comment">/* FILT1 Bit Fields */</span></div><div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa44e21d07f509d1f5d6cec9da32ab8ab"> 8342</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaab2a7991b2b135f0557b1b41cc3528f7"> 8343</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l08344"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9d7876a517542c2fa363b9f15d375d69"> 8344</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTSEL_SHIFT))&amp;LLWU_FILT1_FILTSEL_MASK)</span></div><div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae449f984f9cfeec99ab8380e356b57c7"> 8345</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0d4b7527c910e60bdf1f52e51b1c0932"> 8346</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   5</span></div><div class="line"><a name="l08347"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2eb83c2856ca0d1d7ff09384809aed2f"> 8347</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTE_SHIFT))&amp;LLWU_FILT1_FILTE_MASK)</span></div><div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabdb5ca902522996074a75ed08a7a8b03"> 8348</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l08349"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga359dd7a99c209dc7c2f26d79c061d11e"> 8349</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   7</span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="comment">/* FILT2 Bit Fields */</span></div><div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae610069172bf4a4b8f783d54faf97496"> 8351</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l08352"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4589e4982f58847b133e9792fac931ac"> 8352</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga158cb43770e2439838189522bb7696a3"> 8353</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTSEL_SHIFT))&amp;LLWU_FILT2_FILTSEL_MASK)</span></div><div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6c6d4145e30bdb324bc6b137b2f7aada"> 8354</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac309ec1ef795572d048b09ac35847bf1"> 8355</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   5</span></div><div class="line"><a name="l08356"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3c7ed2286e6f1a0041610a9b7de636ef"> 8356</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTE_SHIFT))&amp;LLWU_FILT2_FILTE_MASK)</span></div><div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab60be1393d84433fe44d4b332a77537c"> 8357</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l08358"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga20b3ccaef11cade3a0dc88b3a378b790"> 8358</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   7</span></div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="comment">/* RST Bit Fields */</span></div><div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a909bf1d49bb4f85ad988396fe928f2"> 8360</a></span>&#160;<span class="preprocessor">#define LLWU_RST_RSTFILT_MASK                    0x1u</span></div><div class="line"><a name="l08361"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaaa76fead204f735855760c2f071ac11f"> 8361</a></span>&#160;<span class="preprocessor">#define LLWU_RST_RSTFILT_SHIFT                   0</span></div><div class="line"><a name="l08362"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9c57c7139b6659782c0a5e160b790c3e"> 8362</a></span>&#160;<span class="preprocessor">#define LLWU_RST_LLRSTE_MASK                     0x2u</span></div><div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf1c8b75e71d3086612da4e1e2f768d72"> 8363</a></span>&#160;<span class="preprocessor">#define LLWU_RST_LLRSTE_SHIFT                    1</span></div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;</div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;</div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div><div class="line"><a name="l08372"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga5596067d46debe317ac368bfc5db21f8"> 8372</a></span>&#160;<span class="preprocessor">#define LLWU_BASE                                (0x4007C000u)</span></div><div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;</div><div class="line"><a name="l08374"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#gaed2d6ced03dff7739533096e53983dbe"> 8374</a></span>&#160;<span class="preprocessor">#define LLWU                                     ((LLWU_Type *)LLWU_BASE)</span></div><div class="line"><a name="l08375"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga89c97b9e8756088cb3d8617c022ae6ac"> 8375</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTR                            (LLWU)</span></div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;</div><div class="line"><a name="l08377"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga3d947ff94f2db32873659ceeeb8bc767"> 8377</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_ADDRS                          { LLWU_BASE }</span></div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;</div><div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga4826d688973513cc02a2f1d4f67c336b"> 8379</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTRS                           { LLWU }</span></div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;</div><div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga00f85a14dffe324ff8e867f8b06f1461"> 8381</a></span>&#160;<span class="preprocessor">#define LLWU_IRQS                                { LLW_IRQn }</span></div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;</div><div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;</div><div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;<span class="comment">/* LLWU - Register instance definitions */</span></div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="comment">/* LLWU */</span></div><div class="line"><a name="l08395"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaef03e73b53506377462ca326729d4ff7"> 8395</a></span>&#160;<span class="preprocessor">#define LLWU_PE1                                 LLWU_PE1_REG(LLWU)</span></div><div class="line"><a name="l08396"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga870481fe118dd8de33a1f8e85120a11c"> 8396</a></span>&#160;<span class="preprocessor">#define LLWU_PE2                                 LLWU_PE2_REG(LLWU)</span></div><div class="line"><a name="l08397"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaac6d06ddf8f05c05fb16b45e44696829"> 8397</a></span>&#160;<span class="preprocessor">#define LLWU_PE3                                 LLWU_PE3_REG(LLWU)</span></div><div class="line"><a name="l08398"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gada12ddd62f9a667b60702dfd8b4f69ff"> 8398</a></span>&#160;<span class="preprocessor">#define LLWU_PE4                                 LLWU_PE4_REG(LLWU)</span></div><div class="line"><a name="l08399"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gabe3a2c1d3bd364f60d4ef36944dd0d7e"> 8399</a></span>&#160;<span class="preprocessor">#define LLWU_ME                                  LLWU_ME_REG(LLWU)</span></div><div class="line"><a name="l08400"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga0b1034b705393cb19dc8bdc643242e0b"> 8400</a></span>&#160;<span class="preprocessor">#define LLWU_F1                                  LLWU_F1_REG(LLWU)</span></div><div class="line"><a name="l08401"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaf234482694d2528fddefe57b14eaa942"> 8401</a></span>&#160;<span class="preprocessor">#define LLWU_F2                                  LLWU_F2_REG(LLWU)</span></div><div class="line"><a name="l08402"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaaf3f95074e10d498b1522014ab7d5bfe"> 8402</a></span>&#160;<span class="preprocessor">#define LLWU_F3                                  LLWU_F3_REG(LLWU)</span></div><div class="line"><a name="l08403"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga0ccd44a49b9f822b80e5d8c4935d94fe"> 8403</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1                               LLWU_FILT1_REG(LLWU)</span></div><div class="line"><a name="l08404"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gae5e6484abe7ce06b0e85852c098959e7"> 8404</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2                               LLWU_FILT2_REG(LLWU)</span></div><div class="line"><a name="l08405"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gafcdb7fa78ef597a1df61a7baa2bb5890"> 8405</a></span>&#160;<span class="preprocessor">#define LLWU_RST                                 LLWU_RST_REG(LLWU)</span></div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;</div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160; <span class="comment">/* end of group LLWU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;</div><div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;</div><div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;</div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;                               </div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSR;                               </div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR;                               </div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNR;                               </div><div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;} <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a>, *<a class="code" href="group___l_p_t_m_r___peripheral___access___layer.html#ga52c31e0582a47d2a19155fb601b708ce">LPTMR_MemMapPtr</a>;</div><div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;</div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;</div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="comment">/* LPTMR - Register accessors */</span></div><div class="line"><a name="l08445"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga3e6fc450d0d86591343057973f33b114"> 8445</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_REG(base)                      ((base)-&gt;CSR)</span></div><div class="line"><a name="l08446"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga5466d25d6ed5404f2257f2d06c0d21f5"> 8446</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_REG(base)                      ((base)-&gt;PSR)</span></div><div class="line"><a name="l08447"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga0f229f84385a307ae6fa7133c9b0d2f0"> 8447</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_REG(base)                      ((base)-&gt;CMR)</span></div><div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga0256237249b333d5beffb46f115f5659"> 8448</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_REG(base)                      ((base)-&gt;CNR)</span></div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;</div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;</div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;</div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4ed197f1cb8d0e954324b4854ff14a83"> 8465</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div><div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gada00f24f79b11a91e8404b4531d66733"> 8466</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0</span></div><div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga57ee593a57d844d7bb4b87c127765558"> 8467</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div><div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaeac406c6a48e15c6ec5784fb891b51b6"> 8468</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1</span></div><div class="line"><a name="l08469"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaca581598c0f319b0002deda730479842"> 8469</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div><div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaee3d1b59f30f6217f1f74b18cf973c4a"> 8470</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2</span></div><div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga020eee1550f2943c10d51f8b56930e62"> 8471</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div><div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga62be70d70bd4e88e26e5cc8437f6fd55"> 8472</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3</span></div><div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3502ccff1cbdb70bb99b73c035ab1e19"> 8473</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div><div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7759d842742bfedd91788d41ef12fb8d"> 8474</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4</span></div><div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2"> 8475</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div><div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabb726cb43d5f6ee38339048c69a5f086"> 8476</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaaedba0195b3abfcae6e8669f84f39d5d"> 8477</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6</span></div><div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga13b5dd6085ca2a8cf0f06550b7557b6b"> 8478</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div><div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0ffa48fac670327deffc2e17ef1dea68"> 8479</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7</span></div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div><div class="line"><a name="l08481"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga40daa10db43ec0c0a1944e6289ca29cc"> 8481</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div><div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaf258bce874ad60601d6d76cefc72c52e"> 8482</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0</span></div><div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabeba0b705770f53c56a569a5ee74536b"> 8483</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div><div class="line"><a name="l08484"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab3daae6085cf702b31db5be78fe03872"> 8484</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div><div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4bb5021e396db697f5e597fdcdc222e3"> 8485</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2</span></div><div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga93a6fe3fb169a73716a837cedb92dbef"> 8486</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div><div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7ed76902e13634d0c543ade3ef47525a"> 8487</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3</span></div><div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga37d8f4b0de3a75590548d8f3b6686b95"> 8488</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div><div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div><div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga55cc95c022500b353f1724f2cbfe7a8f"> 8490</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div><div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae1a525e22dc8b9c6960ae2e859a64232"> 8491</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0</span></div><div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gad61ee0ea43ca3e503c2c16ed1b7b1696"> 8492</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div><div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div><div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga134708aff0fe3bd31d703e32966c08fc"> 8494</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div><div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3769a974a3d95250e32bb154fa134c3f"> 8495</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0</span></div><div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga8732990b7f3af802120a5e95000c963f"> 8496</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;</div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;</div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div><div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga024f362857a8b928d96cf3b3f5106793"> 8505</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;</div><div class="line"><a name="l08507"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 8507</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div><div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga90a9194151ad11b422bcab162e797eda"> 8508</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE_PTR                          (LPTMR0)</span></div><div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;</div><div class="line"><a name="l08510"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3"> 8510</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }</span></div><div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;</div><div class="line"><a name="l08512"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gac92660dedc63be48d689d43efc9f2c82"> 8512</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0 }</span></div><div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;</div><div class="line"><a name="l08514"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga5bf0032641d320fc7d486d703800c729"> 8514</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS                               { LPTimer_IRQn }</span></div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;</div><div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;</div><div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="comment">/* LPTMR - Register instance definitions */</span></div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="comment">/* LPTMR0 */</span></div><div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga92117617fde3b4150e2c04e6f828f565"> 8528</a></span>&#160;<span class="preprocessor">#define LPTMR0_CSR                               LPTMR_CSR_REG(LPTMR0)</span></div><div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga69b40af8e215d5b29b3f9677d7f8d632"> 8529</a></span>&#160;<span class="preprocessor">#define LPTMR0_PSR                               LPTMR_PSR_REG(LPTMR0)</span></div><div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#gac109508795b1b22820940313ddb4c620"> 8530</a></span>&#160;<span class="preprocessor">#define LPTMR0_CMR                               LPTMR_CMR_REG(LPTMR0)</span></div><div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#gada9bf6b3d564321571ac27faa4d263ad"> 8531</a></span>&#160;<span class="preprocessor">#define LPTMR0_CNR                               LPTMR_CNR_REG(LPTMR0)</span></div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;</div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;</div><div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;</div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="comment">   -- MCG Peripheral Access Layer</span></div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;</div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C3;                                 </div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C4;                                 </div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C5;                                 </div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C6;                                 </div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S;                                  </div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SC;                                 </div><div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ATCVH;                              </div><div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ATCVL;                              </div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C7;                                 </div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C8;                                 </div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;} <a class="code" href="struct_m_c_g___type.html">MCG_Type</a>, *<a class="code" href="group___m_c_g___peripheral___access___layer.html#ga986eade1fbde340a81eb11bda1a7bba4">MCG_MemMapPtr</a>;</div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;</div><div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;</div><div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="comment">/* MCG - Register accessors */</span></div><div class="line"><a name="l08581"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga8bae88afeec8abab181383a6e5a9fecb"> 8581</a></span>&#160;<span class="preprocessor">#define MCG_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga1fe49262912ac579f147ae5c2cfde5a5"> 8582</a></span>&#160;<span class="preprocessor">#define MCG_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l08583"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga7ead9604d56b0f9d04a297a8ddad2bfd"> 8583</a></span>&#160;<span class="preprocessor">#define MCG_C3_REG(base)                         ((base)-&gt;C3)</span></div><div class="line"><a name="l08584"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga7ecd15c7ea67a8febfe9fb84044905c8"> 8584</a></span>&#160;<span class="preprocessor">#define MCG_C4_REG(base)                         ((base)-&gt;C4)</span></div><div class="line"><a name="l08585"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga8d61340716746b32bbf9dc08f45bd8f6"> 8585</a></span>&#160;<span class="preprocessor">#define MCG_C5_REG(base)                         ((base)-&gt;C5)</span></div><div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga900a3edcbbfc2933afe2a26c6774fd69"> 8586</a></span>&#160;<span class="preprocessor">#define MCG_C6_REG(base)                         ((base)-&gt;C6)</span></div><div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gac8e21014738ce19fa716fe2ee80f1a64"> 8587</a></span>&#160;<span class="preprocessor">#define MCG_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaccd64981395ccd3872a484806162a8ac"> 8588</a></span>&#160;<span class="preprocessor">#define MCG_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaca17ff8b94752a7700acc7adc7e462ea"> 8589</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_REG(base)                      ((base)-&gt;ATCVH)</span></div><div class="line"><a name="l08590"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gae8da97d512d94aa7026889ca0aadedbf"> 8590</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_REG(base)                      ((base)-&gt;ATCVL)</span></div><div class="line"><a name="l08591"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga539e138338d19786d39052d096896e96"> 8591</a></span>&#160;<span class="preprocessor">#define MCG_C7_REG(base)                         ((base)-&gt;C7)</span></div><div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga9d7e2b88a408a722f0b7f64a7a32af01"> 8592</a></span>&#160;<span class="preprocessor">#define MCG_C8_REG(base)                         ((base)-&gt;C8)</span></div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;</div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;</div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="comment">   -- MCG Register Masks</span></div><div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;</div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga275f9145f8c55ff4c836cbd20ab06139"> 8609</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     0x1u</span></div><div class="line"><a name="l08610"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga10e0a80bfe715350aba6d5f5212617bc"> 8610</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0</span></div><div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50398d9dc80a3016fddc6a2aef3df994"> 8611</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      0x2u</span></div><div class="line"><a name="l08612"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c4305645e7c2b3977dcd0d35c7eaab9"> 8612</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1</span></div><div class="line"><a name="l08613"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gadc14970d17e8ee736a16805a412a87fe"> 8613</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        0x4u</span></div><div class="line"><a name="l08614"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gada376a938782b95d20788418a2564476"> 8614</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2</span></div><div class="line"><a name="l08615"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac7762b84f41121882f4d1fbcaa839aeb"> 8615</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        0x38u</span></div><div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaee124d0ce81f6e815dbbcac62440708b"> 8616</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3</span></div><div class="line"><a name="l08617"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga39519f6e6a3b433988eca107d0e7d460"> 8617</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK)</span></div><div class="line"><a name="l08618"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9a1db29d56ef219e4df3dc9d945b08e"> 8618</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         0xC0u</span></div><div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9ca1068f336097a94984ba4bba0798d6"> 8619</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6</span></div><div class="line"><a name="l08620"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaffe61ac58c90dfaebbd4748c0dea558c"> 8620</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK)</span></div><div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaef3ef9fc35df3b7d404dd2b7279051cb"> 8622</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         0x1u</span></div><div class="line"><a name="l08623"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a364696151f81b7a671bafd25cf16d1"> 8623</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0</span></div><div class="line"><a name="l08624"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga204f588f13f46a9ae20bc7aecfdf4f37"> 8624</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           0x2u</span></div><div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c16a5396267a83c2059741d31c3af1a"> 8625</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          1</span></div><div class="line"><a name="l08626"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c7a64bac24e9840a1b38fd20f45ee32"> 8626</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_MASK                        0x4u</span></div><div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf8a3c1b95c6c95b6b86dd47ee3e8df8d"> 8627</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_SHIFT                       2</span></div><div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaebd354dd4b68914ead6f2604e4aaf6f0"> 8628</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO_MASK                          0x8u</span></div><div class="line"><a name="l08629"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga803a8ad30224642fcf09f8d738a21e52"> 8629</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO_SHIFT                         3</span></div><div class="line"><a name="l08630"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga265bc5e03a60b515a2f554807c106c53"> 8630</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_MASK                        0x30u</span></div><div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0198b0ee825233bd73c2681c2072e5d6"> 8631</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_SHIFT                       4</span></div><div class="line"><a name="l08632"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaaca8c6b60b8c40403204e606565281d2"> 8632</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE_SHIFT))&amp;MCG_C2_RANGE_MASK)</span></div><div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga45707a93b3c20e13c76dfda9ba5ff622"> 8633</a></span>&#160;<span class="preprocessor">#define MCG_C2_FCFTRIM_MASK                      0x40u</span></div><div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga59a90f18817b5c06e8d77879105becda"> 8634</a></span>&#160;<span class="preprocessor">#define MCG_C2_FCFTRIM_SHIFT                     6</span></div><div class="line"><a name="l08635"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae89f2e48b02a39563115d1a60dc8f16f"> 8635</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       0x80u</span></div><div class="line"><a name="l08636"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gabc900505d9a12bd7a33c2a5e3cfdf02a"> 8636</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      7</span></div><div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l08638"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga44433c6372539508fbf3090b591f3d89"> 8638</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       0xFFu</span></div><div class="line"><a name="l08639"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8b5c3c55be188745fefec24b945110b7"> 8639</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0</span></div><div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga66a74a75c9244dad3298474a2bf04de8"> 8640</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK)</span></div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7386e83fdee774ec5d6ec402bae1e432"> 8642</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      0x1u</span></div><div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1114052674119b01137ef4b4885ab757"> 8643</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0</span></div><div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga91610035649d14c5027419db0bfa3231"> 8644</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       0x1Eu</span></div><div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0a1b1f2be0b8e9afc3ff91ab11d71a1e"> 8645</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1</span></div><div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7ffe6f164c3d7440b9911c8de59b7171"> 8646</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK)</span></div><div class="line"><a name="l08647"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7f6629e8d17efb2cec3d2f63d09ede5a"> 8647</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     0x60u</span></div><div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga27d4baa0c8a770f1f67ab47e6407e948"> 8648</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5</span></div><div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35"> 8649</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK)</span></div><div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0"> 8650</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        0x80u</span></div><div class="line"><a name="l08651"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga12d73b2d4a4fd1f2fb21a1cbe87aaa83"> 8651</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7</span></div><div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga28ab0b9007f9941707395660db088172"> 8653</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_MASK                       0x1Fu</span></div><div class="line"><a name="l08654"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga452026beec3bec5a580d151e15d83f30"> 8654</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_SHIFT                      0</span></div><div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaff29a787086eaba9ef46f4e873d83a54"> 8655</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PRDIV0_SHIFT))&amp;MCG_C5_PRDIV0_MASK)</span></div><div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9bec4ed23caf6a431b506e944d928080"> 8656</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_MASK                     0x20u</span></div><div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga486796db598fbf2f07f39d71453f49b6"> 8657</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_SHIFT                    5</span></div><div class="line"><a name="l08658"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga73671453b8f8804784e5b7e67551726d"> 8658</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_MASK                    0x40u</span></div><div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaa66ceed70e1055a31e46c60a502b8eb7"> 8659</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_SHIFT                   6</span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="comment">/* C6 Bit Fields */</span></div><div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacf93ac207865bd372d9148f10dce7267"> 8661</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_MASK                        0x1Fu</span></div><div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga92208f56fc7ce68a0a8ff14ab5c3b2f6"> 8662</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_SHIFT                       0</span></div><div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50b2068270153c3013b4e0ac2256fbfd"> 8663</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_VDIV0_SHIFT))&amp;MCG_C6_VDIV0_MASK)</span></div><div class="line"><a name="l08664"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2e0daa102ec3f225ed9297f7bc9f8239"> 8664</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_MASK                         0x20u</span></div><div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga096e62e71f69f5b749999d671d800090"> 8665</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_SHIFT                        5</span></div><div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga66a1dfdde86a9c165d7bdec17c77578f"> 8666</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_MASK                         0x40u</span></div><div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga690a1869788f450cfa53d73f983a1c05"> 8667</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        6</span></div><div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0b0e7ca112d81e86d413c014d144fd8d"> 8668</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_MASK                       0x80u</span></div><div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf62eb94fa38802a5950bd616b539a69c"> 8669</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_SHIFT                      7</span></div><div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1c693472984fb69650b117ffe5b76da5"> 8671</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         0x1u</span></div><div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9abb1ad8f00a085572bb58ab815b7afd"> 8672</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0</span></div><div class="line"><a name="l08673"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga75a97c37fbe3689889ea81fd04f13805"> 8673</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      0x2u</span></div><div class="line"><a name="l08674"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga3680bc3a628991bb5279d9d6b938b374"> 8674</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     1</span></div><div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf43507c78cdda211a04b5ae0509edb2e"> 8675</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         0xCu</span></div><div class="line"><a name="l08676"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab0768a667adb2dc2e1fb7972f9fd85a4"> 8676</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2</span></div><div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga891e8f2d733bebc7ab21cf49e0473b24"> 8677</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK)</span></div><div class="line"><a name="l08678"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5bf822a90d9c1e67d5297420157e1dd0"> 8678</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        0x10u</span></div><div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4a2727883c339845e709dacc0c2fd71a"> 8679</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4</span></div><div class="line"><a name="l08680"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6f176d95968a5b7b1af67ae81734c854"> 8680</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_MASK                         0x20u</span></div><div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gafddddab311f8f0cb58e7b7941f6d9a8d"> 8681</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_SHIFT                        5</span></div><div class="line"><a name="l08682"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6cb486757d45c5211baa3b130e720b97"> 8682</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_MASK                         0x40u</span></div><div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5022e367019ecb07d0afbc3279e60b02"> 8683</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_SHIFT                        6</span></div><div class="line"><a name="l08684"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae5967720d747b4d6f9fa748c94570c6d"> 8684</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_MASK                         0x80u</span></div><div class="line"><a name="l08685"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5cddd795823b73d50830e628cee24644"> 8685</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_SHIFT                        7</span></div><div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a57acb821c7622eb2b25e6c7daf7e16"> 8687</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_MASK                        0x1u</span></div><div class="line"><a name="l08688"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2a80b0f354602d5da8426e9d2b51ea12"> 8688</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       0</span></div><div class="line"><a name="l08689"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9b5d58f2f0a68eabe93f088dc2f81d2b"> 8689</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       0xEu</span></div><div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacc99cc05a01e5807395bfe11518b26e3"> 8690</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      1</span></div><div class="line"><a name="l08691"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50a0225002267599fa7a2fc341fa783a"> 8691</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FCRDIV_SHIFT))&amp;MCG_SC_FCRDIV_MASK)</span></div><div class="line"><a name="l08692"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1eea80f4646116c2ca2a68aa3469436a"> 8692</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     0x10u</span></div><div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac75a3cb915913ba4acc64a098bba4eb5"> 8693</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    4</span></div><div class="line"><a name="l08694"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga15326687d7d214b4847a3cae6e6cdfaa"> 8694</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_MASK                         0x20u</span></div><div class="line"><a name="l08695"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac7fd1ff91fc1de6800a18f875398d966"> 8695</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        5</span></div><div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf5a12b51cc62a0ce10f3fbecdebd0222"> 8696</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_MASK                         0x40u</span></div><div class="line"><a name="l08697"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a8ce406d5868276e9c3b37190ab89b1"> 8697</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        6</span></div><div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf9545e815c86bd04d8513af024cb8617"> 8698</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_MASK                         0x80u</span></div><div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga146594251d4266d02fecc44c1f0dd6ae"> 8699</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_SHIFT                        7</span></div><div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="comment">/* ATCVH Bit Fields */</span></div><div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf989f84acb1a8c91c7c98c2255651b00"> 8701</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     0xFFu</span></div><div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0fec2d450a98ab78dc7a2e4e9e33dbc6"> 8702</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0</span></div><div class="line"><a name="l08703"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab382a7e152cca964b5cd64708384c608"> 8703</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK)</span></div><div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;<span class="comment">/* ATCVL Bit Fields */</span></div><div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga48750526150212b524f731e303a7e3cf"> 8705</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     0xFFu</span></div><div class="line"><a name="l08706"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9e3e0eab24aaf1bf2905ae0cf4803eb3"> 8706</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0</span></div><div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga124aa7c8cc26cfd1c06a278add1a0d21"> 8707</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK)</span></div><div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;<span class="comment">/* C7 Bit Fields */</span></div><div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8f29d6e2e3ddd8725de2ea86d8f0548f"> 8709</a></span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_MASK                       0x3u</span></div><div class="line"><a name="l08710"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga36e349718cb5e8af96efea408f059dcb"> 8710</a></span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_SHIFT                      0</span></div><div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac1a1e06d2189b74b5587b53d3104cb4a"> 8711</a></span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C7_OSCSEL_SHIFT))&amp;MCG_C7_OSCSEL_MASK)</span></div><div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;<span class="comment">/* C8 Bit Fields */</span></div><div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1417ca27a647ced3cdfc504a604f8dc8"> 8713</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_MASK                        0x1u</span></div><div class="line"><a name="l08714"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga648e426b4d1f976cca5229505a26d9a8"> 8714</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_SHIFT                       0</span></div><div class="line"><a name="l08715"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9e0e0db74d7e18fffad7b4f08eb74524"> 8715</a></span>&#160;<span class="preprocessor">#define MCG_C8_CME1_MASK                         0x20u</span></div><div class="line"><a name="l08716"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga00dc55bd1e2197897d59597dd57592ba"> 8716</a></span>&#160;<span class="preprocessor">#define MCG_C8_CME1_SHIFT                        5</span></div><div class="line"><a name="l08717"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaeab391a933aec2eeb1ffdbc772f714e2"> 8717</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_MASK                        0x40u</span></div><div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga247e347342c951c4b8044bece01311fb"> 8718</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOLRE_SHIFT                       6</span></div><div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad7fe66acc8b6391ccfe2c53b61a9b119"> 8719</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1_MASK                       0x80u</span></div><div class="line"><a name="l08720"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad97e280f47539832dda56a845055c921"> 8720</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1_SHIFT                      7</span></div><div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div><div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;</div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;</div><div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div><div class="line"><a name="l08729"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gaad20a4618a24bbbb2edab9643eb6db29"> 8729</a></span>&#160;<span class="preprocessor">#define MCG_BASE                                 (0x40064000u)</span></div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;</div><div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88"> 8731</a></span>&#160;<span class="preprocessor">#define MCG                                      ((MCG_Type *)MCG_BASE)</span></div><div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gaceefc72e93a47a35f59a31c57dddf41b"> 8732</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTR                             (MCG)</span></div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;</div><div class="line"><a name="l08734"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gab7ba0907fd63f1e70dddac601e4f9dd9"> 8734</a></span>&#160;<span class="preprocessor">#define MCG_BASE_ADDRS                           { MCG_BASE }</span></div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;</div><div class="line"><a name="l08736"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#ga3e6aec328b7327acc1f7bff70bec388c"> 8736</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTRS                            { MCG }</span></div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;</div><div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;</div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;<span class="comment">/* MCG - Register instance definitions */</span></div><div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="comment">/* MCG */</span></div><div class="line"><a name="l08750"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga3f1a2c81a59d97251a06534341ad3303"> 8750</a></span>&#160;<span class="preprocessor">#define MCG_C1                                   MCG_C1_REG(MCG)</span></div><div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gabaeaf7dd44e609a83f01b9fec0dec0c3"> 8751</a></span>&#160;<span class="preprocessor">#define MCG_C2                                   MCG_C2_REG(MCG)</span></div><div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaea76a22acf5112243d988d5d73c5a459"> 8752</a></span>&#160;<span class="preprocessor">#define MCG_C3                                   MCG_C3_REG(MCG)</span></div><div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga38959856c816b6ac3eaa205b8975690e"> 8753</a></span>&#160;<span class="preprocessor">#define MCG_C4                                   MCG_C4_REG(MCG)</span></div><div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga58b6d1507eed2b85ca93214ef39a076a"> 8754</a></span>&#160;<span class="preprocessor">#define MCG_C5                                   MCG_C5_REG(MCG)</span></div><div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga19abff612e5c2e4f4144032d0a5eb0d1"> 8755</a></span>&#160;<span class="preprocessor">#define MCG_C6                                   MCG_C6_REG(MCG)</span></div><div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga371e03281a8383e9dd300c0502fbcaf6"> 8756</a></span>&#160;<span class="preprocessor">#define MCG_S                                    MCG_S_REG(MCG)</span></div><div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga2c21f3064f93f9610af92fbdaaf46a53"> 8757</a></span>&#160;<span class="preprocessor">#define MCG_SC                                   MCG_SC_REG(MCG)</span></div><div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga1cb18ffdb73d4eaad4573563aec49be0"> 8758</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH                                MCG_ATCVH_REG(MCG)</span></div><div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga4999439546569874f8c31b012637d15f"> 8759</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL                                MCG_ATCVL_REG(MCG)</span></div><div class="line"><a name="l08760"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga9fc6058dcffc6506763ff7235669038c"> 8760</a></span>&#160;<span class="preprocessor">#define MCG_C7                                   MCG_C7_REG(MCG)</span></div><div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga4328cf0c21c1c85cc0d618f7762016b8"> 8761</a></span>&#160;<span class="preprocessor">#define MCG_C8                                   MCG_C8_REG(MCG)</span></div><div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;</div><div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160; <span class="comment">/* end of group MCG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;</div><div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;</div><div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div><div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;</div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t PLASC;                             </div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t PLAMC;                             </div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a0e8f6d2b4768813502c16962a6c75e44"> 8788</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a0e8f6d2b4768813502c16962a6c75e44">ISCR</a>;                              </div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETBCC;                             </div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETBRL;                             </div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ETBCNT;                            </div><div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;       uint8_t RESERVED_1[16];</div><div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PID;                               </div><div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;} <a class="code" href="struct_m_c_m___type.html">MCM_Type</a>, *<a class="code" href="group___m_c_m___peripheral___access___layer.html#gad6061cc2e68f7c03970d2f22222ce817">MCM_MemMapPtr</a>;</div><div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;</div><div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;</div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="comment">/* MCM - Register accessors */</span></div><div class="line"><a name="l08807"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga5f5057d86df1e237371d76a2b99689ce"> 8807</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_REG(base)                      ((base)-&gt;PLASC)</span></div><div class="line"><a name="l08808"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga79ed4435da37b341c75f7372eb4f33f7"> 8808</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_REG(base)                      ((base)-&gt;PLAMC)</span></div><div class="line"><a name="l08809"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga2f348d51f03244728fb7f4a316d3cc01"> 8809</a></span>&#160;<span class="preprocessor">#define MCM_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gadd1aaac56f7e4c12edb414c2dfa28937"> 8810</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_REG(base)                       ((base)-&gt;ISCR)</span></div><div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga3c776d91a9de72f61e403efa6ad6878d"> 8811</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_REG(base)                      ((base)-&gt;ETBCC)</span></div><div class="line"><a name="l08812"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gafebd653a757e162cab456ccaae88b119"> 8812</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL_REG(base)                      ((base)-&gt;ETBRL)</span></div><div class="line"><a name="l08813"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga4d7c3b946ee16c49c3f2b60910d544b8"> 8813</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT_REG(base)                     ((base)-&gt;ETBCNT)</span></div><div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga31b27d3cbf8c91b9e5685ef475b294ab"> 8814</a></span>&#160;<span class="preprocessor">#define MCM_PID_REG(base)                        ((base)-&gt;PID)</span></div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;</div><div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;</div><div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;<span class="comment">   -- MCM Register Masks</span></div><div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;</div><div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div><div class="line"><a name="l08831"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga215cf860c41174735020a34e7ccf9590"> 8831</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div><div class="line"><a name="l08832"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga88f833168fd51e1b3c950e21b00bbfc3"> 8832</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0</span></div><div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaae648a9e1b6e2e44af89bb3a6881a54"> 8833</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div><div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div><div class="line"><a name="l08835"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7988227df54012705c7f522f348214ee"> 8835</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div><div class="line"><a name="l08836"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa1b3153d0bf749f80fffacd948dd4bd4"> 8836</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0</span></div><div class="line"><a name="l08837"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad8199ccd7b6edb29bcd5e940d17e7e47"> 8837</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l08839"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga39213f9a00cf1862ab3e77c839e71c78"> 8839</a></span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUAP_MASK                      0x3000000u</span></div><div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4608d3fb1b05eb0d37515c4686f6190c"> 8840</a></span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUAP_SHIFT                     24</span></div><div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab9b0e14b6d8b8eb48c993e37da8fd709"> 8841</a></span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUAP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CR_SRAMUAP_SHIFT))&amp;MCM_CR_SRAMUAP_MASK)</span></div><div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga80116d649929d7c9ad773cebd4e4c3bb"> 8842</a></span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUWP_MASK                      0x4000000u</span></div><div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga73c2b0e8ecdcd2a07070c863db3e9fcd"> 8843</a></span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUWP_SHIFT                     26</span></div><div class="line"><a name="l08844"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad9a5f5487e03cefac1a4798ccce630bc"> 8844</a></span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLAP_MASK                      0x30000000u</span></div><div class="line"><a name="l08845"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga083d0b4e4188e656d92bfa8fb9b4eca9"> 8845</a></span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLAP_SHIFT                     28</span></div><div class="line"><a name="l08846"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga016e1c55cc89e6f0db47095d5c710f06"> 8846</a></span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLAP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CR_SRAMLAP_SHIFT))&amp;MCM_CR_SRAMLAP_MASK)</span></div><div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga93830e2785e77585febe87f0bc83da5c"> 8847</a></span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLWP_MASK                      0x40000000u</span></div><div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7c3a04f9ed4a8824e212536c1d783fea"> 8848</a></span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLWP_SHIFT                     30</span></div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;<span class="comment">/* ISCR Bit Fields */</span></div><div class="line"><a name="l08850"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga86ab0b13f7c720c3b9ad33950745d05d"> 8850</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_IRQ_MASK                        0x2u</span></div><div class="line"><a name="l08851"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga68080cbb94f82b92990da0f06b9e1fe2"> 8851</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_IRQ_SHIFT                       1</span></div><div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5ca1ab81de3e013c750ffb5afc5608d3"> 8852</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_NMI_MASK                        0x4u</span></div><div class="line"><a name="l08853"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga57455aab19203d7226d9077d8be59a56"> 8853</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_NMI_SHIFT                       2</span></div><div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8c932ffbc33cc5872065ee34f7bd2f0b"> 8854</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_DHREQ_MASK                      0x8u</span></div><div class="line"><a name="l08855"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac03fba0494ea82e25a9b865d863f79ea"> 8855</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_DHREQ_SHIFT                     3</span></div><div class="line"><a name="l08856"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga701558b3e4efc5c15bea4770c14a43ff"> 8856</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_MASK                       0x100u</span></div><div class="line"><a name="l08857"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac6e94708b3e6f09a0355afb3756826fc"> 8857</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_SHIFT                      8</span></div><div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5ef4e15eaa1fbc668e0e3733f44627fe"> 8858</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_MASK                       0x200u</span></div><div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab5494db259f54a8e5f57134ca2d29516"> 8859</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_SHIFT                      9</span></div><div class="line"><a name="l08860"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4bf392796fdb8f19596f1831b9305443"> 8860</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_MASK                       0x400u</span></div><div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga87dd8b57048fbcd5dd6d8d7d6cb037f0"> 8861</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_SHIFT                      10</span></div><div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1d21eead21628e992564620393e8ebf0"> 8862</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_MASK                       0x800u</span></div><div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2fed77fb78e7bc8ae312713ef58d263a"> 8863</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_SHIFT                      11</span></div><div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gabe836f6795a2a2a95ff9b6a64d9a24fe"> 8864</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_MASK                       0x1000u</span></div><div class="line"><a name="l08865"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5c1b020ff2a6d0d96bf62556bb035fcd"> 8865</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_SHIFT                      12</span></div><div class="line"><a name="l08866"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeca36bf639a606a24f7ee6a4fc983528"> 8866</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_MASK                       0x8000u</span></div><div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaf16fcce0e380e7f200d910008794028"> 8867</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_SHIFT                      15</span></div><div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf48976f7ac1761a6145eea9a6add5ff5"> 8868</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_MASK                      0x1000000u</span></div><div class="line"><a name="l08869"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga97f10ab969b7c83eb9cde216807b215b"> 8869</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_SHIFT                     24</span></div><div class="line"><a name="l08870"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga2ad0b7495aba7dacde7658c2a71db6bd"> 8870</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_MASK                      0x2000000u</span></div><div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga12ce128ef5d64154df362b12c33aa526"> 8871</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_SHIFT                     25</span></div><div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7c59e8eefce78e605951ecf8c9da1f00"> 8872</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_MASK                      0x4000000u</span></div><div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab83f7a7d4986544ad6d5a3972d72ced3"> 8873</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_SHIFT                     26</span></div><div class="line"><a name="l08874"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9fa9ddc6391e5958245ccd332ebcd575"> 8874</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_MASK                      0x8000000u</span></div><div class="line"><a name="l08875"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeeab14ab4de1fa7d2d9a5d2492730e74"> 8875</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_SHIFT                     27</span></div><div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad92657cd1980c03f0d15615a3c9f2989"> 8876</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_MASK                      0x10000000u</span></div><div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab9757207c9768c3f13461873bcb78d71"> 8877</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_SHIFT                     28</span></div><div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0dc0741a93b687a65f28c5a1e109ba6e"> 8878</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_MASK                      0x80000000u</span></div><div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga19c565ce09db7c0d22bf65f93d9aabfc"> 8879</a></span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_SHIFT                     31</span></div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="comment">/* ETBCC Bit Fields */</span></div><div class="line"><a name="l08881"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaffa6b23f821bd7647db6b0abcaf504a"> 8881</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_CNTEN_MASK                     0x1u</span></div><div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8262666b7fec7b20ea3e871bdb325dc1"> 8882</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_CNTEN_SHIFT                    0</span></div><div class="line"><a name="l08883"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga155cfa2bfc46e64c665a8aeed061da6f"> 8883</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT_MASK                      0x6u</span></div><div class="line"><a name="l08884"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7e85c0a405fa8e736ea6b11e2a2ce2cf"> 8884</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT_SHIFT                     1</span></div><div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7855e4b02297a6ed3202b7ee2bb536f5"> 8885</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBCC_RSPT_SHIFT))&amp;MCM_ETBCC_RSPT_MASK)</span></div><div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga16853921aa4b5ded12e5bf4d2c8509fb"> 8886</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RLRQ_MASK                      0x8u</span></div><div class="line"><a name="l08887"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9ea97398989700f275f186a44b5d86b7"> 8887</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RLRQ_SHIFT                     3</span></div><div class="line"><a name="l08888"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4e65e76bc2ffbd1a4577fb31da7e5fbb"> 8888</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_ETDIS_MASK                     0x10u</span></div><div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga40fefdc2fb703f686abf76fda0ec6859"> 8889</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_ETDIS_SHIFT                    4</span></div><div class="line"><a name="l08890"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga390a11a02383ea3369843438b3a5ff80"> 8890</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_ITDIS_MASK                     0x20u</span></div><div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga92bf57df9f719917686203be01c3d141"> 8891</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_ITDIS_SHIFT                    5</span></div><div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160;<span class="comment">/* ETBRL Bit Fields */</span></div><div class="line"><a name="l08893"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab63bbd758727921d1744034311a25c81"> 8893</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD_MASK                    0x7FFu</span></div><div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga04c87446d72a2644f3ee4d493f5febba"> 8894</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD_SHIFT                   0</span></div><div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3aa435178b25a3eb59fa4c76c4276fa4"> 8895</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBRL_RELOAD_SHIFT))&amp;MCM_ETBRL_RELOAD_MASK)</span></div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="comment">/* ETBCNT Bit Fields */</span></div><div class="line"><a name="l08897"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0ad096c8133f83aad1812ed0263a47a7"> 8897</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER_MASK                  0x7FFu</span></div><div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6f3bfee5c1a266db914bfcce1b33e40f"> 8898</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER_SHIFT                 0</span></div><div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga14675877220745e714191f35ea848ee5"> 8899</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBCNT_COUNTER_SHIFT))&amp;MCM_ETBCNT_COUNTER_MASK)</span></div><div class="line"><a name="l08900"></a><span class="lineno"> 8900</span>&#160;<span class="comment">/* PID Bit Fields */</span></div><div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga258efdcb0108c5e954d399d9a6e8883a"> 8901</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID_MASK                         0xFFu</span></div><div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga579f075ec9afb3010ecf64eea087a04a"> 8902</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID_SHIFT                        0</span></div><div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6d4eaf3c8f87daf3e83324656d130eb6"> 8903</a></span>&#160;<span class="preprocessor">#define MCM_PID_PID(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PID_PID_SHIFT))&amp;MCM_PID_PID_MASK)</span></div><div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div><div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;</div><div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;</div><div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga84250d5694181f040a437d9125af3fac"> 8912</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xE0080000u)</span></div><div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;</div><div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga4cd2dcee5e786e36844ed653cfa40096"> 8914</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div><div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gad41e931f176c230831e3dbad45117841"> 8915</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTR                             (MCM)</span></div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;</div><div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga240172b40ddf9d12c884fb331539f5e9"> 8917</a></span>&#160;<span class="preprocessor">#define MCM_BASE_ADDRS                           { MCM_BASE }</span></div><div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;</div><div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gae2d5e838ce7d2d4108738c05bf224272"> 8919</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM }</span></div><div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;</div><div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;</div><div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;<span class="comment">/* MCM - Register instance definitions */</span></div><div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;<span class="comment">/* MCM */</span></div><div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga1741cb7cdef46052c2ac9e7d28fb2b53"> 8933</a></span>&#160;<span class="preprocessor">#define MCM_PLASC                                MCM_PLASC_REG(MCM)</span></div><div class="line"><a name="l08934"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga63f36c9c5700eb5fca4fe3852e1d6dfd"> 8934</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC                                MCM_PLAMC_REG(MCM)</span></div><div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga36dc3a2bb3893931d3c37cbe03661635"> 8935</a></span>&#160;<span class="preprocessor">#define MCM_CR                                   MCM_CR_REG(MCM)</span></div><div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gaad72d843f07ca54f609c7349f29662c4"> 8936</a></span>&#160;<span class="preprocessor">#define MCM_ISCR                                 MCM_ISCR_REG(MCM)</span></div><div class="line"><a name="l08937"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gaaa981a4a4947bdf2556ffe864df81b8e"> 8937</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC                                MCM_ETBCC_REG(MCM)</span></div><div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gaabd766627a0d39299cadde42fbc3898d"> 8938</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL                                MCM_ETBRL_REG(MCM)</span></div><div class="line"><a name="l08939"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gad7fbf5aacd6ee04a2151f28b74e6bfe6"> 8939</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT                               MCM_ETBCNT_REG(MCM)</span></div><div class="line"><a name="l08940"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gab9a0a639f50dc58cb6b66a9b875dc898"> 8940</a></span>&#160;<span class="preprocessor">#define MCM_PID                                  MCM_PID_REG(MCM)</span></div><div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;</div><div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;</div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;</div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;<span class="comment">   -- MPU Peripheral Access Layer</span></div><div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;</div><div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CESR;                              </div><div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;       uint8_t RESERVED_0[12];</div><div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x8 */</span></div><div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t EAR;                               </div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t EDR;                               </div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;  } SP[5];</div><div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;       uint8_t RESERVED_1[968];</div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WORD[12][4];                       </div><div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;       uint8_t RESERVED_2[832];</div><div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RGDAAC[12];                        </div><div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;} <a class="code" href="struct_m_p_u___type.html">MPU_Type</a>, *<a class="code" href="group___m_p_u___peripheral___access___layer.html#gae30dba501b3da4beef962e366777d2e0">MPU_MemMapPtr</a>;</div><div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;</div><div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="comment">   -- MPU - Register accessor macros</span></div><div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;</div><div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="comment">/* MPU - Register accessors */</span></div><div class="line"><a name="l08986"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga90cec6606b837eae6053c8079f301371"> 8986</a></span>&#160;<span class="preprocessor">#define MPU_CESR_REG(base)                       ((base)-&gt;CESR)</span></div><div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga4e7ea42772044db4055c2d6352cbdfcd"> 8987</a></span>&#160;<span class="preprocessor">#define MPU_EAR_REG(base,index)                  ((base)-&gt;SP[index].EAR)</span></div><div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga65449f7488a8b69617758276f4dfdd1f"> 8988</a></span>&#160;<span class="preprocessor">#define MPU_EDR_REG(base,index)                  ((base)-&gt;SP[index].EDR)</span></div><div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga841d3d7b915f9249607308b910b5e292"> 8989</a></span>&#160;<span class="preprocessor">#define MPU_WORD_REG(base,index,index2)          ((base)-&gt;WORD[index][index2])</span></div><div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga1aab06cc90139a4e8e69ef29d984f1c9"> 8990</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_REG(base,index)               ((base)-&gt;RGDAAC[index])</span></div><div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160; <span class="comment">/* end of group MPU_Register_Accessor_Macros */</span></div><div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;</div><div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;</div><div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;<span class="comment">   -- MPU Register Masks</span></div><div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;</div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;<span class="comment">/* CESR Bit Fields */</span></div><div class="line"><a name="l09007"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga97170048bb44b005879eac9ef8db2c14"> 9007</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_MASK                        0x1u</span></div><div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga78bad194c9de3bebb9eba101cf58c613"> 9008</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_SHIFT                       0</span></div><div class="line"><a name="l09009"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab2bc6f6060eddc0403a79f7f5e31f270"> 9009</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_MASK                       0xF00u</span></div><div class="line"><a name="l09010"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga30493ea4dcacc6d2bf116459dd57362e"> 9010</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_SHIFT                      8</span></div><div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5e4ddcc102a418d506925d0da3bc09e6"> 9011</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NRGD_SHIFT))&amp;MPU_CESR_NRGD_MASK)</span></div><div class="line"><a name="l09012"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadfa15098e24cc47d3c919a4a50702050"> 9012</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_MASK                        0xF000u</span></div><div class="line"><a name="l09013"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3c9da72b898ef6552faa993528e58157"> 9013</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_SHIFT                       12</span></div><div class="line"><a name="l09014"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae987eb818110ba76cae0547cc549fa92"> 9014</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NSP_SHIFT))&amp;MPU_CESR_NSP_MASK)</span></div><div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac91de83bf386f4896d634b4283e3ac12"> 9015</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_MASK                        0xF0000u</span></div><div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9e19f94c8fa7c703ae194f8df2920795"> 9016</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_SHIFT                       16</span></div><div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga22915a55b129ed8fc33ede59c0b25601"> 9017</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_HRL_SHIFT))&amp;MPU_CESR_HRL_MASK)</span></div><div class="line"><a name="l09018"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga92110b62cfcd6178c2b26e7aaef222b1"> 9018</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR_MASK                      0xF8000000u</span></div><div class="line"><a name="l09019"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga69779e128c116e87116f7aa67b9a8dcc"> 9019</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR_SHIFT                     27</span></div><div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9b0a75ff640bd8a5d2ca3604ccee5535"> 9020</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR_SHIFT))&amp;MPU_CESR_SPERR_MASK)</span></div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="comment">/* EAR Bit Fields */</span></div><div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2fec46c3866c88337f8ee0639c8d81b5"> 9022</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l09023"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2bbd867e08b8ad2b609ab33a558e501c"> 9023</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_SHIFT                      0</span></div><div class="line"><a name="l09024"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga574a5bbf274f8184032844f9a9257597"> 9024</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EAR_EADDR_SHIFT))&amp;MPU_EAR_EADDR_MASK)</span></div><div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="comment">/* EDR Bit Fields */</span></div><div class="line"><a name="l09026"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga469d59f7f1a51f8d7041b2404a246fb6"> 9026</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_MASK                         0x1u</span></div><div class="line"><a name="l09027"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga927ea9ae9756926304a7199714ee646a"> 9027</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_SHIFT                        0</span></div><div class="line"><a name="l09028"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga92ec1bda4da654cec287d9c1bfadd4e7"> 9028</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_MASK                       0xEu</span></div><div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac76941d0d78453dcab7b06fc204a1abb"> 9029</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_SHIFT                      1</span></div><div class="line"><a name="l09030"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3d8e0af02c0fc96347a27875ab672f5b"> 9030</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EATTR_SHIFT))&amp;MPU_EDR_EATTR_MASK)</span></div><div class="line"><a name="l09031"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga57901086814557690f671d195d886423"> 9031</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_MASK                         0xF0u</span></div><div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad27c9ef1ae37201a6c16976311c5e1b3"> 9032</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_SHIFT                        4</span></div><div class="line"><a name="l09033"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4d47da64a0139aeb64144967f3b60cfe"> 9033</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EMN_SHIFT))&amp;MPU_EDR_EMN_MASK)</span></div><div class="line"><a name="l09034"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga37328927ec3b6c036e4091cba2631af7"> 9034</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_MASK                        0xFF00u</span></div><div class="line"><a name="l09035"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0cc03b3e200e7c9c27b3731305e7a007"> 9035</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_SHIFT                       8</span></div><div class="line"><a name="l09036"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaba736292ab88b785970999d517661f14"> 9036</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EPID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EPID_SHIFT))&amp;MPU_EDR_EPID_MASK)</span></div><div class="line"><a name="l09037"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga68e110ced075e97030f5c5a2f0cda968"> 9037</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_MASK                        0xFFFF0000u</span></div><div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac82a810678a3390409319ea636e93d84"> 9038</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_SHIFT                       16</span></div><div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac85ecc9802951a4346e15eb35e3f4f49"> 9039</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EACD_SHIFT))&amp;MPU_EDR_EACD_MASK)</span></div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;<span class="comment">/* WORD Bit Fields */</span></div><div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga44e24e528550aa8ae4520965651fc1d9"> 9041</a></span>&#160;<span class="preprocessor">#define MPU_WORD_VLD_MASK                        0x1u</span></div><div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9b01ac6c738050f879b0d513ac37afbd"> 9042</a></span>&#160;<span class="preprocessor">#define MPU_WORD_VLD_SHIFT                       0</span></div><div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga81c4b50e1693f2f64236771f4588ce0e"> 9043</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM_MASK                       0x7u</span></div><div class="line"><a name="l09044"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga636500a039c88639b9b03b0624e934ce"> 9044</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM_SHIFT                      0</span></div><div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga470dfe214bd7a49bc45b0a3bed28dd80"> 9045</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M0UM_SHIFT))&amp;MPU_WORD_M0UM_MASK)</span></div><div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafda0a1d29fd430d9445e755ca6966426"> 9046</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM_MASK                       0x18u</span></div><div class="line"><a name="l09047"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga71cd35cba4582e00c7461d7c65b8756b"> 9047</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM_SHIFT                      3</span></div><div class="line"><a name="l09048"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gacbf1a03a72f3f4a5280f114f39922ae9"> 9048</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M0SM_SHIFT))&amp;MPU_WORD_M0SM_MASK)</span></div><div class="line"><a name="l09049"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf73ab1ad40c518ff22b6577b70bf99cc"> 9049</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0PE_MASK                       0x20u</span></div><div class="line"><a name="l09050"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7b9c85b27f809d1b74cb271b796f2cb4"> 9050</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0PE_SHIFT                      5</span></div><div class="line"><a name="l09051"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad5d1a04b42678bcb2600ef9ee33a97b2"> 9051</a></span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR_MASK                    0xFFFFFFE0u</span></div><div class="line"><a name="l09052"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga66676fa259feddcd6fb70b638dd7442e"> 9052</a></span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR_SHIFT                   5</span></div><div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa1d540199eab33ae6bb64f891dab8db4"> 9053</a></span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_ENDADDR_SHIFT))&amp;MPU_WORD_ENDADDR_MASK)</span></div><div class="line"><a name="l09054"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga99ac4386c2eefb943305a1faec44419c"> 9054</a></span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR_MASK                    0xFFFFFFE0u</span></div><div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2a0a92430b9fff9f248ae1ffbe086513"> 9055</a></span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR_SHIFT                   5</span></div><div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5e4ffc54c4abc1bbc57380106cf69018"> 9056</a></span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_SRTADDR_SHIFT))&amp;MPU_WORD_SRTADDR_MASK)</span></div><div class="line"><a name="l09057"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaeac86ca30363b0e3680afeb453979567"> 9057</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM_MASK                       0x1C0u</span></div><div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaddd6babdd00ce10ca794e6fb8b49c1a8"> 9058</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM_SHIFT                      6</span></div><div class="line"><a name="l09059"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa810c09e45845f30787202611e33b06d"> 9059</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M1UM_SHIFT))&amp;MPU_WORD_M1UM_MASK)</span></div><div class="line"><a name="l09060"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga693c293e0d79e4e10f3e2c955a07afaf"> 9060</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM_MASK                       0x600u</span></div><div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga41b28fc0062d523a3f560d2362a1505b"> 9061</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM_SHIFT                      9</span></div><div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaafe2d86cd721413d90c73d8cc2b13c16"> 9062</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M1SM_SHIFT))&amp;MPU_WORD_M1SM_MASK)</span></div><div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga94b4a665c530cd24d0c50f3f2492fe76"> 9063</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1PE_MASK                       0x800u</span></div><div class="line"><a name="l09064"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga55fd259e384eb99bec87cf114513e009"> 9064</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1PE_SHIFT                      11</span></div><div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8ac2b629f0deac03fa994c2159e8714c"> 9065</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM_MASK                       0x7000u</span></div><div class="line"><a name="l09066"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab0b3fbb6bf7c3bf27b3e26ed22015a9a"> 9066</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM_SHIFT                      12</span></div><div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga34033b073766daac47fd2e1ba5af32c5"> 9067</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M2UM_SHIFT))&amp;MPU_WORD_M2UM_MASK)</span></div><div class="line"><a name="l09068"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1fd18149f5a26686b45d9bbc90de70e0"> 9068</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM_MASK                       0x18000u</span></div><div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0e28cfb776dbafafa4c04e094872ecc9"> 9069</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM_SHIFT                      15</span></div><div class="line"><a name="l09070"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5d8c065051a43f8f18af7133f77bcccc"> 9070</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M2SM_SHIFT))&amp;MPU_WORD_M2SM_MASK)</span></div><div class="line"><a name="l09071"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2cf92c8c19cd17c1c81c8c9a56f112d7"> 9071</a></span>&#160;<span class="preprocessor">#define MPU_WORD_PIDMASK_MASK                    0xFF0000u</span></div><div class="line"><a name="l09072"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8e8598cc55665f9c06a95b86700f7c59"> 9072</a></span>&#160;<span class="preprocessor">#define MPU_WORD_PIDMASK_SHIFT                   16</span></div><div class="line"><a name="l09073"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5cd1a6f78074f736b0c902acabbc2c2b"> 9073</a></span>&#160;<span class="preprocessor">#define MPU_WORD_PIDMASK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_PIDMASK_SHIFT))&amp;MPU_WORD_PIDMASK_MASK)</span></div><div class="line"><a name="l09074"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8b8927a9e9cd3cda870cec0d466f068b"> 9074</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2PE_MASK                       0x20000u</span></div><div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga36dd5e4e8ba83049c95bd912a2cf275f"> 9075</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2PE_SHIFT                      17</span></div><div class="line"><a name="l09076"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaaae46e6e46ff4089de2e00ef4f10396f"> 9076</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM_MASK                       0x1C0000u</span></div><div class="line"><a name="l09077"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2256d09a97da4bc4e20aceefdd6870f1"> 9077</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM_SHIFT                      18</span></div><div class="line"><a name="l09078"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa96db29c2e34abb55632bbfdfe2bc998"> 9078</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M3UM_SHIFT))&amp;MPU_WORD_M3UM_MASK)</span></div><div class="line"><a name="l09079"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga66fa2f8378ee3158e24b8733413da43d"> 9079</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM_MASK                       0x600000u</span></div><div class="line"><a name="l09080"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga41a8f42d1e7fab735444f5576ccbf61e"> 9080</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM_SHIFT                      21</span></div><div class="line"><a name="l09081"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaad500dfae0f17171e1038d6b91be66c9"> 9081</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M3SM_SHIFT))&amp;MPU_WORD_M3SM_MASK)</span></div><div class="line"><a name="l09082"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga26d07a2d39b4b4873bc68d44585f6cc7"> 9082</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3PE_MASK                       0x800000u</span></div><div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafccf88108c41e0b025463d1de832fe6a"> 9083</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3PE_SHIFT                      23</span></div><div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae873b29b111c50ef587d2702b91233aa"> 9084</a></span>&#160;<span class="preprocessor">#define MPU_WORD_PID_MASK                        0xFF000000u</span></div><div class="line"><a name="l09085"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga939df7cf3062667856c6f7f0324fcc2e"> 9085</a></span>&#160;<span class="preprocessor">#define MPU_WORD_PID_SHIFT                       24</span></div><div class="line"><a name="l09086"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gabcbfe603754463bb872a3d8e306b8548"> 9086</a></span>&#160;<span class="preprocessor">#define MPU_WORD_PID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_PID_SHIFT))&amp;MPU_WORD_PID_MASK)</span></div><div class="line"><a name="l09087"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac3a983687d94df3019c562fa26c8d07e"> 9087</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M4WE_MASK                       0x1000000u</span></div><div class="line"><a name="l09088"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa32f6731588dff2a7e5ee20e10a86937"> 9088</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M4WE_SHIFT                      24</span></div><div class="line"><a name="l09089"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga529413212f8c7cf7bd2d1ab6a050d1c8"> 9089</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M4RE_MASK                       0x2000000u</span></div><div class="line"><a name="l09090"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga72594f986e13433ed74e6eabfacf5253"> 9090</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M4RE_SHIFT                      25</span></div><div class="line"><a name="l09091"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga918f8ced0f8de1a54cc59c57328a18f3"> 9091</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M5WE_MASK                       0x4000000u</span></div><div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa25703033160cedcbc90416722c87fc9"> 9092</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M5WE_SHIFT                      26</span></div><div class="line"><a name="l09093"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga04e6c19c601a7bd3dd87a889f309a9f4"> 9093</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M5RE_MASK                       0x8000000u</span></div><div class="line"><a name="l09094"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa33945bb1d9469089a504d285a8dc021"> 9094</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M5RE_SHIFT                      27</span></div><div class="line"><a name="l09095"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga954333596403a1acfee73052cb5ea1f9"> 9095</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M6WE_MASK                       0x10000000u</span></div><div class="line"><a name="l09096"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1cd57764e1dc69513f0bb0bb63c7ca44"> 9096</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M6WE_SHIFT                      28</span></div><div class="line"><a name="l09097"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaea71b8ad714cf0bc8e007cca8a9a6fd4"> 9097</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M6RE_MASK                       0x20000000u</span></div><div class="line"><a name="l09098"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga302e27597edfb853b8d08552c27d4a17"> 9098</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M6RE_SHIFT                      29</span></div><div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab63d3094e6173e76e2df25ce9faca8a0"> 9099</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M7WE_MASK                       0x40000000u</span></div><div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga38c58ef487241b3084e6df9b7d6e316e"> 9100</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M7WE_SHIFT                      30</span></div><div class="line"><a name="l09101"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad6a0ce43c3940a0870853a8601402248"> 9101</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M7RE_MASK                       0x80000000u</span></div><div class="line"><a name="l09102"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab8b7a9573658248eaba1a55f660f8ca1"> 9102</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M7RE_SHIFT                      31</span></div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="comment">/* RGDAAC Bit Fields */</span></div><div class="line"><a name="l09104"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa4855af22b69592db90ae0eef06608fc"> 9104</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_MASK                     0x7u</span></div><div class="line"><a name="l09105"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3ba290e2151d652e653e23a97738b1e5"> 9105</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_SHIFT                    0</span></div><div class="line"><a name="l09106"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2f421e9034b369fd97dae1de41e03a5c"> 9106</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0UM_SHIFT))&amp;MPU_RGDAAC_M0UM_MASK)</span></div><div class="line"><a name="l09107"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gada28730c0d3bd624b681e09a736c120e"> 9107</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_MASK                     0x18u</span></div><div class="line"><a name="l09108"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadad72890c36bcb3eea5e72c8f95af64a"> 9108</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_SHIFT                    3</span></div><div class="line"><a name="l09109"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac319d89383bf9f0de908508542fea331"> 9109</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0SM_SHIFT))&amp;MPU_RGDAAC_M0SM_MASK)</span></div><div class="line"><a name="l09110"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9971bc4d5380405e3dfc5406f198467f"> 9110</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_MASK                     0x20u</span></div><div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaefb6130bf565012a5a2ed7137d9f2b11"> 9111</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_SHIFT                    5</span></div><div class="line"><a name="l09112"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9c612a4add9fc4bd1e8866fe06d5a0f0"> 9112</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_MASK                     0x1C0u</span></div><div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab78a3ecaa69ce9b7a985e4efa7b4620d"> 9113</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_SHIFT                    6</span></div><div class="line"><a name="l09114"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0d79bb99181801ac26d748c60f15b7eb"> 9114</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1UM_SHIFT))&amp;MPU_RGDAAC_M1UM_MASK)</span></div><div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae1b8caa92c79f5d2c8063322a5648949"> 9115</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_MASK                     0x600u</span></div><div class="line"><a name="l09116"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa7b953ee18610f335e223411d85d8cfa"> 9116</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_SHIFT                    9</span></div><div class="line"><a name="l09117"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4637a5f46bf91983c81b2242ff27c19d"> 9117</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1SM_SHIFT))&amp;MPU_RGDAAC_M1SM_MASK)</span></div><div class="line"><a name="l09118"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9943b4e0d9ec5824c79a4e8b3bad623c"> 9118</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_MASK                     0x800u</span></div><div class="line"><a name="l09119"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4e5a6355ee05c02aa02393db9a418318"> 9119</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_SHIFT                    11</span></div><div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8d7b4cc87aa01ac1fc57eee990df39c7"> 9120</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_MASK                     0x7000u</span></div><div class="line"><a name="l09121"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1d5c046770993c99be4542472930ca76"> 9121</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_SHIFT                    12</span></div><div class="line"><a name="l09122"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae2624802b0f6612197ae07aad8864b66"> 9122</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2UM_SHIFT))&amp;MPU_RGDAAC_M2UM_MASK)</span></div><div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6add3ff0b896e284766090212deee537"> 9123</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_MASK                     0x18000u</span></div><div class="line"><a name="l09124"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3ad37821b5be6daf16f1a497562a34e8"> 9124</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_SHIFT                    15</span></div><div class="line"><a name="l09125"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga143287bba1d7668b4c1fa76a2493afd3"> 9125</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2SM_SHIFT))&amp;MPU_RGDAAC_M2SM_MASK)</span></div><div class="line"><a name="l09126"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6874e60f0d77ebd63d294605ff99f240"> 9126</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2PE_MASK                     0x20000u</span></div><div class="line"><a name="l09127"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaaf75f6361f7eb3bc6210018bd8c99468"> 9127</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2PE_SHIFT                    17</span></div><div class="line"><a name="l09128"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf2452a83e10e064460faa1161376e227"> 9128</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_MASK                     0x1C0000u</span></div><div class="line"><a name="l09129"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac64ad669637020d4ed932759c5018a1a"> 9129</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_SHIFT                    18</span></div><div class="line"><a name="l09130"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga76fc460cd33e038041b5a57af773d35c"> 9130</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3UM_SHIFT))&amp;MPU_RGDAAC_M3UM_MASK)</span></div><div class="line"><a name="l09131"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae5e6d54ab5d669ec57740a22ea1a9840"> 9131</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_MASK                     0x600000u</span></div><div class="line"><a name="l09132"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2100b16ac6437948090913ee54184df6"> 9132</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_SHIFT                    21</span></div><div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa774f8f68a43dac17f60bc8572fb5b4f"> 9133</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3SM_SHIFT))&amp;MPU_RGDAAC_M3SM_MASK)</span></div><div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf361bfcfc19483a42793f5e71e671d24"> 9134</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3PE_MASK                     0x800000u</span></div><div class="line"><a name="l09135"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8a60d03cdf81d71a14695b19a9dcddbc"> 9135</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3PE_SHIFT                    23</span></div><div class="line"><a name="l09136"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga83e0fd88964bf881fff84ec5148be122"> 9136</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_MASK                     0x1000000u</span></div><div class="line"><a name="l09137"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab956bade9f6a200c49007ae0385b5838"> 9137</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_SHIFT                    24</span></div><div class="line"><a name="l09138"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga19bff0a0a5537826851816728dbe1845"> 9138</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_MASK                     0x2000000u</span></div><div class="line"><a name="l09139"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2396d0d3aa02d1ce7d63b375306171db"> 9139</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_SHIFT                    25</span></div><div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9a15b77ff19841d163202e5f08e59941"> 9140</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_MASK                     0x4000000u</span></div><div class="line"><a name="l09141"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga32b48238ec363343bb84eb701503ac64"> 9141</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_SHIFT                    26</span></div><div class="line"><a name="l09142"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga96965e716b1fba479c7903a5ae64e305"> 9142</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_MASK                     0x8000000u</span></div><div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga80db0bdec596e5f2ae168cf02b3e68d0"> 9143</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_SHIFT                    27</span></div><div class="line"><a name="l09144"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga675c429d4b18a11c7dd4d6f81e8fec4b"> 9144</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_MASK                     0x10000000u</span></div><div class="line"><a name="l09145"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga67ade60c5f10bf98e10770b8af8d2a87"> 9145</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_SHIFT                    28</span></div><div class="line"><a name="l09146"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga520ccd7afefe94f2c563302f3996dbe3"> 9146</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_MASK                     0x20000000u</span></div><div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0166b93dc6445dac1d73289ecdb8eda1"> 9147</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_SHIFT                    29</span></div><div class="line"><a name="l09148"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae26a39c4f03a041788d55172d23c277a"> 9148</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_MASK                     0x40000000u</span></div><div class="line"><a name="l09149"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa8390e90127f6bfa83f10b5987ac2ec7"> 9149</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_SHIFT                    30</span></div><div class="line"><a name="l09150"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga91e2f6e31b038f7103f4824968045be5"> 9150</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_MASK                     0x80000000u</span></div><div class="line"><a name="l09151"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2ca22b48cd61a2b77f11fd0d41b0e475"> 9151</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_SHIFT                    31</span></div><div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160; <span class="comment">/* end of group MPU_Register_Masks */</span></div><div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;</div><div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;</div><div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;<span class="comment">/* MPU - Peripheral instance base addresses */</span></div><div class="line"><a name="l09160"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaa0805ccd2bc4e42d63adb0618d2af571"> 9160</a></span>&#160;<span class="preprocessor">#define MPU_BASE                                 (0x4000D000u)</span></div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;</div><div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaad8182e72fe5037a6ba1eb65a1554e0b"> 9162</a></span>&#160;<span class="preprocessor">#define MPU                                      ((MPU_Type *)MPU_BASE)</span></div><div class="line"><a name="l09163"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gae2d60f80178d84225d77e5f0214d1f1d"> 9163</a></span>&#160;<span class="preprocessor">#define MPU_BASE_PTR                             (MPU)</span></div><div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;</div><div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga05c682e671650e23a7103fb69e46ce86"> 9165</a></span>&#160;<span class="preprocessor">#define MPU_BASE_ADDRS                           { MPU_BASE }</span></div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;</div><div class="line"><a name="l09167"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga78460c4504e0b1effc8715d3fdb92f25"> 9167</a></span>&#160;<span class="preprocessor">#define MPU_BASE_PTRS                            { MPU }</span></div><div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;</div><div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09170"></a><span class="lineno"> 9170</span>&#160;<span class="comment">   -- MPU - Register accessor macros</span></div><div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;</div><div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;<span class="comment">/* MPU - Register instance definitions */</span></div><div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;<span class="comment">/* MPU */</span></div><div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga4acb3e496c40cc58cf9aa69ad7696550"> 9181</a></span>&#160;<span class="preprocessor">#define MPU_CESR                                 MPU_CESR_REG(MPU)</span></div><div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga705410694c17e4cc863a6c7648337845"> 9182</a></span>&#160;<span class="preprocessor">#define MPU_EAR0                                 MPU_EAR_REG(MPU,0)</span></div><div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga763fe9247b44b10ee381600ba111bc1a"> 9183</a></span>&#160;<span class="preprocessor">#define MPU_EDR0                                 MPU_EDR_REG(MPU,0)</span></div><div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaaee95249c1613dbe7ab825234746582e"> 9184</a></span>&#160;<span class="preprocessor">#define MPU_EAR1                                 MPU_EAR_REG(MPU,1)</span></div><div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga69a87c7cb4c5d849e48f6883817c7bce"> 9185</a></span>&#160;<span class="preprocessor">#define MPU_EDR1                                 MPU_EDR_REG(MPU,1)</span></div><div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaa7321f2d2ffa28113a71058fb94c395c"> 9186</a></span>&#160;<span class="preprocessor">#define MPU_EAR2                                 MPU_EAR_REG(MPU,2)</span></div><div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga549fbce9060675a6695c3725bf945814"> 9187</a></span>&#160;<span class="preprocessor">#define MPU_EDR2                                 MPU_EDR_REG(MPU,2)</span></div><div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga5d833539c45ef73b054b08f4beaa1608"> 9188</a></span>&#160;<span class="preprocessor">#define MPU_EAR3                                 MPU_EAR_REG(MPU,3)</span></div><div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga010f8142de287864ac97612bc69928ed"> 9189</a></span>&#160;<span class="preprocessor">#define MPU_EDR3                                 MPU_EDR_REG(MPU,3)</span></div><div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga7c59ff9a301b03f4f3ce83477c2cd61f"> 9190</a></span>&#160;<span class="preprocessor">#define MPU_EAR4                                 MPU_EAR_REG(MPU,4)</span></div><div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaca6d6c700ad07e97b4c5d4345a4e2227"> 9191</a></span>&#160;<span class="preprocessor">#define MPU_EDR4                                 MPU_EDR_REG(MPU,4)</span></div><div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga8c8bcf5ea823adc821cc04bfe84e2f22"> 9192</a></span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD0                           MPU_WORD_REG(MPU,0,0)</span></div><div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga99e9dac3fdad036a0867a13fa907b46a"> 9193</a></span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD1                           MPU_WORD_REG(MPU,0,1)</span></div><div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaad62e3247717439d9ecc100f15791acb"> 9194</a></span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD2                           MPU_WORD_REG(MPU,0,2)</span></div><div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gac6e06b12f22cc8b792dd81c64e89b9da"> 9195</a></span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD3                           MPU_WORD_REG(MPU,0,3)</span></div><div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaa2ea4b1856e054ee15efee4860427d10"> 9196</a></span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD0                           MPU_WORD_REG(MPU,1,0)</span></div><div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga01811cf8e5e1c693e72661fbd0c8381b"> 9197</a></span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD1                           MPU_WORD_REG(MPU,1,1)</span></div><div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gac317cfc09a60a9931baa051eb230c8df"> 9198</a></span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD2                           MPU_WORD_REG(MPU,1,2)</span></div><div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gab5bd4f7ae1941ab1fae2363f1b402ade"> 9199</a></span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD3                           MPU_WORD_REG(MPU,1,3)</span></div><div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga27f7d3e91bf447b38be4687e39529f2c"> 9200</a></span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD0                           MPU_WORD_REG(MPU,2,0)</span></div><div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga0d02a8934264e559ede948b61da3d3da"> 9201</a></span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD1                           MPU_WORD_REG(MPU,2,1)</span></div><div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga1acf5c43b8a76d3e41a2b2b31722fd7c"> 9202</a></span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD2                           MPU_WORD_REG(MPU,2,2)</span></div><div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gab85c0accc674d2ea25f3cc7440f1a10b"> 9203</a></span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD3                           MPU_WORD_REG(MPU,2,3)</span></div><div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga6f8ae98e9a4c49f6dddec3363a7322cf"> 9204</a></span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD0                           MPU_WORD_REG(MPU,3,0)</span></div><div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga7d8fc007799790e7da1f87f5b03cc455"> 9205</a></span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD1                           MPU_WORD_REG(MPU,3,1)</span></div><div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga107ae842371d3536fbc15ca2f261bbe4"> 9206</a></span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD2                           MPU_WORD_REG(MPU,3,2)</span></div><div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gad2ea52e05952feac126e5fbcc01fd6ef"> 9207</a></span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD3                           MPU_WORD_REG(MPU,3,3)</span></div><div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga919006df74fef810e4c5e7f2a7b028fd"> 9208</a></span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD0                           MPU_WORD_REG(MPU,4,0)</span></div><div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga94e8cab14c6b4b2b981748d679dce4c8"> 9209</a></span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD1                           MPU_WORD_REG(MPU,4,1)</span></div><div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga2dacfad14acb78cf23afcc1573eeb457"> 9210</a></span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD2                           MPU_WORD_REG(MPU,4,2)</span></div><div class="line"><a name="l09211"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga79c351ec2317791844d827711e72819d"> 9211</a></span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD3                           MPU_WORD_REG(MPU,4,3)</span></div><div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaf21c93bc82424e971f8ae536b8b2a1ca"> 9212</a></span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD0                           MPU_WORD_REG(MPU,5,0)</span></div><div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga2860c8fb8b3a4c811b2bf6612a1130e5"> 9213</a></span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD1                           MPU_WORD_REG(MPU,5,1)</span></div><div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga2e94a9cf605e1251193b0a3949067fa2"> 9214</a></span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD2                           MPU_WORD_REG(MPU,5,2)</span></div><div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga764714e09a465f388c002afeb0103196"> 9215</a></span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD3                           MPU_WORD_REG(MPU,5,3)</span></div><div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga4bd65032a314b6e4f466a5881f3f4b35"> 9216</a></span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD0                           MPU_WORD_REG(MPU,6,0)</span></div><div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaed36481f3a64687f55a12c42d8af6c1b"> 9217</a></span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD1                           MPU_WORD_REG(MPU,6,1)</span></div><div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga59bdc9a413fde445d2420dcb633d8423"> 9218</a></span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD2                           MPU_WORD_REG(MPU,6,2)</span></div><div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga347f3e9804d6d7c9ff0a6067282e44fe"> 9219</a></span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD3                           MPU_WORD_REG(MPU,6,3)</span></div><div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga616e31b29165971c5cf0aadbc3afbe0d"> 9220</a></span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD0                           MPU_WORD_REG(MPU,7,0)</span></div><div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga6859cb5a282a17348e973197e8c1c62c"> 9221</a></span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD1                           MPU_WORD_REG(MPU,7,1)</span></div><div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gab4ff2e389ffa299dde54ae725538f47e"> 9222</a></span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD2                           MPU_WORD_REG(MPU,7,2)</span></div><div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga108666443b99fa2a3f1baac629933c92"> 9223</a></span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD3                           MPU_WORD_REG(MPU,7,3)</span></div><div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga9ea9005e478009f35751f86737447a06"> 9224</a></span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD0                           MPU_WORD_REG(MPU,8,0)</span></div><div class="line"><a name="l09225"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gac71151a2fb6e9c5ebc2eda0ce0dbc0df"> 9225</a></span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD1                           MPU_WORD_REG(MPU,8,1)</span></div><div class="line"><a name="l09226"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga84f84af37f2bd5663e8ce1e3dbf4c519"> 9226</a></span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD2                           MPU_WORD_REG(MPU,8,2)</span></div><div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga0368f44f59dd6ed39ec25cd9555277e2"> 9227</a></span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD3                           MPU_WORD_REG(MPU,8,3)</span></div><div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga45cf4555557fc2548f4331619eb6500b"> 9228</a></span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD0                           MPU_WORD_REG(MPU,9,0)</span></div><div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga7874f68e3ee26a23e1e2dd66849412b9"> 9229</a></span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD1                           MPU_WORD_REG(MPU,9,1)</span></div><div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gad453aa3cdcea423c32345af2d3fdcd3c"> 9230</a></span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD2                           MPU_WORD_REG(MPU,9,2)</span></div><div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaba366a48928d4c195c3450986ca98603"> 9231</a></span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD3                           MPU_WORD_REG(MPU,9,3)</span></div><div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga57da8ab5ca2e0258c510d1dd6486fbe4"> 9232</a></span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD0                          MPU_WORD_REG(MPU,10,0)</span></div><div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaea7680347f24883ee109acbc2b334e1c"> 9233</a></span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD1                          MPU_WORD_REG(MPU,10,1)</span></div><div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga698b2e5c89e0e58944a6e8bf16b9f6ac"> 9234</a></span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD2                          MPU_WORD_REG(MPU,10,2)</span></div><div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga1d3aa87e2dc136a6a93c84874093c013"> 9235</a></span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD3                          MPU_WORD_REG(MPU,10,3)</span></div><div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gacf3b36d8188270dcf2409cdebd061d6a"> 9236</a></span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD0                          MPU_WORD_REG(MPU,11,0)</span></div><div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaf3c09ad359359a3504efdd0320f16647"> 9237</a></span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD1                          MPU_WORD_REG(MPU,11,1)</span></div><div class="line"><a name="l09238"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga07c73c6b39c56a07687d92ea808d3a95"> 9238</a></span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD2                          MPU_WORD_REG(MPU,11,2)</span></div><div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga32cf06f5c5696a816be177c6fa4116d1"> 9239</a></span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD3                          MPU_WORD_REG(MPU,11,3)</span></div><div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga78b7d95e1492b4eb6b00783e99c814b5"> 9240</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC0                              MPU_RGDAAC_REG(MPU,0)</span></div><div class="line"><a name="l09241"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaf5564ef4506a226fa6cca17a9321171c"> 9241</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC1                              MPU_RGDAAC_REG(MPU,1)</span></div><div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga00ab93d39750eff511ce507df05ab40b"> 9242</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC2                              MPU_RGDAAC_REG(MPU,2)</span></div><div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga0186879c7fa17e52ef873440f13a5d73"> 9243</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC3                              MPU_RGDAAC_REG(MPU,3)</span></div><div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga81fcd402b712fb778ed9540b6a914d17"> 9244</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC4                              MPU_RGDAAC_REG(MPU,4)</span></div><div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gad707484e35248d27ea7aeed1dbf34fd1"> 9245</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC5                              MPU_RGDAAC_REG(MPU,5)</span></div><div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga44cb2405a1c4afa68195e6f2dde4c4ec"> 9246</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC6                              MPU_RGDAAC_REG(MPU,6)</span></div><div class="line"><a name="l09247"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga886cae5b0270464cd39a374f06f59087"> 9247</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC7                              MPU_RGDAAC_REG(MPU,7)</span></div><div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gad45fca75b73bad776c50830b658a4e2b"> 9248</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC8                              MPU_RGDAAC_REG(MPU,8)</span></div><div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga3e3f30b43e8efa144c47ac33dae34e1b"> 9249</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC9                              MPU_RGDAAC_REG(MPU,9)</span></div><div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga292b1e644a869d87a8d3b3cccb3238a9"> 9250</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC10                             MPU_RGDAAC_REG(MPU,10)</span></div><div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gae07692fb12f583bba1af90aeb1895c73"> 9251</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC11                             MPU_RGDAAC_REG(MPU,11)</span></div><div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;</div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="comment">/* MPU - Register array accessors */</span></div><div class="line"><a name="l09254"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaacf4ee7b4ca48981f8b0d76f35d9e947"> 9254</a></span>&#160;<span class="preprocessor">#define MPU_EAR(index)                           MPU_EAR_REG(MPU,index)</span></div><div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga433941ad78bc9e637529b8ba991f0b9e"> 9255</a></span>&#160;<span class="preprocessor">#define MPU_EDR(index)                           MPU_EDR_REG(MPU,index)</span></div><div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga1a684110cf0cb13beef3a798d88b398e"> 9256</a></span>&#160;<span class="preprocessor">#define MPU_WORD(index,index2)                   MPU_WORD_REG(MPU,index,index2)</span></div><div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga52abc4cdca12582480bbf9c815ec9883"> 9257</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC(index)                        MPU_RGDAAC_REG(MPU,index)</span></div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160; <span class="comment">/* end of group MPU_Register_Accessor_Macros */</span></div><div class="line"><a name="l09262"></a><span class="lineno"> 9262</span>&#160;</div><div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160; <span class="comment">/* end of group MPU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09267"></a><span class="lineno"> 9267</span>&#160;</div><div class="line"><a name="l09268"></a><span class="lineno"> 9268</span>&#160;</div><div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;<span class="comment">   -- NV Peripheral Access Layer</span></div><div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09272"></a><span class="lineno"> 9272</span>&#160;</div><div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY3;                           </div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY2;                           </div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY1;                           </div><div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY0;                           </div><div class="line"><a name="l09284"></a><span class="lineno"> 9284</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY7;                           </div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY6;                           </div><div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY5;                           </div><div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t BACKKEY4;                           </div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT3;                             </div><div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT2;                             </div><div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT1;                             </div><div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FPROT0;                             </div><div class="line"><a name="l09292"></a><span class="lineno"> 9292</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FSEC;                               </div><div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FOPT;                               </div><div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FEPROT;                             </div><div class="line"><a name="l09295"></a><span class="lineno"> 9295</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t FDPROT;                             </div><div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;} <a class="code" href="struct_n_v___type.html">NV_Type</a>, *<a class="code" href="group___n_v___peripheral___access___layer.html#gab450680c088433556921ae8fe3c35d3d">NV_MemMapPtr</a>;</div><div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;</div><div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;</div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="comment">/* NV - Register accessors */</span></div><div class="line"><a name="l09309"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gafc7fe743ed5040278c07df44c3679f34"> 9309</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_REG(base)                    ((base)-&gt;BACKKEY3)</span></div><div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gac4ba0b0f5728c1f8cccf007efe73b218"> 9310</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_REG(base)                    ((base)-&gt;BACKKEY2)</span></div><div class="line"><a name="l09311"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7d1008712187c004855ee43a54b4e2a6"> 9311</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_REG(base)                    ((base)-&gt;BACKKEY1)</span></div><div class="line"><a name="l09312"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga2fb8743f4bd1477b6df6081156659fe4"> 9312</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_REG(base)                    ((base)-&gt;BACKKEY0)</span></div><div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga4e4a56e18420d4898e7f8804b722536e"> 9313</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_REG(base)                    ((base)-&gt;BACKKEY7)</span></div><div class="line"><a name="l09314"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga66028631e0b19586c65f3db951474e08"> 9314</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_REG(base)                    ((base)-&gt;BACKKEY6)</span></div><div class="line"><a name="l09315"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga8c8a046af59b1a140ff75cc826b355aa"> 9315</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_REG(base)                    ((base)-&gt;BACKKEY5)</span></div><div class="line"><a name="l09316"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaf87830b9bc5bb55e664df8929d49eac1"> 9316</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_REG(base)                    ((base)-&gt;BACKKEY4)</span></div><div class="line"><a name="l09317"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7ef7bb75074b8db9da605af5ca216f74"> 9317</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_REG(base)                      ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l09318"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gabac2653345915e29796a13ba870336c3"> 9318</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_REG(base)                      ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l09319"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga2cb779bd7985368b49343a7a4227a4c2"> 9319</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_REG(base)                      ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7142989d8224cb5f1b5e466c72363e3a"> 9320</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_REG(base)                      ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l09321"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga67787d311ca4c58b135b4427b0431dca"> 9321</a></span>&#160;<span class="preprocessor">#define NV_FSEC_REG(base)                        ((base)-&gt;FSEC)</span></div><div class="line"><a name="l09322"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga0fd99fc3ae6d1b27bb5e0448f6c90761"> 9322</a></span>&#160;<span class="preprocessor">#define NV_FOPT_REG(base)                        ((base)-&gt;FOPT)</span></div><div class="line"><a name="l09323"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga319d4f25f7663ace859675ef212c8f7a"> 9323</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_REG(base)                      ((base)-&gt;FEPROT)</span></div><div class="line"><a name="l09324"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gae4db2d75ac590f7ccad06bdc0f41adac"> 9324</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_REG(base)                      ((base)-&gt;FDPROT)</span></div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;</div><div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;</div><div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;<span class="comment">   -- NV Register Masks</span></div><div class="line"><a name="l09333"></a><span class="lineno"> 9333</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;</div><div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;<span class="comment">/* BACKKEY3 Bit Fields */</span></div><div class="line"><a name="l09341"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabe9123bc8137627b30e4f75c757cfb95"> 9341</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09342"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga78b75e37d984596ddd9053d2125a78ff"> 9342</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    0</span></div><div class="line"><a name="l09343"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2fa5913563629cd7c8b509cc87421687"> 9343</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY3_KEY_SHIFT))&amp;NV_BACKKEY3_KEY_MASK)</span></div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="comment">/* BACKKEY2 Bit Fields */</span></div><div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5bf8822b0b59a321d9b5c30eb1618704"> 9345</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga408b1083508e784cba76d5be9b147a84"> 9346</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    0</span></div><div class="line"><a name="l09347"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca7b47cbaa596b76f92f926f40dcc80a"> 9347</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY2_KEY_SHIFT))&amp;NV_BACKKEY2_KEY_MASK)</span></div><div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;<span class="comment">/* BACKKEY1 Bit Fields */</span></div><div class="line"><a name="l09349"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6cd05d78b113df7f3cb0d11d29931666"> 9349</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09350"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga71418f17e11f902066ca404fbe473aef"> 9350</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    0</span></div><div class="line"><a name="l09351"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac336f640b5b887647407bd036aabb060"> 9351</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY1_KEY_SHIFT))&amp;NV_BACKKEY1_KEY_MASK)</span></div><div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;<span class="comment">/* BACKKEY0 Bit Fields */</span></div><div class="line"><a name="l09353"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafa0e31ca33d445d47d2fd89785e4ec9b"> 9353</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09354"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga381e2b0a778da31fa6c795550e71aed8"> 9354</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    0</span></div><div class="line"><a name="l09355"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1806932e2ff643e0bd9d9718dd0921a4"> 9355</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY0_KEY_SHIFT))&amp;NV_BACKKEY0_KEY_MASK)</span></div><div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;<span class="comment">/* BACKKEY7 Bit Fields */</span></div><div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac3f2bc7dd55b7951d70a5d1fcb6552b8"> 9357</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09358"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad6bef74e61e792dfa5b7d195e4ce5620"> 9358</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    0</span></div><div class="line"><a name="l09359"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2dbc4f6480af3ebaeeaf328a7f394c9f"> 9359</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY7_KEY_SHIFT))&amp;NV_BACKKEY7_KEY_MASK)</span></div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;<span class="comment">/* BACKKEY6 Bit Fields */</span></div><div class="line"><a name="l09361"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga44e2d846ef1b9d5ad94a707fa6f29ae1"> 9361</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09362"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga271a532af55987843f56d660efb5d440"> 9362</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    0</span></div><div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga0dc772c12f13eb390c75b52f2110f0f1"> 9363</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY6_KEY_SHIFT))&amp;NV_BACKKEY6_KEY_MASK)</span></div><div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;<span class="comment">/* BACKKEY5 Bit Fields */</span></div><div class="line"><a name="l09365"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab1e58bd037f31bcaa1b96a71340315ba"> 9365</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga68762e18611e6dfaed3ddfd7847c09f4"> 9366</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    0</span></div><div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga07bc019ba659fc1b38053c8f191371b6"> 9367</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY5_KEY_SHIFT))&amp;NV_BACKKEY5_KEY_MASK)</span></div><div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;<span class="comment">/* BACKKEY4 Bit Fields */</span></div><div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga49a74f76cf8b7787284ac6e510e4e0c3"> 9369</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l09370"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gadfa9b097c522673010b11e94a5a7b9eb"> 9370</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    0</span></div><div class="line"><a name="l09371"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaec4a23e778980f71beab56e3353a0abb"> 9371</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY4_KEY_SHIFT))&amp;NV_BACKKEY4_KEY_MASK)</span></div><div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l09373"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1a2ecc3ba1f6ae4c2db7fcaa8f369b34"> 9373</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaee74e224c0572f7618f28c11d921b6e3"> 9374</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     0</span></div><div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga67cd7aad5307a5ee8de3a2dd16c6315c"> 9375</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT3_PROT_SHIFT))&amp;NV_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l09376"></a><span class="lineno"> 9376</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l09377"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga99b7ccf89e4d3cc80d0317086202de0f"> 9377</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50f9336b86839704ca20297b040c3ca5"> 9378</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     0</span></div><div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3361ca8560d8cdf09a1efcc0b83950fe"> 9379</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT2_PROT_SHIFT))&amp;NV_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga4ca39bad3b57769cb423f1616c985e38"> 9381</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga06d0cb2797f243b77d60cfecedfc9f86"> 9382</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     0</span></div><div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga04b1531f415057befbd26a0bad3bd7e6"> 9383</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT1_PROT_SHIFT))&amp;NV_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafb9244a297e4e856c53e7cb9515d8549"> 9385</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l09386"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaaae2badd9a03af803a09537c6c89382a"> 9386</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     0</span></div><div class="line"><a name="l09387"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga69a376822e2425a5933dc10569a42d3d"> 9387</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT0_PROT_SHIFT))&amp;NV_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l09389"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab159c721c6cde1f629b630c573da8ea9"> 9389</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         0x3u</span></div><div class="line"><a name="l09390"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga92a819b24b0472a83857ddd2d950ab08"> 9390</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0</span></div><div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga285ae0f5ea99f97dfae69dc7affebcde"> 9391</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK)</span></div><div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga8fd3b6696c82aa96017fe25be34d19c9"> 9392</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      0xCu</span></div><div class="line"><a name="l09393"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaba549ee99b8ca1af3531eafd5746f6b6"> 9393</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2</span></div><div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga75d524350a710ba87a95c927466a42d2"> 9394</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l09395"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga02f5aa86e1f5bceefd0378fa736d5656"> 9395</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        0x30u</span></div><div class="line"><a name="l09396"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga13adfbdf46af9e59b446d17ce90b49c1"> 9396</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4</span></div><div class="line"><a name="l09397"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6a3e909b41d8dd2ca5f55b10e8cc4e52"> 9397</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l09398"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50a87e963eeaaf5fdb904e7bac9099af"> 9398</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       0xC0u</span></div><div class="line"><a name="l09399"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3df55e24a4dc42a19afc15b4a3137bae"> 9399</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6</span></div><div class="line"><a name="l09400"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca6379e60e0371d1d0c8493abe9db870"> 9400</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l09402"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabe7cb388b4a9f41cc264e7df5ecdf883"> 9402</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_MASK                      0x1u</span></div><div class="line"><a name="l09403"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2fc27fe10cf14eb30613e131fe7e758e"> 9403</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_SHIFT                     0</span></div><div class="line"><a name="l09404"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5c130a6f11de9f04a77b36fd61843e8f"> 9404</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  0x2u</span></div><div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabf1111ccacc4104b2855c4f3851cbaa5"> 9405</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 1</span></div><div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div><div class="line"><a name="l09407"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gae309f9fbc7ce46321fbe34e89077fd7a"> 9407</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_MASK                     0xFFu</span></div><div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad725c7b093dfd814cfae3e3fe8522ed2"> 9408</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_SHIFT                    0</span></div><div class="line"><a name="l09409"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaa20e7b6ed6390623af67d4ef85a3faf7"> 9409</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FEPROT_EPROT_SHIFT))&amp;NV_FEPROT_EPROT_MASK)</span></div><div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div><div class="line"><a name="l09411"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga004ff32c4f18a922a47aaf9adea14d41"> 9411</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_MASK                     0xFFu</span></div><div class="line"><a name="l09412"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaf2019bf7c0b8e9dc5efcc385cc50f35b"> 9412</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_SHIFT                    0</span></div><div class="line"><a name="l09413"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga47f6e3be836c5d3a4a358a2dfcca5cfe"> 9413</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FDPROT_DPROT_SHIFT))&amp;NV_FDPROT_DPROT_MASK)</span></div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div><div class="line"><a name="l09418"></a><span class="lineno"> 9418</span>&#160;</div><div class="line"><a name="l09419"></a><span class="lineno"> 9419</span>&#160;</div><div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div><div class="line"><a name="l09422"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga10dc635084032a61ca68e3d242e3aaf0"> 9422</a></span>&#160;<span class="preprocessor">#define FTFE_FlashConfig_BASE                    (0x400u)</span></div><div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;</div><div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga834657fb01c008d200d4e0aaa7857a2f"> 9424</a></span>&#160;<span class="preprocessor">#define FTFE_FlashConfig                         ((NV_Type *)FTFE_FlashConfig_BASE)</span></div><div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga824c84d1d5dcc180128d85f4f676b4c5"> 9425</a></span>&#160;<span class="preprocessor">#define FTFE_FlashConfig_BASE_PTR                (FTFE_FlashConfig)</span></div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;</div><div class="line"><a name="l09427"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga59a94e9ecd6653c2a47bc205a8c0ba4c"> 9427</a></span>&#160;<span class="preprocessor">#define NV_BASE_ADDRS                            { FTFE_FlashConfig_BASE }</span></div><div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;</div><div class="line"><a name="l09429"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga1e44e66a8945b675dcebb6fbd6bdc85b"> 9429</a></span>&#160;<span class="preprocessor">#define NV_BASE_PTRS                             { FTFE_FlashConfig }</span></div><div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;</div><div class="line"><a name="l09431"></a><span class="lineno"> 9431</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09432"></a><span class="lineno"> 9432</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l09433"></a><span class="lineno"> 9433</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;</div><div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;<span class="comment">/* NV - Register instance definitions */</span></div><div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;<span class="comment">/* FTFE_FlashConfig */</span></div><div class="line"><a name="l09443"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga18932af5b184d02998db112b364e45e1"> 9443</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3                              NV_BACKKEY3_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09444"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga51642a3d84acba43ff0aa3925226ab32"> 9444</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2                              NV_BACKKEY2_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09445"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gae849f8e6eaa76305b07c567463074dc9"> 9445</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1                              NV_BACKKEY1_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09446"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gadb8e2eb4db4de2a485b31c2a1dd393af"> 9446</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0                              NV_BACKKEY0_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaf4c4eb8173a514a0fe632f29e80423d4"> 9447</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7                              NV_BACKKEY7_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09448"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga74544d83ca29fc4d859726eb023dadb9"> 9448</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6                              NV_BACKKEY6_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09449"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7b8e49b6530c2192672343b7f32ae5e8"> 9449</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5                              NV_BACKKEY5_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09450"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga5f7ba38a88074b8b658dfe992c73482c"> 9450</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4                              NV_BACKKEY4_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09451"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga04c3d23d8164e3fb7fb4f3e011869b5a"> 9451</a></span>&#160;<span class="preprocessor">#define NV_FPROT3                                NV_FPROT3_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09452"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaedf00f22b7dabfa124aeb38cdd5fb8a8"> 9452</a></span>&#160;<span class="preprocessor">#define NV_FPROT2                                NV_FPROT2_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09453"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga35eb345943dea70476ecc9f1cc3db473"> 9453</a></span>&#160;<span class="preprocessor">#define NV_FPROT1                                NV_FPROT1_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09454"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gabd1755172d62e3c49cb9e79d2065a147"> 9454</a></span>&#160;<span class="preprocessor">#define NV_FPROT0                                NV_FPROT0_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09455"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga6bdca22aa1e76ebd389ecf4a5d70b93c"> 9455</a></span>&#160;<span class="preprocessor">#define NV_FSEC                                  NV_FSEC_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09456"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gad508c386413905d31c12a2319fa355e3"> 9456</a></span>&#160;<span class="preprocessor">#define NV_FOPT                                  NV_FOPT_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09457"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga042021b7c9ba543352055825ab37f11b"> 9457</a></span>&#160;<span class="preprocessor">#define NV_FEPROT                                NV_FEPROT_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09458"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaa36202cc8cc9caa02eee166ffce5efc6"> 9458</a></span>&#160;<span class="preprocessor">#define NV_FDPROT                                NV_FDPROT_REG(FTFE_FlashConfig)</span></div><div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160;</div><div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160; <span class="comment">/* end of group NV_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;</div><div class="line"><a name="l09469"></a><span class="lineno"> 9469</span>&#160;</div><div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;<span class="comment">   -- OSC Peripheral Access Layer</span></div><div class="line"><a name="l09472"></a><span class="lineno"> 9472</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09473"></a><span class="lineno"> 9473</span>&#160;</div><div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CR;                                 </div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;} <a class="code" href="struct_o_s_c___type.html">OSC_Type</a>, *<a class="code" href="group___o_s_c___peripheral___access___layer.html#ga7c20b064e45e380ca2a66cb8322f4e94">OSC_MemMapPtr</a>;</div><div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;</div><div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;</div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;<span class="comment">/* OSC - Register accessors */</span></div><div class="line"><a name="l09495"></a><span class="lineno"><a class="line" href="group___o_s_c___register___accessor___macros.html#gabcb7eab28c1f1c1d2b742a84f826de10"> 9495</a></span>&#160;<span class="preprocessor">#define OSC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l09496"></a><span class="lineno"> 9496</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l09500"></a><span class="lineno"> 9500</span>&#160;</div><div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;</div><div class="line"><a name="l09502"></a><span class="lineno"> 9502</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;<span class="comment">   -- OSC Register Masks</span></div><div class="line"><a name="l09504"></a><span class="lineno"> 9504</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;</div><div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l09512"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga8c73f0e22875a434f8031986a9e5f8b4"> 9512</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        0x1u</span></div><div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga4bcf6535cd7e7c4ff935f6b544ca3f9a"> 9513</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0</span></div><div class="line"><a name="l09514"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga1a5a0db08efaf66c34caf98136cbec11"> 9514</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         0x2u</span></div><div class="line"><a name="l09515"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga6f17376a1571a200e55cac51d1358503"> 9515</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1</span></div><div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga18f4104a5a6c0d94f0592ee06732fe03"> 9516</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         0x4u</span></div><div class="line"><a name="l09517"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gab1724a5b1e96efb22e48a9478ae8cf25"> 9517</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2</span></div><div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga94a8b0e48d18793bde1a3aaaea44b92c"> 9518</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         0x8u</span></div><div class="line"><a name="l09519"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga0ec9adaf1ca3ec309f1a2c2fd37d3f4d"> 9519</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3</span></div><div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga3024913f44011d333c6f48ddb00fbf9d"> 9520</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     0x20u</span></div><div class="line"><a name="l09521"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gac1b9c5d7f156f1792255204dae816aba"> 9521</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5</span></div><div class="line"><a name="l09522"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gab96140627de270278cbdfc81fbef63fc"> 9522</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      0x80u</span></div><div class="line"><a name="l09523"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga56f4aa6f215268327accda5434671187"> 9523</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7</span></div><div class="line"><a name="l09524"></a><span class="lineno"> 9524</span>&#160; <span class="comment">/* end of group OSC_Register_Masks */</span></div><div class="line"><a name="l09528"></a><span class="lineno"> 9528</span>&#160;</div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;</div><div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span></div><div class="line"><a name="l09532"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga7455a62769c499f9083f5e84ca19429f"> 9532</a></span>&#160;<span class="preprocessor">#define OSC_BASE                                 (0x40065000u)</span></div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;</div><div class="line"><a name="l09534"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#gac9fd21467d416baa7f6aa4c175f8c6b5"> 9534</a></span>&#160;<span class="preprocessor">#define OSC                                      ((OSC_Type *)OSC_BASE)</span></div><div class="line"><a name="l09535"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#gaf1086ccc399b36fe95a52c677e9936ac"> 9535</a></span>&#160;<span class="preprocessor">#define OSC_BASE_PTR                             (OSC)</span></div><div class="line"><a name="l09536"></a><span class="lineno"> 9536</span>&#160;</div><div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga31b4aa65d54d63cd13bdf2915e86f31a"> 9537</a></span>&#160;<span class="preprocessor">#define OSC_BASE_ADDRS                           { OSC_BASE }</span></div><div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;</div><div class="line"><a name="l09539"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga46f69fcb9d660e18b5cbf51adbbcec78"> 9539</a></span>&#160;<span class="preprocessor">#define OSC_BASE_PTRS                            { OSC }</span></div><div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;</div><div class="line"><a name="l09541"></a><span class="lineno"> 9541</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09542"></a><span class="lineno"> 9542</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09544"></a><span class="lineno"> 9544</span>&#160;</div><div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;<span class="comment">/* OSC - Register instance definitions */</span></div><div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;<span class="comment">/* OSC */</span></div><div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="group___o_s_c___register___accessor___macros.html#ga4361def829ba760e782fbd2f74eb0e19"> 9553</a></span>&#160;<span class="preprocessor">#define OSC_CR                                   OSC_CR_REG(OSC)</span></div><div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;</div><div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160; <span class="comment">/* end of group OSC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09563"></a><span class="lineno"> 9563</span>&#160;</div><div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;</div><div class="line"><a name="l09565"></a><span class="lineno"> 9565</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09566"></a><span class="lineno"> 9566</span>&#160;<span class="comment">   -- PDB Peripheral Access Layer</span></div><div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;</div><div class="line"><a name="l09575"></a><span class="lineno"> 9575</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09576"></a><span class="lineno"> 9576</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC;                                </div><div class="line"><a name="l09577"></a><span class="lineno"> 9577</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MOD;                               </div><div class="line"><a name="l09578"></a><span class="lineno"> 9578</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CNT;                               </div><div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDLY;                              </div><div class="line"><a name="l09580"></a><span class="lineno"> 9580</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x28 */</span></div><div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C1;                                </div><div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t S;                                 </div><div class="line"><a name="l09583"></a><span class="lineno"> 9583</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLY[2];                            </div><div class="line"><a name="l09584"></a><span class="lineno"> 9584</span>&#160;         uint8_t RESERVED_0[24];</div><div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;  } CH[2];</div><div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;       uint8_t RESERVED_0[240];</div><div class="line"><a name="l09587"></a><span class="lineno"> 9587</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x150, array step: 0x8 */</span></div><div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INTC;                              </div><div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a>;                               </div><div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;  } <a class="code" href="group___s_a_m_d21_e15_a__base.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>[2];</div><div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;       uint8_t RESERVED_1[48];</div><div class="line"><a name="l09592"></a><span class="lineno"> 9592</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POEN;                              </div><div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PODLY[3];                          </div><div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;} <a class="code" href="struct_p_d_b___type.html">PDB_Type</a>, *<a class="code" href="group___p_d_b___peripheral___access___layer.html#ga307cfc08b382a95ae86e5422472caeeb">PDB_MemMapPtr</a>;</div><div class="line"><a name="l09595"></a><span class="lineno"> 9595</span>&#160;</div><div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09597"></a><span class="lineno"> 9597</span>&#160;<span class="comment">   -- PDB - Register accessor macros</span></div><div class="line"><a name="l09598"></a><span class="lineno"> 9598</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09599"></a><span class="lineno"> 9599</span>&#160;</div><div class="line"><a name="l09606"></a><span class="lineno"> 9606</span>&#160;<span class="comment">/* PDB - Register accessors */</span></div><div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gad396df83dcdb6c52e19c05b933ced806"> 9607</a></span>&#160;<span class="preprocessor">#define PDB_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l09608"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gab44a66affd75c2b103b25601e02b9fa0"> 9608</a></span>&#160;<span class="preprocessor">#define PDB_MOD_REG(base)                        ((base)-&gt;MOD)</span></div><div class="line"><a name="l09609"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga31689b1e5707390453775501e05c7b16"> 9609</a></span>&#160;<span class="preprocessor">#define PDB_CNT_REG(base)                        ((base)-&gt;CNT)</span></div><div class="line"><a name="l09610"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga52741bbba3d2a525a775929322a78c75"> 9610</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_REG(base)                       ((base)-&gt;IDLY)</span></div><div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga981d11992d818e9d52a2763041115102"> 9611</a></span>&#160;<span class="preprocessor">#define PDB_C1_REG(base,index)                   ((base)-&gt;CH[index].C1)</span></div><div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga1fe8aa6a99bd7bc936a0c1d41a9f217c"> 9612</a></span>&#160;<span class="preprocessor">#define PDB_S_REG(base,index)                    ((base)-&gt;CH[index].S)</span></div><div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga27c7be99d84d8016b0af702669b1dfff"> 9613</a></span>&#160;<span class="preprocessor">#define PDB_DLY_REG(base,index,index2)           ((base)-&gt;CH[index].DLY[index2])</span></div><div class="line"><a name="l09614"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gad8cf9355314d5d8eda1da8b64f527d8d"> 9614</a></span>&#160;<span class="preprocessor">#define PDB_INTC_REG(base,index)                 ((base)-&gt;DAC[index].INTC)</span></div><div class="line"><a name="l09615"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gabee8b6b67f9f49f1e42f953b88d604fc"> 9615</a></span>&#160;<span class="preprocessor">#define PDB_INT_REG(base,index)                  ((base)-&gt;DAC[index].INT)</span></div><div class="line"><a name="l09616"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaf69ba26710c2972c452838f14e5f813f"> 9616</a></span>&#160;<span class="preprocessor">#define PDB_POEN_REG(base)                       ((base)-&gt;POEN)</span></div><div class="line"><a name="l09617"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gadac4e6d18a0b708eb433e82b504a8ff6"> 9617</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_REG(base,index)                ((base)-&gt;PODLY[index])</span></div><div class="line"><a name="l09618"></a><span class="lineno"> 9618</span>&#160; <span class="comment">/* end of group PDB_Register_Accessor_Macros */</span></div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;</div><div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;</div><div class="line"><a name="l09624"></a><span class="lineno"> 9624</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09625"></a><span class="lineno"> 9625</span>&#160;<span class="comment">   -- PDB Register Masks</span></div><div class="line"><a name="l09626"></a><span class="lineno"> 9626</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09627"></a><span class="lineno"> 9627</span>&#160;</div><div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l09634"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabe6a0c2a0e00e0d01b3b94ca8cd90728"> 9634</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_MASK                         0x1u</span></div><div class="line"><a name="l09635"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8766bd357685d2ec463f51e0b08c6080"> 9635</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        0</span></div><div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa723ee73c65ba7680ef3c9de87b8a635"> 9636</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_MASK                         0x2u</span></div><div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga49a81fd7584f9957362d71ac5f4d12bb"> 9637</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_SHIFT                        1</span></div><div class="line"><a name="l09638"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga86e3ec0c9f5ec6d0bbc1ebcf20774b38"> 9638</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_MASK                         0xCu</span></div><div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaaf1dfea7eddb56850efd85b75d659ef8"> 9639</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_SHIFT                        2</span></div><div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga52e674d4841cbe8d87374deadb69b45f"> 9640</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_MULT_SHIFT))&amp;PDB_SC_MULT_MASK)</span></div><div class="line"><a name="l09641"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga153222e454507310871a217b8ede92fd"> 9641</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_MASK                        0x20u</span></div><div class="line"><a name="l09642"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8632d420c92ec79e08c43f7d3acc79cf"> 9642</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       5</span></div><div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga57cd111abf2b5780daddb6619498ef7a"> 9643</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_MASK                        0x40u</span></div><div class="line"><a name="l09644"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98ea01f76c8cc1bc944830d4d8387118"> 9644</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       6</span></div><div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5582f0b88e7ae5e9dcf69f3a859c4470"> 9645</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_MASK                        0x80u</span></div><div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga019fc7af809a6f3945ac3c131b90432a"> 9646</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       7</span></div><div class="line"><a name="l09647"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8950a99a799e9a49b602a679a64cc2e0"> 9647</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       0xF00u</span></div><div class="line"><a name="l09648"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae206861ff2041634f913c44605459167"> 9648</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      8</span></div><div class="line"><a name="l09649"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gad82c5e1b8128b560787b5bdb67a70e5f"> 9649</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_TRGSEL_SHIFT))&amp;PDB_SC_TRGSEL_MASK)</span></div><div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53e475cc672b4e976c7dccc10fe64d74"> 9650</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    0x7000u</span></div><div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae8062c54fb9d63becd95c6e34399b995"> 9651</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   12</span></div><div class="line"><a name="l09652"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5b7cd747de95052518759e92b7e0f867"> 9652</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PRESCALER_SHIFT))&amp;PDB_SC_PRESCALER_MASK)</span></div><div class="line"><a name="l09653"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae2e04f313df4593c36890e463071fe5b"> 9653</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_MASK                        0x8000u</span></div><div class="line"><a name="l09654"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga06b0f6651787dda98baf8953321b101b"> 9654</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       15</span></div><div class="line"><a name="l09655"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaee37e4f669c308f1bfa17462ccbdc44b"> 9655</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       0x10000u</span></div><div class="line"><a name="l09656"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga494cf2eed3e90d588c9d6a79cdb5aaaa"> 9656</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      16</span></div><div class="line"><a name="l09657"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadad9b8b56988b977ed415ab18985f9dc"> 9657</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       0x20000u</span></div><div class="line"><a name="l09658"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa64d610e568a9cafe7d2110a76daf8df"> 9658</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      17</span></div><div class="line"><a name="l09659"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga78d77e651e5cc9a5ddeb63fa6ac627af"> 9659</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_MASK                        0xC0000u</span></div><div class="line"><a name="l09660"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53a8856bc6371ac178123477526e8249"> 9660</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       18</span></div><div class="line"><a name="l09661"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6b704d8e041f977dfe02f0288a8e01bd"> 9661</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDMOD_SHIFT))&amp;PDB_SC_LDMOD_MASK)</span></div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l09663"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9dddc13b37ba4e27c8401dfa56b2173f"> 9663</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l09664"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf224ebff31aea3bd5318f078eccf060e"> 9664</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l09665"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga6e9107df37db341b8d9f7041561354a1"> 9665</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_MOD_MOD_SHIFT))&amp;PDB_MOD_MOD_MASK)</span></div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l09667"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga2c5797892b612935a1eb7ba29ea0d202"> 9667</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_MASK                         0xFFFFu</span></div><div class="line"><a name="l09668"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga684fc86038c1a05d2ba14aa872e551a6"> 9668</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        0</span></div><div class="line"><a name="l09669"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7450994c413fd116da0c44f36fd27f2b"> 9669</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_CNT_CNT_SHIFT))&amp;PDB_CNT_CNT_MASK)</span></div><div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;<span class="comment">/* IDLY Bit Fields */</span></div><div class="line"><a name="l09671"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa3a9995da0b93a73827d556de3a7f8ec"> 9671</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       0xFFFFu</span></div><div class="line"><a name="l09672"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7ce7e734267097f79a8fd2036dc25271"> 9672</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      0</span></div><div class="line"><a name="l09673"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga495ff2eb5cc22dc5cc0585f77eb9c043"> 9673</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_IDLY_IDLY_SHIFT))&amp;PDB_IDLY_IDLY_MASK)</span></div><div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l09675"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga318b4eb1bb609120bed14b19c91ef0c1"> 9675</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_MASK                           0xFFu</span></div><div class="line"><a name="l09676"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga99bd07d734f0e46a718933179b61402b"> 9676</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_SHIFT                          0</span></div><div class="line"><a name="l09677"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gab2ca4b13b2a865c68c2e1505f4b4f13b"> 9677</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_EN_SHIFT))&amp;PDB_C1_EN_MASK)</span></div><div class="line"><a name="l09678"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabc4c3ddddcd8ab8629495457629a560e"> 9678</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_MASK                          0xFF00u</span></div><div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5f76b81da95cec6cc1dcbd761e48d32f"> 9679</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_SHIFT                         8</span></div><div class="line"><a name="l09680"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae5c193c9c001f33a49f1ae3c2a11133c"> 9680</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_TOS_SHIFT))&amp;PDB_C1_TOS_MASK)</span></div><div class="line"><a name="l09681"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga4e6f86caa6df500cedef06d1638194ca"> 9681</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_MASK                           0xFF0000u</span></div><div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadd4b49047fcd1a75374752c012a931d8"> 9682</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_SHIFT                          16</span></div><div class="line"><a name="l09683"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5e17c540740d6900e1a1184dd0c21e69"> 9683</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_BB_SHIFT))&amp;PDB_C1_BB_MASK)</span></div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l09685"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga544472023dc6de6708b210d54d64c69c"> 9685</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_MASK                           0xFFu</span></div><div class="line"><a name="l09686"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3b10142858bded9ff7916076433dbcb6"> 9686</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_SHIFT                          0</span></div><div class="line"><a name="l09687"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae5f66f6b1c641d52cb706ac11428e11d"> 9687</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_ERR_SHIFT))&amp;PDB_S_ERR_MASK)</span></div><div class="line"><a name="l09688"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabf6ae593f200a1eda316cd9affa9f5b2"> 9688</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_MASK                            0xFF0000u</span></div><div class="line"><a name="l09689"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga17f0097777c1377488f0bf9654021714"> 9689</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_SHIFT                           16</span></div><div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa9865ff9f9ab4bd805a99b75ee73c7e5"> 9690</a></span>&#160;<span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_CF_SHIFT))&amp;PDB_S_CF_MASK)</span></div><div class="line"><a name="l09691"></a><span class="lineno"> 9691</span>&#160;<span class="comment">/* DLY Bit Fields */</span></div><div class="line"><a name="l09692"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga79150887ba3f74efde99b40d3b9c5e44"> 9692</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_MASK                         0xFFFFu</span></div><div class="line"><a name="l09693"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga431302f6c6fd1396cbb05844f864d241"> 9693</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        0</span></div><div class="line"><a name="l09694"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga39781873dd40fb95e69b65d323ab49bf"> 9694</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_DLY_DLY_SHIFT))&amp;PDB_DLY_DLY_MASK)</span></div><div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;<span class="comment">/* INTC Bit Fields */</span></div><div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga72fcf50548a0ad908e68c9dd67e61c2a"> 9696</a></span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_MASK                        0x1u</span></div><div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga48ed5e2759aea8d4b6a4a47f1993cacc"> 9697</a></span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_SHIFT                       0</span></div><div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga012fb0606d68eca77a9b15c2b8b8c995"> 9698</a></span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_MASK                        0x2u</span></div><div class="line"><a name="l09699"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga94b6fffc0fb61e58e2436696dc674340"> 9699</a></span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_SHIFT                       1</span></div><div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;<span class="comment">/* INT Bit Fields */</span></div><div class="line"><a name="l09701"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga04262fdbd8c3565c23a025cb119f1549"> 9701</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT_MASK                         0xFFFFu</span></div><div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5b99cf0c9ae2fa2cf6e4200a7e3bf13b"> 9702</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT_SHIFT                        0</span></div><div class="line"><a name="l09703"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8b612d1c7684422f1c6b14cd069814ab"> 9703</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_INT_INT_SHIFT))&amp;PDB_INT_INT_MASK)</span></div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;<span class="comment">/* POEN Bit Fields */</span></div><div class="line"><a name="l09705"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadff2842454cba42f94cc2568cd20df3d"> 9705</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_MASK                       0xFFu</span></div><div class="line"><a name="l09706"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga00643f248ccf8b14021f9983f0e32ac8"> 9706</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      0</span></div><div class="line"><a name="l09707"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf0b83a8c4124b3bdf53e5173d121db0f"> 9707</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POEN_POEN_SHIFT))&amp;PDB_POEN_POEN_MASK)</span></div><div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;<span class="comment">/* PODLY Bit Fields */</span></div><div class="line"><a name="l09709"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga1b7c6a0b290ea82908b74e7b8c2f4009"> 9709</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_MASK                      0xFFFFu</span></div><div class="line"><a name="l09710"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa576ed647be6411616c3f6e6d03ab47c"> 9710</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_SHIFT                     0</span></div><div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga47e4784ba83a37ab49598af71889500c"> 9711</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY2_SHIFT))&amp;PDB_PODLY_DLY2_MASK)</span></div><div class="line"><a name="l09712"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga548246bef07975bd6f1fe0fe5a2c6ef5"> 9712</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l09713"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga0890f882369124f86428eea14c2eac88"> 9713</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_SHIFT                     16</span></div><div class="line"><a name="l09714"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae6b4c6aa88511e952d5cd0938d11d854"> 9714</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY1_SHIFT))&amp;PDB_PODLY_DLY1_MASK)</span></div><div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160; <span class="comment">/* end of group PDB_Register_Masks */</span></div><div class="line"><a name="l09719"></a><span class="lineno"> 9719</span>&#160;</div><div class="line"><a name="l09720"></a><span class="lineno"> 9720</span>&#160;</div><div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;<span class="comment">/* PDB - Peripheral instance base addresses */</span></div><div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaca699dde276786b0443ef728ae1f01c0"> 9723</a></span>&#160;<span class="preprocessor">#define PDB0_BASE                                (0x40036000u)</span></div><div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;</div><div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga91cdd5c74efea207fd5cf60bb271b90c"> 9725</a></span>&#160;<span class="preprocessor">#define PDB0                                     ((PDB_Type *)PDB0_BASE)</span></div><div class="line"><a name="l09726"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga8e197b7c43fd7a0bf1a38caa1918b7b5"> 9726</a></span>&#160;<span class="preprocessor">#define PDB0_BASE_PTR                            (PDB0)</span></div><div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;</div><div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga2aac97276b35cabb3a49413841a8bbe2"> 9728</a></span>&#160;<span class="preprocessor">#define PDB_BASE_ADDRS                           { PDB0_BASE }</span></div><div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;</div><div class="line"><a name="l09730"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga6dce940c99da63282b1d28f65ed75293"> 9730</a></span>&#160;<span class="preprocessor">#define PDB_BASE_PTRS                            { PDB0 }</span></div><div class="line"><a name="l09731"></a><span class="lineno"> 9731</span>&#160;</div><div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga8e897cb723b12765718d641d60409ce3"> 9732</a></span>&#160;<span class="preprocessor">#define PDB_IRQS                                 { PDB0_IRQn }</span></div><div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;</div><div class="line"><a name="l09734"></a><span class="lineno"> 9734</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09735"></a><span class="lineno"> 9735</span>&#160;<span class="comment">   -- PDB - Register accessor macros</span></div><div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09737"></a><span class="lineno"> 9737</span>&#160;</div><div class="line"><a name="l09744"></a><span class="lineno"> 9744</span>&#160;<span class="comment">/* PDB - Register instance definitions */</span></div><div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;<span class="comment">/* PDB0 */</span></div><div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga033ea8777ba5d2f3491be5723fc6eea5"> 9746</a></span>&#160;<span class="preprocessor">#define PDB0_SC                                  PDB_SC_REG(PDB0)</span></div><div class="line"><a name="l09747"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gacefe5da9a5646a5e2317c2c5c26ddb9a"> 9747</a></span>&#160;<span class="preprocessor">#define PDB0_MOD                                 PDB_MOD_REG(PDB0)</span></div><div class="line"><a name="l09748"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga8a262bfe42630487eb721630439f6d9f"> 9748</a></span>&#160;<span class="preprocessor">#define PDB0_CNT                                 PDB_CNT_REG(PDB0)</span></div><div class="line"><a name="l09749"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga9f10b09be455b24a669a841584d80936"> 9749</a></span>&#160;<span class="preprocessor">#define PDB0_IDLY                                PDB_IDLY_REG(PDB0)</span></div><div class="line"><a name="l09750"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga7b844d18a3387ca3496684405cb02e7a"> 9750</a></span>&#160;<span class="preprocessor">#define PDB0_CH0C1                               PDB_C1_REG(PDB0,0)</span></div><div class="line"><a name="l09751"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga0705b23a9bcbec1a6cf8d5ab93c76aab"> 9751</a></span>&#160;<span class="preprocessor">#define PDB0_CH0S                                PDB_S_REG(PDB0,0)</span></div><div class="line"><a name="l09752"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga1189e7a2203469224981ab31b584ec0d"> 9752</a></span>&#160;<span class="preprocessor">#define PDB0_CH0DLY0                             PDB_DLY_REG(PDB0,0,0)</span></div><div class="line"><a name="l09753"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaf1abeeadbede85205e39d0f327098146"> 9753</a></span>&#160;<span class="preprocessor">#define PDB0_CH0DLY1                             PDB_DLY_REG(PDB0,0,1)</span></div><div class="line"><a name="l09754"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gabc5d58fea42523434e8eab5b5d82272d"> 9754</a></span>&#160;<span class="preprocessor">#define PDB0_CH1C1                               PDB_C1_REG(PDB0,1)</span></div><div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gad3c0d0b62b0a7002041438f87fe30816"> 9755</a></span>&#160;<span class="preprocessor">#define PDB0_CH1S                                PDB_S_REG(PDB0,1)</span></div><div class="line"><a name="l09756"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gac31c690bf6d4758fe277002f4e66dd43"> 9756</a></span>&#160;<span class="preprocessor">#define PDB0_CH1DLY0                             PDB_DLY_REG(PDB0,1,0)</span></div><div class="line"><a name="l09757"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaef2265450bd9cbebfe66d2fac448a901"> 9757</a></span>&#160;<span class="preprocessor">#define PDB0_CH1DLY1                             PDB_DLY_REG(PDB0,1,1)</span></div><div class="line"><a name="l09758"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaa4d51cea5e8f1214610be952f8e5e0da"> 9758</a></span>&#160;<span class="preprocessor">#define PDB0_DACINTC0                            PDB_INTC_REG(PDB0,0)</span></div><div class="line"><a name="l09759"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga306c5e6821a1792a85dd10a1300e1782"> 9759</a></span>&#160;<span class="preprocessor">#define PDB0_DACINT0                             PDB_INT_REG(PDB0,0)</span></div><div class="line"><a name="l09760"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaf5d4fca2351fd98b9ebb96e0b26fd643"> 9760</a></span>&#160;<span class="preprocessor">#define PDB0_DACINTC1                            PDB_INTC_REG(PDB0,1)</span></div><div class="line"><a name="l09761"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga0a2f46daeb5aef713b5bf99c35fa0548"> 9761</a></span>&#160;<span class="preprocessor">#define PDB0_DACINT1                             PDB_INT_REG(PDB0,1)</span></div><div class="line"><a name="l09762"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga62c0ad737a5ccf363bc069ecc642e68a"> 9762</a></span>&#160;<span class="preprocessor">#define PDB0_POEN                                PDB_POEN_REG(PDB0)</span></div><div class="line"><a name="l09763"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gad5e3d38dea5b09c3c22e6ff16cd20857"> 9763</a></span>&#160;<span class="preprocessor">#define PDB0_PO0DLY                              PDB_PODLY_REG(PDB0,0)</span></div><div class="line"><a name="l09764"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga2f260eaa526682f435a8bde2fa16aada"> 9764</a></span>&#160;<span class="preprocessor">#define PDB0_PO1DLY                              PDB_PODLY_REG(PDB0,1)</span></div><div class="line"><a name="l09765"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga14ab6bf8e59ac0e58d6b508c9b57a800"> 9765</a></span>&#160;<span class="preprocessor">#define PDB0_PO2DLY                              PDB_PODLY_REG(PDB0,2)</span></div><div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;</div><div class="line"><a name="l09767"></a><span class="lineno"> 9767</span>&#160;<span class="comment">/* PDB - Register array accessors */</span></div><div class="line"><a name="l09768"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gacf64448d2c8e8c1c122f3cd7a36f719c"> 9768</a></span>&#160;<span class="preprocessor">#define PDB0_C1(index)                           PDB_C1_REG(PDB0,index)</span></div><div class="line"><a name="l09769"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gab4c11f509cc64f9d18334f4f37d8cdc2"> 9769</a></span>&#160;<span class="preprocessor">#define PDB0_S(index)                            PDB_S_REG(PDB0,index)</span></div><div class="line"><a name="l09770"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gad27efe5b4a447886070d14fa2fcb9e9a"> 9770</a></span>&#160;<span class="preprocessor">#define PDB0_DLY(index,index2)                   PDB_DLY_REG(PDB0,index,index2)</span></div><div class="line"><a name="l09771"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga9059fd037ca3b4e4b9c30f29a6fd38b7"> 9771</a></span>&#160;<span class="preprocessor">#define PDB0_INTC(index)                         PDB_INTC_REG(PDB0,index)</span></div><div class="line"><a name="l09772"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga98787a434589fe42891c53c79c23f7bc"> 9772</a></span>&#160;<span class="preprocessor">#define PDB0_INT(index)                          PDB_INT_REG(PDB0,index)</span></div><div class="line"><a name="l09773"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga440f6a9da46df0e6b188b184bba566be"> 9773</a></span>&#160;<span class="preprocessor">#define PDB0_PODLY(index)                        PDB_PODLY_REG(PDB0,index)</span></div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160; <span class="comment">/* end of group PDB_Register_Accessor_Macros */</span></div><div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;</div><div class="line"><a name="l09779"></a><span class="lineno"> 9779</span>&#160; <span class="comment">/* end of group PDB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;</div><div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;</div><div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09786"></a><span class="lineno"> 9786</span>&#160;<span class="comment">   -- PIT Peripheral Access Layer</span></div><div class="line"><a name="l09787"></a><span class="lineno"> 9787</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09788"></a><span class="lineno"> 9788</span>&#160;</div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>;                               </div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;       uint8_t RESERVED_0[252];</div><div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l09799"></a><span class="lineno"> 9799</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LDVAL;                             </div><div class="line"><a name="l09800"></a><span class="lineno"> 9800</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CVAL;                              </div><div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCTRL;                             </div><div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFLG;                              </div><div class="line"><a name="l09803"></a><span class="lineno"> 9803</span>&#160;  } <a class="code" href="tests_2driver__servo_2main_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a>[4];</div><div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;} <a class="code" href="struct_p_i_t___type.html">PIT_Type</a>, *<a class="code" href="group___p_i_t___peripheral___access___layer.html#ga943956eb132093c3796f47dd95bebd1d">PIT_MemMapPtr</a>;</div><div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;</div><div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;</div><div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;<span class="comment">/* PIT - Register accessors */</span></div><div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga01f1ee5f7f451b1f6f7f1b3549c63303"> 9817</a></span>&#160;<span class="preprocessor">#define PIT_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gaa1c49ea81e45e7ae3407b2b804432381"> 9818</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_REG(base,index)                ((base)-&gt;CHANNEL[index].LDVAL)</span></div><div class="line"><a name="l09819"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gaac9edbb5229fcbcd8d71f5fdeab96590"> 9819</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_REG(base,index)                 ((base)-&gt;CHANNEL[index].CVAL)</span></div><div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gaa338edf83b961108a6dcdd43c80ed8c6"> 9820</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_REG(base,index)                ((base)-&gt;CHANNEL[index].TCTRL)</span></div><div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gae38fd2f9c8baca1504582bc5f3973932"> 9821</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_REG(base,index)                 ((base)-&gt;CHANNEL[index].TFLG)</span></div><div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;</div><div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;</div><div class="line"><a name="l09828"></a><span class="lineno"> 9828</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160;<span class="comment">   -- PIT Register Masks</span></div><div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;</div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga8149a0bb21843632dd4528b540480ba7"> 9838</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         0x1u</span></div><div class="line"><a name="l09839"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga500ccd29eaebc20aa853e7bbb23e3c0c"> 9839</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0</span></div><div class="line"><a name="l09840"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga024258b2c23ff75f3e161e56adbbe733"> 9840</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        0x2u</span></div><div class="line"><a name="l09841"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga7ddcd16550ff71e4ee5ac48022ae6fb6"> 9841</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1</span></div><div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;<span class="comment">/* LDVAL Bit Fields */</span></div><div class="line"><a name="l09843"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gab7929b3b8a0c170a50f57d97face5365"> 9843</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga463855d2b42de901bad9bea868f4f48b"> 9844</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0</span></div><div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1aa1b498b2c8f1a14d095370a7ddf9a6"> 9845</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK)</span></div><div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;<span class="comment">/* CVAL Bit Fields */</span></div><div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga2810b877338372cb9b9d944b206c08d3"> 9847</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga28753a1a45034ccd34e052faa3e02ff0"> 9848</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0</span></div><div class="line"><a name="l09849"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga00291ae8d045c0b0f199d8950c7e453a"> 9849</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK)</span></div><div class="line"><a name="l09850"></a><span class="lineno"> 9850</span>&#160;<span class="comment">/* TCTRL Bit Fields */</span></div><div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1099670711f996f5fa84e33bbfe794b2"> 9851</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       0x1u</span></div><div class="line"><a name="l09852"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga0080137ff0378087f08cc12fd10b3e1f"> 9852</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0</span></div><div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga99639aabcac1d6042d14e7893d00bf67"> 9853</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       0x2u</span></div><div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gae21aee9e81741a924c9f2824fbc5775b"> 9854</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1</span></div><div class="line"><a name="l09855"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga734e2e947c649d50b9ca46405e451c2b"> 9855</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       0x4u</span></div><div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga9a1c8aa25a05c9b2c9503a003fa8d24d"> 9856</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      2</span></div><div class="line"><a name="l09857"></a><span class="lineno"> 9857</span>&#160;<span class="comment">/* TFLG Bit Fields */</span></div><div class="line"><a name="l09858"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga9de8d708b43c9ca35df26c7b43f09769"> 9858</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        0x1u</span></div><div class="line"><a name="l09859"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf6f5ddca2193ed04bc61bc3e899f5ced"> 9859</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0</span></div><div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div><div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;</div><div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;</div><div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div><div class="line"><a name="l09868"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#gaf00b86ba33a2cfe7bb100b4f01905f41"> 9868</a></span>&#160;<span class="preprocessor">#define PIT_BASE                                 (0x40037000u)</span></div><div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;</div><div class="line"><a name="l09870"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#gaf181c9e6602b6432a0bf1a9243808968"> 9870</a></span>&#160;<span class="preprocessor">#define PIT                                      ((PIT_Type *)PIT_BASE)</span></div><div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#ga70be45f58402a8e6d2ce4df7b23aa41c"> 9871</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTR                             (PIT)</span></div><div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;</div><div class="line"><a name="l09873"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#ga79085fa95893e4423661373b7be2f0a7"> 9873</a></span>&#160;<span class="preprocessor">#define PIT_BASE_ADDRS                           { PIT_BASE }</span></div><div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;</div><div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#ga403e0ed71b80cfe3e085fe6b56b5eff0"> 9875</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTRS                            { PIT }</span></div><div class="line"><a name="l09876"></a><span class="lineno"> 9876</span>&#160;</div><div class="line"><a name="l09877"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#ga5f0ae6317a2c8c12e46e49c6e2e29dda"> 9877</a></span>&#160;<span class="preprocessor">#define PIT_IRQS                                 { PIT0_IRQn, PIT1_IRQn, PIT2_IRQn, PIT3_IRQn }</span></div><div class="line"><a name="l09878"></a><span class="lineno"> 9878</span>&#160;</div><div class="line"><a name="l09879"></a><span class="lineno"> 9879</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09880"></a><span class="lineno"> 9880</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09882"></a><span class="lineno"> 9882</span>&#160;</div><div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;<span class="comment">/* PIT - Register instance definitions */</span></div><div class="line"><a name="l09890"></a><span class="lineno"> 9890</span>&#160;<span class="comment">/* PIT */</span></div><div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gad6118acee6a1de4d21ceaae97156642b"> 9891</a></span>&#160;<span class="preprocessor">#define PIT_MCR                                  PIT_MCR_REG(PIT)</span></div><div class="line"><a name="l09892"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga7ec0541e320eaa3953407fd3f8ff3a89"> 9892</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL0                               PIT_LDVAL_REG(PIT,0)</span></div><div class="line"><a name="l09893"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga1dac4545eedde3892dc8e7ae0cccef12"> 9893</a></span>&#160;<span class="preprocessor">#define PIT_CVAL0                                PIT_CVAL_REG(PIT,0)</span></div><div class="line"><a name="l09894"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga69451042c98e3686ff97b19ac3286c92"> 9894</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL0                               PIT_TCTRL_REG(PIT,0)</span></div><div class="line"><a name="l09895"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gae2b298ddb758a7dc16ce719dcb63f708"> 9895</a></span>&#160;<span class="preprocessor">#define PIT_TFLG0                                PIT_TFLG_REG(PIT,0)</span></div><div class="line"><a name="l09896"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga732e39dd7d06bdb77860245b0df7ddab"> 9896</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL1                               PIT_LDVAL_REG(PIT,1)</span></div><div class="line"><a name="l09897"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga05f8f179370194321ac462f64c522f1b"> 9897</a></span>&#160;<span class="preprocessor">#define PIT_CVAL1                                PIT_CVAL_REG(PIT,1)</span></div><div class="line"><a name="l09898"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga9d54d5e1171b4a28c37378ef1c1ae68b"> 9898</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL1                               PIT_TCTRL_REG(PIT,1)</span></div><div class="line"><a name="l09899"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga5d7ccc39277323f8ca60edc409365aea"> 9899</a></span>&#160;<span class="preprocessor">#define PIT_TFLG1                                PIT_TFLG_REG(PIT,1)</span></div><div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga991ea09db266aecddee20b4b65dabd67"> 9900</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL2                               PIT_LDVAL_REG(PIT,2)</span></div><div class="line"><a name="l09901"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gaab0c931503c677b117c69ba8b2918c40"> 9901</a></span>&#160;<span class="preprocessor">#define PIT_CVAL2                                PIT_CVAL_REG(PIT,2)</span></div><div class="line"><a name="l09902"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gad6873ff61307917783b4fbeb20c3316c"> 9902</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL2                               PIT_TCTRL_REG(PIT,2)</span></div><div class="line"><a name="l09903"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga860803b01b33a065616051cb89445e64"> 9903</a></span>&#160;<span class="preprocessor">#define PIT_TFLG2                                PIT_TFLG_REG(PIT,2)</span></div><div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga52889f512e2ac37c99b1c5535dfd4760"> 9904</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL3                               PIT_LDVAL_REG(PIT,3)</span></div><div class="line"><a name="l09905"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga9440b82275ea063a43e2270b83a03ae9"> 9905</a></span>&#160;<span class="preprocessor">#define PIT_CVAL3                                PIT_CVAL_REG(PIT,3)</span></div><div class="line"><a name="l09906"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga96bd4168c8583f7fb7112540ad1c98d3"> 9906</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL3                               PIT_TCTRL_REG(PIT,3)</span></div><div class="line"><a name="l09907"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga245a37c2f159f8156c235ff88d7428b7"> 9907</a></span>&#160;<span class="preprocessor">#define PIT_TFLG3                                PIT_TFLG_REG(PIT,3)</span></div><div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160;</div><div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160;<span class="comment">/* PIT - Register array accessors */</span></div><div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga20130f3194e1cc2dfe6a6e863cac6bb0"> 9910</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL(index)                         PIT_LDVAL_REG(PIT,index)</span></div><div class="line"><a name="l09911"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga83f3e2fa179556c64aec46ba2a4ff9c2"> 9911</a></span>&#160;<span class="preprocessor">#define PIT_CVAL(index)                          PIT_CVAL_REG(PIT,index)</span></div><div class="line"><a name="l09912"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga8208039ad04ced0f69ccc2cf4efd8e67"> 9912</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL(index)                         PIT_TCTRL_REG(PIT,index)</span></div><div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga8a2ba0e5f954639237f66f2613c60023"> 9913</a></span>&#160;<span class="preprocessor">#define PIT_TFLG(index)                          PIT_TFLG_REG(PIT,index)</span></div><div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;</div><div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160; <span class="comment">/* end of group PIT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;</div><div class="line"><a name="l09924"></a><span class="lineno"> 9924</span>&#160;</div><div class="line"><a name="l09925"></a><span class="lineno"> 9925</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09926"></a><span class="lineno"> 9926</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div><div class="line"><a name="l09927"></a><span class="lineno"> 9927</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09928"></a><span class="lineno"> 9928</span>&#160;</div><div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LVDSC1;                             </div><div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t LVDSC2;                             </div><div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t REGSC;                              </div><div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;} <a class="code" href="struct_p_m_c___type.html">PMC_Type</a>, *<a class="code" href="group___p_m_c___peripheral___access___layer.html#gae98c417d506aa6b64d7d08b225a7a27c">PMC_MemMapPtr</a>;</div><div class="line"><a name="l09940"></a><span class="lineno"> 9940</span>&#160;</div><div class="line"><a name="l09941"></a><span class="lineno"> 9941</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09942"></a><span class="lineno"> 9942</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l09943"></a><span class="lineno"> 9943</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09944"></a><span class="lineno"> 9944</span>&#160;</div><div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;<span class="comment">/* PMC - Register accessors */</span></div><div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#gaf6a5650ee275b48943fd2a5f0845be4e"> 9952</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_REG(base)                     ((base)-&gt;LVDSC1)</span></div><div class="line"><a name="l09953"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#ga691e6102ace21a6b54fabd256c5f0d7b"> 9953</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_REG(base)                     ((base)-&gt;LVDSC2)</span></div><div class="line"><a name="l09954"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#ga56808559a3b60498b6604642202faaea"> 9954</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REG(base)                      ((base)-&gt;REGSC)</span></div><div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;</div><div class="line"><a name="l09960"></a><span class="lineno"> 9960</span>&#160;</div><div class="line"><a name="l09961"></a><span class="lineno"> 9961</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09962"></a><span class="lineno"> 9962</span>&#160;<span class="comment">   -- PMC Register Masks</span></div><div class="line"><a name="l09963"></a><span class="lineno"> 9963</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09964"></a><span class="lineno"> 9964</span>&#160;</div><div class="line"><a name="l09970"></a><span class="lineno"> 9970</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div><div class="line"><a name="l09971"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga777eada2a526d88569a30323e9d3e1d3"> 9971</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     0x3u</span></div><div class="line"><a name="l09972"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaaf45daa6de387f93bc57f1218ab17a16"> 9972</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0</span></div><div class="line"><a name="l09973"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gae2cf4048ec29cc1a54349d8bc18e27e4"> 9973</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK)</span></div><div class="line"><a name="l09974"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad771f87e373907e3ef60e5fa31001fad"> 9974</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div><div class="line"><a name="l09975"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga056ca878a20782f5bf65b3be3e98581d"> 9975</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4</span></div><div class="line"><a name="l09976"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1e7518c88ea0037d099124a643788363"> 9976</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div><div class="line"><a name="l09977"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga30ca240c9254a7e76123a3cf2bfdc40e"> 9977</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5</span></div><div class="line"><a name="l09978"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga65d04677ca16ad916563d6673cb8ecaa"> 9978</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div><div class="line"><a name="l09979"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga56654042b7934ca0e6c51f21db7d1201"> 9979</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6</span></div><div class="line"><a name="l09980"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga44ae12d2d3e732cd25a897092a7e9ada"> 9980</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div><div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga75efd4534766aaa126efff96d241de61"> 9981</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7</span></div><div class="line"><a name="l09982"></a><span class="lineno"> 9982</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div><div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaab1198a446bb9b8412589eeb12311666"> 9983</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     0x3u</span></div><div class="line"><a name="l09984"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gabd2e288b833d9e66c422b814dc7b5f03"> 9984</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0</span></div><div class="line"><a name="l09985"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4599ee84bb111c3f42a8613447ca823d"> 9985</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK)</span></div><div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a9de69524d99d6ec8985d211bc7861d"> 9986</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div><div class="line"><a name="l09987"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf5cb9cf53bade8254aa7749b5eb36eff"> 9987</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5</span></div><div class="line"><a name="l09988"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8b0c8bcad4d38e6ff797e9bc3d9db6d7"> 9988</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div><div class="line"><a name="l09989"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga99ad1d373a7be7591a7ee3577bed5374"> 9989</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6</span></div><div class="line"><a name="l09990"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga34187b0598a3e166a457818770a616d4"> 9990</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div><div class="line"><a name="l09991"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8bcfb9fc5fd4a92164b2aa6cdb6db77e"> 9991</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7</span></div><div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div><div class="line"><a name="l09993"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga98cf5c98c133e20fb620faa6ca29d98e"> 9993</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      0x1u</span></div><div class="line"><a name="l09994"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2e23aa8155158c86fc53ccd8baccf24d"> 9994</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0</span></div><div class="line"><a name="l09995"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab830f2c82eef6d0db7caab8ee5689ba6"> 9995</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    0x4u</span></div><div class="line"><a name="l09996"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga06b4e6d970f2610a635c92bb1270541d"> 9996</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2</span></div><div class="line"><a name="l09997"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga35ced6f0f133b2d5892bdcba3e0b2832"> 9997</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    0x8u</span></div><div class="line"><a name="l09998"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad2b9b6ce6aa455e8607fd3c2d1647544"> 9998</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   3</span></div><div class="line"><a name="l09999"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga7e1520a56f4d2675018d5efaa9492f19"> 9999</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      0x10u</span></div><div class="line"><a name="l10000"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab43d258e6864ee3a7a728de1d720f6fe">10000</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     4</span></div><div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div><div class="line"><a name="l10005"></a><span class="lineno">10005</span>&#160;</div><div class="line"><a name="l10006"></a><span class="lineno">10006</span>&#160;</div><div class="line"><a name="l10007"></a><span class="lineno">10007</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l10009"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4e92bd47dc68cc81e62c344586a4cdfa">10009</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div><div class="line"><a name="l10010"></a><span class="lineno">10010</span>&#160;</div><div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69">10011</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div><div class="line"><a name="l10012"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#gaf32df9f1096263f10a5e8978a338b2ac">10012</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTR                             (PMC)</span></div><div class="line"><a name="l10013"></a><span class="lineno">10013</span>&#160;</div><div class="line"><a name="l10014"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#gab8cb010a2427fcd279c99d0bd4eb809f">10014</a></span>&#160;<span class="preprocessor">#define PMC_BASE_ADDRS                           { PMC_BASE }</span></div><div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;</div><div class="line"><a name="l10016"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4bcd62643d597f7230f9c1e3d03caaa7">10016</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC }</span></div><div class="line"><a name="l10017"></a><span class="lineno">10017</span>&#160;</div><div class="line"><a name="l10018"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga55eb026c8e8941e1e4d009d8563784b0">10018</a></span>&#160;<span class="preprocessor">#define PMC_IRQS                                 { LVD_LVW_IRQn }</span></div><div class="line"><a name="l10019"></a><span class="lineno">10019</span>&#160;</div><div class="line"><a name="l10020"></a><span class="lineno">10020</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l10022"></a><span class="lineno">10022</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10023"></a><span class="lineno">10023</span>&#160;</div><div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;<span class="comment">/* PMC - Register instance definitions */</span></div><div class="line"><a name="l10031"></a><span class="lineno">10031</span>&#160;<span class="comment">/* PMC */</span></div><div class="line"><a name="l10032"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#gae9e90b7b2d3c4f5e0950d074fecb2798">10032</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1                               PMC_LVDSC1_REG(PMC)</span></div><div class="line"><a name="l10033"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#ga921b48d20e5bc7e7353ac2f59c8135ba">10033</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2                               PMC_LVDSC2_REG(PMC)</span></div><div class="line"><a name="l10034"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#gad80edb8f69da1769b7367108d8c4f9be">10034</a></span>&#160;<span class="preprocessor">#define PMC_REGSC                                PMC_REGSC_REG(PMC)</span></div><div class="line"><a name="l10035"></a><span class="lineno">10035</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;</div><div class="line"><a name="l10040"></a><span class="lineno">10040</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10044"></a><span class="lineno">10044</span>&#160;</div><div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;</div><div class="line"><a name="l10046"></a><span class="lineno">10046</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10047"></a><span class="lineno">10047</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div><div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10049"></a><span class="lineno">10049</span>&#160;</div><div class="line"><a name="l10056"></a><span class="lineno">10056</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[32];                           </div><div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GPCLR;                             </div><div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GPCHR;                             </div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;       uint8_t RESERVED_0[24];</div><div class="line"><a name="l10061"></a><span class="lineno">10061</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISFR;                              </div><div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;       uint8_t RESERVED_1[28];</div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFER;                              </div><div class="line"><a name="l10064"></a><span class="lineno">10064</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFCR;                              </div><div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFWR;                              </div><div class="line"><a name="l10066"></a><span class="lineno">10066</span>&#160;} <a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a>, *<a class="code" href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a>;</div><div class="line"><a name="l10067"></a><span class="lineno">10067</span>&#160;</div><div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l10070"></a><span class="lineno">10070</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;</div><div class="line"><a name="l10078"></a><span class="lineno">10078</span>&#160;<span class="comment">/* PORT - Register accessors */</span></div><div class="line"><a name="l10079"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7a4a549c0ffd6b98b9fbfc0bdcfb5cea">10079</a></span>&#160;<span class="preprocessor">#define PORT_PCR_REG(base,index)                 ((base)-&gt;PCR[index])</span></div><div class="line"><a name="l10080"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga87d8b85c821b383c37cfedaa30eeb27c">10080</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_REG(base)                     ((base)-&gt;GPCLR)</span></div><div class="line"><a name="l10081"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5b60d88d1233de175d8e51c5b65b3ff0">10081</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_REG(base)                     ((base)-&gt;GPCHR)</span></div><div class="line"><a name="l10082"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga71010d47c68b6ac12dbc646ad2cd5a2f">10082</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_REG(base)                      ((base)-&gt;ISFR)</span></div><div class="line"><a name="l10083"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4f99b1317555cf43711d08c401a2a8bf">10083</a></span>&#160;<span class="preprocessor">#define PORT_DFER_REG(base)                      ((base)-&gt;DFER)</span></div><div class="line"><a name="l10084"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5299c28601ba392bb2b017064a14ebf8">10084</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_REG(base)                      ((base)-&gt;DFCR)</span></div><div class="line"><a name="l10085"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad7b60c4f79ec94e8af37a88acc2d8ae8">10085</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_REG(base)                      ((base)-&gt;DFWR)</span></div><div class="line"><a name="l10086"></a><span class="lineno">10086</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l10090"></a><span class="lineno">10090</span>&#160;</div><div class="line"><a name="l10091"></a><span class="lineno">10091</span>&#160;</div><div class="line"><a name="l10092"></a><span class="lineno">10092</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10093"></a><span class="lineno">10093</span>&#160;<span class="comment">   -- PORT Register Masks</span></div><div class="line"><a name="l10094"></a><span class="lineno">10094</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10095"></a><span class="lineno">10095</span>&#160;</div><div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div><div class="line"><a name="l10102"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga075e53298ec26cb1b463c95b902c39c1">10102</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div><div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7c040fa4d37750af5fef3ea1d0e370a9">10103</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0</span></div><div class="line"><a name="l10104"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga125482aa2497e8435dac49c039b7fa97">10104</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div><div class="line"><a name="l10105"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga18556773988cdd78e363959884dbec46">10105</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1</span></div><div class="line"><a name="l10106"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9cdf02a7b160ee528de8e18aad2cae60">10106</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        0x4u</span></div><div class="line"><a name="l10107"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga87657ecdc18eb5b344d4e399a3a2fb70">10107</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2</span></div><div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7f1f5c3812018f9ed4d84a187146ba91">10108</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div><div class="line"><a name="l10109"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae7d057ebd3218784fca57f55a85f2d29">10109</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4</span></div><div class="line"><a name="l10110"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbe19f0087a51a8c26c51838b7a555d2">10110</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_MASK                        0x20u</span></div><div class="line"><a name="l10111"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac4871a3c3a20a51a3a57131d34e427e0">10111</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_SHIFT                       5</span></div><div class="line"><a name="l10112"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee">10112</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div><div class="line"><a name="l10113"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga00ae08038ade5432d0240666658d8867">10113</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6</span></div><div class="line"><a name="l10114"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0feec5fc6b285b83c573f913c74e5c41">10114</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div><div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa39e1cfed4df3797e4f1d141adab8776">10115</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8</span></div><div class="line"><a name="l10116"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga13b6c873e0e5385583b1f7907a9f796a">10116</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div><div class="line"><a name="l10117"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga671e65e4960f3b103af68881ae99d85a">10117</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_MASK                         0x8000u</span></div><div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga72ad78bf008f1968310a8abcd09b29ea">10118</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_SHIFT                        15</span></div><div class="line"><a name="l10119"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabaef70d886fda0a7da8e862308bf5909">10119</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div><div class="line"><a name="l10120"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0bda43cd85ca4d5df17f12a193937d81">10120</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16</span></div><div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7e6b6f68db9e76cf6fa34774c9b9b8f9">10121</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div><div class="line"><a name="l10122"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga154d9308c2ab5b6a78ab04d9f3b08879">10122</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div><div class="line"><a name="l10123"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5fbf95753704fb1d71da88299c11105e">10123</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24</span></div><div class="line"><a name="l10124"></a><span class="lineno">10124</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div><div class="line"><a name="l10125"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa7e4a890e9d09d85279889ce3ecb0044">10125</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l10126"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaafacaac0aa215f596b947609857d6491">10126</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l10127"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae13a63b19950557e19c9a884f3d3b77a">10127</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div><div class="line"><a name="l10128"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga49c4160370859546837be80a2eed1365">10128</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l10129"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga340d6aadd9516b3cac26187b014ce9d3">10129</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l10130"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga52502515ea180d574d919f0ec155da74">10130</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div><div class="line"><a name="l10132"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4f288d1140184d41384f459c263d6e63">10132</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l10133"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab4464bb98b737fbf75d42682fef3c09c">10133</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l10134"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga47cddb6551f05cf4810b6f7d96084540">10134</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div><div class="line"><a name="l10135"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5e60b77e9d69fc09654c8034e31df7b5">10135</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l10136"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbc69d159ff1e697736d296bbc95566d">10136</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l10137"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac451ecefadd3d10c690199acf0540d6f">10137</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div><div class="line"><a name="l10138"></a><span class="lineno">10138</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div><div class="line"><a name="l10139"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabb5d188f3dfe38f0d8bbb870e81fb7e3">10139</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l10140"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga678f290447622562272513d57eb2bf78">10140</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0</span></div><div class="line"><a name="l10141"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1ab6f959d1aa15059efd14641caf2e7">10141</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div><div class="line"><a name="l10142"></a><span class="lineno">10142</span>&#160;<span class="comment">/* DFER Bit Fields */</span></div><div class="line"><a name="l10143"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga450c760a693b115dc630c8a5edb628df">10143</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l10144"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7bcd0509509d5a2865efab49eef02c56">10144</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_SHIFT                      0</span></div><div class="line"><a name="l10145"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga3261e250c50e71a33b4d443a6ca28c25">10145</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFER_DFE_SHIFT))&amp;PORT_DFER_DFE_MASK)</span></div><div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;<span class="comment">/* DFCR Bit Fields */</span></div><div class="line"><a name="l10147"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadc66969dfb648b725cd30df406f7a2f9">10147</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_MASK                        0x1u</span></div><div class="line"><a name="l10148"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac739bd97cc0b19198e8daa335c984500">10148</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       0</span></div><div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;<span class="comment">/* DFWR Bit Fields */</span></div><div class="line"><a name="l10150"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaf2f0bbe1dea504156dce840fdcb94b74">10150</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_MASK                      0x1Fu</span></div><div class="line"><a name="l10151"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9045bd83bc548178d057bf4916c8fe08">10151</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     0</span></div><div class="line"><a name="l10152"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad79add2c6df026fd06198143aa198c99">10152</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFWR_FILT_SHIFT))&amp;PORT_DFWR_FILT_MASK)</span></div><div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div><div class="line"><a name="l10157"></a><span class="lineno">10157</span>&#160;</div><div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160;</div><div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div><div class="line"><a name="l10161"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c">10161</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div><div class="line"><a name="l10162"></a><span class="lineno">10162</span>&#160;</div><div class="line"><a name="l10163"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30">10163</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div><div class="line"><a name="l10164"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gaa18ec7594fe603225220ec6eda4a19ce">10164</a></span>&#160;<span class="preprocessor">#define PORTA_BASE_PTR                           (PORTA)</span></div><div class="line"><a name="l10165"></a><span class="lineno">10165</span>&#160;</div><div class="line"><a name="l10166"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e">10166</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div><div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;</div><div class="line"><a name="l10168"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">10168</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div><div class="line"><a name="l10169"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga585b4782d1ceb44492289af0019480f9">10169</a></span>&#160;<span class="preprocessor">#define PORTB_BASE_PTR                           (PORTB)</span></div><div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;</div><div class="line"><a name="l10171"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d">10171</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;</div><div class="line"><a name="l10173"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">10173</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div><div class="line"><a name="l10174"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga03c740cdda17711afafc932723871474">10174</a></span>&#160;<span class="preprocessor">#define PORTC_BASE_PTR                           (PORTC)</span></div><div class="line"><a name="l10175"></a><span class="lineno">10175</span>&#160;</div><div class="line"><a name="l10176"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15">10176</a></span>&#160;<span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div><div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;</div><div class="line"><a name="l10178"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">10178</a></span>&#160;<span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div><div class="line"><a name="l10179"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7f5a263751543810ebfdbde278383276">10179</a></span>&#160;<span class="preprocessor">#define PORTD_BASE_PTR                           (PORTD)</span></div><div class="line"><a name="l10180"></a><span class="lineno">10180</span>&#160;</div><div class="line"><a name="l10181"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93">10181</a></span>&#160;<span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div><div class="line"><a name="l10182"></a><span class="lineno">10182</span>&#160;</div><div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9">10183</a></span>&#160;<span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div><div class="line"><a name="l10184"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gab166fe285bbb15b52de610f408fe25d3">10184</a></span>&#160;<span class="preprocessor">#define PORTE_BASE_PTR                           (PORTE)</span></div><div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;</div><div class="line"><a name="l10186"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga80b01d00368494b63dd2a67eda52b241">10186</a></span>&#160;<span class="preprocessor">#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }</span></div><div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;</div><div class="line"><a name="l10188"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga54ff5179f8acaef2e1683cedfc0ef453">10188</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA, PORTB, PORTC, PORTD, PORTE }</span></div><div class="line"><a name="l10189"></a><span class="lineno">10189</span>&#160;</div><div class="line"><a name="l10190"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga442cafa4ce211d588393a5f2954198bb">10190</a></span>&#160;<span class="preprocessor">#define PORT_IRQS                                { PORTA_IRQn, PORTB_IRQn, PORTC_IRQn, PORTD_IRQn, PORTE_IRQn }</span></div><div class="line"><a name="l10191"></a><span class="lineno">10191</span>&#160;</div><div class="line"><a name="l10192"></a><span class="lineno">10192</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l10194"></a><span class="lineno">10194</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10195"></a><span class="lineno">10195</span>&#160;</div><div class="line"><a name="l10202"></a><span class="lineno">10202</span>&#160;<span class="comment">/* PORT - Register instance definitions */</span></div><div class="line"><a name="l10203"></a><span class="lineno">10203</span>&#160;<span class="comment">/* PORTA */</span></div><div class="line"><a name="l10204"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf09680dfe5ed3f1f4df46364406b5d65">10204</a></span>&#160;<span class="preprocessor">#define PORTA_PCR0                               PORT_PCR_REG(PORTA,0)</span></div><div class="line"><a name="l10205"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa0028ded7cfc5ec26b8736ce6b6cab1d">10205</a></span>&#160;<span class="preprocessor">#define PORTA_PCR1                               PORT_PCR_REG(PORTA,1)</span></div><div class="line"><a name="l10206"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga27c656f9b2b1389be19422801b95c188">10206</a></span>&#160;<span class="preprocessor">#define PORTA_PCR2                               PORT_PCR_REG(PORTA,2)</span></div><div class="line"><a name="l10207"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga16f76793a4ca36622bbbe239f44b83ce">10207</a></span>&#160;<span class="preprocessor">#define PORTA_PCR3                               PORT_PCR_REG(PORTA,3)</span></div><div class="line"><a name="l10208"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga87a71633cdff27aa4f0bfe6c28c20972">10208</a></span>&#160;<span class="preprocessor">#define PORTA_PCR4                               PORT_PCR_REG(PORTA,4)</span></div><div class="line"><a name="l10209"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa08971354924f9127ae2c7f02371b8f0">10209</a></span>&#160;<span class="preprocessor">#define PORTA_PCR5                               PORT_PCR_REG(PORTA,5)</span></div><div class="line"><a name="l10210"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0b2a0b585f32c1d75bc5f03172145891">10210</a></span>&#160;<span class="preprocessor">#define PORTA_PCR6                               PORT_PCR_REG(PORTA,6)</span></div><div class="line"><a name="l10211"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7d9e3e4d4db2128b26bc8cc056b2caeb">10211</a></span>&#160;<span class="preprocessor">#define PORTA_PCR7                               PORT_PCR_REG(PORTA,7)</span></div><div class="line"><a name="l10212"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga636cd0b73b077598440602115f1c62ba">10212</a></span>&#160;<span class="preprocessor">#define PORTA_PCR8                               PORT_PCR_REG(PORTA,8)</span></div><div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5ffd2862c1b64550ad305aa99eb83687">10213</a></span>&#160;<span class="preprocessor">#define PORTA_PCR9                               PORT_PCR_REG(PORTA,9)</span></div><div class="line"><a name="l10214"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga81a5d66a560dc54bb4c2b5b5a5251dfd">10214</a></span>&#160;<span class="preprocessor">#define PORTA_PCR10                              PORT_PCR_REG(PORTA,10)</span></div><div class="line"><a name="l10215"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf8f328f1fe1015d04bf37dc4f4270e05">10215</a></span>&#160;<span class="preprocessor">#define PORTA_PCR11                              PORT_PCR_REG(PORTA,11)</span></div><div class="line"><a name="l10216"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa1285925fbb4a97777dec0b2d2a17b8d">10216</a></span>&#160;<span class="preprocessor">#define PORTA_PCR12                              PORT_PCR_REG(PORTA,12)</span></div><div class="line"><a name="l10217"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga030a0ec8e1a2e9b12a05d46b6f1b6fbf">10217</a></span>&#160;<span class="preprocessor">#define PORTA_PCR13                              PORT_PCR_REG(PORTA,13)</span></div><div class="line"><a name="l10218"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4a90c76e1c8b51bddc12c8c1b730fe20">10218</a></span>&#160;<span class="preprocessor">#define PORTA_PCR14                              PORT_PCR_REG(PORTA,14)</span></div><div class="line"><a name="l10219"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab2a20fa96c02de048c9b929b78e84a99">10219</a></span>&#160;<span class="preprocessor">#define PORTA_PCR15                              PORT_PCR_REG(PORTA,15)</span></div><div class="line"><a name="l10220"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaba5d5aa71c32374fbf15794dedea2d27">10220</a></span>&#160;<span class="preprocessor">#define PORTA_PCR16                              PORT_PCR_REG(PORTA,16)</span></div><div class="line"><a name="l10221"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga58ef95de418596f12a080d5a89e937b6">10221</a></span>&#160;<span class="preprocessor">#define PORTA_PCR17                              PORT_PCR_REG(PORTA,17)</span></div><div class="line"><a name="l10222"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7bddf52061cc542a04ad1bbc6b3bc32b">10222</a></span>&#160;<span class="preprocessor">#define PORTA_PCR18                              PORT_PCR_REG(PORTA,18)</span></div><div class="line"><a name="l10223"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae9e01128dfc72101c1e9d01ff9b8173e">10223</a></span>&#160;<span class="preprocessor">#define PORTA_PCR19                              PORT_PCR_REG(PORTA,19)</span></div><div class="line"><a name="l10224"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7cff4543787010a70fe1161c52993061">10224</a></span>&#160;<span class="preprocessor">#define PORTA_PCR20                              PORT_PCR_REG(PORTA,20)</span></div><div class="line"><a name="l10225"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga10f7848d5006035f25e4eefa2a555cb4">10225</a></span>&#160;<span class="preprocessor">#define PORTA_PCR21                              PORT_PCR_REG(PORTA,21)</span></div><div class="line"><a name="l10226"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2e4ab3be857dafd80fad43bc1a62579f">10226</a></span>&#160;<span class="preprocessor">#define PORTA_PCR22                              PORT_PCR_REG(PORTA,22)</span></div><div class="line"><a name="l10227"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga395fcd92bf0b2e79e0d64a30ec2e877b">10227</a></span>&#160;<span class="preprocessor">#define PORTA_PCR23                              PORT_PCR_REG(PORTA,23)</span></div><div class="line"><a name="l10228"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8009a31443788f9fde5a55f634d42abf">10228</a></span>&#160;<span class="preprocessor">#define PORTA_PCR24                              PORT_PCR_REG(PORTA,24)</span></div><div class="line"><a name="l10229"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9813e9b0335bafc35f59fa6ca48a777f">10229</a></span>&#160;<span class="preprocessor">#define PORTA_PCR25                              PORT_PCR_REG(PORTA,25)</span></div><div class="line"><a name="l10230"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gace77d2b4b32fec414668b7794407afee">10230</a></span>&#160;<span class="preprocessor">#define PORTA_PCR26                              PORT_PCR_REG(PORTA,26)</span></div><div class="line"><a name="l10231"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga031109ad31ca37612a46bfd166c78380">10231</a></span>&#160;<span class="preprocessor">#define PORTA_PCR27                              PORT_PCR_REG(PORTA,27)</span></div><div class="line"><a name="l10232"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2b0b082ce2777577e7324b1c5182ad31">10232</a></span>&#160;<span class="preprocessor">#define PORTA_PCR28                              PORT_PCR_REG(PORTA,28)</span></div><div class="line"><a name="l10233"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga6d30fa39869bf03ec6411338fc9027c5">10233</a></span>&#160;<span class="preprocessor">#define PORTA_PCR29                              PORT_PCR_REG(PORTA,29)</span></div><div class="line"><a name="l10234"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1f031f13981b411667481171931bbdd1">10234</a></span>&#160;<span class="preprocessor">#define PORTA_PCR30                              PORT_PCR_REG(PORTA,30)</span></div><div class="line"><a name="l10235"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gadced9f841b86181fd633d8cded3bb84b">10235</a></span>&#160;<span class="preprocessor">#define PORTA_PCR31                              PORT_PCR_REG(PORTA,31)</span></div><div class="line"><a name="l10236"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab728322d77d416ea3160a7af2031081c">10236</a></span>&#160;<span class="preprocessor">#define PORTA_GPCLR                              PORT_GPCLR_REG(PORTA)</span></div><div class="line"><a name="l10237"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5950c7dd6c8779f01a283816e746bbe4">10237</a></span>&#160;<span class="preprocessor">#define PORTA_GPCHR                              PORT_GPCHR_REG(PORTA)</span></div><div class="line"><a name="l10238"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga16b457b37bdb193f536222c9949dce0c">10238</a></span>&#160;<span class="preprocessor">#define PORTA_ISFR                               PORT_ISFR_REG(PORTA)</span></div><div class="line"><a name="l10239"></a><span class="lineno">10239</span>&#160;<span class="comment">/* PORTB */</span></div><div class="line"><a name="l10240"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga86b17a376709adcb769bce67f2caaf3e">10240</a></span>&#160;<span class="preprocessor">#define PORTB_PCR0                               PORT_PCR_REG(PORTB,0)</span></div><div class="line"><a name="l10241"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7d6639d3c2bf018ceb6ff89305f07ef9">10241</a></span>&#160;<span class="preprocessor">#define PORTB_PCR1                               PORT_PCR_REG(PORTB,1)</span></div><div class="line"><a name="l10242"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7fef983fbfddc2cc33547e2942dd5e1b">10242</a></span>&#160;<span class="preprocessor">#define PORTB_PCR2                               PORT_PCR_REG(PORTB,2)</span></div><div class="line"><a name="l10243"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga82dd1ddc9ba8721ba3a6be38fadb44d4">10243</a></span>&#160;<span class="preprocessor">#define PORTB_PCR3                               PORT_PCR_REG(PORTB,3)</span></div><div class="line"><a name="l10244"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga336bcf2049069b0aa4a3af1dc932346c">10244</a></span>&#160;<span class="preprocessor">#define PORTB_PCR4                               PORT_PCR_REG(PORTB,4)</span></div><div class="line"><a name="l10245"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4184d122d616112c00eea23fffd4b8ba">10245</a></span>&#160;<span class="preprocessor">#define PORTB_PCR5                               PORT_PCR_REG(PORTB,5)</span></div><div class="line"><a name="l10246"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7ed9998562ee0b920b79d0c918d6f11c">10246</a></span>&#160;<span class="preprocessor">#define PORTB_PCR6                               PORT_PCR_REG(PORTB,6)</span></div><div class="line"><a name="l10247"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gadb974c2a27bb4fdb81ac5f9ef0bd4543">10247</a></span>&#160;<span class="preprocessor">#define PORTB_PCR7                               PORT_PCR_REG(PORTB,7)</span></div><div class="line"><a name="l10248"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4393ec7ccd4ad6c7238e2a7030d220af">10248</a></span>&#160;<span class="preprocessor">#define PORTB_PCR8                               PORT_PCR_REG(PORTB,8)</span></div><div class="line"><a name="l10249"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf1d0502dd6b501bc381182e6698b783a">10249</a></span>&#160;<span class="preprocessor">#define PORTB_PCR9                               PORT_PCR_REG(PORTB,9)</span></div><div class="line"><a name="l10250"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga138a041eb20622dd0d90be1fc5372d08">10250</a></span>&#160;<span class="preprocessor">#define PORTB_PCR10                              PORT_PCR_REG(PORTB,10)</span></div><div class="line"><a name="l10251"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga166cd38bdd9018672a0baa9876092e6b">10251</a></span>&#160;<span class="preprocessor">#define PORTB_PCR11                              PORT_PCR_REG(PORTB,11)</span></div><div class="line"><a name="l10252"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8c0cf837f2c31c8343f61ae72ae073dd">10252</a></span>&#160;<span class="preprocessor">#define PORTB_PCR12                              PORT_PCR_REG(PORTB,12)</span></div><div class="line"><a name="l10253"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gabdbb9cb2e0e2b52753f0bf75e72a1604">10253</a></span>&#160;<span class="preprocessor">#define PORTB_PCR13                              PORT_PCR_REG(PORTB,13)</span></div><div class="line"><a name="l10254"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gadca25885cd63c7586c57c1ea32e3e7e7">10254</a></span>&#160;<span class="preprocessor">#define PORTB_PCR14                              PORT_PCR_REG(PORTB,14)</span></div><div class="line"><a name="l10255"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9a88a05d7500356174ff10e4e6cf59ed">10255</a></span>&#160;<span class="preprocessor">#define PORTB_PCR15                              PORT_PCR_REG(PORTB,15)</span></div><div class="line"><a name="l10256"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga71f05622c369890b9e928f6a1b42e068">10256</a></span>&#160;<span class="preprocessor">#define PORTB_PCR16                              PORT_PCR_REG(PORTB,16)</span></div><div class="line"><a name="l10257"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab1215ef98ba1154d4712e0796bb8ce1b">10257</a></span>&#160;<span class="preprocessor">#define PORTB_PCR17                              PORT_PCR_REG(PORTB,17)</span></div><div class="line"><a name="l10258"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf0734213e15dccdc7b6756da86d7f3de">10258</a></span>&#160;<span class="preprocessor">#define PORTB_PCR18                              PORT_PCR_REG(PORTB,18)</span></div><div class="line"><a name="l10259"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga350d0f2af48e5da843dedd499c0fd003">10259</a></span>&#160;<span class="preprocessor">#define PORTB_PCR19                              PORT_PCR_REG(PORTB,19)</span></div><div class="line"><a name="l10260"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga51aa6628c3f9eb5249cf9c9e6854462d">10260</a></span>&#160;<span class="preprocessor">#define PORTB_PCR20                              PORT_PCR_REG(PORTB,20)</span></div><div class="line"><a name="l10261"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga01b49a684d51a475a202877fceb1e955">10261</a></span>&#160;<span class="preprocessor">#define PORTB_PCR21                              PORT_PCR_REG(PORTB,21)</span></div><div class="line"><a name="l10262"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaeb5876c39a195b96f840f97482f2126e">10262</a></span>&#160;<span class="preprocessor">#define PORTB_PCR22                              PORT_PCR_REG(PORTB,22)</span></div><div class="line"><a name="l10263"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafab15073472995c04103ea5e55174bb4">10263</a></span>&#160;<span class="preprocessor">#define PORTB_PCR23                              PORT_PCR_REG(PORTB,23)</span></div><div class="line"><a name="l10264"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae41cf9013f798490772ca3e5bdf79202">10264</a></span>&#160;<span class="preprocessor">#define PORTB_PCR24                              PORT_PCR_REG(PORTB,24)</span></div><div class="line"><a name="l10265"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac699c336b38fbe3dcf26165e36cf7c2b">10265</a></span>&#160;<span class="preprocessor">#define PORTB_PCR25                              PORT_PCR_REG(PORTB,25)</span></div><div class="line"><a name="l10266"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga06d1ebeefaabab98f96e043b3db7c6eb">10266</a></span>&#160;<span class="preprocessor">#define PORTB_PCR26                              PORT_PCR_REG(PORTB,26)</span></div><div class="line"><a name="l10267"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga3de6d46ba9b59a95cfa8cea7b200863b">10267</a></span>&#160;<span class="preprocessor">#define PORTB_PCR27                              PORT_PCR_REG(PORTB,27)</span></div><div class="line"><a name="l10268"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab6ddd30242408cbdd1560ee3709dd277">10268</a></span>&#160;<span class="preprocessor">#define PORTB_PCR28                              PORT_PCR_REG(PORTB,28)</span></div><div class="line"><a name="l10269"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaeecc2d90ca61237a01ef962f4fe0ac6c">10269</a></span>&#160;<span class="preprocessor">#define PORTB_PCR29                              PORT_PCR_REG(PORTB,29)</span></div><div class="line"><a name="l10270"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad8401cd4071ed9e9a982b3276ec38e35">10270</a></span>&#160;<span class="preprocessor">#define PORTB_PCR30                              PORT_PCR_REG(PORTB,30)</span></div><div class="line"><a name="l10271"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga96f4d8937d7a66dd250b64bdedb656d2">10271</a></span>&#160;<span class="preprocessor">#define PORTB_PCR31                              PORT_PCR_REG(PORTB,31)</span></div><div class="line"><a name="l10272"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga101dc46cb6b1199293c05e709475a898">10272</a></span>&#160;<span class="preprocessor">#define PORTB_GPCLR                              PORT_GPCLR_REG(PORTB)</span></div><div class="line"><a name="l10273"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf981a1f11cba79232df1365b268f2d2a">10273</a></span>&#160;<span class="preprocessor">#define PORTB_GPCHR                              PORT_GPCHR_REG(PORTB)</span></div><div class="line"><a name="l10274"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac96c4ebc1dfc45c025427e4eb1c8a363">10274</a></span>&#160;<span class="preprocessor">#define PORTB_ISFR                               PORT_ISFR_REG(PORTB)</span></div><div class="line"><a name="l10275"></a><span class="lineno">10275</span>&#160;<span class="comment">/* PORTC */</span></div><div class="line"><a name="l10276"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad8614ff2adb409afcdb871899764dee8">10276</a></span>&#160;<span class="preprocessor">#define PORTC_PCR0                               PORT_PCR_REG(PORTC,0)</span></div><div class="line"><a name="l10277"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7082550b4e50e24ac7eb94fa46605314">10277</a></span>&#160;<span class="preprocessor">#define PORTC_PCR1                               PORT_PCR_REG(PORTC,1)</span></div><div class="line"><a name="l10278"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga416c759c368fb16f8ab5b23a594c4fdf">10278</a></span>&#160;<span class="preprocessor">#define PORTC_PCR2                               PORT_PCR_REG(PORTC,2)</span></div><div class="line"><a name="l10279"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8c77ca95b0dbdb3dbc17376bd320ccc7">10279</a></span>&#160;<span class="preprocessor">#define PORTC_PCR3                               PORT_PCR_REG(PORTC,3)</span></div><div class="line"><a name="l10280"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7d809bf9a0b83fe48143a7a334fb43dc">10280</a></span>&#160;<span class="preprocessor">#define PORTC_PCR4                               PORT_PCR_REG(PORTC,4)</span></div><div class="line"><a name="l10281"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad236bd1ea2e60764c7c69e4ac760ac78">10281</a></span>&#160;<span class="preprocessor">#define PORTC_PCR5                               PORT_PCR_REG(PORTC,5)</span></div><div class="line"><a name="l10282"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad68e1e7d06033448b87c4b0beb7cd9e6">10282</a></span>&#160;<span class="preprocessor">#define PORTC_PCR6                               PORT_PCR_REG(PORTC,6)</span></div><div class="line"><a name="l10283"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab1ca12e9771cdab79a5229c86f66a601">10283</a></span>&#160;<span class="preprocessor">#define PORTC_PCR7                               PORT_PCR_REG(PORTC,7)</span></div><div class="line"><a name="l10284"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2c5360d5d40e4d69877546b0aba0ff7b">10284</a></span>&#160;<span class="preprocessor">#define PORTC_PCR8                               PORT_PCR_REG(PORTC,8)</span></div><div class="line"><a name="l10285"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga291011f669d2af89e3cd9cee3e1adfca">10285</a></span>&#160;<span class="preprocessor">#define PORTC_PCR9                               PORT_PCR_REG(PORTC,9)</span></div><div class="line"><a name="l10286"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2fc705bd24e27e799ef1d01105d1c39f">10286</a></span>&#160;<span class="preprocessor">#define PORTC_PCR10                              PORT_PCR_REG(PORTC,10)</span></div><div class="line"><a name="l10287"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad183fd746fc2265552ae7c46cd9a8622">10287</a></span>&#160;<span class="preprocessor">#define PORTC_PCR11                              PORT_PCR_REG(PORTC,11)</span></div><div class="line"><a name="l10288"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9e089d2e3900b6ba3163d55304c8f62e">10288</a></span>&#160;<span class="preprocessor">#define PORTC_PCR12                              PORT_PCR_REG(PORTC,12)</span></div><div class="line"><a name="l10289"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1d493f6e8d2939b06c057a0924798f64">10289</a></span>&#160;<span class="preprocessor">#define PORTC_PCR13                              PORT_PCR_REG(PORTC,13)</span></div><div class="line"><a name="l10290"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga717aa81ade891bfd6521dec474573300">10290</a></span>&#160;<span class="preprocessor">#define PORTC_PCR14                              PORT_PCR_REG(PORTC,14)</span></div><div class="line"><a name="l10291"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga02f8c33e15e3b40eac256432ba921cfa">10291</a></span>&#160;<span class="preprocessor">#define PORTC_PCR15                              PORT_PCR_REG(PORTC,15)</span></div><div class="line"><a name="l10292"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae4f1e40ea5c7098d69cdb3d0be62b75b">10292</a></span>&#160;<span class="preprocessor">#define PORTC_PCR16                              PORT_PCR_REG(PORTC,16)</span></div><div class="line"><a name="l10293"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga90e57a178fd6109e37ee69f2c93c8794">10293</a></span>&#160;<span class="preprocessor">#define PORTC_PCR17                              PORT_PCR_REG(PORTC,17)</span></div><div class="line"><a name="l10294"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga88d7d57f5d5a95ea8c7e11c25112aadf">10294</a></span>&#160;<span class="preprocessor">#define PORTC_PCR18                              PORT_PCR_REG(PORTC,18)</span></div><div class="line"><a name="l10295"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2a7b1b39b8ccef7f26e9099b654fd3a2">10295</a></span>&#160;<span class="preprocessor">#define PORTC_PCR19                              PORT_PCR_REG(PORTC,19)</span></div><div class="line"><a name="l10296"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga892e78f9749f2345310f3fa4c8e078cb">10296</a></span>&#160;<span class="preprocessor">#define PORTC_PCR20                              PORT_PCR_REG(PORTC,20)</span></div><div class="line"><a name="l10297"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf76055a62d1aa9fa3a13ab0782a42679">10297</a></span>&#160;<span class="preprocessor">#define PORTC_PCR21                              PORT_PCR_REG(PORTC,21)</span></div><div class="line"><a name="l10298"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad11274713da2539fcae11226a1ecc43b">10298</a></span>&#160;<span class="preprocessor">#define PORTC_PCR22                              PORT_PCR_REG(PORTC,22)</span></div><div class="line"><a name="l10299"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8af858bcd85a26635a28ef8bcafa904a">10299</a></span>&#160;<span class="preprocessor">#define PORTC_PCR23                              PORT_PCR_REG(PORTC,23)</span></div><div class="line"><a name="l10300"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae0b73409742ef357647d0bc0d4ced533">10300</a></span>&#160;<span class="preprocessor">#define PORTC_PCR24                              PORT_PCR_REG(PORTC,24)</span></div><div class="line"><a name="l10301"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac344ff3a724ae370409e6b0c8bcc4eaa">10301</a></span>&#160;<span class="preprocessor">#define PORTC_PCR25                              PORT_PCR_REG(PORTC,25)</span></div><div class="line"><a name="l10302"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga32f6e79bf736afe0e54a95c94bb73770">10302</a></span>&#160;<span class="preprocessor">#define PORTC_PCR26                              PORT_PCR_REG(PORTC,26)</span></div><div class="line"><a name="l10303"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad11865828a850d14bc218df5acfed550">10303</a></span>&#160;<span class="preprocessor">#define PORTC_PCR27                              PORT_PCR_REG(PORTC,27)</span></div><div class="line"><a name="l10304"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga6acc55b415a1a6c97fcbc7eef892ce6a">10304</a></span>&#160;<span class="preprocessor">#define PORTC_PCR28                              PORT_PCR_REG(PORTC,28)</span></div><div class="line"><a name="l10305"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0902ba8da85d69b0681c47c4ae380f7e">10305</a></span>&#160;<span class="preprocessor">#define PORTC_PCR29                              PORT_PCR_REG(PORTC,29)</span></div><div class="line"><a name="l10306"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2278b13f4a1532887963a0fd10278be4">10306</a></span>&#160;<span class="preprocessor">#define PORTC_PCR30                              PORT_PCR_REG(PORTC,30)</span></div><div class="line"><a name="l10307"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7129764446625d9dd9c47c5331e95767">10307</a></span>&#160;<span class="preprocessor">#define PORTC_PCR31                              PORT_PCR_REG(PORTC,31)</span></div><div class="line"><a name="l10308"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1e03b232aa4c04222b5e0407d237d9f3">10308</a></span>&#160;<span class="preprocessor">#define PORTC_GPCLR                              PORT_GPCLR_REG(PORTC)</span></div><div class="line"><a name="l10309"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gacf318e5fc6b9a304e5285c37641d58f8">10309</a></span>&#160;<span class="preprocessor">#define PORTC_GPCHR                              PORT_GPCHR_REG(PORTC)</span></div><div class="line"><a name="l10310"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2fb75df2147e7f800049dcaa843d9547">10310</a></span>&#160;<span class="preprocessor">#define PORTC_ISFR                               PORT_ISFR_REG(PORTC)</span></div><div class="line"><a name="l10311"></a><span class="lineno">10311</span>&#160;<span class="comment">/* PORTD */</span></div><div class="line"><a name="l10312"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9e25f8f3bd921a0a05ea3ee7a0bf3678">10312</a></span>&#160;<span class="preprocessor">#define PORTD_PCR0                               PORT_PCR_REG(PORTD,0)</span></div><div class="line"><a name="l10313"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga6b9663506afce6178acbca5d16691bf9">10313</a></span>&#160;<span class="preprocessor">#define PORTD_PCR1                               PORT_PCR_REG(PORTD,1)</span></div><div class="line"><a name="l10314"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga311050d96ff12f87e200740e15577c99">10314</a></span>&#160;<span class="preprocessor">#define PORTD_PCR2                               PORT_PCR_REG(PORTD,2)</span></div><div class="line"><a name="l10315"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaae5b9b2768332accd37ea5358050e78f">10315</a></span>&#160;<span class="preprocessor">#define PORTD_PCR3                               PORT_PCR_REG(PORTD,3)</span></div><div class="line"><a name="l10316"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4b635e90b5c605b662abc32096a073b8">10316</a></span>&#160;<span class="preprocessor">#define PORTD_PCR4                               PORT_PCR_REG(PORTD,4)</span></div><div class="line"><a name="l10317"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7c32458208c298511340c95222fa544f">10317</a></span>&#160;<span class="preprocessor">#define PORTD_PCR5                               PORT_PCR_REG(PORTD,5)</span></div><div class="line"><a name="l10318"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad8c46775d625a751d3dd903362b24b83">10318</a></span>&#160;<span class="preprocessor">#define PORTD_PCR6                               PORT_PCR_REG(PORTD,6)</span></div><div class="line"><a name="l10319"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac7fb73cbebfb6246a56abbad9819c81d">10319</a></span>&#160;<span class="preprocessor">#define PORTD_PCR7                               PORT_PCR_REG(PORTD,7)</span></div><div class="line"><a name="l10320"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga88dbcfb92d37f044e83b2d422d550126">10320</a></span>&#160;<span class="preprocessor">#define PORTD_PCR8                               PORT_PCR_REG(PORTD,8)</span></div><div class="line"><a name="l10321"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga507b149b519256b5651a28abca48b89c">10321</a></span>&#160;<span class="preprocessor">#define PORTD_PCR9                               PORT_PCR_REG(PORTD,9)</span></div><div class="line"><a name="l10322"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafd185b927c36db8b675dc463d1e9ee3f">10322</a></span>&#160;<span class="preprocessor">#define PORTD_PCR10                              PORT_PCR_REG(PORTD,10)</span></div><div class="line"><a name="l10323"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga18b90a8cd73e7ef3aa372347d6694752">10323</a></span>&#160;<span class="preprocessor">#define PORTD_PCR11                              PORT_PCR_REG(PORTD,11)</span></div><div class="line"><a name="l10324"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga83aa303dcf29fc3513244ad8f6e5ed8b">10324</a></span>&#160;<span class="preprocessor">#define PORTD_PCR12                              PORT_PCR_REG(PORTD,12)</span></div><div class="line"><a name="l10325"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac146314fb6f03302535915823dd8c6ad">10325</a></span>&#160;<span class="preprocessor">#define PORTD_PCR13                              PORT_PCR_REG(PORTD,13)</span></div><div class="line"><a name="l10326"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga82d09f368a75ca63ce65419aa1946e95">10326</a></span>&#160;<span class="preprocessor">#define PORTD_PCR14                              PORT_PCR_REG(PORTD,14)</span></div><div class="line"><a name="l10327"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9a292ce38258bb8a5ff0f067c3cf0c30">10327</a></span>&#160;<span class="preprocessor">#define PORTD_PCR15                              PORT_PCR_REG(PORTD,15)</span></div><div class="line"><a name="l10328"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa6f7a18ff023bc4648748f24b355b47e">10328</a></span>&#160;<span class="preprocessor">#define PORTD_PCR16                              PORT_PCR_REG(PORTD,16)</span></div><div class="line"><a name="l10329"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8e32074e3f9fcd33eb28e5f44584dabc">10329</a></span>&#160;<span class="preprocessor">#define PORTD_PCR17                              PORT_PCR_REG(PORTD,17)</span></div><div class="line"><a name="l10330"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga194e166936bdb8d28763452b24500b3a">10330</a></span>&#160;<span class="preprocessor">#define PORTD_PCR18                              PORT_PCR_REG(PORTD,18)</span></div><div class="line"><a name="l10331"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4bfa5360db8b3c41c4513930eace492d">10331</a></span>&#160;<span class="preprocessor">#define PORTD_PCR19                              PORT_PCR_REG(PORTD,19)</span></div><div class="line"><a name="l10332"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7dfaf1b1803800534255352fcc6675b2">10332</a></span>&#160;<span class="preprocessor">#define PORTD_PCR20                              PORT_PCR_REG(PORTD,20)</span></div><div class="line"><a name="l10333"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac1ac435b6b47851d5bf891ef6f9de710">10333</a></span>&#160;<span class="preprocessor">#define PORTD_PCR21                              PORT_PCR_REG(PORTD,21)</span></div><div class="line"><a name="l10334"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga41c5aad4e7fc502f09f78287aac48b10">10334</a></span>&#160;<span class="preprocessor">#define PORTD_PCR22                              PORT_PCR_REG(PORTD,22)</span></div><div class="line"><a name="l10335"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae8a724a1035653a20e1d8191a7ebe3e1">10335</a></span>&#160;<span class="preprocessor">#define PORTD_PCR23                              PORT_PCR_REG(PORTD,23)</span></div><div class="line"><a name="l10336"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa7d921ea9efbcec51e12efc4173d234b">10336</a></span>&#160;<span class="preprocessor">#define PORTD_PCR24                              PORT_PCR_REG(PORTD,24)</span></div><div class="line"><a name="l10337"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf49fba519fc0c8d194804e8b384d155f">10337</a></span>&#160;<span class="preprocessor">#define PORTD_PCR25                              PORT_PCR_REG(PORTD,25)</span></div><div class="line"><a name="l10338"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga465c59b8a18414945e48f990504fd2b3">10338</a></span>&#160;<span class="preprocessor">#define PORTD_PCR26                              PORT_PCR_REG(PORTD,26)</span></div><div class="line"><a name="l10339"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga15cac4d6ca59de92e4737d6ab1e67709">10339</a></span>&#160;<span class="preprocessor">#define PORTD_PCR27                              PORT_PCR_REG(PORTD,27)</span></div><div class="line"><a name="l10340"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0b9914d003319e03cd7f9396ab67c88b">10340</a></span>&#160;<span class="preprocessor">#define PORTD_PCR28                              PORT_PCR_REG(PORTD,28)</span></div><div class="line"><a name="l10341"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad96705c7e6b9ecf029ea7c24d0b7fa8f">10341</a></span>&#160;<span class="preprocessor">#define PORTD_PCR29                              PORT_PCR_REG(PORTD,29)</span></div><div class="line"><a name="l10342"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga376fb193c053554a0e9fbc3baab82ef2">10342</a></span>&#160;<span class="preprocessor">#define PORTD_PCR30                              PORT_PCR_REG(PORTD,30)</span></div><div class="line"><a name="l10343"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaea0c29bd1fdc1516a4e3e2b915489ed5">10343</a></span>&#160;<span class="preprocessor">#define PORTD_PCR31                              PORT_PCR_REG(PORTD,31)</span></div><div class="line"><a name="l10344"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1b7509bbf10e73bcfb5f5d4b8ea0e822">10344</a></span>&#160;<span class="preprocessor">#define PORTD_GPCLR                              PORT_GPCLR_REG(PORTD)</span></div><div class="line"><a name="l10345"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga04ce259479d85387eb0b563ebc28ef15">10345</a></span>&#160;<span class="preprocessor">#define PORTD_GPCHR                              PORT_GPCHR_REG(PORTD)</span></div><div class="line"><a name="l10346"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafc129a78d36fd096cbf356ddabc9381b">10346</a></span>&#160;<span class="preprocessor">#define PORTD_ISFR                               PORT_ISFR_REG(PORTD)</span></div><div class="line"><a name="l10347"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga81100c07fadcc7effe722b3063af5971">10347</a></span>&#160;<span class="preprocessor">#define PORTD_DFER                               PORT_DFER_REG(PORTD)</span></div><div class="line"><a name="l10348"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac4c26c78fa0ee070480409d38606a063">10348</a></span>&#160;<span class="preprocessor">#define PORTD_DFCR                               PORT_DFCR_REG(PORTD)</span></div><div class="line"><a name="l10349"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga3b4c65646f896d33fd63f8eb80378f4b">10349</a></span>&#160;<span class="preprocessor">#define PORTD_DFWR                               PORT_DFWR_REG(PORTD)</span></div><div class="line"><a name="l10350"></a><span class="lineno">10350</span>&#160;<span class="comment">/* PORTE */</span></div><div class="line"><a name="l10351"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad32634fb81793a5e3afa5af512343d27">10351</a></span>&#160;<span class="preprocessor">#define PORTE_PCR0                               PORT_PCR_REG(PORTE,0)</span></div><div class="line"><a name="l10352"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaca39a711c323bb32880758aceacf7ee2">10352</a></span>&#160;<span class="preprocessor">#define PORTE_PCR1                               PORT_PCR_REG(PORTE,1)</span></div><div class="line"><a name="l10353"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga05269a022c880053a7c3ce32854bb7cd">10353</a></span>&#160;<span class="preprocessor">#define PORTE_PCR2                               PORT_PCR_REG(PORTE,2)</span></div><div class="line"><a name="l10354"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2d66f58e8020cc01d8e1efcbc7616959">10354</a></span>&#160;<span class="preprocessor">#define PORTE_PCR3                               PORT_PCR_REG(PORTE,3)</span></div><div class="line"><a name="l10355"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9c647a6aa20b1a8e71a5cd48027e8bc2">10355</a></span>&#160;<span class="preprocessor">#define PORTE_PCR4                               PORT_PCR_REG(PORTE,4)</span></div><div class="line"><a name="l10356"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae337a6e6c424b4801e80c6932acdd425">10356</a></span>&#160;<span class="preprocessor">#define PORTE_PCR5                               PORT_PCR_REG(PORTE,5)</span></div><div class="line"><a name="l10357"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac08bd4695b4fab2f86c51c4335d36182">10357</a></span>&#160;<span class="preprocessor">#define PORTE_PCR6                               PORT_PCR_REG(PORTE,6)</span></div><div class="line"><a name="l10358"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae277fe807f32db98e5d46000c450f52a">10358</a></span>&#160;<span class="preprocessor">#define PORTE_PCR7                               PORT_PCR_REG(PORTE,7)</span></div><div class="line"><a name="l10359"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga17d9629095af89dd3c23617ef086870f">10359</a></span>&#160;<span class="preprocessor">#define PORTE_PCR8                               PORT_PCR_REG(PORTE,8)</span></div><div class="line"><a name="l10360"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae47d538d3ecb0ef5372a27da8ac06b02">10360</a></span>&#160;<span class="preprocessor">#define PORTE_PCR9                               PORT_PCR_REG(PORTE,9)</span></div><div class="line"><a name="l10361"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafb0b2c8b7e092fb7c7b3a74f0a6e9039">10361</a></span>&#160;<span class="preprocessor">#define PORTE_PCR10                              PORT_PCR_REG(PORTE,10)</span></div><div class="line"><a name="l10362"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga068dab85249fce52f5907b3227b9f8d0">10362</a></span>&#160;<span class="preprocessor">#define PORTE_PCR11                              PORT_PCR_REG(PORTE,11)</span></div><div class="line"><a name="l10363"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga81e11992b3fe5447935b703960921264">10363</a></span>&#160;<span class="preprocessor">#define PORTE_PCR12                              PORT_PCR_REG(PORTE,12)</span></div><div class="line"><a name="l10364"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab78240e66f23882be01c5809d7a1ecb8">10364</a></span>&#160;<span class="preprocessor">#define PORTE_PCR13                              PORT_PCR_REG(PORTE,13)</span></div><div class="line"><a name="l10365"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad1f36f9a15f337406e5a76d78feb7cf7">10365</a></span>&#160;<span class="preprocessor">#define PORTE_PCR14                              PORT_PCR_REG(PORTE,14)</span></div><div class="line"><a name="l10366"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa9df7b4c6ac8662e38632637550e278d">10366</a></span>&#160;<span class="preprocessor">#define PORTE_PCR15                              PORT_PCR_REG(PORTE,15)</span></div><div class="line"><a name="l10367"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab4a94997083cbbe9b3bd577b027c4074">10367</a></span>&#160;<span class="preprocessor">#define PORTE_PCR16                              PORT_PCR_REG(PORTE,16)</span></div><div class="line"><a name="l10368"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga71197a3c869fab641c16660c621deb6c">10368</a></span>&#160;<span class="preprocessor">#define PORTE_PCR17                              PORT_PCR_REG(PORTE,17)</span></div><div class="line"><a name="l10369"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9efa70f8e8ce6b38adf7863b75e5a920">10369</a></span>&#160;<span class="preprocessor">#define PORTE_PCR18                              PORT_PCR_REG(PORTE,18)</span></div><div class="line"><a name="l10370"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gabfe1ae3637e9a87f195f49cee71fb9e7">10370</a></span>&#160;<span class="preprocessor">#define PORTE_PCR19                              PORT_PCR_REG(PORTE,19)</span></div><div class="line"><a name="l10371"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaca6463f933e61559756ea0b1ef5b641e">10371</a></span>&#160;<span class="preprocessor">#define PORTE_PCR20                              PORT_PCR_REG(PORTE,20)</span></div><div class="line"><a name="l10372"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaba81430d802711339d820b34c84ae750">10372</a></span>&#160;<span class="preprocessor">#define PORTE_PCR21                              PORT_PCR_REG(PORTE,21)</span></div><div class="line"><a name="l10373"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaaf70576744499da6f10814150841d0fc">10373</a></span>&#160;<span class="preprocessor">#define PORTE_PCR22                              PORT_PCR_REG(PORTE,22)</span></div><div class="line"><a name="l10374"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab90d37c96dc52fad1fa7aec957cb5020">10374</a></span>&#160;<span class="preprocessor">#define PORTE_PCR23                              PORT_PCR_REG(PORTE,23)</span></div><div class="line"><a name="l10375"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1afd5cfc6839a823d869a83912591e5f">10375</a></span>&#160;<span class="preprocessor">#define PORTE_PCR24                              PORT_PCR_REG(PORTE,24)</span></div><div class="line"><a name="l10376"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae185e705cd508c68c622c05fc8d40c89">10376</a></span>&#160;<span class="preprocessor">#define PORTE_PCR25                              PORT_PCR_REG(PORTE,25)</span></div><div class="line"><a name="l10377"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7f8928364e061d268a63ac275e390953">10377</a></span>&#160;<span class="preprocessor">#define PORTE_PCR26                              PORT_PCR_REG(PORTE,26)</span></div><div class="line"><a name="l10378"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf4c63051daa8881e0eab27cda68af055">10378</a></span>&#160;<span class="preprocessor">#define PORTE_PCR27                              PORT_PCR_REG(PORTE,27)</span></div><div class="line"><a name="l10379"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gacaec18d48634081f1056c0bae867c9ed">10379</a></span>&#160;<span class="preprocessor">#define PORTE_PCR28                              PORT_PCR_REG(PORTE,28)</span></div><div class="line"><a name="l10380"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0ff38342e56f83e82f3c60d8d3af27cf">10380</a></span>&#160;<span class="preprocessor">#define PORTE_PCR29                              PORT_PCR_REG(PORTE,29)</span></div><div class="line"><a name="l10381"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga527af4bcbcbf3b9e3daa1ba78f607519">10381</a></span>&#160;<span class="preprocessor">#define PORTE_PCR30                              PORT_PCR_REG(PORTE,30)</span></div><div class="line"><a name="l10382"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga41e89f40d3263399e7eb2f50b3016436">10382</a></span>&#160;<span class="preprocessor">#define PORTE_PCR31                              PORT_PCR_REG(PORTE,31)</span></div><div class="line"><a name="l10383"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2a40993bff75d288fa0f586934fea8f7">10383</a></span>&#160;<span class="preprocessor">#define PORTE_GPCLR                              PORT_GPCLR_REG(PORTE)</span></div><div class="line"><a name="l10384"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga65eb4d422acfbde2908e313ee14b4765">10384</a></span>&#160;<span class="preprocessor">#define PORTE_GPCHR                              PORT_GPCHR_REG(PORTE)</span></div><div class="line"><a name="l10385"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gacc7c4484dfe963d5c8c8e6ea7159bae4">10385</a></span>&#160;<span class="preprocessor">#define PORTE_ISFR                               PORT_ISFR_REG(PORTE)</span></div><div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;</div><div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;<span class="comment">/* PORT - Register array accessors */</span></div><div class="line"><a name="l10388"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac2ebdce0bb5372b6216eb66b0299c8d6">10388</a></span>&#160;<span class="preprocessor">#define PORTA_PCR(index)                         PORT_PCR_REG(PORTA,index)</span></div><div class="line"><a name="l10389"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4b01c5065231a73f13aab0bc2a0de4b3">10389</a></span>&#160;<span class="preprocessor">#define PORTB_PCR(index)                         PORT_PCR_REG(PORTB,index)</span></div><div class="line"><a name="l10390"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga75241e82a338f32753a385c88421a30e">10390</a></span>&#160;<span class="preprocessor">#define PORTC_PCR(index)                         PORT_PCR_REG(PORTC,index)</span></div><div class="line"><a name="l10391"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf8baf1fbb9a157629a0482476cd07a68">10391</a></span>&#160;<span class="preprocessor">#define PORTD_PCR(index)                         PORT_PCR_REG(PORTD,index)</span></div><div class="line"><a name="l10392"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf631c8cdff059152b15250d1fe08862c">10392</a></span>&#160;<span class="preprocessor">#define PORTE_PCR(index)                         PORT_PCR_REG(PORTE,index)</span></div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;</div><div class="line"><a name="l10398"></a><span class="lineno">10398</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10402"></a><span class="lineno">10402</span>&#160;</div><div class="line"><a name="l10403"></a><span class="lineno">10403</span>&#160;</div><div class="line"><a name="l10404"></a><span class="lineno">10404</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10405"></a><span class="lineno">10405</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div><div class="line"><a name="l10406"></a><span class="lineno">10406</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;</div><div class="line"><a name="l10414"></a><span class="lineno">10414</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t SRS0;                               </div><div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t SRS1;                               </div><div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RPFC;                               </div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RPFW;                               </div><div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t MR;                                 </div><div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;} <a class="code" href="struct_r_c_m___type.html">RCM_Type</a>, *<a class="code" href="group___r_c_m___peripheral___access___layer.html#gac95728e1838541dba02817daa27f147a">RCM_MemMapPtr</a>;</div><div class="line"><a name="l10423"></a><span class="lineno">10423</span>&#160;</div><div class="line"><a name="l10424"></a><span class="lineno">10424</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div><div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;</div><div class="line"><a name="l10434"></a><span class="lineno">10434</span>&#160;<span class="comment">/* RCM - Register accessors */</span></div><div class="line"><a name="l10435"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#gab75f78e13fd4a015cada6728b29c681c">10435</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_REG(base)                       ((base)-&gt;SRS0)</span></div><div class="line"><a name="l10436"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga6b4794a4c891e1ede19dc7a446870489">10436</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_REG(base)                       ((base)-&gt;SRS1)</span></div><div class="line"><a name="l10437"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga361aa484c058d992d93d6f61316029f3">10437</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_REG(base)                       ((base)-&gt;RPFC)</span></div><div class="line"><a name="l10438"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga0be970e23a295c11f2e80b9f83ae4dbe">10438</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_REG(base)                       ((base)-&gt;RPFW)</span></div><div class="line"><a name="l10439"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga9f44c7b140bd2f4cf7b9452299bc8a73">10439</a></span>&#160;<span class="preprocessor">#define RCM_MR_REG(base)                         ((base)-&gt;MR)</span></div><div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;</div><div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;</div><div class="line"><a name="l10446"></a><span class="lineno">10446</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10447"></a><span class="lineno">10447</span>&#160;<span class="comment">   -- RCM Register Masks</span></div><div class="line"><a name="l10448"></a><span class="lineno">10448</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;</div><div class="line"><a name="l10455"></a><span class="lineno">10455</span>&#160;<span class="comment">/* SRS0 Bit Fields */</span></div><div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gacdeb6976064d599d6cd063b26a25dbda">10456</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     0x1u</span></div><div class="line"><a name="l10457"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2e140fc50106a6145cffe4b72671bbc2">10457</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    0</span></div><div class="line"><a name="l10458"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4de74187b3bcc5b40a526b3ab5afda88">10458</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_MASK                        0x2u</span></div><div class="line"><a name="l10459"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad3f4cb02d84182ddd0933dc93e1ec4ba">10459</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       1</span></div><div class="line"><a name="l10460"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0983314adae781518e2481ae518e14d8">10460</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_MASK                        0x4u</span></div><div class="line"><a name="l10461"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga87c1e113b052d6c10c450973efa74eb7">10461</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       2</span></div><div class="line"><a name="l10462"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0db6908ad880d9f7fd190fbb6922adda">10462</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_MASK                        0x8u</span></div><div class="line"><a name="l10463"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga95ccd3811dd00bd56b397939db9b248d">10463</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOL_SHIFT                       3</span></div><div class="line"><a name="l10464"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad203634bcb298bf54a3d5cce5c378a7e">10464</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       0x20u</span></div><div class="line"><a name="l10465"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac989a90d61cdfb7e612c212a3f6d06d8">10465</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      5</span></div><div class="line"><a name="l10466"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab94707d2e91618c8c803dfa2d8df4e7b">10466</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_MASK                        0x40u</span></div><div class="line"><a name="l10467"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1c1ae6946300c9f33bf5575d45d2b862">10467</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       6</span></div><div class="line"><a name="l10468"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad172e7645b5b6a0c5a2ff91db3087f7e">10468</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_MASK                        0x80u</span></div><div class="line"><a name="l10469"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga98b995f8d56d338b315d6750072474ff">10469</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       7</span></div><div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160;<span class="comment">/* SRS1 Bit Fields */</span></div><div class="line"><a name="l10471"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga636e5479adb4c5dba899a740ca14af5f">10471</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_JTAG_MASK                       0x1u</span></div><div class="line"><a name="l10472"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1184957c2244e1d98aed4a802ca8534d">10472</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_JTAG_SHIFT                      0</span></div><div class="line"><a name="l10473"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4f7c4ce64c13c55fc0c7aaea3a702a03">10473</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     0x2u</span></div><div class="line"><a name="l10474"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga71f857503a2b2d2e0c30d4762e89a8d8">10474</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    1</span></div><div class="line"><a name="l10475"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga72f541acd2a0992ad0d1d089c694ad5f">10475</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_MASK                         0x4u</span></div><div class="line"><a name="l10476"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7e554c1ae96dae684fbc81204283f86c">10476</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        2</span></div><div class="line"><a name="l10477"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6af4d8ed2135b602de575373f22b1af8">10477</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     0x8u</span></div><div class="line"><a name="l10478"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga91611da7546b27a939e92926f378229f">10478</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    3</span></div><div class="line"><a name="l10479"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaaff7d7a53676535a98915b174b862435">10479</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_EZPT_MASK                       0x10u</span></div><div class="line"><a name="l10480"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga709ca27033c866f17c9e80ccf6df88b6">10480</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_EZPT_SHIFT                      4</span></div><div class="line"><a name="l10481"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa09459c8ed6200a5828221f9d15656d3">10481</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    0x20u</span></div><div class="line"><a name="l10482"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab30a0b3f954edb8a480649686bd208fb">10482</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   5</span></div><div class="line"><a name="l10483"></a><span class="lineno">10483</span>&#160;<span class="comment">/* RPFC Bit Fields */</span></div><div class="line"><a name="l10484"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga36e0fc448dc94b90314dd6dd2dd41763">10484</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  0x3u</span></div><div class="line"><a name="l10485"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad869b7629ba10023abe459d7293fd281">10485</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 0</span></div><div class="line"><a name="l10486"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9e84ee177022331e8509773374670eca">10486</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSRW_SHIFT))&amp;RCM_RPFC_RSTFLTSRW_MASK)</span></div><div class="line"><a name="l10487"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadfb0f8132fbbc978c9756a2adfbf2ed0">10487</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   0x4u</span></div><div class="line"><a name="l10488"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4c39eb26fa537bf5e4e6b0ea82ffaeb2">10488</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  2</span></div><div class="line"><a name="l10489"></a><span class="lineno">10489</span>&#160;<span class="comment">/* RPFW Bit Fields */</span></div><div class="line"><a name="l10490"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga60f29f78d245476ae9716d81b5728739">10490</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  0x1Fu</span></div><div class="line"><a name="l10491"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga489d9757284af48af000b769d36bf21a">10491</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 0</span></div><div class="line"><a name="l10492"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2b2127fc8187199672452ef9f62f6a89">10492</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFW_RSTFLTSEL_SHIFT))&amp;RCM_RPFW_RSTFLTSEL_MASK)</span></div><div class="line"><a name="l10493"></a><span class="lineno">10493</span>&#160;<span class="comment">/* MR Bit Fields */</span></div><div class="line"><a name="l10494"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga16d5d09d05454765c2097d0728ba9494">10494</a></span>&#160;<span class="preprocessor">#define RCM_MR_EZP_MS_MASK                       0x2u</span></div><div class="line"><a name="l10495"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3fd9237201ed39d58be104c022385815">10495</a></span>&#160;<span class="preprocessor">#define RCM_MR_EZP_MS_SHIFT                      1</span></div><div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div><div class="line"><a name="l10500"></a><span class="lineno">10500</span>&#160;</div><div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;</div><div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l10504"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga0f155ee1b03b8a20749da74c4f19d34d">10504</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div><div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;</div><div class="line"><a name="l10506"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaa5c5e6af3b266654facbd52caa0b8874">10506</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div><div class="line"><a name="l10507"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga25ab3aa8d593d455ed36a52c77f88234">10507</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTR                             (RCM)</span></div><div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;</div><div class="line"><a name="l10509"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaf3db57eb66e9dc48fcac7ebf4e6884c6">10509</a></span>&#160;<span class="preprocessor">#define RCM_BASE_ADDRS                           { RCM_BASE }</span></div><div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160;</div><div class="line"><a name="l10511"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gad8549fec4a09b0b485983beadfc3a5fb">10511</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM }</span></div><div class="line"><a name="l10512"></a><span class="lineno">10512</span>&#160;</div><div class="line"><a name="l10513"></a><span class="lineno">10513</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10514"></a><span class="lineno">10514</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div><div class="line"><a name="l10515"></a><span class="lineno">10515</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10516"></a><span class="lineno">10516</span>&#160;</div><div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;<span class="comment">/* RCM - Register instance definitions */</span></div><div class="line"><a name="l10524"></a><span class="lineno">10524</span>&#160;<span class="comment">/* RCM */</span></div><div class="line"><a name="l10525"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#gaae0200bfd0eb1d7f7fd0d142c21fe92a">10525</a></span>&#160;<span class="preprocessor">#define RCM_SRS0                                 RCM_SRS0_REG(RCM)</span></div><div class="line"><a name="l10526"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#gaa2e190bc843511a82e9ec826029fbaaa">10526</a></span>&#160;<span class="preprocessor">#define RCM_SRS1                                 RCM_SRS1_REG(RCM)</span></div><div class="line"><a name="l10527"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga1c19f66051e218d534efc33ec09cc461">10527</a></span>&#160;<span class="preprocessor">#define RCM_RPFC                                 RCM_RPFC_REG(RCM)</span></div><div class="line"><a name="l10528"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga4cf7545d65e6e6c3e1848b7687d8f367">10528</a></span>&#160;<span class="preprocessor">#define RCM_RPFW                                 RCM_RPFW_REG(RCM)</span></div><div class="line"><a name="l10529"></a><span class="lineno"><a class="line" href="group___r_c_m___register___accessor___macros.html#ga98ac6d022fbfe501bcc3555e2cd2ebbe">10529</a></span>&#160;<span class="preprocessor">#define RCM_MR                                   RCM_MR_REG(RCM)</span></div><div class="line"><a name="l10530"></a><span class="lineno">10530</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l10534"></a><span class="lineno">10534</span>&#160;</div><div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160; <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10539"></a><span class="lineno">10539</span>&#160;</div><div class="line"><a name="l10540"></a><span class="lineno">10540</span>&#160;</div><div class="line"><a name="l10541"></a><span class="lineno">10541</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10542"></a><span class="lineno">10542</span>&#160;<span class="comment">   -- RFSYS Peripheral Access Layer</span></div><div class="line"><a name="l10543"></a><span class="lineno">10543</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10544"></a><span class="lineno">10544</span>&#160;</div><div class="line"><a name="l10551"></a><span class="lineno">10551</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10552"></a><span class="lineno">10552</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8];                            </div><div class="line"><a name="l10553"></a><span class="lineno">10553</span>&#160;} <a class="code" href="struct_r_f_s_y_s___type.html">RFSYS_Type</a>, *<a class="code" href="group___r_f_s_y_s___peripheral___access___layer.html#ga28fd539aaa87143571f3f1a237872673">RFSYS_MemMapPtr</a>;</div><div class="line"><a name="l10554"></a><span class="lineno">10554</span>&#160;</div><div class="line"><a name="l10555"></a><span class="lineno">10555</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10556"></a><span class="lineno">10556</span>&#160;<span class="comment">   -- RFSYS - Register accessor macros</span></div><div class="line"><a name="l10557"></a><span class="lineno">10557</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10558"></a><span class="lineno">10558</span>&#160;</div><div class="line"><a name="l10565"></a><span class="lineno">10565</span>&#160;<span class="comment">/* RFSYS - Register accessors */</span></div><div class="line"><a name="l10566"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#ga36edbfa031a900d1d306d1beb5fdb8ba">10566</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_REG(base,index)                ((base)-&gt;REG[index])</span></div><div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160; <span class="comment">/* end of group RFSYS_Register_Accessor_Macros */</span></div><div class="line"><a name="l10571"></a><span class="lineno">10571</span>&#160;</div><div class="line"><a name="l10572"></a><span class="lineno">10572</span>&#160;</div><div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10574"></a><span class="lineno">10574</span>&#160;<span class="comment">   -- RFSYS Register Masks</span></div><div class="line"><a name="l10575"></a><span class="lineno">10575</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;</div><div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;<span class="comment">/* REG Bit Fields */</span></div><div class="line"><a name="l10583"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga2fe64579aaef18ce266e3d6c316d3241">10583</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_MASK                        0xFFu</span></div><div class="line"><a name="l10584"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaab45c60c0a8e5edb59537ee2bcb2bbcf">10584</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_SHIFT                       0</span></div><div class="line"><a name="l10585"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaf197b94e2d03011c483dee604724cfda">10585</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LL_SHIFT))&amp;RFSYS_REG_LL_MASK)</span></div><div class="line"><a name="l10586"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9f8ddcb45324c34fd2d19417b8b13d11">10586</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_MASK                        0xFF00u</span></div><div class="line"><a name="l10587"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gabe96c857aab7668805c1fb3ea46693bf">10587</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_SHIFT                       8</span></div><div class="line"><a name="l10588"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9b8cd1814fd5957849b91bfd1bdf6ac6">10588</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LH_SHIFT))&amp;RFSYS_REG_LH_MASK)</span></div><div class="line"><a name="l10589"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga063f595b6c7267627c96048590611cc1">10589</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_MASK                        0xFF0000u</span></div><div class="line"><a name="l10590"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gabc34a2d1963a697d1a773a8981a063f5">10590</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_SHIFT                       16</span></div><div class="line"><a name="l10591"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaea8beedf47675b6b2c630526a03d90e5">10591</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HL_SHIFT))&amp;RFSYS_REG_HL_MASK)</span></div><div class="line"><a name="l10592"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gae1fb55483b3d79a2e74d0c1ad4e57d51">10592</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_MASK                        0xFF000000u</span></div><div class="line"><a name="l10593"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gae78b067bd28db1d0ff57015f300312fb">10593</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_SHIFT                       24</span></div><div class="line"><a name="l10594"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9724177c60594bb3a22f13e9ef7de07c">10594</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HH_SHIFT))&amp;RFSYS_REG_HH_MASK)</span></div><div class="line"><a name="l10595"></a><span class="lineno">10595</span>&#160; <span class="comment">/* end of group RFSYS_Register_Masks */</span></div><div class="line"><a name="l10599"></a><span class="lineno">10599</span>&#160;</div><div class="line"><a name="l10600"></a><span class="lineno">10600</span>&#160;</div><div class="line"><a name="l10601"></a><span class="lineno">10601</span>&#160;<span class="comment">/* RFSYS - Peripheral instance base addresses */</span></div><div class="line"><a name="l10603"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral___access___layer.html#ga742dcff49e1d900ccc5fb6d716dac969">10603</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE                               (0x40041000u)</span></div><div class="line"><a name="l10604"></a><span class="lineno">10604</span>&#160;</div><div class="line"><a name="l10605"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral___access___layer.html#ga83a5a75f5421c69ce93437b8be3c1144">10605</a></span>&#160;<span class="preprocessor">#define RFSYS                                    ((RFSYS_Type *)RFSYS_BASE)</span></div><div class="line"><a name="l10606"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral___access___layer.html#ga2dab66eae1abcaf22879dbce661ea2fa">10606</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_PTR                           (RFSYS)</span></div><div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;</div><div class="line"><a name="l10608"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral___access___layer.html#ga65742e072e59ddefb5bc976bbd6f517b">10608</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_ADDRS                         { RFSYS_BASE }</span></div><div class="line"><a name="l10609"></a><span class="lineno">10609</span>&#160;</div><div class="line"><a name="l10610"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral___access___layer.html#ga59f6caa8732744ac3a9f91828ec2daa1">10610</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_PTRS                          { RFSYS }</span></div><div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160;</div><div class="line"><a name="l10612"></a><span class="lineno">10612</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10613"></a><span class="lineno">10613</span>&#160;<span class="comment">   -- RFSYS - Register accessor macros</span></div><div class="line"><a name="l10614"></a><span class="lineno">10614</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10615"></a><span class="lineno">10615</span>&#160;</div><div class="line"><a name="l10622"></a><span class="lineno">10622</span>&#160;<span class="comment">/* RFSYS - Register instance definitions */</span></div><div class="line"><a name="l10623"></a><span class="lineno">10623</span>&#160;<span class="comment">/* RFSYS */</span></div><div class="line"><a name="l10624"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#gac8659efbc5335c7c55ce700f560e641f">10624</a></span>&#160;<span class="preprocessor">#define RFSYS_REG0                               RFSYS_REG_REG(RFSYS,0)</span></div><div class="line"><a name="l10625"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#ga20ef6da127caf2238db5623847eb2ada">10625</a></span>&#160;<span class="preprocessor">#define RFSYS_REG1                               RFSYS_REG_REG(RFSYS,1)</span></div><div class="line"><a name="l10626"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#gaae849d61adc6c407683197d3dd93e2b8">10626</a></span>&#160;<span class="preprocessor">#define RFSYS_REG2                               RFSYS_REG_REG(RFSYS,2)</span></div><div class="line"><a name="l10627"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#ga66bdcfc079cddd40f67493cf57742ec4">10627</a></span>&#160;<span class="preprocessor">#define RFSYS_REG3                               RFSYS_REG_REG(RFSYS,3)</span></div><div class="line"><a name="l10628"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#ga8f8a2de06cf7074438ebea8a462951ca">10628</a></span>&#160;<span class="preprocessor">#define RFSYS_REG4                               RFSYS_REG_REG(RFSYS,4)</span></div><div class="line"><a name="l10629"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#gae851bc5789c9c81d359e77dd56f7ae08">10629</a></span>&#160;<span class="preprocessor">#define RFSYS_REG5                               RFSYS_REG_REG(RFSYS,5)</span></div><div class="line"><a name="l10630"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#ga1fec8a3f3c899d0e91a212d5d8d60e0e">10630</a></span>&#160;<span class="preprocessor">#define RFSYS_REG6                               RFSYS_REG_REG(RFSYS,6)</span></div><div class="line"><a name="l10631"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#gaf25af9e067ebffe9129b6fb10078aa85">10631</a></span>&#160;<span class="preprocessor">#define RFSYS_REG7                               RFSYS_REG_REG(RFSYS,7)</span></div><div class="line"><a name="l10632"></a><span class="lineno">10632</span>&#160;</div><div class="line"><a name="l10633"></a><span class="lineno">10633</span>&#160;<span class="comment">/* RFSYS - Register array accessors */</span></div><div class="line"><a name="l10634"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#ga78ce264b3749af3e7c694e856b61c4dd">10634</a></span>&#160;<span class="preprocessor">#define RFSYS_REG(index)                         RFSYS_REG_REG(RFSYS,index)</span></div><div class="line"><a name="l10635"></a><span class="lineno">10635</span>&#160; <span class="comment">/* end of group RFSYS_Register_Accessor_Macros */</span></div><div class="line"><a name="l10639"></a><span class="lineno">10639</span>&#160;</div><div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160; <span class="comment">/* end of group RFSYS_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10644"></a><span class="lineno">10644</span>&#160;</div><div class="line"><a name="l10645"></a><span class="lineno">10645</span>&#160;</div><div class="line"><a name="l10646"></a><span class="lineno">10646</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10647"></a><span class="lineno">10647</span>&#160;<span class="comment">   -- RFVBAT Peripheral Access Layer</span></div><div class="line"><a name="l10648"></a><span class="lineno">10648</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10649"></a><span class="lineno">10649</span>&#160;</div><div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REG[8];                            </div><div class="line"><a name="l10658"></a><span class="lineno">10658</span>&#160;} <a class="code" href="struct_r_f_v_b_a_t___type.html">RFVBAT_Type</a>, *<a class="code" href="group___r_f_v_b_a_t___peripheral___access___layer.html#gabf304ee10a237c193313f72667b2b34a">RFVBAT_MemMapPtr</a>;</div><div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;</div><div class="line"><a name="l10660"></a><span class="lineno">10660</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10661"></a><span class="lineno">10661</span>&#160;<span class="comment">   -- RFVBAT - Register accessor macros</span></div><div class="line"><a name="l10662"></a><span class="lineno">10662</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10663"></a><span class="lineno">10663</span>&#160;</div><div class="line"><a name="l10670"></a><span class="lineno">10670</span>&#160;<span class="comment">/* RFVBAT - Register accessors */</span></div><div class="line"><a name="l10671"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#gacf2bd7e40406e90d975e9ff55ead11d6">10671</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_REG(base,index)               ((base)-&gt;REG[index])</span></div><div class="line"><a name="l10672"></a><span class="lineno">10672</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Accessor_Macros */</span></div><div class="line"><a name="l10676"></a><span class="lineno">10676</span>&#160;</div><div class="line"><a name="l10677"></a><span class="lineno">10677</span>&#160;</div><div class="line"><a name="l10678"></a><span class="lineno">10678</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10679"></a><span class="lineno">10679</span>&#160;<span class="comment">   -- RFVBAT Register Masks</span></div><div class="line"><a name="l10680"></a><span class="lineno">10680</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10681"></a><span class="lineno">10681</span>&#160;</div><div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;<span class="comment">/* REG Bit Fields */</span></div><div class="line"><a name="l10688"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gac055aaeebf0ff5200e7b3703d6a6ed73">10688</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_MASK                       0xFFu</span></div><div class="line"><a name="l10689"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga77fdef5edef0e9e20236761366ed3fbb">10689</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_SHIFT                      0</span></div><div class="line"><a name="l10690"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga0e8446d5980a8863f4d5f0be690e78a3">10690</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LL_SHIFT))&amp;RFVBAT_REG_LL_MASK)</span></div><div class="line"><a name="l10691"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gaac2f9a56be08c02d917e25d2160bb25d">10691</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH_MASK                       0xFF00u</span></div><div class="line"><a name="l10692"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga274af8b911ddd78c1ce6df899ad83cbd">10692</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH_SHIFT                      8</span></div><div class="line"><a name="l10693"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga016bf338b7050742a030ffe81d9be9a4">10693</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LH_SHIFT))&amp;RFVBAT_REG_LH_MASK)</span></div><div class="line"><a name="l10694"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gae0f69a55f5feaf1e41b317aaa17780fe">10694</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL_MASK                       0xFF0000u</span></div><div class="line"><a name="l10695"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga069a18ff685d5c1e8e48acc77454bf70">10695</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL_SHIFT                      16</span></div><div class="line"><a name="l10696"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gade785dbcefc44dd4be0a7a423e05affb">10696</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HL_SHIFT))&amp;RFVBAT_REG_HL_MASK)</span></div><div class="line"><a name="l10697"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gad2932f13b6d26fa7ccb982b9cffcd184">10697</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH_MASK                       0xFF000000u</span></div><div class="line"><a name="l10698"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gae67376345507e381e7f56f8bae49359c">10698</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH_SHIFT                      24</span></div><div class="line"><a name="l10699"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gad544c6138476e4e13e072614ac354d2c">10699</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HH_SHIFT))&amp;RFVBAT_REG_HH_MASK)</span></div><div class="line"><a name="l10700"></a><span class="lineno">10700</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Masks */</span></div><div class="line"><a name="l10704"></a><span class="lineno">10704</span>&#160;</div><div class="line"><a name="l10705"></a><span class="lineno">10705</span>&#160;</div><div class="line"><a name="l10706"></a><span class="lineno">10706</span>&#160;<span class="comment">/* RFVBAT - Peripheral instance base addresses */</span></div><div class="line"><a name="l10708"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral___access___layer.html#gad95e9110d4335fec45f55c54ed3f4814">10708</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE                              (0x4003E000u)</span></div><div class="line"><a name="l10709"></a><span class="lineno">10709</span>&#160;</div><div class="line"><a name="l10710"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral___access___layer.html#gac2c2895b56604565c1deab90aedbf1a4">10710</a></span>&#160;<span class="preprocessor">#define RFVBAT                                   ((RFVBAT_Type *)RFVBAT_BASE)</span></div><div class="line"><a name="l10711"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral___access___layer.html#ga5b6418d9be20f84b2190ccf6134b7ba3">10711</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE_PTR                          (RFVBAT)</span></div><div class="line"><a name="l10712"></a><span class="lineno">10712</span>&#160;</div><div class="line"><a name="l10713"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral___access___layer.html#ga25ff0ced97c85e35f9cb02f4fac888dd">10713</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE_ADDRS                        { RFVBAT_BASE }</span></div><div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;</div><div class="line"><a name="l10715"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral___access___layer.html#gab0495e22a00c365211c3c8510feca9f2">10715</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE_PTRS                         { RFVBAT }</span></div><div class="line"><a name="l10716"></a><span class="lineno">10716</span>&#160;</div><div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10718"></a><span class="lineno">10718</span>&#160;<span class="comment">   -- RFVBAT - Register accessor macros</span></div><div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10720"></a><span class="lineno">10720</span>&#160;</div><div class="line"><a name="l10727"></a><span class="lineno">10727</span>&#160;<span class="comment">/* RFVBAT - Register instance definitions */</span></div><div class="line"><a name="l10728"></a><span class="lineno">10728</span>&#160;<span class="comment">/* RFVBAT */</span></div><div class="line"><a name="l10729"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#gab2c2deaa663210dcbe5b3c7c9dd3c279">10729</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG0                              RFVBAT_REG_REG(RFVBAT,0)</span></div><div class="line"><a name="l10730"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#gaad1d344fc43c23927596453cbbfbe87f">10730</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG1                              RFVBAT_REG_REG(RFVBAT,1)</span></div><div class="line"><a name="l10731"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga2cb98ee1f823c18c81f270beb24b359a">10731</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG2                              RFVBAT_REG_REG(RFVBAT,2)</span></div><div class="line"><a name="l10732"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga7d8455bad7fb104b0a327253883e0df9">10732</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG3                              RFVBAT_REG_REG(RFVBAT,3)</span></div><div class="line"><a name="l10733"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga94341c77e156361945ba570c7cf9d02a">10733</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG4                              RFVBAT_REG_REG(RFVBAT,4)</span></div><div class="line"><a name="l10734"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga59735a620ffb54ec36ce0b413be0ac35">10734</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG5                              RFVBAT_REG_REG(RFVBAT,5)</span></div><div class="line"><a name="l10735"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga8f932612a87a5a7e302b4990c3880b03">10735</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG6                              RFVBAT_REG_REG(RFVBAT,6)</span></div><div class="line"><a name="l10736"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#gadfbd3389e8e352e6fa869c5637131038">10736</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG7                              RFVBAT_REG_REG(RFVBAT,7)</span></div><div class="line"><a name="l10737"></a><span class="lineno">10737</span>&#160;</div><div class="line"><a name="l10738"></a><span class="lineno">10738</span>&#160;<span class="comment">/* RFVBAT - Register array accessors */</span></div><div class="line"><a name="l10739"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga20dd741a9b666fc831ddf60fdb30e7d9">10739</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG(index)                        RFVBAT_REG_REG(RFVBAT,index)</span></div><div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Accessor_Macros */</span></div><div class="line"><a name="l10744"></a><span class="lineno">10744</span>&#160;</div><div class="line"><a name="l10745"></a><span class="lineno">10745</span>&#160; <span class="comment">/* end of group RFVBAT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10749"></a><span class="lineno">10749</span>&#160;</div><div class="line"><a name="l10750"></a><span class="lineno">10750</span>&#160;</div><div class="line"><a name="l10751"></a><span class="lineno">10751</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10752"></a><span class="lineno">10752</span>&#160;<span class="comment">   -- RNG Peripheral Access Layer</span></div><div class="line"><a name="l10753"></a><span class="lineno">10753</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10754"></a><span class="lineno">10754</span>&#160;</div><div class="line"><a name="l10761"></a><span class="lineno">10761</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10762"></a><span class="lineno">10762</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l10763"></a><span class="lineno">10763</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;                                </div><div class="line"><a name="l10764"></a><span class="lineno">10764</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t ER;                                </div><div class="line"><a name="l10765"></a><span class="lineno">10765</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t OR;                                </div><div class="line"><a name="l10766"></a><span class="lineno">10766</span>&#160;} <a class="code" href="struct_r_n_g___type.html">RNG_Type</a>, *<a class="code" href="group___r_n_g___peripheral___access___layer.html#ga4b2b8e82d788ab168ccb38e4f95d484d">RNG_MemMapPtr</a>;</div><div class="line"><a name="l10767"></a><span class="lineno">10767</span>&#160;</div><div class="line"><a name="l10768"></a><span class="lineno">10768</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;<span class="comment">   -- RNG - Register accessor macros</span></div><div class="line"><a name="l10770"></a><span class="lineno">10770</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10771"></a><span class="lineno">10771</span>&#160;</div><div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;<span class="comment">/* RNG - Register accessors */</span></div><div class="line"><a name="l10779"></a><span class="lineno"><a class="line" href="group___r_n_g___register___accessor___macros.html#gafc50342170fcdac13af1448420c0faec">10779</a></span>&#160;<span class="preprocessor">#define RNG_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l10780"></a><span class="lineno"><a class="line" href="group___r_n_g___register___accessor___macros.html#gafb84d311865d4d8f852f963a7acdd581">10780</a></span>&#160;<span class="preprocessor">#define RNG_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l10781"></a><span class="lineno"><a class="line" href="group___r_n_g___register___accessor___macros.html#ga75fdd093a7f129052b8d8324a6f2e400">10781</a></span>&#160;<span class="preprocessor">#define RNG_ER_REG(base)                         ((base)-&gt;ER)</span></div><div class="line"><a name="l10782"></a><span class="lineno"><a class="line" href="group___r_n_g___register___accessor___macros.html#ga9f7f222db3030705a1af846556615811">10782</a></span>&#160;<span class="preprocessor">#define RNG_OR_REG(base)                         ((base)-&gt;OR)</span></div><div class="line"><a name="l10783"></a><span class="lineno">10783</span>&#160; <span class="comment">/* end of group RNG_Register_Accessor_Macros */</span></div><div class="line"><a name="l10787"></a><span class="lineno">10787</span>&#160;</div><div class="line"><a name="l10788"></a><span class="lineno">10788</span>&#160;</div><div class="line"><a name="l10789"></a><span class="lineno">10789</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10790"></a><span class="lineno">10790</span>&#160;<span class="comment">   -- RNG Register Masks</span></div><div class="line"><a name="l10791"></a><span class="lineno">10791</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10792"></a><span class="lineno">10792</span>&#160;</div><div class="line"><a name="l10798"></a><span class="lineno">10798</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l10799"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga2aebfd44952b9acb9854f17cbb241dc3">10799</a></span>&#160;<span class="preprocessor">#define RNG_CR_GO_MASK                           0x1u</span></div><div class="line"><a name="l10800"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga33164b67927c62a20a5cc0ebf24a6dec">10800</a></span>&#160;<span class="preprocessor">#define RNG_CR_GO_SHIFT                          0</span></div><div class="line"><a name="l10801"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga771a9a36a3856ec15886952dd5881e67">10801</a></span>&#160;<span class="preprocessor">#define RNG_CR_HA_MASK                           0x2u</span></div><div class="line"><a name="l10802"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga003221e3c2c56d155f0144d99b9daa28">10802</a></span>&#160;<span class="preprocessor">#define RNG_CR_HA_SHIFT                          1</span></div><div class="line"><a name="l10803"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaeb6ea10a08f7c854d7a2d566afbc509a">10803</a></span>&#160;<span class="preprocessor">#define RNG_CR_INTM_MASK                         0x4u</span></div><div class="line"><a name="l10804"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3e492e16a9a75e903cc108e526b51d7f">10804</a></span>&#160;<span class="preprocessor">#define RNG_CR_INTM_SHIFT                        2</span></div><div class="line"><a name="l10805"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gabe50fd44817cb9fbdf15fc9f832bfafa">10805</a></span>&#160;<span class="preprocessor">#define RNG_CR_CLRI_MASK                         0x8u</span></div><div class="line"><a name="l10806"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga68edca922e22c3c3f052b3d5b6d825ec">10806</a></span>&#160;<span class="preprocessor">#define RNG_CR_CLRI_SHIFT                        3</span></div><div class="line"><a name="l10807"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaee432efec0674dd00de32b4a038fa4f2">10807</a></span>&#160;<span class="preprocessor">#define RNG_CR_SLP_MASK                          0x10u</span></div><div class="line"><a name="l10808"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga72aad942e73c5264eeb1785dffabd3e9">10808</a></span>&#160;<span class="preprocessor">#define RNG_CR_SLP_SHIFT                         4</span></div><div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l10810"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga7fde61b3578eb7d529405f7090a36e28">10810</a></span>&#160;<span class="preprocessor">#define RNG_SR_SECV_MASK                         0x1u</span></div><div class="line"><a name="l10811"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gad37b495266223189729bdaa62c9deb5f">10811</a></span>&#160;<span class="preprocessor">#define RNG_SR_SECV_SHIFT                        0</span></div><div class="line"><a name="l10812"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gacba2db7d02686b0737b4b47ba765d063">10812</a></span>&#160;<span class="preprocessor">#define RNG_SR_LRS_MASK                          0x2u</span></div><div class="line"><a name="l10813"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga13e9b834adced475b1d075eb159655fd">10813</a></span>&#160;<span class="preprocessor">#define RNG_SR_LRS_SHIFT                         1</span></div><div class="line"><a name="l10814"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3584aefed1802fa0dc97f56ee7ceb292">10814</a></span>&#160;<span class="preprocessor">#define RNG_SR_ORU_MASK                          0x4u</span></div><div class="line"><a name="l10815"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga6b0320c0b7ca685c61880f0240959cc8">10815</a></span>&#160;<span class="preprocessor">#define RNG_SR_ORU_SHIFT                         2</span></div><div class="line"><a name="l10816"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3c85bd2671168b6c4deb3d24f258e994">10816</a></span>&#160;<span class="preprocessor">#define RNG_SR_ERRI_MASK                         0x8u</span></div><div class="line"><a name="l10817"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga83b4268bad929f74a99f2e7df81d7334">10817</a></span>&#160;<span class="preprocessor">#define RNG_SR_ERRI_SHIFT                        3</span></div><div class="line"><a name="l10818"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga1a51652171cedf780e82c20ff41119f8">10818</a></span>&#160;<span class="preprocessor">#define RNG_SR_SLP_MASK                          0x10u</span></div><div class="line"><a name="l10819"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga07a631716ed84be9e6c0fb94308ac55f">10819</a></span>&#160;<span class="preprocessor">#define RNG_SR_SLP_SHIFT                         4</span></div><div class="line"><a name="l10820"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga5ba45a08f2c283764e959f185747e549">10820</a></span>&#160;<span class="preprocessor">#define RNG_SR_OREG_LVL_MASK                     0xFF00u</span></div><div class="line"><a name="l10821"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga2e38a684aa9e1b164fb2a00db509ccf9">10821</a></span>&#160;<span class="preprocessor">#define RNG_SR_OREG_LVL_SHIFT                    8</span></div><div class="line"><a name="l10822"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gae7ebdc9ef90b73144e40809d7b8108fc">10822</a></span>&#160;<span class="preprocessor">#define RNG_SR_OREG_LVL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_OREG_LVL_SHIFT))&amp;RNG_SR_OREG_LVL_MASK)</span></div><div class="line"><a name="l10823"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga2f35d6883145b930c34d949640694a6f">10823</a></span>&#160;<span class="preprocessor">#define RNG_SR_OREG_SIZE_MASK                    0xFF0000u</span></div><div class="line"><a name="l10824"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga7bd0f51640dd8184fdc95b687473e7d6">10824</a></span>&#160;<span class="preprocessor">#define RNG_SR_OREG_SIZE_SHIFT                   16</span></div><div class="line"><a name="l10825"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga8fe3b65a512da2f37a4a9ae03b4e4f40">10825</a></span>&#160;<span class="preprocessor">#define RNG_SR_OREG_SIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_OREG_SIZE_SHIFT))&amp;RNG_SR_OREG_SIZE_MASK)</span></div><div class="line"><a name="l10826"></a><span class="lineno">10826</span>&#160;<span class="comment">/* ER Bit Fields */</span></div><div class="line"><a name="l10827"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gab27d57cff82acd0615707b3a53c7cce0">10827</a></span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l10828"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gae01cc719557411c3218c33e4b855b790">10828</a></span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT_SHIFT                     0</span></div><div class="line"><a name="l10829"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga308a2ffad2128aec4f7883f9f1289940">10829</a></span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_ER_EXT_ENT_SHIFT))&amp;RNG_ER_EXT_ENT_MASK)</span></div><div class="line"><a name="l10830"></a><span class="lineno">10830</span>&#160;<span class="comment">/* OR Bit Fields */</span></div><div class="line"><a name="l10831"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gaa29938490b0cc9d23a54a137c62ba64a">10831</a></span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l10832"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#ga3f7e8e180fafb10fbbe34e9dced30b87">10832</a></span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT_SHIFT                     0</span></div><div class="line"><a name="l10833"></a><span class="lineno"><a class="line" href="group___r_n_g___register___masks.html#gadee84e83028dd2a869b62f046e20f795">10833</a></span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_OR_RANDOUT_SHIFT))&amp;RNG_OR_RANDOUT_MASK)</span></div><div class="line"><a name="l10834"></a><span class="lineno">10834</span>&#160; <span class="comment">/* end of group RNG_Register_Masks */</span></div><div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;</div><div class="line"><a name="l10839"></a><span class="lineno">10839</span>&#160;</div><div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;<span class="comment">/* RNG - Peripheral instance base addresses */</span></div><div class="line"><a name="l10842"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral___access___layer.html#gab92662976cfe62457141e5b4f83d541c">10842</a></span>&#160;<span class="preprocessor">#define RNG_BASE                                 (0x40029000u)</span></div><div class="line"><a name="l10843"></a><span class="lineno">10843</span>&#160;</div><div class="line"><a name="l10844"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral___access___layer.html#ga5b0885b8b55bbc13691092b704d9309f">10844</a></span>&#160;<span class="preprocessor">#define RNG                                      ((RNG_Type *)RNG_BASE)</span></div><div class="line"><a name="l10845"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral___access___layer.html#ga799f35e89514a95969257046b5dab042">10845</a></span>&#160;<span class="preprocessor">#define RNG_BASE_PTR                             (RNG)</span></div><div class="line"><a name="l10846"></a><span class="lineno">10846</span>&#160;</div><div class="line"><a name="l10847"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral___access___layer.html#ga794b814e7cc50a77c3e540fb88945326">10847</a></span>&#160;<span class="preprocessor">#define RNG_BASE_ADDRS                           { RNG_BASE }</span></div><div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;</div><div class="line"><a name="l10849"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral___access___layer.html#gafe29fd84164c78d03c9a7a2128caf361">10849</a></span>&#160;<span class="preprocessor">#define RNG_BASE_PTRS                            { RNG }</span></div><div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;</div><div class="line"><a name="l10851"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral___access___layer.html#ga2ad5ec19e225454d775bec0771e14615">10851</a></span>&#160;<span class="preprocessor">#define RNG_IRQS                                 { RNG_IRQn }</span></div><div class="line"><a name="l10852"></a><span class="lineno">10852</span>&#160;</div><div class="line"><a name="l10853"></a><span class="lineno">10853</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10854"></a><span class="lineno">10854</span>&#160;<span class="comment">   -- RNG - Register accessor macros</span></div><div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10856"></a><span class="lineno">10856</span>&#160;</div><div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;<span class="comment">/* RNG - Register instance definitions */</span></div><div class="line"><a name="l10864"></a><span class="lineno">10864</span>&#160;<span class="comment">/* RNG */</span></div><div class="line"><a name="l10865"></a><span class="lineno"><a class="line" href="group___r_n_g___register___accessor___macros.html#ga9f983dd60cadb7f93a7cbc3242bed807">10865</a></span>&#160;<span class="preprocessor">#define RNG_CR                                   RNG_CR_REG(RNG)</span></div><div class="line"><a name="l10866"></a><span class="lineno"><a class="line" href="group___r_n_g___register___accessor___macros.html#ga0c576b22e5f9deb46a5200be5eb9d456">10866</a></span>&#160;<span class="preprocessor">#define RNG_SR                                   RNG_SR_REG(RNG)</span></div><div class="line"><a name="l10867"></a><span class="lineno"><a class="line" href="group___r_n_g___register___accessor___macros.html#ga03d0c14362b0b67b1aaa8ac81f5d74c1">10867</a></span>&#160;<span class="preprocessor">#define RNG_ER                                   RNG_ER_REG(RNG)</span></div><div class="line"><a name="l10868"></a><span class="lineno"><a class="line" href="group___r_n_g___register___accessor___macros.html#ga0cd00a8427bccb9647b6b2691986bb7a">10868</a></span>&#160;<span class="preprocessor">#define RNG_OR                                   RNG_OR_REG(RNG)</span></div><div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160; <span class="comment">/* end of group RNG_Register_Accessor_Macros */</span></div><div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;</div><div class="line"><a name="l10874"></a><span class="lineno">10874</span>&#160; <span class="comment">/* end of group RNG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10878"></a><span class="lineno">10878</span>&#160;</div><div class="line"><a name="l10879"></a><span class="lineno">10879</span>&#160;</div><div class="line"><a name="l10880"></a><span class="lineno">10880</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10881"></a><span class="lineno">10881</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div><div class="line"><a name="l10882"></a><span class="lineno">10882</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10883"></a><span class="lineno">10883</span>&#160;</div><div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSR;                               </div><div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR;                               </div><div class="line"><a name="l10893"></a><span class="lineno">10893</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAR;                               </div><div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                               </div><div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;                                </div><div class="line"><a name="l10896"></a><span class="lineno">10896</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;                                </div><div class="line"><a name="l10897"></a><span class="lineno">10897</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LR;                                </div><div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a>;                               </div><div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;       uint8_t RESERVED_0[2016];</div><div class="line"><a name="l10900"></a><span class="lineno">10900</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WAR;                               </div><div class="line"><a name="l10901"></a><span class="lineno">10901</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAR;                               </div><div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;} <a class="code" href="struct_r_t_c___type.html">RTC_Type</a>, *<a class="code" href="group___r_t_c___peripheral___access___layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">RTC_MemMapPtr</a>;</div><div class="line"><a name="l10903"></a><span class="lineno">10903</span>&#160;</div><div class="line"><a name="l10904"></a><span class="lineno">10904</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10905"></a><span class="lineno">10905</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10907"></a><span class="lineno">10907</span>&#160;</div><div class="line"><a name="l10914"></a><span class="lineno">10914</span>&#160;<span class="comment">/* RTC - Register accessors */</span></div><div class="line"><a name="l10915"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga8e35afa52e674ff535ecc57472498ca8">10915</a></span>&#160;<span class="preprocessor">#define RTC_TSR_REG(base)                        ((base)-&gt;TSR)</span></div><div class="line"><a name="l10916"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gac08a2bfcaf64e65e8192ea268057da7c">10916</a></span>&#160;<span class="preprocessor">#define RTC_TPR_REG(base)                        ((base)-&gt;TPR)</span></div><div class="line"><a name="l10917"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga161cb8068d36702819a6097fa4716025">10917</a></span>&#160;<span class="preprocessor">#define RTC_TAR_REG(base)                        ((base)-&gt;TAR)</span></div><div class="line"><a name="l10918"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga4659f1e235bf0cbc0ec63c689645761b">10918</a></span>&#160;<span class="preprocessor">#define RTC_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l10919"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga32aa9fd38e099ee1a01f094e5389a794">10919</a></span>&#160;<span class="preprocessor">#define RTC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l10920"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gab87ebfc55a2b4e49ef0c0a52819e27b0">10920</a></span>&#160;<span class="preprocessor">#define RTC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l10921"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gab021dc45ed50ff0798b8892ea750b0ff">10921</a></span>&#160;<span class="preprocessor">#define RTC_LR_REG(base)                         ((base)-&gt;LR)</span></div><div class="line"><a name="l10922"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gae828cb00658a689e8c78a1c2a489ae92">10922</a></span>&#160;<span class="preprocessor">#define RTC_IER_REG(base)                        ((base)-&gt;IER)</span></div><div class="line"><a name="l10923"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga30be23d0d47378961a8249d6fa95b966">10923</a></span>&#160;<span class="preprocessor">#define RTC_WAR_REG(base)                        ((base)-&gt;WAR)</span></div><div class="line"><a name="l10924"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gacf6ce4bb40fd13510b591f7f2462fcb3">10924</a></span>&#160;<span class="preprocessor">#define RTC_RAR_REG(base)                        ((base)-&gt;RAR)</span></div><div class="line"><a name="l10925"></a><span class="lineno">10925</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;</div><div class="line"><a name="l10930"></a><span class="lineno">10930</span>&#160;</div><div class="line"><a name="l10931"></a><span class="lineno">10931</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;<span class="comment">   -- RTC Register Masks</span></div><div class="line"><a name="l10933"></a><span class="lineno">10933</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10934"></a><span class="lineno">10934</span>&#160;</div><div class="line"><a name="l10940"></a><span class="lineno">10940</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div><div class="line"><a name="l10941"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9a0f8842e8262ca176fcf028982153af">10941</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l10942"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad0476d1e39a866b5b5ba4728b55e258a">10942</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0</span></div><div class="line"><a name="l10943"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0265b25e77883b6b0cb056ab697b5bc6">10943</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div><div class="line"><a name="l10944"></a><span class="lineno">10944</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div><div class="line"><a name="l10945"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2682f687fa561be2f002fc574d48cc79">10945</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div><div class="line"><a name="l10946"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga624a290f73478b3ca2687ac49cc78fb2">10946</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0</span></div><div class="line"><a name="l10947"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac2c160abce9b85ad4d9386f0dd8c31ea">10947</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div><div class="line"><a name="l10948"></a><span class="lineno">10948</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div><div class="line"><a name="l10949"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga649a76416ad00079054bd866565dada2">10949</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l10950"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9ec8791d91dc36f0f59a7705988f7278">10950</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0</span></div><div class="line"><a name="l10951"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga02ce5bc2603bebe1356ce961142f6700">10951</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div><div class="line"><a name="l10952"></a><span class="lineno">10952</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l10953"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48a96d1de8db1993bfac3ca9d6bdb227">10953</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div><div class="line"><a name="l10954"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0d8bc8c79b8010b8ebb94562428713fe">10954</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0</span></div><div class="line"><a name="l10955"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaca21d09697f88aef5b056c81daaa8445">10955</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div><div class="line"><a name="l10956"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8f198d1dbc7427e1dfabdc4e9f53f8e2">10956</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div><div class="line"><a name="l10957"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4b8c9ecf8ed798b8c0173ce122874c5e">10957</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8</span></div><div class="line"><a name="l10958"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2425cc5a6f775938d0c0aa5448b96b05">10958</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div><div class="line"><a name="l10959"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga920f92da02ac0a6ae0931645600e2405">10959</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div><div class="line"><a name="l10960"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6bcbafe57cdb430da5ee6902e0bcb224">10960</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16</span></div><div class="line"><a name="l10961"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa8994c74539b06641e723be00af76459">10961</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div><div class="line"><a name="l10962"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga788e49f72c48b3c98794b49e27337c64">10962</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div><div class="line"><a name="l10963"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga84c801695fa1e344e7b2c8e6568cb7c8">10963</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24</span></div><div class="line"><a name="l10964"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga650d1b34ad6d46090befda0296b4fe3f">10964</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div><div class="line"><a name="l10965"></a><span class="lineno">10965</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l10966"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga114a670a6ac2782bd777ea33e4395059">10966</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div><div class="line"><a name="l10967"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac0a88898cc6e1686b54a99e3a6fe759d">10967</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0</span></div><div class="line"><a name="l10968"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gade2b0c86902f83d7674c10e3a7923f80">10968</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          0x2u</span></div><div class="line"><a name="l10969"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga319f4682f30aed777eecac4c09a96223">10969</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1</span></div><div class="line"><a name="l10970"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga762afd0d0e0bbc08b631a10c45222797">10970</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div><div class="line"><a name="l10971"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacf42f5f0dc8f3939de4131b7b63d0dc2">10971</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2</span></div><div class="line"><a name="l10972"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae071fafa245264dd485258198b7fcf8a">10972</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div><div class="line"><a name="l10973"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga71fb55b262a9f0aac1777b4115a1bfa7">10973</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3</span></div><div class="line"><a name="l10974"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf48371b4fd174e8652b2a970c68369f6">10974</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPS_MASK                          0x10u</span></div><div class="line"><a name="l10975"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga38c5d95b9794b935b221c298307efe2c">10975</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPS_SHIFT                         4</span></div><div class="line"><a name="l10976"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1517078d0ce615b7feb94ef57b28e4c8">10976</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         0x100u</span></div><div class="line"><a name="l10977"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9d52da825519dde1888921fb1b5e096d">10977</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8</span></div><div class="line"><a name="l10978"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4c9ab830040b30f5ebc3e21f357e3d58">10978</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div><div class="line"><a name="l10979"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c53e02399574c63f5015cef513dddff">10979</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9</span></div><div class="line"><a name="l10980"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga885a0abaf0aeae2525406950542df145">10980</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        0x400u</span></div><div class="line"><a name="l10981"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafefab96f792c2faf1c4580790af7a1c5">10981</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10</span></div><div class="line"><a name="l10982"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac8a4d2f3837af6cea3924682d6d795c9">10982</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         0x800u</span></div><div class="line"><a name="l10983"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4bb07384fbca5f19f9e7b30daa071b92">10983</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11</span></div><div class="line"><a name="l10984"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf39585370663a36a6eba4dd1fe61534f">10984</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         0x1000u</span></div><div class="line"><a name="l10985"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga348565e2fabae104ce15d3b0e23b4fc1">10985</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12</span></div><div class="line"><a name="l10986"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7eb15eb098b99b007a0fef42c3fef848">10986</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         0x2000u</span></div><div class="line"><a name="l10987"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacd1a88b76256f8efc3633459f3c21d83">10987</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13</span></div><div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l10989"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1efc73171f80fa079f4d3aec43f2faab">10989</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div><div class="line"><a name="l10990"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga261718ed362a6c56ad4c0e1c5e624552">10990</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0</span></div><div class="line"><a name="l10991"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabadca56816c485ca12134cd54a40c010">10991</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div><div class="line"><a name="l10992"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga209c228a9376a460fa905e67716ebe65">10992</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1</span></div><div class="line"><a name="l10993"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8deec41a2823788375ed7b8b63870868">10993</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div><div class="line"><a name="l10994"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaaae3f647015906bacdb13124a50d3cfb">10994</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2</span></div><div class="line"><a name="l10995"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabcb29faa7aa3cee888e06e6b08236907">10995</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div><div class="line"><a name="l10996"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga120f7d25fec9feca0a62b6e79683e3ac">10996</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4</span></div><div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;<span class="comment">/* LR Bit Fields */</span></div><div class="line"><a name="l10998"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga89f5d0ce94e7eb13bd961774fd440c0b">10998</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div><div class="line"><a name="l10999"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3f1532cd2a9c7b767e2363ddde7777c4">10999</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3</span></div><div class="line"><a name="l11000"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga79d7286374cccca93261d4ced777c2e7">11000</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div><div class="line"><a name="l11001"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga170e66be6136b04cac5df94c81675cc5">11001</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4</span></div><div class="line"><a name="l11002"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0681f481e213872418c16d5e012e5603">11002</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div><div class="line"><a name="l11003"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33823f8e5a5e100db14493426af60d67">11003</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5</span></div><div class="line"><a name="l11004"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf57761c6f1eb820b0d6764ae63e7dfcf">11004</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div><div class="line"><a name="l11005"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga723a045710e5df92a5bf5363e8cea08f">11005</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6</span></div><div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l11007"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4401cd4dce34a638f75403a2a3701e6d">11007</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div><div class="line"><a name="l11008"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2938c56e7566549f7434b8f02ad6d478">11008</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0</span></div><div class="line"><a name="l11009"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1dfc25308bec00f67925ae796f805d3d">11009</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div><div class="line"><a name="l11010"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf9355764ec83dde6e2890f391a469856">11010</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1</span></div><div class="line"><a name="l11011"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1bcc4df9a637ec5ab4b611391986c06">11011</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div><div class="line"><a name="l11012"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae15cd7098592da4c3a2c2563879ae5d8">11012</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2</span></div><div class="line"><a name="l11013"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga63c8ae5db82845d5bb13907cd0e70cd7">11013</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div><div class="line"><a name="l11014"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga456ec6fb31112c122b38dcc586d9e75d">11014</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4</span></div><div class="line"><a name="l11015"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae08d5bcb3d71bb932a7c1d41086b3545">11015</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_MASK                        0x80u</span></div><div class="line"><a name="l11016"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa18422218526a3bb50a3158c3aee2100">11016</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_SHIFT                       7</span></div><div class="line"><a name="l11017"></a><span class="lineno">11017</span>&#160;<span class="comment">/* WAR Bit Fields */</span></div><div class="line"><a name="l11018"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4a43de9885f5d7ec5888d140315f1c15">11018</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_MASK                        0x1u</span></div><div class="line"><a name="l11019"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabf5ee77e5695cd42b86430a86ae7208e">11019</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_SHIFT                       0</span></div><div class="line"><a name="l11020"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae9b8d07cbb9d8d13e57c8428a6379a6d">11020</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_MASK                        0x2u</span></div><div class="line"><a name="l11021"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5d66e90fa47b893ca2cb08835954db3d">11021</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_SHIFT                       1</span></div><div class="line"><a name="l11022"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab38b8a6dbc68530394f37411f8ae53f9">11022</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_MASK                        0x4u</span></div><div class="line"><a name="l11023"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafbed3610e58c464a444dd08dc972fdfa">11023</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_SHIFT                       2</span></div><div class="line"><a name="l11024"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac045d2cc3465abd70d67c1870bcbf72c">11024</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_MASK                        0x8u</span></div><div class="line"><a name="l11025"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3eb83cd01492902ca7ece89636fbbdf6">11025</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_SHIFT                       3</span></div><div class="line"><a name="l11026"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7f2a7b622370e2141ea5dffe9e3a4d65">11026</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_MASK                         0x10u</span></div><div class="line"><a name="l11027"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac982942ab2487ce87ece3deb9b6b7442">11027</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_SHIFT                        4</span></div><div class="line"><a name="l11028"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4f0eed272734e6f9a37612ea5371c4c3">11028</a></span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_MASK                         0x20u</span></div><div class="line"><a name="l11029"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gadf88a4cb539baab3f26d8a648d45396a">11029</a></span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_SHIFT                        5</span></div><div class="line"><a name="l11030"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga855426b1dfe52e5e72955f19303a7d13">11030</a></span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_MASK                         0x40u</span></div><div class="line"><a name="l11031"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga248e25a14d0fa9e2daab759d114331d9">11031</a></span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_SHIFT                        6</span></div><div class="line"><a name="l11032"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0984de8decd2652e6977bd7f82d6499a">11032</a></span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_MASK                        0x80u</span></div><div class="line"><a name="l11033"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab768c19ef066b56a9524098fd049c1f4">11033</a></span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_SHIFT                       7</span></div><div class="line"><a name="l11034"></a><span class="lineno">11034</span>&#160;<span class="comment">/* RAR Bit Fields */</span></div><div class="line"><a name="l11035"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0f5e27ed705469977779fdde12c123d1">11035</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_MASK                        0x1u</span></div><div class="line"><a name="l11036"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga818fe20844147f1e5844214424365459">11036</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_SHIFT                       0</span></div><div class="line"><a name="l11037"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga24600addfa3bdab90a5c154586725247">11037</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_MASK                        0x2u</span></div><div class="line"><a name="l11038"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga822bd340bfb1d1bb31647e665ead6fa2">11038</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_SHIFT                       1</span></div><div class="line"><a name="l11039"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33ae5982aca9e8f6c95d69127938e30c">11039</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_MASK                        0x4u</span></div><div class="line"><a name="l11040"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga65e8ec7e88a1f0583d53c603bdab1615">11040</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_SHIFT                       2</span></div><div class="line"><a name="l11041"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaadb8c80e2d922625e97912b3692b3813">11041</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_MASK                        0x8u</span></div><div class="line"><a name="l11042"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga62bf3cee6fc4d16d4ac71912130a72df">11042</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_SHIFT                       3</span></div><div class="line"><a name="l11043"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad35d06502770fe19b836353c9e77c8d1">11043</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_MASK                         0x10u</span></div><div class="line"><a name="l11044"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab184f1269ead4310ffb856ec7fb43171">11044</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_SHIFT                        4</span></div><div class="line"><a name="l11045"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae53f1b7345f96a9c760070c09cb681d9">11045</a></span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_MASK                         0x20u</span></div><div class="line"><a name="l11046"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga23133dd504a3ee1f1e44adb432cb961a">11046</a></span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_SHIFT                        5</span></div><div class="line"><a name="l11047"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3ff3b63507d843cbf0c4738aea636510">11047</a></span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_MASK                         0x40u</span></div><div class="line"><a name="l11048"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab21813ba6c73f55e69563b0fcfbd0d73">11048</a></span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_SHIFT                        6</span></div><div class="line"><a name="l11049"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga000c148fd3ee9bfbe8f5a96edb4f395d">11049</a></span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_MASK                        0x80u</span></div><div class="line"><a name="l11050"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf3ac1fe81dcd5b54cfe9d8d2125345aa">11050</a></span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_SHIFT                       7</span></div><div class="line"><a name="l11051"></a><span class="lineno">11051</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div><div class="line"><a name="l11055"></a><span class="lineno">11055</span>&#160;</div><div class="line"><a name="l11056"></a><span class="lineno">11056</span>&#160;</div><div class="line"><a name="l11057"></a><span class="lineno">11057</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l11059"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga4265e665d56225412e57a61d87417022">11059</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div><div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;</div><div class="line"><a name="l11061"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga5359a088f5d8b20ce74d920e46059304">11061</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div><div class="line"><a name="l11062"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga6455e2b767b4b224b4f00b50e87a2441">11062</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTR                             (RTC)</span></div><div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;</div><div class="line"><a name="l11064"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga417e8fb70b5f6eef161b10f664daa363">11064</a></span>&#160;<span class="preprocessor">#define RTC_BASE_ADDRS                           { RTC_BASE }</span></div><div class="line"><a name="l11065"></a><span class="lineno">11065</span>&#160;</div><div class="line"><a name="l11066"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga426dff8af34f3304d58b5bed5a54e583">11066</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC }</span></div><div class="line"><a name="l11067"></a><span class="lineno">11067</span>&#160;</div><div class="line"><a name="l11068"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#gaa24243a5e7ef8be5eeeedde3eaaa366e">11068</a></span>&#160;<span class="preprocessor">#define RTC_IRQS                                 { RTC_IRQn }</span></div><div class="line"><a name="l11069"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga9d5d6f8bbcb56fa1073bebb9d130faad">11069</a></span>&#160;<span class="preprocessor">#define RTC_SECONDS_IRQS                         { RTC_Seconds_IRQn }</span></div><div class="line"><a name="l11070"></a><span class="lineno">11070</span>&#160;</div><div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11072"></a><span class="lineno">11072</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l11073"></a><span class="lineno">11073</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11074"></a><span class="lineno">11074</span>&#160;</div><div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;<span class="comment">/* RTC - Register instance definitions */</span></div><div class="line"><a name="l11082"></a><span class="lineno">11082</span>&#160;<span class="comment">/* RTC */</span></div><div class="line"><a name="l11083"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gac34515e965b8b5efb13b40d7928c15a7">11083</a></span>&#160;<span class="preprocessor">#define RTC_TSR                                  RTC_TSR_REG(RTC)</span></div><div class="line"><a name="l11084"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga4fa174e14f5fc63a79a5553ae101dd66">11084</a></span>&#160;<span class="preprocessor">#define RTC_TPR                                  RTC_TPR_REG(RTC)</span></div><div class="line"><a name="l11085"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gad26d28fdc47ac3fabf3d01b3ea6baa92">11085</a></span>&#160;<span class="preprocessor">#define RTC_TAR                                  RTC_TAR_REG(RTC)</span></div><div class="line"><a name="l11086"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga19e3c6c39a676971237fe56e8cd2c06e">11086</a></span>&#160;<span class="preprocessor">#define RTC_TCR                                  RTC_TCR_REG(RTC)</span></div><div class="line"><a name="l11087"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">11087</a></span>&#160;<span class="preprocessor">#define RTC_CR                                   RTC_CR_REG(RTC)</span></div><div class="line"><a name="l11088"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga0f8d30458bc28fba98ada5edf7d1eb8c">11088</a></span>&#160;<span class="preprocessor">#define RTC_SR                                   RTC_SR_REG(RTC)</span></div><div class="line"><a name="l11089"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga05e64891d0c59b705c0f96db04496416">11089</a></span>&#160;<span class="preprocessor">#define RTC_LR                                   RTC_LR_REG(RTC)</span></div><div class="line"><a name="l11090"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gad06b6458073a45d15da59f51f95310ab">11090</a></span>&#160;<span class="preprocessor">#define RTC_IER                                  RTC_IER_REG(RTC)</span></div><div class="line"><a name="l11091"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga9df50a03050a0b3508563c63a95abbe6">11091</a></span>&#160;<span class="preprocessor">#define RTC_WAR                                  RTC_WAR_REG(RTC)</span></div><div class="line"><a name="l11092"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga88fb58901ea616d3040fb99e3f03722f">11092</a></span>&#160;<span class="preprocessor">#define RTC_RAR                                  RTC_RAR_REG(RTC)</span></div><div class="line"><a name="l11093"></a><span class="lineno">11093</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l11097"></a><span class="lineno">11097</span>&#160;</div><div class="line"><a name="l11098"></a><span class="lineno">11098</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l11102"></a><span class="lineno">11102</span>&#160;</div><div class="line"><a name="l11103"></a><span class="lineno">11103</span>&#160;</div><div class="line"><a name="l11104"></a><span class="lineno">11104</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11105"></a><span class="lineno">11105</span>&#160;<span class="comment">   -- SDHC Peripheral Access Layer</span></div><div class="line"><a name="l11106"></a><span class="lineno">11106</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11107"></a><span class="lineno">11107</span>&#160;</div><div class="line"><a name="l11114"></a><span class="lineno">11114</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l11115"></a><span class="lineno">11115</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSADDR;                            </div><div class="line"><a name="l11116"></a><span class="lineno">11116</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BLKATTR;                           </div><div class="line"><a name="l11117"></a><span class="lineno">11117</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMDARG;                            </div><div class="line"><a name="l11118"></a><span class="lineno">11118</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XFERTYP;                           </div><div class="line"><a name="l11119"></a><span class="lineno">11119</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CMDRSP[4];                         </div><div class="line"><a name="l11120"></a><span class="lineno">11120</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATPORT;                           </div><div class="line"><a name="l11121"></a><span class="lineno">11121</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PRSSTAT;                           </div><div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PROCTL;                            </div><div class="line"><a name="l11123"></a><span class="lineno">11123</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYSCTL;                            </div><div class="line"><a name="l11124"></a><span class="lineno">11124</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRQSTAT;                           </div><div class="line"><a name="l11125"></a><span class="lineno">11125</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRQSTATEN;                         </div><div class="line"><a name="l11126"></a><span class="lineno">11126</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRQSIGEN;                          </div><div class="line"><a name="l11127"></a><span class="lineno">11127</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t AC12ERR;                           </div><div class="line"><a name="l11128"></a><span class="lineno">11128</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HTCAPBLT;                          </div><div class="line"><a name="l11129"></a><span class="lineno">11129</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WML;                               </div><div class="line"><a name="l11130"></a><span class="lineno">11130</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l11131"></a><span class="lineno">11131</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t FEVT;                              </div><div class="line"><a name="l11132"></a><span class="lineno">11132</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADMAES;                            </div><div class="line"><a name="l11133"></a><span class="lineno">11133</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADSADDR;                           </div><div class="line"><a name="l11134"></a><span class="lineno">11134</span>&#160;       uint8_t RESERVED_1[100];</div><div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VENDOR;                            </div><div class="line"><a name="l11136"></a><span class="lineno">11136</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCBOOT;                           </div><div class="line"><a name="l11137"></a><span class="lineno">11137</span>&#160;       uint8_t RESERVED_2[52];</div><div class="line"><a name="l11138"></a><span class="lineno">11138</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HOSTVER;                           </div><div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;} <a class="code" href="struct_s_d_h_c___type.html">SDHC_Type</a>, *<a class="code" href="group___s_d_h_c___peripheral___access___layer.html#gaaff0703de1cb46ef458304d26bbd33eb">SDHC_MemMapPtr</a>;</div><div class="line"><a name="l11140"></a><span class="lineno">11140</span>&#160;</div><div class="line"><a name="l11141"></a><span class="lineno">11141</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11142"></a><span class="lineno">11142</span>&#160;<span class="comment">   -- SDHC - Register accessor macros</span></div><div class="line"><a name="l11143"></a><span class="lineno">11143</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11144"></a><span class="lineno">11144</span>&#160;</div><div class="line"><a name="l11151"></a><span class="lineno">11151</span>&#160;<span class="comment">/* SDHC - Register accessors */</span></div><div class="line"><a name="l11152"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga1cc560682c121f05e541df1777abbd4c">11152</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR_REG(base)                    ((base)-&gt;DSADDR)</span></div><div class="line"><a name="l11153"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga8133bf575b6792e05d833efe2aa39e2c">11153</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_REG(base)                   ((base)-&gt;BLKATTR)</span></div><div class="line"><a name="l11154"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga4c4e15d1df4b9fa8f887cea053ecde62">11154</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG_REG(base)                    ((base)-&gt;CMDARG)</span></div><div class="line"><a name="l11155"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga5299ec205ad7aa587b9df4c3a0d0d7de">11155</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_REG(base)                   ((base)-&gt;XFERTYP)</span></div><div class="line"><a name="l11156"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga2211777fea01d3b20cef3e52b29f41cf">11156</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_REG(base,index)              ((base)-&gt;CMDRSP[index])</span></div><div class="line"><a name="l11157"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga640fff35a27e3710eacdd3ffe152e65c">11157</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT_REG(base)                   ((base)-&gt;DATPORT)</span></div><div class="line"><a name="l11158"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga751116a9a35fb6faec53ba0b847525c7">11158</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_REG(base)                   ((base)-&gt;PRSSTAT)</span></div><div class="line"><a name="l11159"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga386015063027d9a390c0f2209a6827a3">11159</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_REG(base)                    ((base)-&gt;PROCTL)</span></div><div class="line"><a name="l11160"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga3fc6bad4325e3b66ebfcdee82911dac5">11160</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_REG(base)                    ((base)-&gt;SYSCTL)</span></div><div class="line"><a name="l11161"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga4b5e238d4c3181db38f4eb901ca6a80b">11161</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_REG(base)                   ((base)-&gt;IRQSTAT)</span></div><div class="line"><a name="l11162"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gad9da545edf8c07a3c5cf4415a1cbb757">11162</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_REG(base)                 ((base)-&gt;IRQSTATEN)</span></div><div class="line"><a name="l11163"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga649b5c6295c4f2f2f2edcf12d8aa2819">11163</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_REG(base)                  ((base)-&gt;IRQSIGEN)</span></div><div class="line"><a name="l11164"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gaad26f27b63f507e04cda527b7217c868">11164</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_REG(base)                   ((base)-&gt;AC12ERR)</span></div><div class="line"><a name="l11165"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gab9b310244dc343d6cbdc1d1b38eff1f4">11165</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_REG(base)                  ((base)-&gt;HTCAPBLT)</span></div><div class="line"><a name="l11166"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga47fdba7435ca80ea78e3b4f40c93f47a">11166</a></span>&#160;<span class="preprocessor">#define SDHC_WML_REG(base)                       ((base)-&gt;WML)</span></div><div class="line"><a name="l11167"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gaadc28a18096ddb50bff7f7b954728d05">11167</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_REG(base)                      ((base)-&gt;FEVT)</span></div><div class="line"><a name="l11168"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga51bd53d6e7c47390748b6b15f69a6769">11168</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_REG(base)                    ((base)-&gt;ADMAES)</span></div><div class="line"><a name="l11169"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga9432cad10f3bb51cb42e60bd2731a750">11169</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_REG(base)                   ((base)-&gt;ADSADDR)</span></div><div class="line"><a name="l11170"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gacf1f267f49fec9d5b600c95b7623c421">11170</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_REG(base)                    ((base)-&gt;VENDOR)</span></div><div class="line"><a name="l11171"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga044d263f52b86072ee45b70deb16bfbb">11171</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_REG(base)                   ((base)-&gt;MMCBOOT)</span></div><div class="line"><a name="l11172"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gad11dcba8920d90c88672b522199da534">11172</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_REG(base)                   ((base)-&gt;HOSTVER)</span></div><div class="line"><a name="l11173"></a><span class="lineno">11173</span>&#160; <span class="comment">/* end of group SDHC_Register_Accessor_Macros */</span></div><div class="line"><a name="l11177"></a><span class="lineno">11177</span>&#160;</div><div class="line"><a name="l11178"></a><span class="lineno">11178</span>&#160;</div><div class="line"><a name="l11179"></a><span class="lineno">11179</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11180"></a><span class="lineno">11180</span>&#160;<span class="comment">   -- SDHC Register Masks</span></div><div class="line"><a name="l11181"></a><span class="lineno">11181</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11182"></a><span class="lineno">11182</span>&#160;</div><div class="line"><a name="l11188"></a><span class="lineno">11188</span>&#160;<span class="comment">/* DSADDR Bit Fields */</span></div><div class="line"><a name="l11189"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0879039aa6d312f63642daf292ea07e1">11189</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR_MASK                  0xFFFFFFFCu</span></div><div class="line"><a name="l11190"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaab7280ffe17d17dc4e36a58270c97edb">11190</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR_SHIFT                 2</span></div><div class="line"><a name="l11191"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaef12dcdcf7b6872221585294357d8bc4">11191</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_DSADDR_DSADDR_SHIFT))&amp;SDHC_DSADDR_DSADDR_MASK)</span></div><div class="line"><a name="l11192"></a><span class="lineno">11192</span>&#160;<span class="comment">/* BLKATTR Bit Fields */</span></div><div class="line"><a name="l11193"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga15a1d67cd23b4eaae16cf10809520195">11193</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_MASK                0x1FFFu</span></div><div class="line"><a name="l11194"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4dbeb59800b35d4f9e1d12f27a3f4d8">11194</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_SHIFT               0</span></div><div class="line"><a name="l11195"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga189a6c8c7269f3fce6679d2dc310c86b">11195</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_BLKATTR_BLKSIZE_SHIFT))&amp;SDHC_BLKATTR_BLKSIZE_MASK)</span></div><div class="line"><a name="l11196"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga797a081db083b97f61d5f657ae83f752">11196</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_MASK                 0xFFFF0000u</span></div><div class="line"><a name="l11197"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1461e7582635ec25e017243f95a9e649">11197</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_SHIFT                16</span></div><div class="line"><a name="l11198"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga02677301c96c876e9db0d959ce6d5585">11198</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_BLKATTR_BLKCNT_SHIFT))&amp;SDHC_BLKATTR_BLKCNT_MASK)</span></div><div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;<span class="comment">/* CMDARG Bit Fields */</span></div><div class="line"><a name="l11200"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga96ab88ba50cc09465c266e3aab2ba3b0">11200</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l11201"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa96f4afe969ac51d89ac52df46867f0a">11201</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG_SHIFT                 0</span></div><div class="line"><a name="l11202"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga396ddd22ee6d52bc20fe7838e2832cff">11202</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDARG_CMDARG_SHIFT))&amp;SDHC_CMDARG_CMDARG_MASK)</span></div><div class="line"><a name="l11203"></a><span class="lineno">11203</span>&#160;<span class="comment">/* XFERTYP Bit Fields */</span></div><div class="line"><a name="l11204"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4d3f71daacb879dbeb42972d25faa220">11204</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN_MASK                  0x1u</span></div><div class="line"><a name="l11205"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5cecfd8f158b456d3a2a9ea7820117b2">11205</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN_SHIFT                 0</span></div><div class="line"><a name="l11206"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1d7dcef14285859fb5f204d71d2083cc">11206</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_BCEN_MASK                   0x2u</span></div><div class="line"><a name="l11207"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga25223c582d559cd31d3de92191c681c7">11207</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_BCEN_SHIFT                  1</span></div><div class="line"><a name="l11208"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1940add41a5918da9c0b045597e0c497">11208</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_AC12EN_MASK                 0x4u</span></div><div class="line"><a name="l11209"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2e8fdd12bcab3fa4d4e6823eabaf65a0">11209</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_AC12EN_SHIFT                2</span></div><div class="line"><a name="l11210"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga608ac3efa7417c8763511d336a8cb6c7">11210</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_MASK                 0x10u</span></div><div class="line"><a name="l11211"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga669da614be8810a42499b583e2ce2617">11211</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_SHIFT                4</span></div><div class="line"><a name="l11212"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafb2312829ed2798040e4b2b0f17a0114">11212</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_MASK                 0x20u</span></div><div class="line"><a name="l11213"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9f13f1a35f73d15da1cb2e89a6919e30">11213</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_SHIFT                5</span></div><div class="line"><a name="l11214"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0ed8f044a988ab8f1017f9f17c6087a5">11214</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_MASK                 0x30000u</span></div><div class="line"><a name="l11215"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabcc1b92e4008ae1b4b0ad594d09906c1">11215</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_SHIFT                16</span></div><div class="line"><a name="l11216"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf2c43c5373367a04ff30a95428d1c0f5">11216</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_RSPTYP_SHIFT))&amp;SDHC_XFERTYP_RSPTYP_MASK)</span></div><div class="line"><a name="l11217"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga685761802ba9bd3a16540f0b4cf1815d">11217</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN_MASK                  0x80000u</span></div><div class="line"><a name="l11218"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d90ea7df50316ee6c8902df84662c4c">11218</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN_SHIFT                 19</span></div><div class="line"><a name="l11219"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6ab41eef488a5bd6074f0ce44d67fe92">11219</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CICEN_MASK                  0x100000u</span></div><div class="line"><a name="l11220"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga23f6e1c33faf0b718dfaaef43b678084">11220</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CICEN_SHIFT                 20</span></div><div class="line"><a name="l11221"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3230581622fc9670367e7deaf2c3a95f">11221</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DPSEL_MASK                  0x200000u</span></div><div class="line"><a name="l11222"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4de27d59ffd9269e2d4e9b61fa61eb5a">11222</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DPSEL_SHIFT                 21</span></div><div class="line"><a name="l11223"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad4ea839bc838b6f865a31a7348910355">11223</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_MASK                 0xC00000u</span></div><div class="line"><a name="l11224"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga69a977a39e49c356bb10ec98ca77abdd">11224</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_SHIFT                22</span></div><div class="line"><a name="l11225"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga15fa4ebd2c7d71184d2a734ae1ba37fa">11225</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_CMDTYP_SHIFT))&amp;SDHC_XFERTYP_CMDTYP_MASK)</span></div><div class="line"><a name="l11226"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga38c578078fbe7eae9b211d4e75eb9dd0">11226</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX_MASK                 0x3F000000u</span></div><div class="line"><a name="l11227"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3ff92ff3a2de4c2006862e08e92198a2">11227</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX_SHIFT                24</span></div><div class="line"><a name="l11228"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga14109a758d3ca3014df09696919ba77a">11228</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_CMDINX_SHIFT))&amp;SDHC_XFERTYP_CMDINX_MASK)</span></div><div class="line"><a name="l11229"></a><span class="lineno">11229</span>&#160;<span class="comment">/* CMDRSP Bit Fields */</span></div><div class="line"><a name="l11230"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e18ea51c0f8c567b8c7f0c8daed3a3f">11230</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l11231"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaea81f8c10607500c0232c031cb1c736b">11231</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_SHIFT                0</span></div><div class="line"><a name="l11232"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9e228a5f41a153a74c6c5e567b4ec1ef">11232</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP0_SHIFT))&amp;SDHC_CMDRSP_CMDRSP0_MASK)</span></div><div class="line"><a name="l11233"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf2029a539168eda397f19588b928af0f">11233</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l11234"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5954455de5b963fe88033ee57abc8682">11234</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_SHIFT                0</span></div><div class="line"><a name="l11235"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf0fd5fa34fba78caff6561aba2c97e03">11235</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP1_SHIFT))&amp;SDHC_CMDRSP_CMDRSP1_MASK)</span></div><div class="line"><a name="l11236"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga60782d85358658786d1a76fe99379622">11236</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l11237"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga68102815f97db907271c9feb9b35d48f">11237</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_SHIFT                0</span></div><div class="line"><a name="l11238"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6cd881a6a37704b8eb197856111608b6">11238</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP2_SHIFT))&amp;SDHC_CMDRSP_CMDRSP2_MASK)</span></div><div class="line"><a name="l11239"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga455887881ffdaa8edd983e6e68ffe4d2">11239</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l11240"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5b08d155eccc29ab8f8ff62bc10a23a1">11240</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_SHIFT                0</span></div><div class="line"><a name="l11241"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga025b72392ed5a288a1cd4482e6d66c8d">11241</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP3_SHIFT))&amp;SDHC_CMDRSP_CMDRSP3_MASK)</span></div><div class="line"><a name="l11242"></a><span class="lineno">11242</span>&#160;<span class="comment">/* DATPORT Bit Fields */</span></div><div class="line"><a name="l11243"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad3095c85c287cb31fd4cd815f8516213">11243</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l11244"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d1d79a58015eaa7fe8f8dc6f3655781">11244</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT_SHIFT               0</span></div><div class="line"><a name="l11245"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa6e82dc6e7cf2202094a103b0006ba05">11245</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_DATPORT_DATCONT_SHIFT))&amp;SDHC_DATPORT_DATCONT_MASK)</span></div><div class="line"><a name="l11246"></a><span class="lineno">11246</span>&#160;<span class="comment">/* PRSSTAT Bit Fields */</span></div><div class="line"><a name="l11247"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaba7df21329c057fa8906bcdffefb948">11247</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB_MASK                   0x1u</span></div><div class="line"><a name="l11248"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga104678507322e6937284cec9aabbe2ff">11248</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB_SHIFT                  0</span></div><div class="line"><a name="l11249"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga41cd86790ec73a0f81fe4910f8e6b379">11249</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_MASK                  0x2u</span></div><div class="line"><a name="l11250"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaebffc8f5a96e2405094e614d8ab72bc2">11250</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_SHIFT                 1</span></div><div class="line"><a name="l11251"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga609f9258fa078236470445ebfcd2e9ac">11251</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLA_MASK                    0x4u</span></div><div class="line"><a name="l11252"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaad30094ca6309410952688acf6ed5f07">11252</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLA_SHIFT                   2</span></div><div class="line"><a name="l11253"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga45ba66986bd9e2c6419e1a4358b6a05e">11253</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_MASK                  0x8u</span></div><div class="line"><a name="l11254"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4857c2040b9dc29336795fba391dd1ca">11254</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_SHIFT                 3</span></div><div class="line"><a name="l11255"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga60c111aa5a4259d9b556a30aa9cbf891">11255</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_MASK                 0x10u</span></div><div class="line"><a name="l11256"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab62b9ee7261708d8741ea70ecb103520">11256</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_SHIFT                4</span></div><div class="line"><a name="l11257"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3fea3ced329a19b4f5ef4b596afa1487">11257</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_MASK                 0x20u</span></div><div class="line"><a name="l11258"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac28dd17af6a554003b82c5ef2a8a29ff">11258</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_SHIFT                5</span></div><div class="line"><a name="l11259"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6561c88825587d265f09036e40dc741a">11259</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_MASK                 0x40u</span></div><div class="line"><a name="l11260"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5fbe36972520968a101550517bd82895">11260</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_SHIFT                6</span></div><div class="line"><a name="l11261"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga97dde8a6d23e4744d4988349d9d6f581">11261</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_MASK                  0x80u</span></div><div class="line"><a name="l11262"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8a5f8108789275435c30d3997c194b12">11262</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_SHIFT                 7</span></div><div class="line"><a name="l11263"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae6ab1f30d29da8d10ad0985318d09c30">11263</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WTA_MASK                    0x100u</span></div><div class="line"><a name="l11264"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga52a878b9915b1b1dd257b24abb21a33f">11264</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WTA_SHIFT                   8</span></div><div class="line"><a name="l11265"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad374f3cdffc3be8138708bf632b303be">11265</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTA_MASK                    0x200u</span></div><div class="line"><a name="l11266"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaad64c483eb2e6b6fc96cd466772b1af5">11266</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTA_SHIFT                   9</span></div><div class="line"><a name="l11267"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga59c9cd5ee08a703b51a4487e721cfdac">11267</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BWEN_MASK                   0x400u</span></div><div class="line"><a name="l11268"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2a8af22b9f8230f46db9118a7f4a2f62">11268</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BWEN_SHIFT                  10</span></div><div class="line"><a name="l11269"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9a1a3466ff4e6ec9067956296e917ebf">11269</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BREN_MASK                   0x800u</span></div><div class="line"><a name="l11270"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga755afbadcc686b9a04f531081c5fb811">11270</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BREN_SHIFT                  11</span></div><div class="line"><a name="l11271"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga48dc8b20e5092e223a378a1cba4803d1">11271</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS_MASK                   0x10000u</span></div><div class="line"><a name="l11272"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3aaccd62a11f1cd2f842cd8d5f50ba79">11272</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS_SHIFT                  16</span></div><div class="line"><a name="l11273"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab76b324ebb0b2d882ac0f8a1f563647d">11273</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL_MASK                   0x800000u</span></div><div class="line"><a name="l11274"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga321c503ac2679cd51a2a30219a33d951">11274</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL_SHIFT                  23</span></div><div class="line"><a name="l11275"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gacc5e74fd893e00bf8d48d3ad7165de0a">11275</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL_MASK                   0xFF000000u</span></div><div class="line"><a name="l11276"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6c5c346e4671cdebd3a2132924f059a1">11276</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL_SHIFT                  24</span></div><div class="line"><a name="l11277"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d155771c72f8082c8a3174c8c0aa279">11277</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PRSSTAT_DLSL_SHIFT))&amp;SDHC_PRSSTAT_DLSL_MASK)</span></div><div class="line"><a name="l11278"></a><span class="lineno">11278</span>&#160;<span class="comment">/* PROCTL Bit Fields */</span></div><div class="line"><a name="l11279"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga482b0e558b7376a5e14f47bffdcb33c1">11279</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL_MASK                    0x1u</span></div><div class="line"><a name="l11280"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga754a95dd49bc69dbc62ae443f1c12d16">11280</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL_SHIFT                   0</span></div><div class="line"><a name="l11281"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabd8aa52532f5ddcfe86bbd56dd467aaa">11281</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW_MASK                     0x6u</span></div><div class="line"><a name="l11282"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7738f58de3f0c8a3c55fdf494fa9b7a5">11282</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW_SHIFT                    1</span></div><div class="line"><a name="l11283"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae2aac9ca891c75cdd5355a7cc7b012e8">11283</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_DTW_SHIFT))&amp;SDHC_PROCTL_DTW_MASK)</span></div><div class="line"><a name="l11284"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga597b9ab57f2ad515508d8b2e8b3832c7">11284</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_D3CD_MASK                    0x8u</span></div><div class="line"><a name="l11285"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9bd9fc5a38a643e4a04f03026a18e55a">11285</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_D3CD_SHIFT                   3</span></div><div class="line"><a name="l11286"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga18ccde546ac8eb940360a8ff3671723b">11286</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE_MASK                   0x30u</span></div><div class="line"><a name="l11287"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf41ed2806a975210d570ee34cfe81630">11287</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE_SHIFT                  4</span></div><div class="line"><a name="l11288"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1c3a2c1c26d5ef0ddb1b54d3ef90fd46">11288</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_EMODE_SHIFT))&amp;SDHC_PROCTL_EMODE_MASK)</span></div><div class="line"><a name="l11289"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8af505ec10166a4196541f055cad8907">11289</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDTL_MASK                    0x40u</span></div><div class="line"><a name="l11290"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga84652338a2704314d7ab2381a351215c">11290</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDTL_SHIFT                   6</span></div><div class="line"><a name="l11291"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4eacd6fff47090ff277ac702744032c7">11291</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDSS_MASK                    0x80u</span></div><div class="line"><a name="l11292"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9c25c726f9cf08d6cf3dc9dd8b56f02f">11292</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDSS_SHIFT                   7</span></div><div class="line"><a name="l11293"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga100c5b53357ad23fabd0976fbac43ff4">11293</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS_MASK                    0x300u</span></div><div class="line"><a name="l11294"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga934c05067b80924d6afa525d338e7529">11294</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS_SHIFT                   8</span></div><div class="line"><a name="l11295"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab38de53d7a54fdbd16e4a485b83282af">11295</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_DMAS_SHIFT))&amp;SDHC_PROCTL_DMAS_MASK)</span></div><div class="line"><a name="l11296"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4bb75efee8a2303ff47f441630f7d3f">11296</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ_MASK                 0x10000u</span></div><div class="line"><a name="l11297"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga124dcc1ca07a3d3e8600609fa80d9496">11297</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ_SHIFT                16</span></div><div class="line"><a name="l11298"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6278901eea66f3db196739c4dc820644">11298</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CREQ_MASK                    0x20000u</span></div><div class="line"><a name="l11299"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8b783b0ab48e4f66cafa6fc7da38cfbb">11299</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CREQ_SHIFT                   17</span></div><div class="line"><a name="l11300"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadefa120c89ff122b91a0fda6b551930a">11300</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RWCTL_MASK                   0x40000u</span></div><div class="line"><a name="l11301"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3ba901ecf6267198e180a9299b4c430c">11301</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RWCTL_SHIFT                  18</span></div><div class="line"><a name="l11302"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga837bace762b865593415b31c06dbf5c4">11302</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_IABG_MASK                    0x80000u</span></div><div class="line"><a name="l11303"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf62ddb022a19e9fe0ce3d39eeffadd4a">11303</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_IABG_SHIFT                   19</span></div><div class="line"><a name="l11304"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga08649036ee7355491608a89004ab0628">11304</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT_MASK                  0x1000000u</span></div><div class="line"><a name="l11305"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga575db16a4ed36389472243d329f5ec7c">11305</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT_SHIFT                 24</span></div><div class="line"><a name="l11306"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabd871a9e13415808e1743df5b4758d83">11306</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINS_MASK                  0x2000000u</span></div><div class="line"><a name="l11307"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga33b81350df7f8c5cc698135c271bbfbb">11307</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINS_SHIFT                 25</span></div><div class="line"><a name="l11308"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga296669c47b763f48caf28c35c1be2240">11308</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECRM_MASK                   0x4000000u</span></div><div class="line"><a name="l11309"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6f445b202ea272428a7507952b79a889">11309</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECRM_SHIFT                  26</span></div><div class="line"><a name="l11310"></a><span class="lineno">11310</span>&#160;<span class="comment">/* SYSCTL Bit Fields */</span></div><div class="line"><a name="l11311"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga35cc08217531a736cec185c65abe7f82">11311</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN_MASK                   0x1u</span></div><div class="line"><a name="l11312"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9ef6104b46076dd92183a99579d95771">11312</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN_SHIFT                  0</span></div><div class="line"><a name="l11313"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaefb48b61c548dd73ba8ae645d6e0c889">11313</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_HCKEN_MASK                   0x2u</span></div><div class="line"><a name="l11314"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4bc40b459bbe0c405262109e6765e69">11314</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_HCKEN_SHIFT                  1</span></div><div class="line"><a name="l11315"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga23b3d2c76db562da51b824fa435f306c">11315</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_PEREN_MASK                   0x4u</span></div><div class="line"><a name="l11316"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga28db53e7da45cb7a0ed9de6c7bac7a85">11316</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_PEREN_SHIFT                  2</span></div><div class="line"><a name="l11317"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga19de408b244a32169fec30115c0b8a4a">11317</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_MASK                 0x8u</span></div><div class="line"><a name="l11318"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4dbc0c5f5a10fdd6b7fb6642f10548df">11318</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_SHIFT                3</span></div><div class="line"><a name="l11319"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8311f017ab13388163976f2e422d072d">11319</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS_MASK                     0xF0u</span></div><div class="line"><a name="l11320"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafc17e8d8673044839bfc65d01ea0bc0b">11320</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS_SHIFT                    4</span></div><div class="line"><a name="l11321"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa00d0f672befe002bdc5ab4c68fdf2a5">11321</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_DVS_SHIFT))&amp;SDHC_SYSCTL_DVS_MASK)</span></div><div class="line"><a name="l11322"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabfdc7b569ff6f7eb889833e218ac251f">11322</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_MASK                 0xFF00u</span></div><div class="line"><a name="l11323"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga773898be0f7bf2952f8d99428f200f69">11323</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_SHIFT                8</span></div><div class="line"><a name="l11324"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6478bc3b20101ec058f6005092a8835b">11324</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_SDCLKFS_SHIFT))&amp;SDHC_SYSCTL_SDCLKFS_MASK)</span></div><div class="line"><a name="l11325"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa17354539833a6acfd128354f34d2e57">11325</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV_MASK                   0xF0000u</span></div><div class="line"><a name="l11326"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga333315b6c4564242ddc38a7ba077b5ae">11326</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV_SHIFT                  16</span></div><div class="line"><a name="l11327"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1e1110144cc16dd7711f8acbd1bfd8b3">11327</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_DTOCV_SHIFT))&amp;SDHC_SYSCTL_DTOCV_MASK)</span></div><div class="line"><a name="l11328"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4c8c72837143c46d7c36342c494b4ad">11328</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA_MASK                    0x1000000u</span></div><div class="line"><a name="l11329"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa5f5e5f66dea7902c53a8cb01ec27fbb">11329</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA_SHIFT                   24</span></div><div class="line"><a name="l11330"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga10f1184a683dcb78737e3620660d6b62">11330</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTC_MASK                    0x2000000u</span></div><div class="line"><a name="l11331"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3d422fd7f88100a1e5ec873d8d670792">11331</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTC_SHIFT                   25</span></div><div class="line"><a name="l11332"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga920797e969967edc2e737c8db7ce92aa">11332</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTD_MASK                    0x4000000u</span></div><div class="line"><a name="l11333"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1997ff19d3faec07899352f7ca6c0ad8">11333</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTD_SHIFT                   26</span></div><div class="line"><a name="l11334"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2a115ba3d13885e273f8113ee502beb3">11334</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_INITA_MASK                   0x8000000u</span></div><div class="line"><a name="l11335"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2567891a05c79b0dc5fe49160972a448">11335</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_INITA_SHIFT                  27</span></div><div class="line"><a name="l11336"></a><span class="lineno">11336</span>&#160;<span class="comment">/* IRQSTAT Bit Fields */</span></div><div class="line"><a name="l11337"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga10719f3e788158bad229768076234b23">11337</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC_MASK                     0x1u</span></div><div class="line"><a name="l11338"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab120e3f02ed57b1188dfd2f3b89f324b">11338</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC_SHIFT                    0</span></div><div class="line"><a name="l11339"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga185e91bcbd3342825308183528069025">11339</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TC_MASK                     0x2u</span></div><div class="line"><a name="l11340"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8df344ad864bb882b5c98bdd0cb7899e">11340</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TC_SHIFT                    1</span></div><div class="line"><a name="l11341"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabe62f8072b3ceb7a49288ba5976418d0">11341</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BGE_MASK                    0x4u</span></div><div class="line"><a name="l11342"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga75e2ea9856a63d888c9416ad4c2778dc">11342</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BGE_SHIFT                   2</span></div><div class="line"><a name="l11343"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabed6097264bafe668b2aa727ed9f10c3">11343</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DINT_MASK                   0x8u</span></div><div class="line"><a name="l11344"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9760308d931d6e654feeaf46f96572ae">11344</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DINT_SHIFT                  3</span></div><div class="line"><a name="l11345"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga26691d1818925c3763302d3b227e6cd4">11345</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BWR_MASK                    0x10u</span></div><div class="line"><a name="l11346"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4b8780c2cfdce6ddaa2198a39f7eea44">11346</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BWR_SHIFT                   4</span></div><div class="line"><a name="l11347"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1fe45c7843da8575982210d04128ecbb">11347</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BRR_MASK                    0x20u</span></div><div class="line"><a name="l11348"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadcde5821bbaae429a3695d5659ae3bdc">11348</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BRR_SHIFT                   5</span></div><div class="line"><a name="l11349"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac07a12c2bb074099c7c4a5f17c1bf5c1">11349</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINS_MASK                   0x40u</span></div><div class="line"><a name="l11350"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8da6855a46f5dc5bb5e94d946d87eae4">11350</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINS_SHIFT                  6</span></div><div class="line"><a name="l11351"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga79582ca6d6de265f0ebb399eb008af71">11351</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CRM_MASK                    0x80u</span></div><div class="line"><a name="l11352"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab7f485316bf04aaf4f729e69cd6acb01">11352</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CRM_SHIFT                   7</span></div><div class="line"><a name="l11353"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2d0fb2d9616c809a5610a537d015ddb6">11353</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINT_MASK                   0x100u</span></div><div class="line"><a name="l11354"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf1eb220f726f19220232275f4ba4c42b">11354</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINT_SHIFT                  8</span></div><div class="line"><a name="l11355"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac60476a4a3d496ff5f2527af5bbeb006">11355</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CTOE_MASK                   0x10000u</span></div><div class="line"><a name="l11356"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac22f4d05d6dd0b5bb27ac12636e46180">11356</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CTOE_SHIFT                  16</span></div><div class="line"><a name="l11357"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1d6ab12c7170114b3836f7dfd0cb085a">11357</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CCE_MASK                    0x20000u</span></div><div class="line"><a name="l11358"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf568e7274912a3580885d9852483470f">11358</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CCE_SHIFT                   17</span></div><div class="line"><a name="l11359"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3176b0a0930022da225cbb55238688da">11359</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CEBE_MASK                   0x40000u</span></div><div class="line"><a name="l11360"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0163cd5133f9fcd057aae342144534d1">11360</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CEBE_SHIFT                  18</span></div><div class="line"><a name="l11361"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaee0c763af3fc323b0f3c35f3ad988e37">11361</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CIE_MASK                    0x80000u</span></div><div class="line"><a name="l11362"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga485d7f9c01d7b3188cdcaaf94c556707">11362</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CIE_SHIFT                   19</span></div><div class="line"><a name="l11363"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1ddb5beb552cdc6193ebf649a9279bf9">11363</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DTOE_MASK                   0x100000u</span></div><div class="line"><a name="l11364"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac0dd3b95df6da3006bb082622a655b37">11364</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DTOE_SHIFT                  20</span></div><div class="line"><a name="l11365"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga48e68fbecd65304dfca83a00e76f03f2">11365</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DCE_MASK                    0x200000u</span></div><div class="line"><a name="l11366"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga76f0e02634ba99e8b7dd3db03d6e9dc6">11366</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DCE_SHIFT                   21</span></div><div class="line"><a name="l11367"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaff8f0d4c189f99dc324251e1c1486414">11367</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DEBE_MASK                   0x400000u</span></div><div class="line"><a name="l11368"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaca30553c1983afb6604acc0468a3a7b9">11368</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DEBE_SHIFT                  22</span></div><div class="line"><a name="l11369"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa084b3a11c48abfe299e0f4dd5e6522c">11369</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_AC12E_MASK                  0x1000000u</span></div><div class="line"><a name="l11370"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa438836d215d57b0c6284879f9460161">11370</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_AC12E_SHIFT                 24</span></div><div class="line"><a name="l11371"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac96246ff1e63bd8572c8e5dbe9f0af38">11371</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DMAE_MASK                   0x10000000u</span></div><div class="line"><a name="l11372"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga00be94aaf735d641b66038501ab81c35">11372</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DMAE_SHIFT                  28</span></div><div class="line"><a name="l11373"></a><span class="lineno">11373</span>&#160;<span class="comment">/* IRQSTATEN Bit Fields */</span></div><div class="line"><a name="l11374"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1ab5a76edc7d9d1b3458f6e111a47d29">11374</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_MASK                0x1u</span></div><div class="line"><a name="l11375"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadbf850c08e3d0acfe9d03da53ac61b52">11375</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_SHIFT               0</span></div><div class="line"><a name="l11376"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac97f75c248571976edfb322bda13864e">11376</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_MASK                0x2u</span></div><div class="line"><a name="l11377"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae491cb6cce5060d01d37d180b32ac94c">11377</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_SHIFT               1</span></div><div class="line"><a name="l11378"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga46d5c9b348b825831e0fb397ede43a9a">11378</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_MASK               0x4u</span></div><div class="line"><a name="l11379"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6fa2e791021ce11cf32108b91c82ba6e">11379</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_SHIFT              2</span></div><div class="line"><a name="l11380"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3e226429fe18b447810a75373b0e4e80">11380</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_MASK              0x8u</span></div><div class="line"><a name="l11381"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7a2afc379b13fa392c324274ccf3c313">11381</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_SHIFT             3</span></div><div class="line"><a name="l11382"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab61d7d78bdcc89f1ae03332eae100736">11382</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_MASK               0x10u</span></div><div class="line"><a name="l11383"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d3fbb4324645ec6117b77a592000680">11383</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_SHIFT              4</span></div><div class="line"><a name="l11384"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga158351e2d7c3b799b7e1de2231b2721e">11384</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_MASK               0x20u</span></div><div class="line"><a name="l11385"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga994be2975fe8bfcfa36b677c8857764a">11385</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_SHIFT              5</span></div><div class="line"><a name="l11386"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga28f8bc13ff1f5a489e41a54dc39e3152">11386</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_MASK               0x40u</span></div><div class="line"><a name="l11387"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad0123206a003e799cb7aa8523ecd405c">11387</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_SHIFT              6</span></div><div class="line"><a name="l11388"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga14f097ed92b561c75e3dacc1bdefbbe2">11388</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_MASK               0x80u</span></div><div class="line"><a name="l11389"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e48bc8d0c2f0c10d6daf191c92557a5">11389</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_SHIFT              7</span></div><div class="line"><a name="l11390"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga69074c27b92cbce82403e14f1e5a1560">11390</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_MASK              0x100u</span></div><div class="line"><a name="l11391"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa1112928a54703734f7cdc45ae77b56f">11391</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_SHIFT             8</span></div><div class="line"><a name="l11392"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga672bdead3330e451e5e34d9f3a707504">11392</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_MASK              0x10000u</span></div><div class="line"><a name="l11393"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae43f3a8fe91869f92453ef67ea0f4764">11393</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_SHIFT             16</span></div><div class="line"><a name="l11394"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4c7b840945f9d7fbc1912e6b210ab77">11394</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_MASK               0x20000u</span></div><div class="line"><a name="l11395"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga373ff5b200a397f6c4a71a9e831ee6c8">11395</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_SHIFT              17</span></div><div class="line"><a name="l11396"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadb32296ea39bd0cd1cd2d5719365c49a">11396</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_MASK              0x40000u</span></div><div class="line"><a name="l11397"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga72fbf9bf13c5e322d4671010c7719927">11397</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_SHIFT             18</span></div><div class="line"><a name="l11398"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa59f05865a6f6434fd4fcf216a4d522a">11398</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_MASK               0x80000u</span></div><div class="line"><a name="l11399"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5db5c25cea330a48bbd4e8439f6eca8d">11399</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_SHIFT              19</span></div><div class="line"><a name="l11400"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6e36dd46b6990b4b754e5510d1aa2186">11400</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_MASK              0x100000u</span></div><div class="line"><a name="l11401"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaa65471aa5dc9354ffbc0f74257c7445">11401</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_SHIFT             20</span></div><div class="line"><a name="l11402"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8a3e8003463ce6afcf39fef7e4938377">11402</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_MASK               0x200000u</span></div><div class="line"><a name="l11403"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0050daa198388d3a52844f1626e0fd75">11403</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_SHIFT              21</span></div><div class="line"><a name="l11404"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1a3c5402282178d4d694355f5bca0870">11404</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_MASK              0x400000u</span></div><div class="line"><a name="l11405"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7911ed6d7633685d285f4934e301bde6">11405</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_SHIFT             22</span></div><div class="line"><a name="l11406"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab127f67378a192bb2db22591ef7d39f7">11406</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_MASK             0x1000000u</span></div><div class="line"><a name="l11407"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga14c140e22b678c345119a68af9bef146">11407</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_SHIFT            24</span></div><div class="line"><a name="l11408"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3f042673e4eb942992f5f5c670e3f3d7">11408</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_MASK              0x10000000u</span></div><div class="line"><a name="l11409"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaeaf5be970bbb56b0ccbae03ece8dede6">11409</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_SHIFT             28</span></div><div class="line"><a name="l11410"></a><span class="lineno">11410</span>&#160;<span class="comment">/* IRQSIGEN Bit Fields */</span></div><div class="line"><a name="l11411"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga393b56f0275bd461a60df5d1dad40370">11411</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_MASK                 0x1u</span></div><div class="line"><a name="l11412"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7eed6122d048bd5f722d250817adcc96">11412</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_SHIFT                0</span></div><div class="line"><a name="l11413"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga18f4e41f80857c3a86c3ee99dad7fef0">11413</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_MASK                 0x2u</span></div><div class="line"><a name="l11414"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6725fe5d247936a430d035b3860ae9f9">11414</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_SHIFT                1</span></div><div class="line"><a name="l11415"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga56ccc2a22e90f8d92cf3a7ad63791861">11415</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_MASK                0x4u</span></div><div class="line"><a name="l11416"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4a14bf5315dcb669dc529920384cdf97">11416</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_SHIFT               2</span></div><div class="line"><a name="l11417"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9414ef10609a933fd60a109700f44498">11417</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_MASK               0x8u</span></div><div class="line"><a name="l11418"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaafe7e328f182b268af1b86b90f8430c8">11418</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_SHIFT              3</span></div><div class="line"><a name="l11419"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga127a20751da5c0a3b1db2619fd29a5bf">11419</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_MASK                0x10u</span></div><div class="line"><a name="l11420"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5a0a6e7cdb390a6254c3c037d4ea241c">11420</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_SHIFT               4</span></div><div class="line"><a name="l11421"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa35b18361378457cf175e01abab26611">11421</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_MASK                0x20u</span></div><div class="line"><a name="l11422"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2911f1a96022342a85da7994dff2a5d9">11422</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_SHIFT               5</span></div><div class="line"><a name="l11423"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaddc99f9affd2d06d74e504cb80c3c176">11423</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_MASK               0x40u</span></div><div class="line"><a name="l11424"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafab5ab5bba2d9d1148ad0434126f1fb2">11424</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_SHIFT              6</span></div><div class="line"><a name="l11425"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaafb12fb025305f900bdf9df041dca2b3">11425</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_MASK                0x80u</span></div><div class="line"><a name="l11426"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2a4ce3b87ba3791caee5355e441fc00b">11426</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_SHIFT               7</span></div><div class="line"><a name="l11427"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad9ffbe51e814a8ece8a5c12e0ebd0ba3">11427</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_MASK               0x100u</span></div><div class="line"><a name="l11428"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5dabd6ab59c1c4ab26de59aae2c42235">11428</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_SHIFT              8</span></div><div class="line"><a name="l11429"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga244279ea7f9e5ef02942b303764ea87f">11429</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_MASK               0x10000u</span></div><div class="line"><a name="l11430"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab06cfed0d752fd51ab5e2eea99832192">11430</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_SHIFT              16</span></div><div class="line"><a name="l11431"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3d875f5185d1fb805a87aa0c0737ded7">11431</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_MASK                0x20000u</span></div><div class="line"><a name="l11432"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2bc72b9a24dfa8dbae34157775b493c7">11432</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_SHIFT               17</span></div><div class="line"><a name="l11433"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga200f2b394bdfd0e097f4ad4c496ff2d6">11433</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_MASK               0x40000u</span></div><div class="line"><a name="l11434"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1b7ce68e7e1e9354fd70b85ffe1625a1">11434</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_SHIFT              18</span></div><div class="line"><a name="l11435"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3a09f7cd7b41c260dd89ea77a1511005">11435</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_MASK                0x80000u</span></div><div class="line"><a name="l11436"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae0d92453706b49294eac23eb53e2c742">11436</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_SHIFT               19</span></div><div class="line"><a name="l11437"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga16c82f46bb0de77ecd32731d597843e4">11437</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_MASK               0x100000u</span></div><div class="line"><a name="l11438"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0d5615f1a4d2d1e8f8897fefbf7c1366">11438</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_SHIFT              20</span></div><div class="line"><a name="l11439"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9993e87c1ebc32e1bf8b58af1460f470">11439</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_MASK                0x200000u</span></div><div class="line"><a name="l11440"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae8c36f54cd9d4e06778ddea141252fb5">11440</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_SHIFT               21</span></div><div class="line"><a name="l11441"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac596000fbd2ef20a87022ab4abbeb74a">11441</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_MASK               0x400000u</span></div><div class="line"><a name="l11442"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac5c0c4b875fe244d9746cb09df94e6aa">11442</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_SHIFT              22</span></div><div class="line"><a name="l11443"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gacd242a1e4fdf5a31371c37720b6c5067">11443</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_MASK              0x1000000u</span></div><div class="line"><a name="l11444"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad4b0bff90f4a58266dbbcc018d9b4b56">11444</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_SHIFT             24</span></div><div class="line"><a name="l11445"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae22dd330ad7d3c84dc6906ad0303ccc5">11445</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_MASK               0x10000000u</span></div><div class="line"><a name="l11446"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaceacd386a2b3cdab5975252cf61ad06c">11446</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_SHIFT              28</span></div><div class="line"><a name="l11447"></a><span class="lineno">11447</span>&#160;<span class="comment">/* AC12ERR Bit Fields */</span></div><div class="line"><a name="l11448"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga41337efa0e8891905b61ceef4b4f20d4">11448</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE_MASK                 0x1u</span></div><div class="line"><a name="l11449"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5f00efec00a18073d07677099619160d">11449</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE_SHIFT                0</span></div><div class="line"><a name="l11450"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8e4439265574a0caa1a8bfa16f98d304">11450</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_MASK                0x2u</span></div><div class="line"><a name="l11451"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9b67902a6fac916d2c9425c8262aebc5">11451</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_SHIFT               1</span></div><div class="line"><a name="l11452"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga20a7d6558b259a61499a0745f6450798">11452</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_MASK                0x4u</span></div><div class="line"><a name="l11453"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa4872fca1b2f1ae350fcb6297e995469">11453</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_SHIFT               2</span></div><div class="line"><a name="l11454"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabefbec3e963ccb70de1fdc5b0bb06c14">11454</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12CE_MASK                 0x8u</span></div><div class="line"><a name="l11455"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7b92a5f04788ce2cc5634ebf7f604a9b">11455</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12CE_SHIFT                3</span></div><div class="line"><a name="l11456"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga83739f9ba43d7cded35950a1e98d2caa">11456</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12IE_MASK                 0x10u</span></div><div class="line"><a name="l11457"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3bd5a3ae0633a0ab02becdb7422fa910">11457</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12IE_SHIFT                4</span></div><div class="line"><a name="l11458"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad096f631b95fe669726629c2c1f3fbee">11458</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_MASK              0x80u</span></div><div class="line"><a name="l11459"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa5735a7d405c4f7841b2f62c9a3cc841">11459</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_SHIFT             7</span></div><div class="line"><a name="l11460"></a><span class="lineno">11460</span>&#160;<span class="comment">/* HTCAPBLT Bit Fields */</span></div><div class="line"><a name="l11461"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae49b97c8816777f7f7b5148f2b8ae5c1">11461</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_MASK                   0x70000u</span></div><div class="line"><a name="l11462"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac68ea213ff8629145f7ad40c9525cffe">11462</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_SHIFT                  16</span></div><div class="line"><a name="l11463"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga10ae4a906c4f6c75b8a4f87b1401114d">11463</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HTCAPBLT_MBL_SHIFT))&amp;SDHC_HTCAPBLT_MBL_MASK)</span></div><div class="line"><a name="l11464"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadb87583a1db8c53c61fdac8604e1ecc5">11464</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_MASK                 0x100000u</span></div><div class="line"><a name="l11465"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6ceeb752d9ccad530b178fef829a9db6">11465</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_SHIFT                20</span></div><div class="line"><a name="l11466"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabe87f7e9a2aa3b99012eaae8321aed89">11466</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_HSS_MASK                   0x200000u</span></div><div class="line"><a name="l11467"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae24b3d89ddf5bf4bf48ccc6fa948891d">11467</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_HSS_SHIFT                  21</span></div><div class="line"><a name="l11468"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5252cbd3675e74a01efa99cf6b754c8a">11468</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_MASK                  0x400000u</span></div><div class="line"><a name="l11469"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab0236dd93e36239ae39f6b813eeb11a1">11469</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_SHIFT                 22</span></div><div class="line"><a name="l11470"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga62e346d8925d26124eb284b4ebf984d3">11470</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_SRS_MASK                   0x800000u</span></div><div class="line"><a name="l11471"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga47c009f4b74a67296231bb73fa1c74f8">11471</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_SRS_SHIFT                  23</span></div><div class="line"><a name="l11472"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaefb26b10e16d07a763c3a6aa87d64c77">11472</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS33_MASK                  0x1000000u</span></div><div class="line"><a name="l11473"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga134420d6cffd9c730caecd7cc64f1d41">11473</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS33_SHIFT                 24</span></div><div class="line"><a name="l11474"></a><span class="lineno">11474</span>&#160;<span class="comment">/* WML Bit Fields */</span></div><div class="line"><a name="l11475"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae6b31e76805f36f9903c70818642decc">11475</a></span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML_MASK                      0xFFu</span></div><div class="line"><a name="l11476"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaccbe2485e8ba11877a5d0c45efef3cf5">11476</a></span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML_SHIFT                     0</span></div><div class="line"><a name="l11477"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad9a5ef012064c89985cefc46d8b98614">11477</a></span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_RDWML_SHIFT))&amp;SDHC_WML_RDWML_MASK)</span></div><div class="line"><a name="l11478"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabfe9926c62d373c8d28b1bcc7ba0010f">11478</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML_MASK                      0xFF0000u</span></div><div class="line"><a name="l11479"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga026a7e92688832bffea0905554f30253">11479</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML_SHIFT                     16</span></div><div class="line"><a name="l11480"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaab80c8d04a4c7c27fb4f5b24d1622945">11480</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_WRWML_SHIFT))&amp;SDHC_WML_WRWML_MASK)</span></div><div class="line"><a name="l11481"></a><span class="lineno">11481</span>&#160;<span class="comment">/* FEVT Bit Fields */</span></div><div class="line"><a name="l11482"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9f03ca4771ba7ba7dd17652cc0b3523f">11482</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE_MASK                    0x1u</span></div><div class="line"><a name="l11483"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaa25d15ca9ece7802c84eaabfcb610a3">11483</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE_SHIFT                   0</span></div><div class="line"><a name="l11484"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga08461177de9d00d32471a042648a0d67">11484</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12TOE_MASK                   0x2u</span></div><div class="line"><a name="l11485"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga655231f1f3f9422f32cf26cfdb56b7d2">11485</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12TOE_SHIFT                  1</span></div><div class="line"><a name="l11486"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabbde9b3a4bf7a5ba098a8793459a93e3">11486</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12CE_MASK                    0x4u</span></div><div class="line"><a name="l11487"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6765ca9b4ffb1bf49aa914593c6d6476">11487</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12CE_SHIFT                   2</span></div><div class="line"><a name="l11488"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf9bf81ce7359d8baeaa6da8d311a17df">11488</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12EBE_MASK                   0x8u</span></div><div class="line"><a name="l11489"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad04d7f7589f8abb9ec05a978c7ec2ea9">11489</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12EBE_SHIFT                  3</span></div><div class="line"><a name="l11490"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae0fbba676b66b6816ebf1a406cde14e2">11490</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12IE_MASK                    0x10u</span></div><div class="line"><a name="l11491"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaeb6a120837319438325080701d73318b">11491</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12IE_SHIFT                   4</span></div><div class="line"><a name="l11492"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab66c71256369c4a831fc9638fea7b8d1">11492</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_MASK                 0x80u</span></div><div class="line"><a name="l11493"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga957c710cf39c6135c058ed28b24a73e0">11493</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_SHIFT                7</span></div><div class="line"><a name="l11494"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5ecd45d4cd669e887f5cef39e6a8f508">11494</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE_MASK                      0x10000u</span></div><div class="line"><a name="l11495"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3e2cf2283cca7b5b5e6c61c92df6bcd6">11495</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE_SHIFT                     16</span></div><div class="line"><a name="l11496"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga78a1d9a0fbc16e86deafa9caad24f19c">11496</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CCE_MASK                       0x20000u</span></div><div class="line"><a name="l11497"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9776fd49381a062a66adc38bec98d758">11497</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CCE_SHIFT                      17</span></div><div class="line"><a name="l11498"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0d8b77f77f69ea2af8a8a6fe5162c0af">11498</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CEBE_MASK                      0x40000u</span></div><div class="line"><a name="l11499"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf981263c00f8808cfcde0ff564529bcc">11499</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CEBE_SHIFT                     18</span></div><div class="line"><a name="l11500"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3c29789497e34050f12d49b5f8424531">11500</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CIE_MASK                       0x80000u</span></div><div class="line"><a name="l11501"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga86ac6629356f3a89fbd8c06167abfac9">11501</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CIE_SHIFT                      19</span></div><div class="line"><a name="l11502"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6c5de59c47a6627c08013e5e5af04943">11502</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DTOE_MASK                      0x100000u</span></div><div class="line"><a name="l11503"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad96cef6ac842de516e11f7e9e519408f">11503</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DTOE_SHIFT                     20</span></div><div class="line"><a name="l11504"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga544e27b3392401737744fa5a291685e3">11504</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DCE_MASK                       0x200000u</span></div><div class="line"><a name="l11505"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa4f8f70316d6254d3c69c4a0d767646e">11505</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DCE_SHIFT                      21</span></div><div class="line"><a name="l11506"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac409de67d8fb1f25c2d250922180f666">11506</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DEBE_MASK                      0x400000u</span></div><div class="line"><a name="l11507"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2524f7345007e20b9788e9b83874c225">11507</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DEBE_SHIFT                     22</span></div><div class="line"><a name="l11508"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadbf12dd087ee8570d4d9efd31f565bc9">11508</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E_MASK                     0x1000000u</span></div><div class="line"><a name="l11509"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga932a5cd108d0f4bf80df9559c2c671e2">11509</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E_SHIFT                    24</span></div><div class="line"><a name="l11510"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad91681b40c16fc4d1fcefe155d3437cb">11510</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE_MASK                      0x10000000u</span></div><div class="line"><a name="l11511"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5899ac8c06de1bf1164fb10a8ee67bde">11511</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE_SHIFT                     28</span></div><div class="line"><a name="l11512"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab421860ddd2b50ee334649e5cf9f4475">11512</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT_MASK                      0x80000000u</span></div><div class="line"><a name="l11513"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0eb0abd3e2107c4b5d2dc801b3b1a067">11513</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT_SHIFT                     31</span></div><div class="line"><a name="l11514"></a><span class="lineno">11514</span>&#160;<span class="comment">/* ADMAES Bit Fields */</span></div><div class="line"><a name="l11515"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaf2deb9a73e0aeecdc0ee08497d0165b">11515</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_MASK                  0x3u</span></div><div class="line"><a name="l11516"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3cc649f6ebd779dc84337a9bc5ae5c0d">11516</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_SHIFT                 0</span></div><div class="line"><a name="l11517"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae961b07d5069efed1d1529e087caab7c">11517</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_ADMAES_ADMAES_SHIFT))&amp;SDHC_ADMAES_ADMAES_MASK)</span></div><div class="line"><a name="l11518"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga12cecea9616404f0ae9cae658e7c8849">11518</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMALME_MASK                 0x4u</span></div><div class="line"><a name="l11519"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga75e811daac256a56735bf2a822440434">11519</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMALME_SHIFT                2</span></div><div class="line"><a name="l11520"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2c0005f89f635749f423284e92025434">11520</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMADCE_MASK                 0x8u</span></div><div class="line"><a name="l11521"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab96190a44e154d4acd156f0026d4c363">11521</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMADCE_SHIFT                3</span></div><div class="line"><a name="l11522"></a><span class="lineno">11522</span>&#160;<span class="comment">/* ADSADDR Bit Fields */</span></div><div class="line"><a name="l11523"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf351e8cc179a6507219df80133e901dd">11523</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_MASK                0xFFFFFFFCu</span></div><div class="line"><a name="l11524"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6bad5e40bfb6829aa79079fa8748a7d1">11524</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_SHIFT               2</span></div><div class="line"><a name="l11525"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4e9df4f22bb72c4482aadfdddc916b5e">11525</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_ADSADDR_ADSADDR_SHIFT))&amp;SDHC_ADSADDR_ADSADDR_MASK)</span></div><div class="line"><a name="l11526"></a><span class="lineno">11526</span>&#160;<span class="comment">/* VENDOR Bit Fields */</span></div><div class="line"><a name="l11527"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga83921c53d734582d4faefacf105dab13">11527</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_MASK                0x1u</span></div><div class="line"><a name="l11528"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga983ed2560d2e6ab70865f447d0519d07">11528</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_SHIFT               0</span></div><div class="line"><a name="l11529"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa0a0cbb02b6172ad044e259017665d02">11529</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_MASK                 0x2u</span></div><div class="line"><a name="l11530"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafc7b41b0f492ed43f488063697000cf3">11530</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_SHIFT                1</span></div><div class="line"><a name="l11531"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga59d8694a1bf1d55be388439ed4419ab3">11531</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_MASK                0xFF0000u</span></div><div class="line"><a name="l11532"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3610161a11c6ef0ef2849ef4fca8d12f">11532</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_SHIFT               16</span></div><div class="line"><a name="l11533"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga760d0546097587595fec8f13765b6b2e">11533</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_VENDOR_INTSTVAL_SHIFT))&amp;SDHC_VENDOR_INTSTVAL_MASK)</span></div><div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;<span class="comment">/* MMCBOOT Bit Fields */</span></div><div class="line"><a name="l11535"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga243f17fb68ebb17a8a62a31a34530a1f">11535</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_MASK               0xFu</span></div><div class="line"><a name="l11536"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga63ba85bfa2ccf68011e8afcf6f2c03b4">11536</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_SHIFT              0</span></div><div class="line"><a name="l11537"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga51ddb837c8ee3f7997ab5e64bd5b6bfa">11537</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_MMCBOOT_DTOCVACK_SHIFT))&amp;SDHC_MMCBOOT_DTOCVACK_MASK)</span></div><div class="line"><a name="l11538"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga878fce0feabab8806e311871a08386c9">11538</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_MASK                0x10u</span></div><div class="line"><a name="l11539"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadd901321f62235462c051a551b132354">11539</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_SHIFT               4</span></div><div class="line"><a name="l11540"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0cdf366302c98d1227b0092048c0ac5a">11540</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_MASK               0x20u</span></div><div class="line"><a name="l11541"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2f4f7807f581a3e18d0f1e9f151f74b3">11541</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_SHIFT              5</span></div><div class="line"><a name="l11542"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e740cc62404161ed68d4ce1ecf30971">11542</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_MASK                 0x40u</span></div><div class="line"><a name="l11543"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1c83fde2fa55c8091ecd1768300614be">11543</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_SHIFT                6</span></div><div class="line"><a name="l11544"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf80857b20ac681cf157b8012b2cbaaa3">11544</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_MASK             0x80u</span></div><div class="line"><a name="l11545"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2115330345a0a216c1d1721e84b32ea2">11545</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_SHIFT            7</span></div><div class="line"><a name="l11546"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga29920c6061ebeaf7ebbba8dadf5bdf21">11546</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_MASK             0xFFFF0000u</span></div><div class="line"><a name="l11547"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga353934078a055823e50cdc2564097c67">11547</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_SHIFT            16</span></div><div class="line"><a name="l11548"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga00e933a4a9d5f27c2e1ef6700777e0ea">11548</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_MMCBOOT_BOOTBLKCNT_SHIFT))&amp;SDHC_MMCBOOT_BOOTBLKCNT_MASK)</span></div><div class="line"><a name="l11549"></a><span class="lineno">11549</span>&#160;<span class="comment">/* HOSTVER Bit Fields */</span></div><div class="line"><a name="l11550"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga922683bd06f7936f2978aac6f943ca90">11550</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN_MASK                    0xFFu</span></div><div class="line"><a name="l11551"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab6a2f24b88cbb5db5621995be9e56bcd">11551</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN_SHIFT                   0</span></div><div class="line"><a name="l11552"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabc6936d685c8222c70b386e4d59e230a">11552</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HOSTVER_SVN_SHIFT))&amp;SDHC_HOSTVER_SVN_MASK)</span></div><div class="line"><a name="l11553"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8fd5f14b61267f8ef598236b95cb3b7d">11553</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN_MASK                    0xFF00u</span></div><div class="line"><a name="l11554"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga706bd372f8258fdf62c2e50ff2c5ee99">11554</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN_SHIFT                   8</span></div><div class="line"><a name="l11555"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga41ed3752ccdbb977313a4b1c8c2574c2">11555</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HOSTVER_VVN_SHIFT))&amp;SDHC_HOSTVER_VVN_MASK)</span></div><div class="line"><a name="l11556"></a><span class="lineno">11556</span>&#160; <span class="comment">/* end of group SDHC_Register_Masks */</span></div><div class="line"><a name="l11560"></a><span class="lineno">11560</span>&#160;</div><div class="line"><a name="l11561"></a><span class="lineno">11561</span>&#160;</div><div class="line"><a name="l11562"></a><span class="lineno">11562</span>&#160;<span class="comment">/* SDHC - Peripheral instance base addresses */</span></div><div class="line"><a name="l11564"></a><span class="lineno"><a class="line" href="group___s_d_h_c___peripheral___access___layer.html#gae62cd2bf9b9c484123918db65cc4834b">11564</a></span>&#160;<span class="preprocessor">#define SDHC_BASE                                (0x400B1000u)</span></div><div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;</div><div class="line"><a name="l11566"></a><span class="lineno"><a class="line" href="group___s_d_h_c___peripheral___access___layer.html#gadfa975565f8f38eb596ca3ed92df30c8">11566</a></span>&#160;<span class="preprocessor">#define SDHC                                     ((SDHC_Type *)SDHC_BASE)</span></div><div class="line"><a name="l11567"></a><span class="lineno"><a class="line" href="group___s_d_h_c___peripheral___access___layer.html#gaf6d94732d48040eef799143f86be859c">11567</a></span>&#160;<span class="preprocessor">#define SDHC_BASE_PTR                            (SDHC)</span></div><div class="line"><a name="l11568"></a><span class="lineno">11568</span>&#160;</div><div class="line"><a name="l11569"></a><span class="lineno"><a class="line" href="group___s_d_h_c___peripheral___access___layer.html#gac247c4777a4c8704d90501a085108593">11569</a></span>&#160;<span class="preprocessor">#define SDHC_BASE_ADDRS                          { SDHC_BASE }</span></div><div class="line"><a name="l11570"></a><span class="lineno">11570</span>&#160;</div><div class="line"><a name="l11571"></a><span class="lineno"><a class="line" href="group___s_d_h_c___peripheral___access___layer.html#gaba68469bfde58472af9853b68fee61de">11571</a></span>&#160;<span class="preprocessor">#define SDHC_BASE_PTRS                           { SDHC }</span></div><div class="line"><a name="l11572"></a><span class="lineno">11572</span>&#160;</div><div class="line"><a name="l11573"></a><span class="lineno"><a class="line" href="group___s_d_h_c___peripheral___access___layer.html#gac8a2a352713668bfc1ee4dc28bb16783">11573</a></span>&#160;<span class="preprocessor">#define SDHC_IRQS                                { SDHC_IRQn }</span></div><div class="line"><a name="l11574"></a><span class="lineno">11574</span>&#160;</div><div class="line"><a name="l11575"></a><span class="lineno">11575</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11576"></a><span class="lineno">11576</span>&#160;<span class="comment">   -- SDHC - Register accessor macros</span></div><div class="line"><a name="l11577"></a><span class="lineno">11577</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11578"></a><span class="lineno">11578</span>&#160;</div><div class="line"><a name="l11585"></a><span class="lineno">11585</span>&#160;<span class="comment">/* SDHC - Register instance definitions */</span></div><div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160;<span class="comment">/* SDHC */</span></div><div class="line"><a name="l11587"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga49ef29273fdcfe72894e1c09705d03e1">11587</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR                              SDHC_DSADDR_REG(SDHC)</span></div><div class="line"><a name="l11588"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gafa818e67c7cadfe5b37cbfd95e0f2a92">11588</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR                             SDHC_BLKATTR_REG(SDHC)</span></div><div class="line"><a name="l11589"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gac380458d7fad09c412cfeb37195a6251">11589</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG                              SDHC_CMDARG_REG(SDHC)</span></div><div class="line"><a name="l11590"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga9ea4af444695b7c4f459ea3f98ee5a79">11590</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP                             SDHC_XFERTYP_REG(SDHC)</span></div><div class="line"><a name="l11591"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga8331cb6f1b9bd10aea7ee2e1bca1d85e">11591</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP0                             SDHC_CMDRSP_REG(SDHC,0)</span></div><div class="line"><a name="l11592"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga79cd824793723a8bf83ea015c22edf4d">11592</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP1                             SDHC_CMDRSP_REG(SDHC,1)</span></div><div class="line"><a name="l11593"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gaeb136de05200efc488784826ca3852e0">11593</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP2                             SDHC_CMDRSP_REG(SDHC,2)</span></div><div class="line"><a name="l11594"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gaf18bf1e55c3f6274119a9f0e8584b027">11594</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP3                             SDHC_CMDRSP_REG(SDHC,3)</span></div><div class="line"><a name="l11595"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga1fee4b3585309267bad032e23e47f594">11595</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT                             SDHC_DATPORT_REG(SDHC)</span></div><div class="line"><a name="l11596"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga6f4959804030f7e3f3f8076be0b49199">11596</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT                             SDHC_PRSSTAT_REG(SDHC)</span></div><div class="line"><a name="l11597"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga2855747098159122cd059497d050cafb">11597</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL                              SDHC_PROCTL_REG(SDHC)</span></div><div class="line"><a name="l11598"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga8e9a0701167b3d21edf868330c8c5051">11598</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL                              SDHC_SYSCTL_REG(SDHC)</span></div><div class="line"><a name="l11599"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gac0b9705c6abd6f645c4ec45652b62d59">11599</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT                             SDHC_IRQSTAT_REG(SDHC)</span></div><div class="line"><a name="l11600"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga4fb44ac06060d77670ed9d07400113b4">11600</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN                           SDHC_IRQSTATEN_REG(SDHC)</span></div><div class="line"><a name="l11601"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga59533d539d1d017a7037fa21a1ad65cd">11601</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN                            SDHC_IRQSIGEN_REG(SDHC)</span></div><div class="line"><a name="l11602"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga06d87f040cfa4a05b7cc9e815aa5f4f3">11602</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR                             SDHC_AC12ERR_REG(SDHC)</span></div><div class="line"><a name="l11603"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga58653af340971fd21392890aa1951a31">11603</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT                            SDHC_HTCAPBLT_REG(SDHC)</span></div><div class="line"><a name="l11604"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga3f4c823a1c854137f8c0d888756ea6d4">11604</a></span>&#160;<span class="preprocessor">#define SDHC_WML                                 SDHC_WML_REG(SDHC)</span></div><div class="line"><a name="l11605"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga3d41b2fbe4e7dbd241d6ec0cf61244d0">11605</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT                                SDHC_FEVT_REG(SDHC)</span></div><div class="line"><a name="l11606"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga5be4dc6719f7668336f9520188deab12">11606</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES                              SDHC_ADMAES_REG(SDHC)</span></div><div class="line"><a name="l11607"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga907484b9ccf32689f1a11cac33ea11ae">11607</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR                             SDHC_ADSADDR_REG(SDHC)</span></div><div class="line"><a name="l11608"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gaaf024249eb7cb999b4870dae0d6116e0">11608</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR                              SDHC_VENDOR_REG(SDHC)</span></div><div class="line"><a name="l11609"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gab4dff4aeb9392aabdb6f9e6dcf136428">11609</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT                             SDHC_MMCBOOT_REG(SDHC)</span></div><div class="line"><a name="l11610"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga8a0985af9c573c7c102c0e8d61d525ad">11610</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER                             SDHC_HOSTVER_REG(SDHC)</span></div><div class="line"><a name="l11611"></a><span class="lineno">11611</span>&#160;</div><div class="line"><a name="l11612"></a><span class="lineno">11612</span>&#160;<span class="comment">/* SDHC - Register array accessors */</span></div><div class="line"><a name="l11613"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga1f607aef5b63cbb799f84e096e637997">11613</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP(index)                       SDHC_CMDRSP_REG(SDHC,index)</span></div><div class="line"><a name="l11614"></a><span class="lineno">11614</span>&#160; <span class="comment">/* end of group SDHC_Register_Accessor_Macros */</span></div><div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;</div><div class="line"><a name="l11619"></a><span class="lineno">11619</span>&#160; <span class="comment">/* end of group SDHC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l11623"></a><span class="lineno">11623</span>&#160;</div><div class="line"><a name="l11624"></a><span class="lineno">11624</span>&#160;</div><div class="line"><a name="l11625"></a><span class="lineno">11625</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11626"></a><span class="lineno">11626</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div><div class="line"><a name="l11627"></a><span class="lineno">11627</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11628"></a><span class="lineno">11628</span>&#160;</div><div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT1;                             </div><div class="line"><a name="l11637"></a><span class="lineno">11637</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT1CFG;                          </div><div class="line"><a name="l11638"></a><span class="lineno">11638</span>&#160;       uint8_t RESERVED_0[4092];</div><div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT2;                             </div><div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l11641"></a><span class="lineno">11641</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT4;                             </div><div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT5;                             </div><div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l11644"></a><span class="lineno">11644</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOPT7;                             </div><div class="line"><a name="l11645"></a><span class="lineno">11645</span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t SDID;                              </div><div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC1;                             </div><div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC2;                             </div><div class="line"><a name="l11649"></a><span class="lineno">11649</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC3;                             </div><div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC4;                             </div><div class="line"><a name="l11651"></a><span class="lineno">11651</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC5;                             </div><div class="line"><a name="l11652"></a><span class="lineno">11652</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC6;                             </div><div class="line"><a name="l11653"></a><span class="lineno">11653</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCGC7;                             </div><div class="line"><a name="l11654"></a><span class="lineno">11654</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV1;                           </div><div class="line"><a name="l11655"></a><span class="lineno">11655</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV2;                           </div><div class="line"><a name="l11656"></a><span class="lineno">11656</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCFG1;                             </div><div class="line"><a name="l11657"></a><span class="lineno">11657</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FCFG2;                             </div><div class="line"><a name="l11658"></a><span class="lineno">11658</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDH;                              </div><div class="line"><a name="l11659"></a><span class="lineno">11659</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDMH;                             </div><div class="line"><a name="l11660"></a><span class="lineno">11660</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDML;                             </div><div class="line"><a name="l11661"></a><span class="lineno">11661</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t UIDL;                              </div><div class="line"><a name="l11662"></a><span class="lineno">11662</span>&#160;} <a class="code" href="struct_s_i_m___type.html">SIM_Type</a>, *<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">SIM_MemMapPtr</a>;</div><div class="line"><a name="l11663"></a><span class="lineno">11663</span>&#160;</div><div class="line"><a name="l11664"></a><span class="lineno">11664</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11665"></a><span class="lineno">11665</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l11666"></a><span class="lineno">11666</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11667"></a><span class="lineno">11667</span>&#160;</div><div class="line"><a name="l11674"></a><span class="lineno">11674</span>&#160;<span class="comment">/* SIM - Register accessors */</span></div><div class="line"><a name="l11675"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3b7afc5db335a5be8aaa37f7fbecff72">11675</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_REG(base)                      ((base)-&gt;SOPT1)</span></div><div class="line"><a name="l11676"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga4c047f7ef6bc896bec677567db485e0c">11676</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_REG(base)                   ((base)-&gt;SOPT1CFG)</span></div><div class="line"><a name="l11677"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga49ff604bc1be3844a25f00a1a6b7649d">11677</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_REG(base)                      ((base)-&gt;SOPT2)</span></div><div class="line"><a name="l11678"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaf236970c4ed2d9aa01898ca0f361b6e5">11678</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_REG(base)                      ((base)-&gt;SOPT4)</span></div><div class="line"><a name="l11679"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gac3deed6e684a7bdf2dcb7559e1f183c0">11679</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_REG(base)                      ((base)-&gt;SOPT5)</span></div><div class="line"><a name="l11680"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga1859f3465bc7759ea1727d66791a4c27">11680</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_REG(base)                      ((base)-&gt;SOPT7)</span></div><div class="line"><a name="l11681"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3ce5dc30bb52a91ee8b83b564ebc8f11">11681</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REG(base)                       ((base)-&gt;SDID)</span></div><div class="line"><a name="l11682"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gad7f161b822437a3126c06520991b55e9">11682</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_REG(base)                      ((base)-&gt;SCGC1)</span></div><div class="line"><a name="l11683"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gab9d5e536c88379a229b95660cf5cf9ee">11683</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_REG(base)                      ((base)-&gt;SCGC2)</span></div><div class="line"><a name="l11684"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3ccbab40eca102b2c81f94ee001688de">11684</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_REG(base)                      ((base)-&gt;SCGC3)</span></div><div class="line"><a name="l11685"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga38eed3f9464ac97fb6dd04184291c220">11685</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_REG(base)                      ((base)-&gt;SCGC4)</span></div><div class="line"><a name="l11686"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gacbcf62e33427e5aabbfe947adf619d25">11686</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_REG(base)                      ((base)-&gt;SCGC5)</span></div><div class="line"><a name="l11687"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga575def69d6a2257a1b2014c3c2fcae54">11687</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_REG(base)                      ((base)-&gt;SCGC6)</span></div><div class="line"><a name="l11688"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gace178bd787df5cdde63669fb795a84d5">11688</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_REG(base)                      ((base)-&gt;SCGC7)</span></div><div class="line"><a name="l11689"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaa05276138d6ba426d9977f62fa12d659">11689</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_REG(base)                    ((base)-&gt;CLKDIV1)</span></div><div class="line"><a name="l11690"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3042199ec3bde281552071431b9adf41">11690</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_REG(base)                    ((base)-&gt;CLKDIV2)</span></div><div class="line"><a name="l11691"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaa218fdd61f5d04088d7fa1cbec4ba9a9">11691</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_REG(base)                      ((base)-&gt;FCFG1)</span></div><div class="line"><a name="l11692"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga28d588cd36812f942a01c0ee0ad1beb0">11692</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_REG(base)                      ((base)-&gt;FCFG2)</span></div><div class="line"><a name="l11693"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gacb530eb0afb199280e2d3d1aec55b0dc">11693</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_REG(base)                       ((base)-&gt;UIDH)</span></div><div class="line"><a name="l11694"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga1f5eac1bbac9b6798958b4697632ef21">11694</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_REG(base)                      ((base)-&gt;UIDMH)</span></div><div class="line"><a name="l11695"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga7c4e741241b9fc954f2cd568d29b6b45">11695</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_REG(base)                      ((base)-&gt;UIDML)</span></div><div class="line"><a name="l11696"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gac4adca94e35e9cb122f6e0f80510708f">11696</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_REG(base)                       ((base)-&gt;UIDL)</span></div><div class="line"><a name="l11697"></a><span class="lineno">11697</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l11701"></a><span class="lineno">11701</span>&#160;</div><div class="line"><a name="l11702"></a><span class="lineno">11702</span>&#160;</div><div class="line"><a name="l11703"></a><span class="lineno">11703</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11704"></a><span class="lineno">11704</span>&#160;<span class="comment">   -- SIM Register Masks</span></div><div class="line"><a name="l11705"></a><span class="lineno">11705</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11706"></a><span class="lineno">11706</span>&#160;</div><div class="line"><a name="l11712"></a><span class="lineno">11712</span>&#160;<span class="comment">/* SOPT1 Bit Fields */</span></div><div class="line"><a name="l11713"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9fbcfd0b3e4fb08ee733dee975a5df29">11713</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_MASK                   0xF000u</span></div><div class="line"><a name="l11714"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4100f9e8e8ffc766ac1ac6493379b8dc">11714</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_SHIFT                  12</span></div><div class="line"><a name="l11715"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4cd929a0204fbf30ba60cc0899ad039d">11715</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_RAMSIZE_SHIFT))&amp;SIM_SOPT1_RAMSIZE_MASK)</span></div><div class="line"><a name="l11716"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5c660cd4a6d8062e6ef4afbc17c27fa4">11716</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 0xC0000u</span></div><div class="line"><a name="l11717"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac9e930c4ee375a2aee6fa6c97e061226">11717</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                18</span></div><div class="line"><a name="l11718"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf89520e7506a3dec707983ab729aef08">11718</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_OSC32KSEL_SHIFT))&amp;SIM_SOPT1_OSC32KSEL_MASK)</span></div><div class="line"><a name="l11719"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaf0b406e4bd1800083f48727a7cde829">11719</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_MASK                  0x20000000u</span></div><div class="line"><a name="l11720"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae945165e21faf14e58288bce0918482a">11720</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_SHIFT                 29</span></div><div class="line"><a name="l11721"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93a808f7a1d75e26bc3ed565ab257617">11721</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_MASK                  0x40000000u</span></div><div class="line"><a name="l11722"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8a24334d1be5bd01017bd364dd53f268">11722</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_SHIFT                 30</span></div><div class="line"><a name="l11723"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac60c367119b3dcc752c4cf857b8a59b5">11723</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  0x80000000u</span></div><div class="line"><a name="l11724"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga99e46c34c02e39338c9b80775bad09db">11724</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 31</span></div><div class="line"><a name="l11725"></a><span class="lineno">11725</span>&#160;<span class="comment">/* SOPT1CFG Bit Fields */</span></div><div class="line"><a name="l11726"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4e1ee8f60c8c15ad553c2dfb82c2039">11726</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_MASK                   0x1000000u</span></div><div class="line"><a name="l11727"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga07bf2ffc61aacca96748747fa8df7062">11727</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_SHIFT                  24</span></div><div class="line"><a name="l11728"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga29e593e134a31bed2dbd3673c51cb330">11728</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_MASK                  0x2000000u</span></div><div class="line"><a name="l11729"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74d94a9794e03091f54b76a5c18c58b8">11729</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_SHIFT                 25</span></div><div class="line"><a name="l11730"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0b7d9fe471d5d689ba3feb001cf69b60">11730</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_MASK                  0x4000000u</span></div><div class="line"><a name="l11731"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6984c7260abd4b7caccff970332eb4be">11731</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_SHIFT                 26</span></div><div class="line"><a name="l11732"></a><span class="lineno">11732</span>&#160;<span class="comment">/* SOPT2 Bit Fields */</span></div><div class="line"><a name="l11733"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4ecc21f62a92e94e5f507a6bb5e44062">11733</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              0x10u</span></div><div class="line"><a name="l11734"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4b7f7e8f1999ec0d56a1224cf7eb35d">11734</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             4</span></div><div class="line"><a name="l11735"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga601bb7007f58e3ad5433d3538f4dcef0">11735</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 0xE0u</span></div><div class="line"><a name="l11736"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga520c9a255ff79372237f5f332f749112">11736</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                5</span></div><div class="line"><a name="l11737"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga34712f0ffce6dca092bd902ef7eb783f">11737</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_CLKOUTSEL_SHIFT))&amp;SIM_SOPT2_CLKOUTSEL_MASK)</span></div><div class="line"><a name="l11738"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga27b0cb220aaf94e8d04795bd682ebd78">11738</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL_MASK                      0x300u</span></div><div class="line"><a name="l11739"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7077057e2a7f0841d8151d2703d85f16">11739</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL_SHIFT                     8</span></div><div class="line"><a name="l11740"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0ac5747a6f12a63218b75398d10d4af1">11740</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_FBSL_SHIFT))&amp;SIM_SOPT2_FBSL_MASK)</span></div><div class="line"><a name="l11741"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf295c85205620f0ece4cf7a888fc298f">11741</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PTD7PAD_MASK                   0x800u</span></div><div class="line"><a name="l11742"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga82543a91a19387f58f922371b4b5cc95">11742</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PTD7PAD_SHIFT                  11</span></div><div class="line"><a name="l11743"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga332894211abcda547cbf5d5093bd3f72">11743</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_MASK               0x1000u</span></div><div class="line"><a name="l11744"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6ce7d361b38ac28e6976c71569fe672b">11744</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_SHIFT              12</span></div><div class="line"><a name="l11745"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa14141a225f9778babacbf3b90d0bae2">11745</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 0x30000u</span></div><div class="line"><a name="l11746"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae98b4d574b65472bdb294092d4ce5b4a">11746</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                16</span></div><div class="line"><a name="l11747"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8d44d4d4557fe51bf7b212dd91af91ab">11747</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_PLLFLLSEL_SHIFT))&amp;SIM_SOPT2_PLLFLLSEL_MASK)</span></div><div class="line"><a name="l11748"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1caf7ffe2555eb59ed410110b6aba463">11748</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    0x40000u</span></div><div class="line"><a name="l11749"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2a455b7e86f26185c92961e139d13a89">11749</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   18</span></div><div class="line"><a name="l11750"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9262e104be6bd6949b9c75eee32840da">11750</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RMIISRC_MASK                   0x80000u</span></div><div class="line"><a name="l11751"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga53ce396f3ed312e00b1d31bb456b0707">11751</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_RMIISRC_SHIFT                  19</span></div><div class="line"><a name="l11752"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab50a6e7eaa3b552b96f8cd0450a95395">11752</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TIMESRC_MASK                   0x300000u</span></div><div class="line"><a name="l11753"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga808182bbe91aa5fedaede7122e4af1aa">11753</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TIMESRC_SHIFT                  20</span></div><div class="line"><a name="l11754"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf2c6b0c71d3139118270e0ded3521f53">11754</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TIMESRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_TIMESRC_SHIFT))&amp;SIM_SOPT2_TIMESRC_MASK)</span></div><div class="line"><a name="l11755"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadfe4a9ff5d8ba836d827d0d265dc3055">11755</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_SDHCSRC_MASK                   0x30000000u</span></div><div class="line"><a name="l11756"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac0d4558ce58c6d9bf19af4f36c363562">11756</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_SDHCSRC_SHIFT                  28</span></div><div class="line"><a name="l11757"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1e15b52db62a3ffff08350dc9c6f590d">11757</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_SDHCSRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_SDHCSRC_SHIFT))&amp;SIM_SOPT2_SDHCSRC_MASK)</span></div><div class="line"><a name="l11758"></a><span class="lineno">11758</span>&#160;<span class="comment">/* SOPT4 Bit Fields */</span></div><div class="line"><a name="l11759"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa868cd9e56dc4f0280f6d1866da1ac57">11759</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_MASK                  0x1u</span></div><div class="line"><a name="l11760"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafc9e6a78afb92b0ff8189d6bc30c39ce">11760</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_SHIFT                 0</span></div><div class="line"><a name="l11761"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa42586e5889050292d5e70bf2d1aea2d">11761</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_MASK                  0x2u</span></div><div class="line"><a name="l11762"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf503fb0314431593f41ebe5fa4b83851">11762</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_SHIFT                 1</span></div><div class="line"><a name="l11763"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafa0c4deac7488857fd22e28602b612fb">11763</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_MASK                  0x4u</span></div><div class="line"><a name="l11764"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacca0c622cfa1e0c7e7214096c38c6557">11764</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_SHIFT                 2</span></div><div class="line"><a name="l11765"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga605f729e3f4faddc18e957c077adf61a">11765</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_MASK                  0x10u</span></div><div class="line"><a name="l11766"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9fb8861affd661f64719260a43a87ec6">11766</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_SHIFT                 4</span></div><div class="line"><a name="l11767"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4f61f56a63a5d239be393708c17cf82c">11767</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_MASK                  0x100u</span></div><div class="line"><a name="l11768"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga15275ae91c6efbf697f472b940369401">11768</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_SHIFT                 8</span></div><div class="line"><a name="l11769"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga94a2b4111642b78585a992d67795b04c">11769</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3FLT0_MASK                  0x1000u</span></div><div class="line"><a name="l11770"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9a9a64cd84c357ba5c5459aca027465c">11770</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3FLT0_SHIFT                 12</span></div><div class="line"><a name="l11771"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8be459723f070708becab666dc6abc47">11771</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_MASK                0xC0000u</span></div><div class="line"><a name="l11772"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee4e8fb1805bded49220a407c1620345">11772</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_SHIFT               18</span></div><div class="line"><a name="l11773"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaafa0324827d777673c2170317942e24b">11773</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM1CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM1CH0SRC_MASK)</span></div><div class="line"><a name="l11774"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0dcacc22852e0ee0a7a853a51b422b70">11774</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_MASK                0x300000u</span></div><div class="line"><a name="l11775"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga04d4aa6612f4d2df7d9e0e85f15f6dd6">11775</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_SHIFT               20</span></div><div class="line"><a name="l11776"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6a8da66546e327289373ab1c101f0249">11776</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM2CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM2CH0SRC_MASK)</span></div><div class="line"><a name="l11777"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac823c598ac790d9eeeeb7ddb86d1657">11777</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_MASK                0x1000000u</span></div><div class="line"><a name="l11778"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga77c42e9023c3ed2d759431e2c072860f">11778</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_SHIFT               24</span></div><div class="line"><a name="l11779"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0cd5cb92a9ea79e8227693c793ee5983">11779</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_MASK                0x2000000u</span></div><div class="line"><a name="l11780"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga04492b54a5b581b3bdef8568bdbabf91">11780</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_SHIFT               25</span></div><div class="line"><a name="l11781"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8e9ace9af53ead470265ca2338402dae">11781</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_MASK                0x4000000u</span></div><div class="line"><a name="l11782"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4b5b8e4dc00734623d8a16db8ff0510c">11782</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_SHIFT               26</span></div><div class="line"><a name="l11783"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad4d365b5afa43ac25661ec0d06423162">11783</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3CLKSEL_MASK                0x8000000u</span></div><div class="line"><a name="l11784"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga54a0762662b5e94c962af29aa373c893">11784</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3CLKSEL_SHIFT               27</span></div><div class="line"><a name="l11785"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga14159dfb09e3ad4c1b9f2f4950a3f4a6">11785</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_MASK               0x10000000u</span></div><div class="line"><a name="l11786"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga76c7302a8f939758f0b68fb05ea6dd08">11786</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_SHIFT              28</span></div><div class="line"><a name="l11787"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga427b99978dda3f6bf1c0a97559315276">11787</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_MASK               0x20000000u</span></div><div class="line"><a name="l11788"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacf67b2d7908669c38dfb06eff3c7fa8a">11788</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_SHIFT              29</span></div><div class="line"><a name="l11789"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabc6374f1f0ccc17a93f55a32e6eb9c89">11789</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3TRG0SRC_MASK               0x40000000u</span></div><div class="line"><a name="l11790"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaddc879ce1fd5df4ad46528983ad4480e">11790</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3TRG0SRC_SHIFT              30</span></div><div class="line"><a name="l11791"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad6e00a798bfd9206fe31e2fa2b3a4171">11791</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3TRG1SRC_MASK               0x80000000u</span></div><div class="line"><a name="l11792"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga837c289419ec9b1924a8fd50f6afef5c">11792</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3TRG1SRC_SHIFT              31</span></div><div class="line"><a name="l11793"></a><span class="lineno">11793</span>&#160;<span class="comment">/* SOPT5 Bit Fields */</span></div><div class="line"><a name="l11794"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga11646c1292cb7aab3128e1e563847e32">11794</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                0x3u</span></div><div class="line"><a name="l11795"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0220b88df4a0747579d24b77f4db4e67">11795</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0</span></div><div class="line"><a name="l11796"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga65e932e39703b2b18dea82ca440fc68f">11796</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK)</span></div><div class="line"><a name="l11797"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6160de3cd4b7169ac9095c0d0eee46f7">11797</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                0xCu</span></div><div class="line"><a name="l11798"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga27e87f2f792b880bd156907ab20e9910">11798</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2</span></div><div class="line"><a name="l11799"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga90e650c4ec5da3b971b3acdf511c466a">11799</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0RXSRC_SHIFT))&amp;SIM_SOPT5_UART0RXSRC_MASK)</span></div><div class="line"><a name="l11800"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac473b632c382f785d524c177ff186e0d">11800</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_MASK                0x30u</span></div><div class="line"><a name="l11801"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7714c11e5536dacc90fbc2960e532e94">11801</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_SHIFT               4</span></div><div class="line"><a name="l11802"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga78611068b87a39563cd065ff840e3c68">11802</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1TXSRC_SHIFT))&amp;SIM_SOPT5_UART1TXSRC_MASK)</span></div><div class="line"><a name="l11803"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf34eb14baf5894693130af7addd8aa6f">11803</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                0xC0u</span></div><div class="line"><a name="l11804"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga098fcb3123342f9cd96869c69d2fb7a9">11804</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               6</span></div><div class="line"><a name="l11805"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga51d909264c2944ea7fb47356aa705536">11805</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1RXSRC_SHIFT))&amp;SIM_SOPT5_UART1RXSRC_MASK)</span></div><div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;<span class="comment">/* SOPT7 Bit Fields */</span></div><div class="line"><a name="l11807"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeda70babef834cacace2c775d62bb4ae">11807</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                0xFu</span></div><div class="line"><a name="l11808"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga914ced2a5cf4e7f37371d52d34d4a930">11808</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0</span></div><div class="line"><a name="l11809"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab4fec73a0cfeecaa863fc29f85326f4a">11809</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK)</span></div><div class="line"><a name="l11810"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74544c6c9d4fbc593884681ac79c796f">11810</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             0x10u</span></div><div class="line"><a name="l11811"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee870f942318f14376ee9e6d5558e2ff">11811</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4</span></div><div class="line"><a name="l11812"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6390cd75db35ecc6c5fc6d5b0d417a7d">11812</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              0x80u</span></div><div class="line"><a name="l11813"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa20ed5f5ab9cf02714a993c3996adcc5">11813</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7</span></div><div class="line"><a name="l11814"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1c262a802f5341d2b3f9e3750fec1244">11814</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_MASK                0xF00u</span></div><div class="line"><a name="l11815"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga41e9a42e300b2132d8877fb9a01a6fa1">11815</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_SHIFT               8</span></div><div class="line"><a name="l11816"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5ee178887262b7141316f662e3d8a629">11816</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC1TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC1TRGSEL_MASK)</span></div><div class="line"><a name="l11817"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5a05f77e88118ff1b5c02e4a756f527">11817</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_MASK             0x1000u</span></div><div class="line"><a name="l11818"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8cf171203a65ae7c3842b32a90562558">11818</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_SHIFT            12</span></div><div class="line"><a name="l11819"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga784f68293064986f91f7a6221a67ed14">11819</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_MASK              0x8000u</span></div><div class="line"><a name="l11820"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab364156b2cb9b83329803bdc8c0c589e">11820</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_SHIFT             15</span></div><div class="line"><a name="l11821"></a><span class="lineno">11821</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div><div class="line"><a name="l11822"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf0820acb74ce8270da2025fee624b47c">11822</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div><div class="line"><a name="l11823"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga593faac0d0629fde52f6fe4b83614c23">11823</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div><div class="line"><a name="l11824"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64447ab3209ba3103c4d452b56c405a1">11824</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div><div class="line"><a name="l11825"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5344e7283b2aead14d9d3bded0114f3b">11825</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0x70u</span></div><div class="line"><a name="l11826"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga377bc761e6ee1caab79baad3e2d0d331">11826</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     4</span></div><div class="line"><a name="l11827"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad745ac0cdf951b6e7a8fd2f3e133d961">11827</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div><div class="line"><a name="l11828"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8b02a91f9dd18064e4fc83575cfb117e">11828</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_MASK                      0xF80u</span></div><div class="line"><a name="l11829"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaedeb2d58c67fcc1e588f224527ac623b">11829</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_SHIFT                     7</span></div><div class="line"><a name="l11830"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea847889b6fc3ce04fbbe415d64ef070">11830</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DIEID_SHIFT))&amp;SIM_SDID_DIEID_MASK)</span></div><div class="line"><a name="l11831"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafefd91d0385c1b93049ec14409ed6b1e">11831</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div><div class="line"><a name="l11832"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadb535428e0ca83d2494493ed04822b8c">11832</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div><div class="line"><a name="l11833"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac72e070db07acc8b7964eb21ab91272f">11833</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l11834"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga014f6aec38e92afbd07904db6ed617d0">11834</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_MASK                   0xF00000u</span></div><div class="line"><a name="l11835"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga47e31524526fda3e3058a55da89d098b">11835</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_SHIFT                  20</span></div><div class="line"><a name="l11836"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaef9ed54f0f9c0105ed9e07608e9a5f69">11836</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SERIESID_SHIFT))&amp;SIM_SDID_SERIESID_MASK)</span></div><div class="line"><a name="l11837"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga530d8fe59d2589cf56c00456e89487aa">11837</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_MASK                   0xF000000u</span></div><div class="line"><a name="l11838"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5e40d63bf136287a591bb4fa0b019aba">11838</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_SHIFT                  24</span></div><div class="line"><a name="l11839"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaba1b690ef87b8401c561fdb1ac2248f0">11839</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SUBFAMID_SHIFT))&amp;SIM_SDID_SUBFAMID_MASK)</span></div><div class="line"><a name="l11840"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaab3bc97c4c3b6f7c4780a7fa68bd4e9b">11840</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMILYID_MASK                   0xF0000000u</span></div><div class="line"><a name="l11841"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf7e40106aa5caded7c37374b009b5a41">11841</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMILYID_SHIFT                  28</span></div><div class="line"><a name="l11842"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5c2906e2cb4988454c659f8129d608f4">11842</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMILYID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMILYID_SHIFT))&amp;SIM_SDID_FAMILYID_MASK)</span></div><div class="line"><a name="l11843"></a><span class="lineno">11843</span>&#160;<span class="comment">/* SCGC1 Bit Fields */</span></div><div class="line"><a name="l11844"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga69a2d83139dbf6c8556ea12093541809">11844</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_I2C2_MASK                      0x40u</span></div><div class="line"><a name="l11845"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga38f9e5095d2d1d847970da85e390e7f9">11845</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_I2C2_SHIFT                     6</span></div><div class="line"><a name="l11846"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8f954b824205f507499799ba8262b366">11846</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART4_MASK                     0x400u</span></div><div class="line"><a name="l11847"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0808f41650f2b3824b779bf4f2273f08">11847</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART4_SHIFT                    10</span></div><div class="line"><a name="l11848"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6d5168e1b4f532ad0d6e3836dd5560f3">11848</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART5_MASK                     0x800u</span></div><div class="line"><a name="l11849"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7a43287402d14ab06bb187be3fe36769">11849</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART5_SHIFT                    11</span></div><div class="line"><a name="l11850"></a><span class="lineno">11850</span>&#160;<span class="comment">/* SCGC2 Bit Fields */</span></div><div class="line"><a name="l11851"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f20582508f2269362192a109137d387">11851</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_ENET_MASK                      0x1u</span></div><div class="line"><a name="l11852"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62d37ca0d03946832d5645692545a817">11852</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_ENET_SHIFT                     0</span></div><div class="line"><a name="l11853"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2ff8b125be9c2ba5100d9764d43ad90">11853</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC0_MASK                      0x1000u</span></div><div class="line"><a name="l11854"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaae3b27d52cfc735e1bdb66bff969acec">11854</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC0_SHIFT                     12</span></div><div class="line"><a name="l11855"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0eb5afe8f10a57c76d6a8d6dccadf171">11855</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC1_MASK                      0x2000u</span></div><div class="line"><a name="l11856"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3a5d82ec75bcae51f4904dc94148a675">11856</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC1_SHIFT                     13</span></div><div class="line"><a name="l11857"></a><span class="lineno">11857</span>&#160;<span class="comment">/* SCGC3 Bit Fields */</span></div><div class="line"><a name="l11858"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0c6dcbbbc5311ca9a10130bfe2de165c">11858</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_RNGA_MASK                      0x1u</span></div><div class="line"><a name="l11859"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga998019751f05a8b543f2caf3f05fad17">11859</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_RNGA_SHIFT                     0</span></div><div class="line"><a name="l11860"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab2d7534554a2c4f57d887acc3d78f872">11860</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_SPI2_MASK                      0x1000u</span></div><div class="line"><a name="l11861"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga49d1bb03182f3a731fcf50dffaa8a423">11861</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_SPI2_SHIFT                     12</span></div><div class="line"><a name="l11862"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac39a09b468d8bb54c31b9b470e53e26b">11862</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_SDHC_MASK                      0x20000u</span></div><div class="line"><a name="l11863"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab3bd17015713c00477953e717801d5bd">11863</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_SDHC_SHIFT                     17</span></div><div class="line"><a name="l11864"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafe5009515ab0955d724fa5306171aeeb">11864</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM2_MASK                      0x1000000u</span></div><div class="line"><a name="l11865"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa31635b220d66ac1a6f8f59b3d64cc6e">11865</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM2_SHIFT                     24</span></div><div class="line"><a name="l11866"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5e148c582c15e4caa9bf69c5229562ec">11866</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM3_MASK                      0x2000000u</span></div><div class="line"><a name="l11867"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf6e5e9833e8a4ff9b18aabe19b7e625b">11867</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM3_SHIFT                     25</span></div><div class="line"><a name="l11868"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf26716d3c8b3d13168bbb2c879e69db1">11868</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_ADC1_MASK                      0x8000000u</span></div><div class="line"><a name="l11869"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga45dd1ca87c734edcbe3b47feee134746">11869</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_ADC1_SHIFT                     27</span></div><div class="line"><a name="l11870"></a><span class="lineno">11870</span>&#160;<span class="comment">/* SCGC4 Bit Fields */</span></div><div class="line"><a name="l11871"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga374818f52beee72a9bafcb9efd573dbb">11871</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_MASK                       0x2u</span></div><div class="line"><a name="l11872"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabb62a44b4428fe9b594449f256278785">11872</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_SHIFT                      1</span></div><div class="line"><a name="l11873"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9511253ca2efb3add3f216b07a2af5f2">11873</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_MASK                       0x4u</span></div><div class="line"><a name="l11874"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86a5e7e5d0367e60bf1cccefec02f6ec">11874</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_SHIFT                      2</span></div><div class="line"><a name="l11875"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga55fc2bdfb36e61b4771015749307c480">11875</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      0x40u</span></div><div class="line"><a name="l11876"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga50185bca8ae97e6b0b0a70541757680b">11876</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     6</span></div><div class="line"><a name="l11877"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad28d1d702a535531373c915824c34793">11877</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      0x80u</span></div><div class="line"><a name="l11878"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9f7b3fb0b1b7843cdf821b6b9a86ecfb">11878</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     7</span></div><div class="line"><a name="l11879"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8fc8faeefc38393c83454ceba120d5df">11879</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     0x400u</span></div><div class="line"><a name="l11880"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae3407d4e1676ac6654898712335842b0">11880</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10</span></div><div class="line"><a name="l11881"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24a3ebc9f4c6154041b1a39b33f3c121">11881</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     0x800u</span></div><div class="line"><a name="l11882"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2eda3e80bcf9a5ee77ce321d86cd92d0">11882</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    11</span></div><div class="line"><a name="l11883"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea7b7b8d6abc055026d4ca7299206597">11883</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     0x1000u</span></div><div class="line"><a name="l11884"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae844b2ce3371466add7387b9ea32bc4c">11884</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    12</span></div><div class="line"><a name="l11885"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaf5646fd261bf76417a69902f7405a98">11885</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_MASK                     0x2000u</span></div><div class="line"><a name="l11886"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga065aa606af68b4a53adc773e6661b67d">11886</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_SHIFT                    13</span></div><div class="line"><a name="l11887"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga136bfa98e3aafded899c9806d5410d4d">11887</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_MASK                    0x40000u</span></div><div class="line"><a name="l11888"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5d0dd9f68667fdf71fce1b0a6ae990dd">11888</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_SHIFT                   18</span></div><div class="line"><a name="l11889"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7304bdb8fc46deb77c5e444e56fae40">11889</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       0x80000u</span></div><div class="line"><a name="l11890"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1072a5419bbeaf4081c6c4a5ca7cf86c">11890</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19</span></div><div class="line"><a name="l11891"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab32de0f8a4b83a05b226638154da75c0">11891</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_MASK                      0x100000u</span></div><div class="line"><a name="l11892"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7f6801c437e23853cffdf9807319ff87">11892</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_SHIFT                     20</span></div><div class="line"><a name="l11893"></a><span class="lineno">11893</span>&#160;<span class="comment">/* SCGC5 Bit Fields */</span></div><div class="line"><a name="l11894"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f63b73e0ad63163df381c795d583cc1">11894</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_MASK                     0x1u</span></div><div class="line"><a name="l11895"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9b3669f3f4f380e18133785d6356c56c">11895</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_SHIFT                    0</span></div><div class="line"><a name="l11896"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9c4853233394870202cccd7844fc8a56">11896</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     0x200u</span></div><div class="line"><a name="l11897"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a">11897</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9</span></div><div class="line"><a name="l11898"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5509cf72c7508dd77f0a1a9e631943e8">11898</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     0x400u</span></div><div class="line"><a name="l11899"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga491c4800f5437a9e2d235a77819e434d">11899</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10</span></div><div class="line"><a name="l11900"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac31449d101ad0d05f2bed682571be35">11900</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     0x800u</span></div><div class="line"><a name="l11901"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae141a6d4af583e7410d0120442b1012f">11901</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    11</span></div><div class="line"><a name="l11902"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga723a55222eb5f8fd25da5c956aa50e7b">11902</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     0x1000u</span></div><div class="line"><a name="l11903"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5f267781fcedf0fcdc0c4d3607c10cb">11903</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    12</span></div><div class="line"><a name="l11904"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3d5e3e51d345fe424a4f24aa9ae73dc1">11904</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     0x2000u</span></div><div class="line"><a name="l11905"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae717813cf38c35e5e4ea4243e939b4bc">11905</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    13</span></div><div class="line"><a name="l11906"></a><span class="lineno">11906</span>&#160;<span class="comment">/* SCGC6 Bit Fields */</span></div><div class="line"><a name="l11907"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga949452096cb8609fdb3503dda3f9f729">11907</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_MASK                       0x1u</span></div><div class="line"><a name="l11908"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf767cc087ed5983b84e79996586efb12">11908</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_SHIFT                      0</span></div><div class="line"><a name="l11909"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10469a89e2c48cd79e29fb73b0d06395">11909</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    0x2u</span></div><div class="line"><a name="l11910"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa69ac431213fb94ecd1d9ed2fa966e50">11910</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   1</span></div><div class="line"><a name="l11911"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62d67e6ac8f6b99c2d456be532b31a52">11911</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_MASK                  0x10u</span></div><div class="line"><a name="l11912"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade95a67c98499139b322e706b4ce3db1">11912</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_SHIFT                 4</span></div><div class="line"><a name="l11913"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac3c592da83048a24a8c24412ad79473d">11913</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RNGA_MASK                      0x200u</span></div><div class="line"><a name="l11914"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga310673de7d83c2b01037e32bfbb36c99">11914</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RNGA_SHIFT                     9</span></div><div class="line"><a name="l11915"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6cfd673689486764c72caf5eeba1513c">11915</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0_MASK                      0x1000u</span></div><div class="line"><a name="l11916"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab10f9ec70e4419e5d05c5b01c36477fe">11916</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0_SHIFT                     12</span></div><div class="line"><a name="l11917"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d38de382d6c484b94514d467e8d6d9c">11917</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_MASK                      0x2000u</span></div><div class="line"><a name="l11918"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabed7d3e53684ae906b100a45266974cb">11918</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_SHIFT                     13</span></div><div class="line"><a name="l11919"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga37cb1d6bca1296ed772a4ea87628853b">11919</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_MASK                       0x8000u</span></div><div class="line"><a name="l11920"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga012f9b7db6b18ea674e1aac21e8a81df">11920</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_SHIFT                      15</span></div><div class="line"><a name="l11921"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86c274c19f77641dda714eb0cd3fb82f">11921</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_MASK                       0x40000u</span></div><div class="line"><a name="l11922"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac10c9b2426df8ff8be5656590e5ad323">11922</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_SHIFT                      18</span></div><div class="line"><a name="l11923"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaffd5a351cb6080fec607562adabf3d21">11923</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_MASK                    0x200000u</span></div><div class="line"><a name="l11924"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae588068f46ee21f080b0a2af46a324c5">11924</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_SHIFT                   21</span></div><div class="line"><a name="l11925"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga794d45b465ceb7b9cc3f1453aeab6d1f">11925</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_MASK                       0x400000u</span></div><div class="line"><a name="l11926"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b7b645afc3ee38683f7e4d9d300e653">11926</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_SHIFT                      22</span></div><div class="line"><a name="l11927"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf5baabd241aba695593ce6369aa56ee2">11927</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       0x800000u</span></div><div class="line"><a name="l11928"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2600ceb860eb353aa61abbecdbf5b6ae">11928</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23</span></div><div class="line"><a name="l11929"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga391c6879fab4bb2359b717ab898344f9">11929</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_MASK                      0x1000000u</span></div><div class="line"><a name="l11930"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d1645004ea28638d3370def2505aad0">11930</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_SHIFT                     24</span></div><div class="line"><a name="l11931"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacd8912282b78e6b939981ce4c313065f">11931</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_MASK                      0x2000000u</span></div><div class="line"><a name="l11932"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaabc95256d64e237982e5b6d15ad53e89">11932</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_SHIFT                     25</span></div><div class="line"><a name="l11933"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2113e9cf896870ed64d5e834e030328b">11933</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM2_MASK                      0x4000000u</span></div><div class="line"><a name="l11934"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga41f5057add5cbd83e8a1c29fd33daa64">11934</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM2_SHIFT                     26</span></div><div class="line"><a name="l11935"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga481c725e02da6a245c9d715307969f09">11935</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      0x8000000u</span></div><div class="line"><a name="l11936"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f62de5fc5ccaa13d6975cf1e0ebba03">11936</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27</span></div><div class="line"><a name="l11937"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad51b16006c9f793c4b342ea1ff91a846">11937</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       0x20000000u</span></div><div class="line"><a name="l11938"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac04e5a3a7a2848658a30e7c89f791f39">11938</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29</span></div><div class="line"><a name="l11939"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga67d96adcce9fece065ce6a7f57f495a1">11939</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_MASK                      0x80000000u</span></div><div class="line"><a name="l11940"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga263123e8c1970021957fa8e72cf4a25a">11940</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_SHIFT                     31</span></div><div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="comment">/* SCGC7 Bit Fields */</span></div><div class="line"><a name="l11942"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93f819afb387ad8aa57896e43ab0e795">11942</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_FLEXBUS_MASK                   0x1u</span></div><div class="line"><a name="l11943"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga624734f9006b5f488a9e1f789e1e3bde">11943</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_FLEXBUS_SHIFT                  0</span></div><div class="line"><a name="l11944"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac559e129885604991932101719e3b368">11944</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       0x2u</span></div><div class="line"><a name="l11945"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1113f1622eb2e4099653e93943a89c6e">11945</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      1</span></div><div class="line"><a name="l11946"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10319f9b82c284e2b8c0dbe633a8cc47">11946</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_MPU_MASK                       0x4u</span></div><div class="line"><a name="l11947"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6e29c9922d73e340397f527f22dccd97">11947</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_MPU_SHIFT                      2</span></div><div class="line"><a name="l11948"></a><span class="lineno">11948</span>&#160;<span class="comment">/* CLKDIV1 Bit Fields */</span></div><div class="line"><a name="l11949"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2a972171bb5a662e1b4993b042f7180">11949</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 0xF0000u</span></div><div class="line"><a name="l11950"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga053a7a1ffc9f3b6834679c63ca0ebe29">11950</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16</span></div><div class="line"><a name="l11951"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4e380b274f15fdde19e4fbd5c341a728">11951</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK)</span></div><div class="line"><a name="l11952"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0a017e7ea9a2d31e9b23aa2cab06c19d">11952</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_MASK                 0xF00000u</span></div><div class="line"><a name="l11953"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab5533e40e65e365a9bb32edf707ac9f0">11953</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_SHIFT                20</span></div><div class="line"><a name="l11954"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeccf89240795d88d055b49719b820c14">11954</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV3_SHIFT))&amp;SIM_CLKDIV1_OUTDIV3_MASK)</span></div><div class="line"><a name="l11955"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2d7b5c991f6db7ab2a3e6bc4d9c6aae">11955</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_MASK                 0xF000000u</span></div><div class="line"><a name="l11956"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6d6fd31143c3871c916062966b6fbc3b">11956</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_SHIFT                24</span></div><div class="line"><a name="l11957"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacf3906094a4539818d91cfda55ae2141">11957</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV2_SHIFT))&amp;SIM_CLKDIV1_OUTDIV2_MASK)</span></div><div class="line"><a name="l11958"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1bd42e75000e91999a7d8c2f94a9b606">11958</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 0xF0000000u</span></div><div class="line"><a name="l11959"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2d45b701595bf4f2bc6a451508f94c25">11959</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28</span></div><div class="line"><a name="l11960"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga288f4756a2240c6242f28335cc21a0a8">11960</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK)</span></div><div class="line"><a name="l11961"></a><span class="lineno">11961</span>&#160;<span class="comment">/* CLKDIV2 Bit Fields */</span></div><div class="line"><a name="l11962"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab0c8e972a7c3831440784c5293a5d5f0">11962</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_MASK                 0x1u</span></div><div class="line"><a name="l11963"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga01ab71acec84c43fdb78e81f7f8e554a">11963</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_SHIFT                0</span></div><div class="line"><a name="l11964"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaebed7d452e72dd54cb74783b61c64447">11964</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV_MASK                  0xEu</span></div><div class="line"><a name="l11965"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa085ff25a9d47eecd8a51517fc80778b">11965</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV_SHIFT                 1</span></div><div class="line"><a name="l11966"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0b9ec974c8ad543809fa83a73e7883a2">11966</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_USBDIV_SHIFT))&amp;SIM_CLKDIV2_USBDIV_MASK)</span></div><div class="line"><a name="l11967"></a><span class="lineno">11967</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div><div class="line"><a name="l11968"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2bcfe2db5329ab186bb8393228f24cc">11968</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  0x1u</span></div><div class="line"><a name="l11969"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1a8408a876a3a68b16780a1d45d539df">11969</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 0</span></div><div class="line"><a name="l11970"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5922dc31ee4c05aba3cfeaa4474fddb8">11970</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 0x2u</span></div><div class="line"><a name="l11971"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f6c60d4baf2c592dbd5c43974bd19f3">11971</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                1</span></div><div class="line"><a name="l11972"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b4c8f63810498cd22002a2f3b1bdc0d">11972</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    0xF00u</span></div><div class="line"><a name="l11973"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga828f3d67b0fb411b1f32f5ac8105964f">11973</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   8</span></div><div class="line"><a name="l11974"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga68137c3e32ef5c0477b548ad10de565f">11974</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK)</span></div><div class="line"><a name="l11975"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf02a0b5e053242559c12e5d2834fd3c4">11975</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_MASK                    0xF0000u</span></div><div class="line"><a name="l11976"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e203fc4aaf06a3dbd257768f53dbf83">11976</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_SHIFT                   16</span></div><div class="line"><a name="l11977"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8c0cd6c77bd518794e6473dd0a2feca7">11977</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EESIZE_SHIFT))&amp;SIM_FCFG1_EESIZE_MASK)</span></div><div class="line"><a name="l11978"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5adf627ba4cd9516ebf3e0a6d33aa7c5">11978</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div><div class="line"><a name="l11979"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaec8960bc114f5539e22701491dcf58f7">11979</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div><div class="line"><a name="l11980"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7527f7f4bdcd4c0b2baf6c99a5b6735a">11980</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div><div class="line"><a name="l11981"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga048c88e59900fb06533d5cb2003414b7">11981</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_MASK                   0xF0000000u</span></div><div class="line"><a name="l11982"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8ec773a4e814bc88e7ab72da4e32316b">11982</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_SHIFT                  28</span></div><div class="line"><a name="l11983"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga309821aeed7280f17110e4cf56582f4d">11983</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_NVMSIZE_SHIFT))&amp;SIM_FCFG1_NVMSIZE_MASK)</span></div><div class="line"><a name="l11984"></a><span class="lineno">11984</span>&#160;<span class="comment">/* FCFG2 Bit Fields */</span></div><div class="line"><a name="l11985"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4a9efde69ef5ab882d94b4ff6f659493">11985</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_MASK                  0x7F0000u</span></div><div class="line"><a name="l11986"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4efd23d8fd9d589919b9b211ab523e09">11986</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_SHIFT                 16</span></div><div class="line"><a name="l11987"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaadeff570babcc1f87581f48ca4d2951f">11987</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR1_SHIFT))&amp;SIM_FCFG2_MAXADDR1_MASK)</span></div><div class="line"><a name="l11988"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4d534ca03b47525916b93f9b2000d49a">11988</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_MASK                     0x800000u</span></div><div class="line"><a name="l11989"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6ebc783954b7a0846e166efc03ca3a30">11989</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_SHIFT                    23</span></div><div class="line"><a name="l11990"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad1096c0a75d0bf4dfc93f4b1957fe493">11990</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  0x7F000000u</span></div><div class="line"><a name="l11991"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3ccb8fde0ef2e170d0c84cdfa3651d34">11991</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24</span></div><div class="line"><a name="l11992"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae7829e3338a5d460d360b8ed9e06e1e1">11992</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK)</span></div><div class="line"><a name="l11993"></a><span class="lineno">11993</span>&#160;<span class="comment">/* UIDH Bit Fields */</span></div><div class="line"><a name="l11994"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga313fa2a8e328043458a9ec1e3125c75f">11994</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l11995"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2984b4c4d6bb4339997aee03c8a263b1">11995</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_SHIFT                       0</span></div><div class="line"><a name="l11996"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7d5c35aa9229aeef495aad5e234d799">11996</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDH_UID_SHIFT))&amp;SIM_UIDH_UID_MASK)</span></div><div class="line"><a name="l11997"></a><span class="lineno">11997</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div><div class="line"><a name="l11998"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga38dffcb27b09a015e2f2e7812d42477c">11998</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l11999"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga56b83da182908eb5c406181b72870e54">11999</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0</span></div><div class="line"><a name="l12000"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62269c010d4ee5e3036fea63bbe21702">12000</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK)</span></div><div class="line"><a name="l12001"></a><span class="lineno">12001</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div><div class="line"><a name="l12002"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga87fba538d2482490ddfdb1ef8a44ec66">12002</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l12003"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacedaca5a049852ee395767e70f806c14">12003</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0</span></div><div class="line"><a name="l12004"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0eb63e00b9ee42283435043b437b8d29">12004</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK)</span></div><div class="line"><a name="l12005"></a><span class="lineno">12005</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div><div class="line"><a name="l12006"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga412340eabbcd0f0d48ce4886e9beb071">12006</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l12007"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6fb1383717ebfa6f47b5a5952fd21d63">12007</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0</span></div><div class="line"><a name="l12008"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga636c37811a4a8c9a57df79fd1790b800">12008</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)</span></div><div class="line"><a name="l12009"></a><span class="lineno">12009</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div><div class="line"><a name="l12013"></a><span class="lineno">12013</span>&#160;</div><div class="line"><a name="l12014"></a><span class="lineno">12014</span>&#160;</div><div class="line"><a name="l12015"></a><span class="lineno">12015</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l12017"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gace1d6947a3e5c9530f00f8c22adcd700">12017</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40047000u)</span></div><div class="line"><a name="l12018"></a><span class="lineno">12018</span>&#160;</div><div class="line"><a name="l12019"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">12019</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div><div class="line"><a name="l12020"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga719ec5df95fbb5732438f794f2cccf3c">12020</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTR                             (SIM)</span></div><div class="line"><a name="l12021"></a><span class="lineno">12021</span>&#160;</div><div class="line"><a name="l12022"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gad0dfdd9f125421e6e0387da3fce02a5d">12022</a></span>&#160;<span class="preprocessor">#define SIM_BASE_ADDRS                           { SIM_BASE }</span></div><div class="line"><a name="l12023"></a><span class="lineno">12023</span>&#160;</div><div class="line"><a name="l12024"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91">12024</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM }</span></div><div class="line"><a name="l12025"></a><span class="lineno">12025</span>&#160;</div><div class="line"><a name="l12026"></a><span class="lineno">12026</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12027"></a><span class="lineno">12027</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l12028"></a><span class="lineno">12028</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12029"></a><span class="lineno">12029</span>&#160;</div><div class="line"><a name="l12036"></a><span class="lineno">12036</span>&#160;<span class="comment">/* SIM - Register instance definitions */</span></div><div class="line"><a name="l12037"></a><span class="lineno">12037</span>&#160;<span class="comment">/* SIM */</span></div><div class="line"><a name="l12038"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga2a1bceb27d0e81b2821f1f4f32a57c12">12038</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1                                SIM_SOPT1_REG(SIM)</span></div><div class="line"><a name="l12039"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga952eea950ed91143774362df3d00d2b1">12039</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG                             SIM_SOPT1CFG_REG(SIM)</span></div><div class="line"><a name="l12040"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga487453818a3716783fc75d7bcb81de9f">12040</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2                                SIM_SOPT2_REG(SIM)</span></div><div class="line"><a name="l12041"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga22e96af138319442871c6c16b31c996f">12041</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4                                SIM_SOPT4_REG(SIM)</span></div><div class="line"><a name="l12042"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaf35448e6b1a656ae66edd79699521557">12042</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5                                SIM_SOPT5_REG(SIM)</span></div><div class="line"><a name="l12043"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga859b3a8a48aebc484826e8eef74f629d">12043</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7                                SIM_SOPT7_REG(SIM)</span></div><div class="line"><a name="l12044"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3bdd59b25543acf9b3d301093344004f">12044</a></span>&#160;<span class="preprocessor">#define SIM_SDID                                 SIM_SDID_REG(SIM)</span></div><div class="line"><a name="l12045"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gae41ea5159473767e8d8f1aa2ba67b5bc">12045</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1                                SIM_SCGC1_REG(SIM)</span></div><div class="line"><a name="l12046"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gada34776c821222335f533e61e0b269ac">12046</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2                                SIM_SCGC2_REG(SIM)</span></div><div class="line"><a name="l12047"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga0b496b248f4f4680ac1100a09b4c5a68">12047</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3                                SIM_SCGC3_REG(SIM)</span></div><div class="line"><a name="l12048"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga0f840369740f20c206dfb5fcf21158b9">12048</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4                                SIM_SCGC4_REG(SIM)</span></div><div class="line"><a name="l12049"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaaf818be466b128c6df228950c25e8015">12049</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5                                SIM_SCGC5_REG(SIM)</span></div><div class="line"><a name="l12050"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga89eb0de5ea9d82cc8319788af1efb3de">12050</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6                                SIM_SCGC6_REG(SIM)</span></div><div class="line"><a name="l12051"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga4ecd18e174c5c5bfe0a8b0f1aa3660d7">12051</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7                                SIM_SCGC7_REG(SIM)</span></div><div class="line"><a name="l12052"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga86768069f4f95ba7e0155fc53c6cf665">12052</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1                              SIM_CLKDIV1_REG(SIM)</span></div><div class="line"><a name="l12053"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gad01dc88f2d49bfcfbf418546f863e730">12053</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2                              SIM_CLKDIV2_REG(SIM)</span></div><div class="line"><a name="l12054"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga644c9cc3008071efd123fb33f2d32557">12054</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1                                SIM_FCFG1_REG(SIM)</span></div><div class="line"><a name="l12055"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gafac2663b7ce719dd965a65c398cb09a9">12055</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2                                SIM_FCFG2_REG(SIM)</span></div><div class="line"><a name="l12056"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga38f5973cf59ce903603e0573c5580e71">12056</a></span>&#160;<span class="preprocessor">#define SIM_UIDH                                 SIM_UIDH_REG(SIM)</span></div><div class="line"><a name="l12057"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga249d788e4d47b27bc148724e45a3f220">12057</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH                                SIM_UIDMH_REG(SIM)</span></div><div class="line"><a name="l12058"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gafcfbcc294236ebd497bbc60dc8b7989b">12058</a></span>&#160;<span class="preprocessor">#define SIM_UIDML                                SIM_UIDML_REG(SIM)</span></div><div class="line"><a name="l12059"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga70ca9df0243083e9ba6b7b037beaa69d">12059</a></span>&#160;<span class="preprocessor">#define SIM_UIDL                                 SIM_UIDL_REG(SIM)</span></div><div class="line"><a name="l12060"></a><span class="lineno">12060</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l12064"></a><span class="lineno">12064</span>&#160;</div><div class="line"><a name="l12065"></a><span class="lineno">12065</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12069"></a><span class="lineno">12069</span>&#160;</div><div class="line"><a name="l12070"></a><span class="lineno">12070</span>&#160;</div><div class="line"><a name="l12071"></a><span class="lineno">12071</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12072"></a><span class="lineno">12072</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div><div class="line"><a name="l12073"></a><span class="lineno">12073</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12074"></a><span class="lineno">12074</span>&#160;</div><div class="line"><a name="l12081"></a><span class="lineno">12081</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l12082"></a><span class="lineno">12082</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PMPROT;                             </div><div class="line"><a name="l12083"></a><span class="lineno">12083</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PMCTRL;                             </div><div class="line"><a name="l12084"></a><span class="lineno">12084</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t VLLSCTRL;                           </div><div class="line"><a name="l12085"></a><span class="lineno">12085</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t PMSTAT;                             </div><div class="line"><a name="l12086"></a><span class="lineno">12086</span>&#160;} <a class="code" href="struct_s_m_c___type.html">SMC_Type</a>, *<a class="code" href="group___s_m_c___peripheral___access___layer.html#ga37188a60163a816cb6fa751b2400d9ee">SMC_MemMapPtr</a>;</div><div class="line"><a name="l12087"></a><span class="lineno">12087</span>&#160;</div><div class="line"><a name="l12088"></a><span class="lineno">12088</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12089"></a><span class="lineno">12089</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div><div class="line"><a name="l12090"></a><span class="lineno">12090</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12091"></a><span class="lineno">12091</span>&#160;</div><div class="line"><a name="l12098"></a><span class="lineno">12098</span>&#160;<span class="comment">/* SMC - Register accessors */</span></div><div class="line"><a name="l12099"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga8faa7aff53d9f78046264ed895ba4bcc">12099</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_REG(base)                     ((base)-&gt;PMPROT)</span></div><div class="line"><a name="l12100"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#gaca57398aaa8f982675e83347cc971a66">12100</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_REG(base)                     ((base)-&gt;PMCTRL)</span></div><div class="line"><a name="l12101"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga9a6e9933d16883fed08331c84139a822">12101</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_REG(base)                   ((base)-&gt;VLLSCTRL)</span></div><div class="line"><a name="l12102"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga9d5f2b2a54cff2641473312ac780203e">12102</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_REG(base)                     ((base)-&gt;PMSTAT)</span></div><div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l12107"></a><span class="lineno">12107</span>&#160;</div><div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;</div><div class="line"><a name="l12109"></a><span class="lineno">12109</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12110"></a><span class="lineno">12110</span>&#160;<span class="comment">   -- SMC Register Masks</span></div><div class="line"><a name="l12111"></a><span class="lineno">12111</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12112"></a><span class="lineno">12112</span>&#160;</div><div class="line"><a name="l12118"></a><span class="lineno">12118</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div><div class="line"><a name="l12119"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga62e9f3c7e74a3e5b80b0fae8a896640d">12119</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    0x2u</span></div><div class="line"><a name="l12120"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gad625b387a627eb3a69f3a26edc0096b8">12120</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   1</span></div><div class="line"><a name="l12121"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga79d87e312be895d4f2bdfdda8c947600">12121</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     0x8u</span></div><div class="line"><a name="l12122"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac6cb1305b9cb329a8bb903036893db11">12122</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    3</span></div><div class="line"><a name="l12123"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga30602dafb393b5d9c52f0c75e1d78210">12123</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div><div class="line"><a name="l12124"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae13777e671c1caf2d10809999574fed4">12124</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5</span></div><div class="line"><a name="l12125"></a><span class="lineno">12125</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div><div class="line"><a name="l12126"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8df79d8a16a6d12e3b343eec59d9453c">12126</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div><div class="line"><a name="l12127"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaac7423086f31a8fbbfc8d18b1a876f26">12127</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0</span></div><div class="line"><a name="l12128"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa2ea36f819a21ef6b513564dc1453958">12128</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div><div class="line"><a name="l12129"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadd72ad662b62a7b51225b529fef2c77a">12129</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    0x8u</span></div><div class="line"><a name="l12130"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadfe89210f121f10b74f2fba55f059e1d">12130</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   3</span></div><div class="line"><a name="l12131"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1a456925e291d6d53f4891b25fcaf8eb">12131</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div><div class="line"><a name="l12132"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8f8dc472f4a4b6ad1babae518c44d55e">12132</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5</span></div><div class="line"><a name="l12133"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa375b91daca0dd7f4b1452da903b5bdc">12133</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div><div class="line"><a name="l12134"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga13fe417a536c3dc080bb978a13a6364d">12134</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_LPWUI_MASK                    0x80u</span></div><div class="line"><a name="l12135"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga923f713c8f946601de6acd8088624b20">12135</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_LPWUI_SHIFT                   7</span></div><div class="line"><a name="l12136"></a><span class="lineno">12136</span>&#160;<span class="comment">/* VLLSCTRL Bit Fields */</span></div><div class="line"><a name="l12137"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga4f4e91c4841316ab1eae1a74c0091ff4">12137</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_MASK                  0x7u</span></div><div class="line"><a name="l12138"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga67af6c7ed0835ed408cf511e8b9c9b13">12138</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_SHIFT                 0</span></div><div class="line"><a name="l12139"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1358fb0c1720e22d38d6fccaf0cdfd34">12139</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_VLLSCTRL_VLLSM_SHIFT))&amp;SMC_VLLSCTRL_VLLSM_MASK)</span></div><div class="line"><a name="l12140"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga44691ea357e857b84a0f2f6db808ae0d">12140</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_PORPO_MASK                  0x20u</span></div><div class="line"><a name="l12141"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga255471752ad43100216590dba76a5a0e">12141</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_PORPO_SHIFT                 5</span></div><div class="line"><a name="l12142"></a><span class="lineno">12142</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div><div class="line"><a name="l12143"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga2574f973caed7a43c1d0b69888866f63">12143</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0x7Fu</span></div><div class="line"><a name="l12144"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa4083ab43677e6a1b6832f6607a5ef0e">12144</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0</span></div><div class="line"><a name="l12145"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga27d1d3c05772950ce55e5ad4d2a998e3">12145</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div><div class="line"><a name="l12146"></a><span class="lineno">12146</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div><div class="line"><a name="l12150"></a><span class="lineno">12150</span>&#160;</div><div class="line"><a name="l12151"></a><span class="lineno">12151</span>&#160;</div><div class="line"><a name="l12152"></a><span class="lineno">12152</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l12154"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44">12154</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div><div class="line"><a name="l12155"></a><span class="lineno">12155</span>&#160;</div><div class="line"><a name="l12156"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga6667e81e5b32250febd3d46511d9309d">12156</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div><div class="line"><a name="l12157"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga31b6c4571795341e6446800243313e56">12157</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTR                             (SMC)</span></div><div class="line"><a name="l12158"></a><span class="lineno">12158</span>&#160;</div><div class="line"><a name="l12159"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga1378b926401c2f7a44f4238a027ff8c2">12159</a></span>&#160;<span class="preprocessor">#define SMC_BASE_ADDRS                           { SMC_BASE }</span></div><div class="line"><a name="l12160"></a><span class="lineno">12160</span>&#160;</div><div class="line"><a name="l12161"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#gae583f3f0917ee513adcac36dd042a5f3">12161</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC }</span></div><div class="line"><a name="l12162"></a><span class="lineno">12162</span>&#160;</div><div class="line"><a name="l12163"></a><span class="lineno">12163</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12164"></a><span class="lineno">12164</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div><div class="line"><a name="l12165"></a><span class="lineno">12165</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12166"></a><span class="lineno">12166</span>&#160;</div><div class="line"><a name="l12173"></a><span class="lineno">12173</span>&#160;<span class="comment">/* SMC - Register instance definitions */</span></div><div class="line"><a name="l12174"></a><span class="lineno">12174</span>&#160;<span class="comment">/* SMC */</span></div><div class="line"><a name="l12175"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga43f6628ef790c765722cee208c2c477d">12175</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT                               SMC_PMPROT_REG(SMC)</span></div><div class="line"><a name="l12176"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga4b2bae0309aecee21e9fe70ac7dbe3dc">12176</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL                               SMC_PMCTRL_REG(SMC)</span></div><div class="line"><a name="l12177"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#gabc1de81f94174f2aaebdc6a51b782fee">12177</a></span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL                             SMC_VLLSCTRL_REG(SMC)</span></div><div class="line"><a name="l12178"></a><span class="lineno"><a class="line" href="group___s_m_c___register___accessor___macros.html#ga6311e0572e3a1f7d84e1069716b64307">12178</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT                               SMC_PMSTAT_REG(SMC)</span></div><div class="line"><a name="l12179"></a><span class="lineno">12179</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l12183"></a><span class="lineno">12183</span>&#160;</div><div class="line"><a name="l12184"></a><span class="lineno">12184</span>&#160; <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12188"></a><span class="lineno">12188</span>&#160;</div><div class="line"><a name="l12189"></a><span class="lineno">12189</span>&#160;</div><div class="line"><a name="l12190"></a><span class="lineno">12190</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12191"></a><span class="lineno">12191</span>&#160;<span class="comment">   -- SPI Peripheral Access Layer</span></div><div class="line"><a name="l12192"></a><span class="lineno">12192</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12193"></a><span class="lineno">12193</span>&#160;</div><div class="line"><a name="l12200"></a><span class="lineno">12200</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l12201"></a><span class="lineno">12201</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>;                               </div><div class="line"><a name="l12202"></a><span class="lineno">12202</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l12203"></a><span class="lineno">12203</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                               </div><div class="line"><a name="l12204"></a><span class="lineno">12204</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0xC */</span></div><div class="line"><a name="l12205"></a><span class="lineno">12205</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR[2];                           </div><div class="line"><a name="l12206"></a><span class="lineno">12206</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR_SLAVE[1];                     </div><div class="line"><a name="l12207"></a><span class="lineno">12207</span>&#160;  };</div><div class="line"><a name="l12208"></a><span class="lineno">12208</span>&#160;       uint8_t RESERVED_1[24];</div><div class="line"><a name="l12209"></a><span class="lineno">12209</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>;                                </div><div class="line"><a name="l12210"></a><span class="lineno">12210</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSER;                              </div><div class="line"><a name="l12211"></a><span class="lineno">12211</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x34 */</span></div><div class="line"><a name="l12212"></a><span class="lineno">12212</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR;                             </div><div class="line"><a name="l12213"></a><span class="lineno">12213</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR_SLAVE;                       </div><div class="line"><a name="l12214"></a><span class="lineno">12214</span>&#160;  };</div><div class="line"><a name="l12215"></a><span class="lineno">12215</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t POPR;                              </div><div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR0;                             </div><div class="line"><a name="l12217"></a><span class="lineno">12217</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR1;                             </div><div class="line"><a name="l12218"></a><span class="lineno">12218</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR2;                             </div><div class="line"><a name="l12219"></a><span class="lineno">12219</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TXFR3;                             </div><div class="line"><a name="l12220"></a><span class="lineno">12220</span>&#160;       uint8_t RESERVED_2[48];</div><div class="line"><a name="l12221"></a><span class="lineno">12221</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR0;                             </div><div class="line"><a name="l12222"></a><span class="lineno">12222</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR1;                             </div><div class="line"><a name="l12223"></a><span class="lineno">12223</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR2;                             </div><div class="line"><a name="l12224"></a><span class="lineno">12224</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RXFR3;                             </div><div class="line"><a name="l12225"></a><span class="lineno">12225</span>&#160;} <a class="code" href="struct_s_p_i___type.html">SPI_Type</a>, *<a class="code" href="group___s_p_i___peripheral___access___layer.html#ga100ce9a2b42972ea38f07d8d158361d6">SPI_MemMapPtr</a>;</div><div class="line"><a name="l12226"></a><span class="lineno">12226</span>&#160;</div><div class="line"><a name="l12227"></a><span class="lineno">12227</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12228"></a><span class="lineno">12228</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l12229"></a><span class="lineno">12229</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12230"></a><span class="lineno">12230</span>&#160;</div><div class="line"><a name="l12237"></a><span class="lineno">12237</span>&#160;<span class="comment">/* SPI - Register accessors */</span></div><div class="line"><a name="l12238"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">12238</a></span>&#160;<span class="preprocessor">#define SPI_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l12239"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">12239</a></span>&#160;<span class="preprocessor">#define SPI_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l12240"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">12240</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_REG(base,index2)                ((base)-&gt;CTAR[index2])</span></div><div class="line"><a name="l12241"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">12241</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_REG(base,index2)          ((base)-&gt;CTAR_SLAVE[index2])</span></div><div class="line"><a name="l12242"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">12242</a></span>&#160;<span class="preprocessor">#define SPI_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l12243"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">12243</a></span>&#160;<span class="preprocessor">#define SPI_RSER_REG(base)                       ((base)-&gt;RSER)</span></div><div class="line"><a name="l12244"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">12244</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_REG(base)                      ((base)-&gt;PUSHR)</span></div><div class="line"><a name="l12245"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">12245</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_REG(base)                ((base)-&gt;PUSHR_SLAVE)</span></div><div class="line"><a name="l12246"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">12246</a></span>&#160;<span class="preprocessor">#define SPI_POPR_REG(base)                       ((base)-&gt;POPR)</span></div><div class="line"><a name="l12247"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">12247</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_REG(base)                      ((base)-&gt;TXFR0)</span></div><div class="line"><a name="l12248"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">12248</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_REG(base)                      ((base)-&gt;TXFR1)</span></div><div class="line"><a name="l12249"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">12249</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_REG(base)                      ((base)-&gt;TXFR2)</span></div><div class="line"><a name="l12250"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">12250</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_REG(base)                      ((base)-&gt;TXFR3)</span></div><div class="line"><a name="l12251"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">12251</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_REG(base)                      ((base)-&gt;RXFR0)</span></div><div class="line"><a name="l12252"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">12252</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_REG(base)                      ((base)-&gt;RXFR1)</span></div><div class="line"><a name="l12253"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">12253</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_REG(base)                      ((base)-&gt;RXFR2)</span></div><div class="line"><a name="l12254"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">12254</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_REG(base)                      ((base)-&gt;RXFR3)</span></div><div class="line"><a name="l12255"></a><span class="lineno">12255</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l12259"></a><span class="lineno">12259</span>&#160;</div><div class="line"><a name="l12260"></a><span class="lineno">12260</span>&#160;</div><div class="line"><a name="l12261"></a><span class="lineno">12261</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12262"></a><span class="lineno">12262</span>&#160;<span class="comment">   -- SPI Register Masks</span></div><div class="line"><a name="l12263"></a><span class="lineno">12263</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12264"></a><span class="lineno">12264</span>&#160;</div><div class="line"><a name="l12270"></a><span class="lineno">12270</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l12271"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga88c670302548b2d5b5f032b5709bc366">12271</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_MASK                        0x1u</span></div><div class="line"><a name="l12272"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f13f49cf8502462271d8a179338d81b">12272</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_SHIFT                       0</span></div><div class="line"><a name="l12273"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaebb0539e04af465a39892f5aaabc872d">12273</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_MASK                     0x300u</span></div><div class="line"><a name="l12274"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1ffc13b9075cc6b0b34ea3162d6c1b74">12274</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_SHIFT                    8</span></div><div class="line"><a name="l12275"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga85a76d4d3ea961f858f6eed9882bfd99">12275</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_SMPL_PT_SHIFT))&amp;SPI_MCR_SMPL_PT_MASK)</span></div><div class="line"><a name="l12276"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaedd370380f06f2e4bf2ca01babda8732">12276</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_MASK                     0x400u</span></div><div class="line"><a name="l12277"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae1f4b01eb27f199a893e42f6a3d3edb7">12277</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_SHIFT                    10</span></div><div class="line"><a name="l12278"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5b57559246a1a4c32c53542e9f0ea2cb">12278</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_MASK                     0x800u</span></div><div class="line"><a name="l12279"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0f0a133d00c115835f0b50c334c104cf">12279</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_SHIFT                    11</span></div><div class="line"><a name="l12280"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga27dfc23fb0551340c07676e7092267d4">12280</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_MASK                     0x1000u</span></div><div class="line"><a name="l12281"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaea17770537c6e387ed266e662f5e9d49">12281</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_SHIFT                    12</span></div><div class="line"><a name="l12282"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa8bb3e6a285a70d51f3e637c2a29a41e">12282</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_MASK                     0x2000u</span></div><div class="line"><a name="l12283"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga66fb6e165076aac7d60e416ed0950067">12283</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_SHIFT                    13</span></div><div class="line"><a name="l12284"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad6230b186a0f86d3b06973a0abad85d3">12284</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_MASK                        0x4000u</span></div><div class="line"><a name="l12285"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad71aeecbfd5ab69825143fb055ae3e2b">12285</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_SHIFT                       14</span></div><div class="line"><a name="l12286"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1f301c07deb8544d117e752400e0e537">12286</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_MASK                        0x8000u</span></div><div class="line"><a name="l12287"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab24077f2090f26468c4ebe2ecfda7c5f">12287</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_SHIFT                       15</span></div><div class="line"><a name="l12288"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga69de8a51e829efc59b2a2402a8210aeb">12288</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_MASK                       0x3F0000u</span></div><div class="line"><a name="l12289"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5130ba4524baa3be71b17af17b06b3e2">12289</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_SHIFT                      16</span></div><div class="line"><a name="l12290"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga81637c9ef8f34bdb499086de99c99858">12290</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_PCSIS_SHIFT))&amp;SPI_MCR_PCSIS_MASK)</span></div><div class="line"><a name="l12291"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2f3c41dcffc0058ae83ae7b1dbfffd86">12291</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_MASK                        0x1000000u</span></div><div class="line"><a name="l12292"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga78f4dfaad41aae2ee10979f2e248e4d3">12292</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_SHIFT                       24</span></div><div class="line"><a name="l12293"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga479a7a3131d4356e53f7f86bd4cd0245">12293</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSSE_MASK                       0x2000000u</span></div><div class="line"><a name="l12294"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4dc49f49441cc797619c160757bd7d2d">12294</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSSE_SHIFT                      25</span></div><div class="line"><a name="l12295"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3fa9d02b4302f9963c26383bdeb35da8">12295</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_MASK                        0x4000000u</span></div><div class="line"><a name="l12296"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaaff9ea9fcaf46dc8bfd358d941e0d3ac">12296</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_SHIFT                       26</span></div><div class="line"><a name="l12297"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6d4131c2e45352910d630723c1172d2c">12297</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_MASK                         0x8000000u</span></div><div class="line"><a name="l12298"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7500a54a21171d20a3bbf0355350c9bd">12298</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_SHIFT                        27</span></div><div class="line"><a name="l12299"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab6f80a07ce3be21ee0de56c3de90f380">12299</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_MASK                       0x30000000u</span></div><div class="line"><a name="l12300"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f84d391d6b5838c50b44217617d66a8">12300</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_SHIFT                      28</span></div><div class="line"><a name="l12301"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4157226a8f489e3d1d8321beed0afcb6">12301</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_DCONF_SHIFT))&amp;SPI_MCR_DCONF_MASK)</span></div><div class="line"><a name="l12302"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad40a2cace787fe5eaaf74379ffb7cfc2">12302</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_MASK                   0x40000000u</span></div><div class="line"><a name="l12303"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57c862186e43a26823716267bfadd92f">12303</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_SHIFT                  30</span></div><div class="line"><a name="l12304"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa201344af736c83618497329b6529f04">12304</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_MASK                        0x80000000u</span></div><div class="line"><a name="l12305"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7118ec0360c840ddef7e666831cb13fb">12305</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_SHIFT                       31</span></div><div class="line"><a name="l12306"></a><span class="lineno">12306</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l12307"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3b9bdb39b00af35d3f731123bc82d143">12307</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_MASK                    0xFFFF0000u</span></div><div class="line"><a name="l12308"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4ac4f90bab2c1a761f439f50bcdca71f">12308</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_SHIFT                   16</span></div><div class="line"><a name="l12309"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e79144ff705279f17e657cd3d596afa">12309</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TCR_SPI_TCNT_SHIFT))&amp;SPI_TCR_SPI_TCNT_MASK)</span></div><div class="line"><a name="l12310"></a><span class="lineno">12310</span>&#160;<span class="comment">/* CTAR Bit Fields */</span></div><div class="line"><a name="l12311"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad1ba5817c825831950fc73cc726f0737">12311</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_MASK                         0xFu</span></div><div class="line"><a name="l12312"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad988143e0be530acb59dca0fad52ec0b">12312</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_SHIFT                        0</span></div><div class="line"><a name="l12313"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8ef1d047cb27c76c57b494ffeada5259">12313</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_BR_SHIFT))&amp;SPI_CTAR_BR_MASK)</span></div><div class="line"><a name="l12314"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7d4ee19c78f67b68c6320eefe6a53ac0">12314</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_MASK                         0xF0u</span></div><div class="line"><a name="l12315"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaac557ee81ac4ec00ee6280d5b761edf1">12315</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_SHIFT                        4</span></div><div class="line"><a name="l12316"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga48f6e8c7555056687cfcc2c56fc63c46">12316</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_DT_SHIFT))&amp;SPI_CTAR_DT_MASK)</span></div><div class="line"><a name="l12317"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad15c92f5474cc1ba1ca2af14c92cbf26">12317</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_MASK                        0xF00u</span></div><div class="line"><a name="l12318"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadbf91ef3bf1d4943ab782ff027d121bd">12318</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_SHIFT                       8</span></div><div class="line"><a name="l12319"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2cd43b6b9241829083a88d903cc1ca2a">12319</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_ASC_SHIFT))&amp;SPI_CTAR_ASC_MASK)</span></div><div class="line"><a name="l12320"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5c824276fa48ae7b05fc922d20d237c0">12320</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_MASK                      0xF000u</span></div><div class="line"><a name="l12321"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf4e35373d2e9149e1c73f9b65887ad37">12321</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_SHIFT                     12</span></div><div class="line"><a name="l12322"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3c988f51f8a9ffc42af2b1c780796666">12322</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_CSSCK_SHIFT))&amp;SPI_CTAR_CSSCK_MASK)</span></div><div class="line"><a name="l12323"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4f40ea2ab0d14559523ab0699fd682c6">12323</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_MASK                        0x30000u</span></div><div class="line"><a name="l12324"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf53f764d59da1c7a68c9185a71dfec66">12324</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_SHIFT                       16</span></div><div class="line"><a name="l12325"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga32e4047abbaf3dcf3d1cb2ab30142442">12325</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PBR_SHIFT))&amp;SPI_CTAR_PBR_MASK)</span></div><div class="line"><a name="l12326"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3680f8dc0308705f06e234914edfa14b">12326</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_MASK                        0xC0000u</span></div><div class="line"><a name="l12327"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4201dd4e39a23f36fc01eb3f74b7c094">12327</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_SHIFT                       18</span></div><div class="line"><a name="l12328"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9b8b72764c75d047a2b4deb5a6a15619">12328</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PDT_SHIFT))&amp;SPI_CTAR_PDT_MASK)</span></div><div class="line"><a name="l12329"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e9fd2ca2e90b6c40db0d51c8d8baa84">12329</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_MASK                       0x300000u</span></div><div class="line"><a name="l12330"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7883643ad4e73cc46c7a140375a2be7a">12330</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_SHIFT                      20</span></div><div class="line"><a name="l12331"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae16156d09743ff57feb66a1e4c96d8c8">12331</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PASC_SHIFT))&amp;SPI_CTAR_PASC_MASK)</span></div><div class="line"><a name="l12332"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga27ec6f89727e91f1d272d06c6f1c44b3">12332</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_MASK                     0xC00000u</span></div><div class="line"><a name="l12333"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8bb5e598d3bbadd3efc273c57bc522ab">12333</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_SHIFT                    22</span></div><div class="line"><a name="l12334"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1d67f4830c56355cfbee79721e4d30d3">12334</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PCSSCK_SHIFT))&amp;SPI_CTAR_PCSSCK_MASK)</span></div><div class="line"><a name="l12335"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadefae41f4962681a83ae61a653026dc2">12335</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_MASK                      0x1000000u</span></div><div class="line"><a name="l12336"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f3c8977a22e59cab407497ba5e32dc9">12336</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_SHIFT                     24</span></div><div class="line"><a name="l12337"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga562416b33f74ea5595e122d862093e51">12337</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_MASK                       0x2000000u</span></div><div class="line"><a name="l12338"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1a27d47d54bd5b51d69b21216b3662b4">12338</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_SHIFT                      25</span></div><div class="line"><a name="l12339"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga128560de0ef72566ec53bb208e6ad5ef">12339</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_MASK                       0x4000000u</span></div><div class="line"><a name="l12340"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac46d6c45f2f45383d1f6d062a570e81d">12340</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_SHIFT                      26</span></div><div class="line"><a name="l12341"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga71b046a902929cf107f46e422092ff33">12341</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_MASK                       0x78000000u</span></div><div class="line"><a name="l12342"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaabebaa480c90d32ad8bc580ea2507b8e">12342</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_SHIFT                      27</span></div><div class="line"><a name="l12343"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga217a65114bc44312a9c953c3fd394464">12343</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_FMSZ_SHIFT))&amp;SPI_CTAR_FMSZ_MASK)</span></div><div class="line"><a name="l12344"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3347aad10c0b5dc1a5062275e89353b2">12344</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_MASK                        0x80000000u</span></div><div class="line"><a name="l12345"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4600954a3cc5c07f14c1b0e602cec4cd">12345</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_SHIFT                       31</span></div><div class="line"><a name="l12346"></a><span class="lineno">12346</span>&#160;<span class="comment">/* CTAR_SLAVE Bit Fields */</span></div><div class="line"><a name="l12347"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e8aa9f143abc35fcb9f86e5de378621">12347</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_MASK                 0x2000000u</span></div><div class="line"><a name="l12348"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6470631f0d2f0d7722ab55a1f97c936e">12348</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_SHIFT                25</span></div><div class="line"><a name="l12349"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57c0bdc9ff5183b0e8da776a8d803ff1">12349</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_MASK                 0x4000000u</span></div><div class="line"><a name="l12350"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga183134048ae879b82e3aa07b4a51d79d">12350</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_SHIFT                26</span></div><div class="line"><a name="l12351"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5230074b3809e2ef525e87fdca078717">12351</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_MASK                 0xF8000000u</span></div><div class="line"><a name="l12352"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf8ee524100dedae1cc3afb60643b2475">12352</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_SHIFT                27</span></div><div class="line"><a name="l12353"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga20fc13a457a7df6331fdfdcbbc89c972">12353</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_SLAVE_FMSZ_SHIFT))&amp;SPI_CTAR_SLAVE_FMSZ_MASK)</span></div><div class="line"><a name="l12354"></a><span class="lineno">12354</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l12355"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabf0bcd5a32bcc6e58bac1a0f826ab3c6">12355</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_MASK                    0xFu</span></div><div class="line"><a name="l12356"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac1f2a81bf6d8b44020db098097c74964">12356</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_SHIFT                   0</span></div><div class="line"><a name="l12357"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7524dc6520cf5bcea82f6d62db3a5ee8">12357</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_POPNXTPTR_SHIFT))&amp;SPI_SR_POPNXTPTR_MASK)</span></div><div class="line"><a name="l12358"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad70ca8db9ba4e1d62e081ef648d84752">12358</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_MASK                        0xF0u</span></div><div class="line"><a name="l12359"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gacd499785f654eb1b4d1ced2bf0b2e7ac">12359</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_SHIFT                       4</span></div><div class="line"><a name="l12360"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2b05bb18cd3b859747bf5bff6e0eda29">12360</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_RXCTR_SHIFT))&amp;SPI_SR_RXCTR_MASK)</span></div><div class="line"><a name="l12361"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5526eeae29bb85218c41d8a06608acbd">12361</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_MASK                     0xF00u</span></div><div class="line"><a name="l12362"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga129ad514464ae667c6d78ee9840236d5">12362</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_SHIFT                    8</span></div><div class="line"><a name="l12363"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabc6d25e4bdcb3abacedb397ad24b0bc3">12363</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXNXTPTR_SHIFT))&amp;SPI_SR_TXNXTPTR_MASK)</span></div><div class="line"><a name="l12364"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaba58e43f829f6e6103933bf570e9feb7">12364</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_MASK                        0xF000u</span></div><div class="line"><a name="l12365"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad7fc9ecdd51f12aabb492271648e133b">12365</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_SHIFT                       12</span></div><div class="line"><a name="l12366"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad5bd8906225c5b7e8ed97cacd8a0d3bd">12366</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXCTR_SHIFT))&amp;SPI_SR_TXCTR_MASK)</span></div><div class="line"><a name="l12367"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga71c5bf00b7a6fdd6df9f46068d43cc90">12367</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_MASK                         0x20000u</span></div><div class="line"><a name="l12368"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab969720c704e5da43908b804881bd512">12368</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_SHIFT                        17</span></div><div class="line"><a name="l12369"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaec13b65c44bed521e4800ecd6f7e838a">12369</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_MASK                         0x80000u</span></div><div class="line"><a name="l12370"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6ceb5392843b8d85ed2f00305b524870">12370</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_SHIFT                        19</span></div><div class="line"><a name="l12371"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa2b1ac1e36caec8d6c547c45e9436b5d">12371</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_MASK                         0x2000000u</span></div><div class="line"><a name="l12372"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8cc4f0762da38ecb90793428c8e5a26c">12372</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_SHIFT                        25</span></div><div class="line"><a name="l12373"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa7abad389fa7a46434442b742d4a35c3">12373</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_MASK                         0x8000000u</span></div><div class="line"><a name="l12374"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0e5f44b6803f40e8db0718fe2812092a">12374</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_SHIFT                        27</span></div><div class="line"><a name="l12375"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf90e19a9b8d8a54d8ae278820d8f1558">12375</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_MASK                         0x10000000u</span></div><div class="line"><a name="l12376"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0395371ab4e76da4f99c89bc6963e816">12376</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_SHIFT                        28</span></div><div class="line"><a name="l12377"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga82001e6d6fa1c1e51ab330a4d6b209c5">12377</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_MASK                        0x40000000u</span></div><div class="line"><a name="l12378"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga596b82d7dd4fe7f24ea66c19a9413b96">12378</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_SHIFT                       30</span></div><div class="line"><a name="l12379"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3142ac7389c847b78c8f42e6bad5eec1">12379</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF_MASK                          0x80000000u</span></div><div class="line"><a name="l12380"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4edd10f93f07c7b2edfbac31c1d4ebf5">12380</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF_SHIFT                         31</span></div><div class="line"><a name="l12381"></a><span class="lineno">12381</span>&#160;<span class="comment">/* RSER Bit Fields */</span></div><div class="line"><a name="l12382"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga10709e9e15464e94d63f2034df58cd32">12382</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_MASK                  0x10000u</span></div><div class="line"><a name="l12383"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1abe68cebab13a4018f43162098e4cd6">12383</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_SHIFT                 16</span></div><div class="line"><a name="l12384"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5b78af7a1292fc0e0b4b39a92a4140b2">12384</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_MASK                    0x20000u</span></div><div class="line"><a name="l12385"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga39481cbcda158bbfc6640eb07d0c2276">12385</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_SHIFT                   17</span></div><div class="line"><a name="l12386"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga32d8083bb571fb12a424b1803c596f47">12386</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_MASK                    0x80000u</span></div><div class="line"><a name="l12387"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab18f888cf02c471809ebc9f807711a13">12387</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_SHIFT                   19</span></div><div class="line"><a name="l12388"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga01228112dcc4440aa1678eb55b97306e">12388</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_MASK                  0x1000000u</span></div><div class="line"><a name="l12389"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9f1684fdb2e7f9e9adb7afd07a3278da">12389</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_SHIFT                 24</span></div><div class="line"><a name="l12390"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1bb1c8b3d77e69e8ea3197b2a26392cb">12390</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_MASK                    0x2000000u</span></div><div class="line"><a name="l12391"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6b7e6d97146fb2244a8b1fb870cf980b">12391</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_SHIFT                   25</span></div><div class="line"><a name="l12392"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga245d7987838cad9b4392b051fbd6fb06">12392</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_MASK                    0x8000000u</span></div><div class="line"><a name="l12393"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga42ef57e6e872c54f15ba9742f98ea522">12393</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_SHIFT                   27</span></div><div class="line"><a name="l12394"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga41b148811704b6e9903262dbd1d72433">12394</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_MASK                    0x10000000u</span></div><div class="line"><a name="l12395"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga93b9a7fbf5962c0e407879c781779ac4">12395</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_SHIFT                   28</span></div><div class="line"><a name="l12396"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga51ba97f1d47ebd36d19c5a634ce96873">12396</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_MASK                     0x80000000u</span></div><div class="line"><a name="l12397"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga51740ce9a6d3a38cf50cb1f19af3d002">12397</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_SHIFT                    31</span></div><div class="line"><a name="l12398"></a><span class="lineno">12398</span>&#160;<span class="comment">/* PUSHR Bit Fields */</span></div><div class="line"><a name="l12399"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac3651a6adad71c41138f88336e7711b4">12399</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l12400"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac9778e35b8039b1268b42e16066a7812">12400</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l12401"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad19c7faf45531d7c7a6703a54ac2f69d">12401</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_TXDATA_SHIFT))&amp;SPI_PUSHR_TXDATA_MASK)</span></div><div class="line"><a name="l12402"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae2a7d0ea8a143281112074fe3745a70c">12402</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_MASK                       0x3F0000u</span></div><div class="line"><a name="l12403"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gafb0dfe436cd6273ce0b0052aca58499e">12403</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_SHIFT                      16</span></div><div class="line"><a name="l12404"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad551a287ffb207f5d78c2ac04d393a9b">12404</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_PCS_SHIFT))&amp;SPI_PUSHR_PCS_MASK)</span></div><div class="line"><a name="l12405"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad9e8859d590a59f5e208f5f4a2c8b873">12405</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_MASK                     0x4000000u</span></div><div class="line"><a name="l12406"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7db8f0d7ae83f27f34eafd5e4d993ed1">12406</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_SHIFT                    26</span></div><div class="line"><a name="l12407"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga997edfebb20bfe6a385f018eb9a8a8fb">12407</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_MASK                       0x8000000u</span></div><div class="line"><a name="l12408"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga81e193cbd4602af43cd59a35e56fa958">12408</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_SHIFT                      27</span></div><div class="line"><a name="l12409"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3ac8018fdfe57c16da2782e99232ae45">12409</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_MASK                      0x70000000u</span></div><div class="line"><a name="l12410"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga16a0810e65793ba9f24a5ae8be8cf49a">12410</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_SHIFT                     28</span></div><div class="line"><a name="l12411"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadc43fdbca4e34579e7ede4ac104c7ae5">12411</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_CTAS_SHIFT))&amp;SPI_PUSHR_CTAS_MASK)</span></div><div class="line"><a name="l12412"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac28b0accd475a1a991ccece8d1333ae0">12412</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_MASK                      0x80000000u</span></div><div class="line"><a name="l12413"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab114a13d8478311e8b77778d4cbd5d96">12413</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_SHIFT                     31</span></div><div class="line"><a name="l12414"></a><span class="lineno">12414</span>&#160;<span class="comment">/* PUSHR_SLAVE Bit Fields */</span></div><div class="line"><a name="l12415"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga70296421b5faddc6c9fbbb984685b5a0">12415</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l12416"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa965b8c34dc45034184a2cad39a0b825">12416</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_SHIFT             0</span></div><div class="line"><a name="l12417"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5833d343153e57cb3493f85b0342989e">12417</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_SLAVE_TXDATA_SHIFT))&amp;SPI_PUSHR_SLAVE_TXDATA_MASK)</span></div><div class="line"><a name="l12418"></a><span class="lineno">12418</span>&#160;<span class="comment">/* POPR Bit Fields */</span></div><div class="line"><a name="l12419"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3d2d3998529fd7de17cac99d625fe004">12419</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l12420"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga862819a722e0ccbd3f03edce9b82e5c2">12420</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_SHIFT                    0</span></div><div class="line"><a name="l12421"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae6858b63bc7af767270dafed1e9c5060">12421</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_POPR_RXDATA_SHIFT))&amp;SPI_POPR_RXDATA_MASK)</span></div><div class="line"><a name="l12422"></a><span class="lineno">12422</span>&#160;<span class="comment">/* TXFR0 Bit Fields */</span></div><div class="line"><a name="l12423"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9a231481c0385058731013344776a9f1">12423</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l12424"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f072c39e4ee2cddff2444298fc92be0">12424</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l12425"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae09e375e6cc7f496ac90d900888f7d9c">12425</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXDATA_SHIFT))&amp;SPI_TXFR0_TXDATA_MASK)</span></div><div class="line"><a name="l12426"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2d7e46a45e284b2a837f0dfa4103c9cc">12426</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l12427"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad5b1e75e9410e41d3c81384798040284">12427</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l12428"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7534e83201b7ea6c7beb55f2ed16ecaa">12428</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR0_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l12429"></a><span class="lineno">12429</span>&#160;<span class="comment">/* TXFR1 Bit Fields */</span></div><div class="line"><a name="l12430"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1264b5c9bd3d50782925741457405b2d">12430</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l12431"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga15dd2d0a8568bc36fed73be8a4cb24a0">12431</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l12432"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7f5fddb0dfde74876bf4b6ff4603dd56">12432</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXDATA_SHIFT))&amp;SPI_TXFR1_TXDATA_MASK)</span></div><div class="line"><a name="l12433"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga03437d9c36165cd76cc1b649bc61fdcd">12433</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l12434"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0240ff4345642a5bca2308c670c5a980">12434</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l12435"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7aee126ae71c905a5041e9313be0bbea">12435</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR1_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l12436"></a><span class="lineno">12436</span>&#160;<span class="comment">/* TXFR2 Bit Fields */</span></div><div class="line"><a name="l12437"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5af82cbc997e329e1c914390f4a46ddf">12437</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l12438"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga563b2a2513ee7f9ba76d56405bfaa053">12438</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l12439"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga250949668a77db2805371541e9bb8e16">12439</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXDATA_SHIFT))&amp;SPI_TXFR2_TXDATA_MASK)</span></div><div class="line"><a name="l12440"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7b74d7b06c2d79ce4f3f5171e63a66f6">12440</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l12441"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8093c55dfe44be309ef0286209361f0e">12441</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l12442"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga75b102ae2a2b880227933ea731c97323">12442</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR2_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l12443"></a><span class="lineno">12443</span>&#160;<span class="comment">/* TXFR3 Bit Fields */</span></div><div class="line"><a name="l12444"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac55f871f2a4bd1462049674e1b69d771">12444</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l12445"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga13d115127f0f26ef2f4afac9d4fcafd9">12445</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l12446"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga49209a3863af39f655a385ddd5b917c4">12446</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXDATA_SHIFT))&amp;SPI_TXFR3_TXDATA_MASK)</span></div><div class="line"><a name="l12447"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5db2d61f529d80173f78729f46c098a9">12447</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l12448"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga22a70393315807bfa3480a1892da3531">12448</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l12449"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabd1aff6c08d7a7334407f5a122fb2684">12449</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR3_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l12450"></a><span class="lineno">12450</span>&#160;<span class="comment">/* RXFR0 Bit Fields */</span></div><div class="line"><a name="l12451"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga61ebb4d00d387b335d5b9d64d024e16f">12451</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l12452"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga030988e177b7d3ab914b5bb4cd734463">12452</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l12453"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaefa909022ef28f93b77915a01f7456c6">12453</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR0_RXDATA_SHIFT))&amp;SPI_RXFR0_RXDATA_MASK)</span></div><div class="line"><a name="l12454"></a><span class="lineno">12454</span>&#160;<span class="comment">/* RXFR1 Bit Fields */</span></div><div class="line"><a name="l12455"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae5778ef350adb171937498b1b49ffdb0">12455</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l12456"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab6747e932cee7cbdab3b46213f8d793b">12456</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l12457"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac6df902214c0e119f65e494ad20d21c6">12457</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR1_RXDATA_SHIFT))&amp;SPI_RXFR1_RXDATA_MASK)</span></div><div class="line"><a name="l12458"></a><span class="lineno">12458</span>&#160;<span class="comment">/* RXFR2 Bit Fields */</span></div><div class="line"><a name="l12459"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga659737d6e82c6f3ace0e1d568157426f">12459</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l12460"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac8d903abae42a6b97dcbdc5bf31b1276">12460</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l12461"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga88f81c7a0134abe2eb9dac410625fee3">12461</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR2_RXDATA_SHIFT))&amp;SPI_RXFR2_RXDATA_MASK)</span></div><div class="line"><a name="l12462"></a><span class="lineno">12462</span>&#160;<span class="comment">/* RXFR3 Bit Fields */</span></div><div class="line"><a name="l12463"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga06579b6d579b820152dd81435d71c09e">12463</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l12464"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaae4c2a3c38669f7a03fbcaabd29de0c7">12464</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l12465"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa0268e30e0adb838413ec371a2afecf7">12465</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR3_RXDATA_SHIFT))&amp;SPI_RXFR3_RXDATA_MASK)</span></div><div class="line"><a name="l12466"></a><span class="lineno">12466</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div><div class="line"><a name="l12470"></a><span class="lineno">12470</span>&#160;</div><div class="line"><a name="l12471"></a><span class="lineno">12471</span>&#160;</div><div class="line"><a name="l12472"></a><span class="lineno">12472</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l12474"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8">12474</a></span>&#160;<span class="preprocessor">#define SPI0_BASE                                (0x4002C000u)</span></div><div class="line"><a name="l12475"></a><span class="lineno">12475</span>&#160;</div><div class="line"><a name="l12476"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5">12476</a></span>&#160;<span class="preprocessor">#define SPI0                                     ((SPI_Type *)SPI0_BASE)</span></div><div class="line"><a name="l12477"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga851f64a97b5919c1f99a34db5918b3b4">12477</a></span>&#160;<span class="preprocessor">#define SPI0_BASE_PTR                            (SPI0)</span></div><div class="line"><a name="l12478"></a><span class="lineno">12478</span>&#160;</div><div class="line"><a name="l12479"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga50cd8b47929f18b05efbd0f41253bf8d">12479</a></span>&#160;<span class="preprocessor">#define SPI1_BASE                                (0x4002D000u)</span></div><div class="line"><a name="l12480"></a><span class="lineno">12480</span>&#160;</div><div class="line"><a name="l12481"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gad483be344a28ac800be8f03654a9612f">12481</a></span>&#160;<span class="preprocessor">#define SPI1                                     ((SPI_Type *)SPI1_BASE)</span></div><div class="line"><a name="l12482"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gae28fd789e0602a32076c1c13ca39f5af">12482</a></span>&#160;<span class="preprocessor">#define SPI1_BASE_PTR                            (SPI1)</span></div><div class="line"><a name="l12483"></a><span class="lineno">12483</span>&#160;</div><div class="line"><a name="l12484"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gac3e357b4c25106ed375fb1affab6bb86">12484</a></span>&#160;<span class="preprocessor">#define SPI2_BASE                                (0x400AC000u)</span></div><div class="line"><a name="l12485"></a><span class="lineno">12485</span>&#160;</div><div class="line"><a name="l12486"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">12486</a></span>&#160;<span class="preprocessor">#define SPI2                                     ((SPI_Type *)SPI2_BASE)</span></div><div class="line"><a name="l12487"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga78714a4b750aa56fc56d1d223a560069">12487</a></span>&#160;<span class="preprocessor">#define SPI2_BASE_PTR                            (SPI2)</span></div><div class="line"><a name="l12488"></a><span class="lineno">12488</span>&#160;</div><div class="line"><a name="l12489"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gab542f6d657e05e21cc2c9e66ae3ceb41">12489</a></span>&#160;<span class="preprocessor">#define SPI_BASE_ADDRS                           { SPI0_BASE, SPI1_BASE, SPI2_BASE }</span></div><div class="line"><a name="l12490"></a><span class="lineno">12490</span>&#160;</div><div class="line"><a name="l12491"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga3a16fecfe27c2052ab60e014be3f66f6">12491</a></span>&#160;<span class="preprocessor">#define SPI_BASE_PTRS                            { SPI0, SPI1, SPI2 }</span></div><div class="line"><a name="l12492"></a><span class="lineno">12492</span>&#160;</div><div class="line"><a name="l12493"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga30fd955e8b934f6ea091b7476a020d59">12493</a></span>&#160;<span class="preprocessor">#define SPI_IRQS                                 { SPI0_IRQn, SPI1_IRQn, SPI2_IRQn }</span></div><div class="line"><a name="l12494"></a><span class="lineno">12494</span>&#160;</div><div class="line"><a name="l12495"></a><span class="lineno">12495</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12496"></a><span class="lineno">12496</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l12497"></a><span class="lineno">12497</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12498"></a><span class="lineno">12498</span>&#160;</div><div class="line"><a name="l12505"></a><span class="lineno">12505</span>&#160;<span class="comment">/* SPI - Register instance definitions */</span></div><div class="line"><a name="l12506"></a><span class="lineno">12506</span>&#160;<span class="comment">/* SPI0 */</span></div><div class="line"><a name="l12507"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaad4d9e80de527e18ba0e9d5d2bb296f1">12507</a></span>&#160;<span class="preprocessor">#define SPI0_MCR                                 SPI_MCR_REG(SPI0)</span></div><div class="line"><a name="l12508"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga210fb00eb7662406b9ecf9d26d6b59b7">12508</a></span>&#160;<span class="preprocessor">#define SPI0_TCR                                 SPI_TCR_REG(SPI0)</span></div><div class="line"><a name="l12509"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga361272e0b4388562e3b354b195055cf3">12509</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR0                               SPI_CTAR_REG(SPI0,0)</span></div><div class="line"><a name="l12510"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga4c9d49703b2736f1ed039cd51c0a3286">12510</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI0,0)</span></div><div class="line"><a name="l12511"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga234cd9dd4ba491ddcca9697084262e55">12511</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR1                               SPI_CTAR_REG(SPI0,1)</span></div><div class="line"><a name="l12512"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2461be1ade1e6f4c9332082078af0447">12512</a></span>&#160;<span class="preprocessor">#define SPI0_SR                                  SPI_SR_REG(SPI0)</span></div><div class="line"><a name="l12513"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga614a52874363ff4724a035362b2ffe1c">12513</a></span>&#160;<span class="preprocessor">#define SPI0_RSER                                SPI_RSER_REG(SPI0)</span></div><div class="line"><a name="l12514"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga311e180862c59deeee5e84c30db131db">12514</a></span>&#160;<span class="preprocessor">#define SPI0_PUSHR                               SPI_PUSHR_REG(SPI0)</span></div><div class="line"><a name="l12515"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gae6514b6c606e605cdf798079bed11b25">12515</a></span>&#160;<span class="preprocessor">#define SPI0_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI0)</span></div><div class="line"><a name="l12516"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga71790353458ed0d939a04f5c0342a46c">12516</a></span>&#160;<span class="preprocessor">#define SPI0_POPR                                SPI_POPR_REG(SPI0)</span></div><div class="line"><a name="l12517"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga22053450990694ec6600de625ce8c51b">12517</a></span>&#160;<span class="preprocessor">#define SPI0_TXFR0                               SPI_TXFR0_REG(SPI0)</span></div><div class="line"><a name="l12518"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gabc756f4ba33522fd5052c2e99cf18883">12518</a></span>&#160;<span class="preprocessor">#define SPI0_TXFR1                               SPI_TXFR1_REG(SPI0)</span></div><div class="line"><a name="l12519"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaf9e3df74d9d7a7467c3d5daa8e61c1a9">12519</a></span>&#160;<span class="preprocessor">#define SPI0_TXFR2                               SPI_TXFR2_REG(SPI0)</span></div><div class="line"><a name="l12520"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga3b718d889702b5e573fa1d835d043fd3">12520</a></span>&#160;<span class="preprocessor">#define SPI0_TXFR3                               SPI_TXFR3_REG(SPI0)</span></div><div class="line"><a name="l12521"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa3467bffc0d52c511131f5cac2ab8f05">12521</a></span>&#160;<span class="preprocessor">#define SPI0_RXFR0                               SPI_RXFR0_REG(SPI0)</span></div><div class="line"><a name="l12522"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga9bd1177c8bda0cadeea041874dfb59e1">12522</a></span>&#160;<span class="preprocessor">#define SPI0_RXFR1                               SPI_RXFR1_REG(SPI0)</span></div><div class="line"><a name="l12523"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaea1f9cff00a61343648d8d6d989a614f">12523</a></span>&#160;<span class="preprocessor">#define SPI0_RXFR2                               SPI_RXFR2_REG(SPI0)</span></div><div class="line"><a name="l12524"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga853091d7021809023d1553f1afbb98f2">12524</a></span>&#160;<span class="preprocessor">#define SPI0_RXFR3                               SPI_RXFR3_REG(SPI0)</span></div><div class="line"><a name="l12525"></a><span class="lineno">12525</span>&#160;<span class="comment">/* SPI1 */</span></div><div class="line"><a name="l12526"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa93e33ad75971c31b92babebf679fc5a">12526</a></span>&#160;<span class="preprocessor">#define SPI1_MCR                                 SPI_MCR_REG(SPI1)</span></div><div class="line"><a name="l12527"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga5ade51be82bf9bed7a9ed2b7a603df4a">12527</a></span>&#160;<span class="preprocessor">#define SPI1_TCR                                 SPI_TCR_REG(SPI1)</span></div><div class="line"><a name="l12528"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga408d7fe306a431e876b78b5e7bb764e5">12528</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR0                               SPI_CTAR_REG(SPI1,0)</span></div><div class="line"><a name="l12529"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga251fb8689b81993c65343a87974470b2">12529</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI1,0)</span></div><div class="line"><a name="l12530"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaacd2d301feeca18f4cc3fd3d5b0d1371">12530</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR1                               SPI_CTAR_REG(SPI1,1)</span></div><div class="line"><a name="l12531"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2b19fcaa36c268e02998a7719d021bac">12531</a></span>&#160;<span class="preprocessor">#define SPI1_SR                                  SPI_SR_REG(SPI1)</span></div><div class="line"><a name="l12532"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga12df97e0d55761a6643307e86ee4f61c">12532</a></span>&#160;<span class="preprocessor">#define SPI1_RSER                                SPI_RSER_REG(SPI1)</span></div><div class="line"><a name="l12533"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gab08a3e3e7fb1676acd598bad6f4c2bf1">12533</a></span>&#160;<span class="preprocessor">#define SPI1_PUSHR                               SPI_PUSHR_REG(SPI1)</span></div><div class="line"><a name="l12534"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga077478cca0677739d69de298b0e81c83">12534</a></span>&#160;<span class="preprocessor">#define SPI1_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI1)</span></div><div class="line"><a name="l12535"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaff7c8bb79325876a9887793aafe08e43">12535</a></span>&#160;<span class="preprocessor">#define SPI1_POPR                                SPI_POPR_REG(SPI1)</span></div><div class="line"><a name="l12536"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaf280eeb80de83a810100279ab6ce0df7">12536</a></span>&#160;<span class="preprocessor">#define SPI1_TXFR0                               SPI_TXFR0_REG(SPI1)</span></div><div class="line"><a name="l12537"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga3755813813c378ef7e947689e451323b">12537</a></span>&#160;<span class="preprocessor">#define SPI1_TXFR1                               SPI_TXFR1_REG(SPI1)</span></div><div class="line"><a name="l12538"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga089246b70f95f5ee52b0c947c7f3370c">12538</a></span>&#160;<span class="preprocessor">#define SPI1_TXFR2                               SPI_TXFR2_REG(SPI1)</span></div><div class="line"><a name="l12539"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga1499bcbd0f0e1fb92ee560baedfd0291">12539</a></span>&#160;<span class="preprocessor">#define SPI1_TXFR3                               SPI_TXFR3_REG(SPI1)</span></div><div class="line"><a name="l12540"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga7de78807be613313be26fdf1004d6848">12540</a></span>&#160;<span class="preprocessor">#define SPI1_RXFR0                               SPI_RXFR0_REG(SPI1)</span></div><div class="line"><a name="l12541"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaeaedcb8e9d4e2f971f57ae9245b82013">12541</a></span>&#160;<span class="preprocessor">#define SPI1_RXFR1                               SPI_RXFR1_REG(SPI1)</span></div><div class="line"><a name="l12542"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga7500219736325d1dd7402e0a0fcafbb2">12542</a></span>&#160;<span class="preprocessor">#define SPI1_RXFR2                               SPI_RXFR2_REG(SPI1)</span></div><div class="line"><a name="l12543"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa7109ab9c0c71f5032aa3b387da1d0dc">12543</a></span>&#160;<span class="preprocessor">#define SPI1_RXFR3                               SPI_RXFR3_REG(SPI1)</span></div><div class="line"><a name="l12544"></a><span class="lineno">12544</span>&#160;<span class="comment">/* SPI2 */</span></div><div class="line"><a name="l12545"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga71059039d0f22831b1b01b7c564a6b3c">12545</a></span>&#160;<span class="preprocessor">#define SPI2_MCR                                 SPI_MCR_REG(SPI2)</span></div><div class="line"><a name="l12546"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga53a77d21da325c8ba82e78baa50bc967">12546</a></span>&#160;<span class="preprocessor">#define SPI2_TCR                                 SPI_TCR_REG(SPI2)</span></div><div class="line"><a name="l12547"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga4efe07f0a7560ea69ef435e3f3b6cf06">12547</a></span>&#160;<span class="preprocessor">#define SPI2_CTAR0                               SPI_CTAR_REG(SPI2,0)</span></div><div class="line"><a name="l12548"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2d293ad974a088451144e55191f7566d">12548</a></span>&#160;<span class="preprocessor">#define SPI2_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI2,0)</span></div><div class="line"><a name="l12549"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga5ffdd64fdb42231c0548f338a435a1a9">12549</a></span>&#160;<span class="preprocessor">#define SPI2_CTAR1                               SPI_CTAR_REG(SPI2,1)</span></div><div class="line"><a name="l12550"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga42d844381f1f96dd5d969cccdab12144">12550</a></span>&#160;<span class="preprocessor">#define SPI2_SR                                  SPI_SR_REG(SPI2)</span></div><div class="line"><a name="l12551"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2c631aa78e6775fda0fb338727dba088">12551</a></span>&#160;<span class="preprocessor">#define SPI2_RSER                                SPI_RSER_REG(SPI2)</span></div><div class="line"><a name="l12552"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga5da32f67baad1140a1629e03f7931b2b">12552</a></span>&#160;<span class="preprocessor">#define SPI2_PUSHR                               SPI_PUSHR_REG(SPI2)</span></div><div class="line"><a name="l12553"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa74ad821ae1081194eb0538edcc6f297">12553</a></span>&#160;<span class="preprocessor">#define SPI2_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI2)</span></div><div class="line"><a name="l12554"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga19b7b836e56ea46b47baeb6011b56f4b">12554</a></span>&#160;<span class="preprocessor">#define SPI2_POPR                                SPI_POPR_REG(SPI2)</span></div><div class="line"><a name="l12555"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga9074718850c4771dfbd37187ca5f4959">12555</a></span>&#160;<span class="preprocessor">#define SPI2_TXFR0                               SPI_TXFR0_REG(SPI2)</span></div><div class="line"><a name="l12556"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga52ca2362e53a221efd6873c32d8a01c3">12556</a></span>&#160;<span class="preprocessor">#define SPI2_TXFR1                               SPI_TXFR1_REG(SPI2)</span></div><div class="line"><a name="l12557"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaee9a1aaf5e2e18b0be9bf12f07d83584">12557</a></span>&#160;<span class="preprocessor">#define SPI2_TXFR2                               SPI_TXFR2_REG(SPI2)</span></div><div class="line"><a name="l12558"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa0b32a7ff518736ae497caa9ffdd7b13">12558</a></span>&#160;<span class="preprocessor">#define SPI2_TXFR3                               SPI_TXFR3_REG(SPI2)</span></div><div class="line"><a name="l12559"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gabff2ab7a68f1f6302337dc26bfeb4e0a">12559</a></span>&#160;<span class="preprocessor">#define SPI2_RXFR0                               SPI_RXFR0_REG(SPI2)</span></div><div class="line"><a name="l12560"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gae632f34218a5afec36f990694920500e">12560</a></span>&#160;<span class="preprocessor">#define SPI2_RXFR1                               SPI_RXFR1_REG(SPI2)</span></div><div class="line"><a name="l12561"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaed7f343a7fca8f7b7d52bc4728e72259">12561</a></span>&#160;<span class="preprocessor">#define SPI2_RXFR2                               SPI_RXFR2_REG(SPI2)</span></div><div class="line"><a name="l12562"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga7575a542a833dbf878ed170bbf8e51ed">12562</a></span>&#160;<span class="preprocessor">#define SPI2_RXFR3                               SPI_RXFR3_REG(SPI2)</span></div><div class="line"><a name="l12563"></a><span class="lineno">12563</span>&#160;</div><div class="line"><a name="l12564"></a><span class="lineno">12564</span>&#160;<span class="comment">/* SPI - Register array accessors */</span></div><div class="line"><a name="l12565"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga03422d0720260cb2a58865ed19860532">12565</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR(index2)                        SPI_CTAR_REG(SPI0,index2)</span></div><div class="line"><a name="l12566"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gadbf1462983c1b220bf20a074517d23e5">12566</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR(index2)                        SPI_CTAR_REG(SPI1,index2)</span></div><div class="line"><a name="l12567"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga8faa2d5ea54bdbbec0de469863df0c35">12567</a></span>&#160;<span class="preprocessor">#define SPI2_CTAR(index2)                        SPI_CTAR_REG(SPI2,index2)</span></div><div class="line"><a name="l12568"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gab35f3bc77755e3d6e604d91d0ae4545f">12568</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI0,index2)</span></div><div class="line"><a name="l12569"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga361579ce18b530b397c5de3ac7f0901d">12569</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI1,index2)</span></div><div class="line"><a name="l12570"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga22f28ca15ffb5162a59cb82e4ff460fd">12570</a></span>&#160;<span class="preprocessor">#define SPI2_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI2,index2)</span></div><div class="line"><a name="l12571"></a><span class="lineno">12571</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l12575"></a><span class="lineno">12575</span>&#160;</div><div class="line"><a name="l12576"></a><span class="lineno">12576</span>&#160; <span class="comment">/* end of group SPI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12580"></a><span class="lineno">12580</span>&#160;</div><div class="line"><a name="l12581"></a><span class="lineno">12581</span>&#160;</div><div class="line"><a name="l12582"></a><span class="lineno">12582</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12583"></a><span class="lineno">12583</span>&#160;<span class="comment">   -- UART Peripheral Access Layer</span></div><div class="line"><a name="l12584"></a><span class="lineno">12584</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12585"></a><span class="lineno">12585</span>&#160;</div><div class="line"><a name="l12592"></a><span class="lineno">12592</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l12593"></a><span class="lineno">12593</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDH;                                </div><div class="line"><a name="l12594"></a><span class="lineno">12594</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDL;                                </div><div class="line"><a name="l12595"></a><span class="lineno">12595</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C1;                                 </div><div class="line"><a name="l12596"></a><span class="lineno">12596</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C2;                                 </div><div class="line"><a name="l12597"></a><span class="lineno">12597</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="sha256_8c.html#a59c41bcd16cbf3247d426429c3bf8e08">S1</a>;                                 </div><div class="line"><a name="l12598"></a><span class="lineno">12598</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t S2;                                 </div><div class="line"><a name="l12599"></a><span class="lineno">12599</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C3;                                 </div><div class="line"><a name="l12600"></a><span class="lineno">12600</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t D;                                  </div><div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MA1;                                </div><div class="line"><a name="l12602"></a><span class="lineno">12602</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MA2;                                </div><div class="line"><a name="l12603"></a><span class="lineno">12603</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C4;                                 </div><div class="line"><a name="l12604"></a><span class="lineno">12604</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C5;                                 </div><div class="line"><a name="l12605"></a><span class="lineno">12605</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t ED;                                 </div><div class="line"><a name="l12606"></a><span class="lineno">12606</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t MODEM;                              </div><div class="line"><a name="l12607"></a><span class="lineno">12607</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IR;                                 </div><div class="line"><a name="l12608"></a><span class="lineno">12608</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l12609"></a><span class="lineno">12609</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t PFIFO;                              </div><div class="line"><a name="l12610"></a><span class="lineno">12610</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CFIFO;                              </div><div class="line"><a name="l12611"></a><span class="lineno">12611</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SFIFO;                              </div><div class="line"><a name="l12612"></a><span class="lineno">12612</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TWFIFO;                             </div><div class="line"><a name="l12613"></a><span class="lineno">12613</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t TCFIFO;                             </div><div class="line"><a name="l12614"></a><span class="lineno">12614</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t RWFIFO;                             </div><div class="line"><a name="l12615"></a><span class="lineno">12615</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t RCFIFO;                             </div><div class="line"><a name="l12616"></a><span class="lineno">12616</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l12617"></a><span class="lineno">12617</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t C7816;                              </div><div class="line"><a name="l12618"></a><span class="lineno">12618</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IE7816;                             </div><div class="line"><a name="l12619"></a><span class="lineno">12619</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IS7816;                             </div><div class="line"><a name="l12620"></a><span class="lineno">12620</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1B */</span></div><div class="line"><a name="l12621"></a><span class="lineno">12621</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WP7816T0;                           </div><div class="line"><a name="l12622"></a><span class="lineno">12622</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WP7816T1;                           </div><div class="line"><a name="l12623"></a><span class="lineno">12623</span>&#160;  };</div><div class="line"><a name="l12624"></a><span class="lineno">12624</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WN7816;                             </div><div class="line"><a name="l12625"></a><span class="lineno">12625</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t WF7816;                             </div><div class="line"><a name="l12626"></a><span class="lineno">12626</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ET7816;                             </div><div class="line"><a name="l12627"></a><span class="lineno">12627</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TL7816;                             </div><div class="line"><a name="l12628"></a><span class="lineno">12628</span>&#160;} <a class="code" href="struct_u_a_r_t___type.html">UART_Type</a>, *<a class="code" href="group___u_a_r_t___peripheral___access___layer.html#ga24cbd8104c4451499cb16563e8b12b87">UART_MemMapPtr</a>;</div><div class="line"><a name="l12629"></a><span class="lineno">12629</span>&#160;</div><div class="line"><a name="l12630"></a><span class="lineno">12630</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12631"></a><span class="lineno">12631</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div><div class="line"><a name="l12632"></a><span class="lineno">12632</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12633"></a><span class="lineno">12633</span>&#160;</div><div class="line"><a name="l12640"></a><span class="lineno">12640</span>&#160;<span class="comment">/* UART - Register accessors */</span></div><div class="line"><a name="l12641"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga87a103f3d6a0d05f6b0c909cfeb7a4d9">12641</a></span>&#160;<span class="preprocessor">#define UART_BDH_REG(base)                       ((base)-&gt;BDH)</span></div><div class="line"><a name="l12642"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga76a25b51a88219d40b957fed02d5e196">12642</a></span>&#160;<span class="preprocessor">#define UART_BDL_REG(base)                       ((base)-&gt;BDL)</span></div><div class="line"><a name="l12643"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga10f9aabe3d0f670422c5342bebc3f3e2">12643</a></span>&#160;<span class="preprocessor">#define UART_C1_REG(base)                        ((base)-&gt;C1)</span></div><div class="line"><a name="l12644"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3ef76a47d3674e17ffcbf0bfb4ac2680">12644</a></span>&#160;<span class="preprocessor">#define UART_C2_REG(base)                        ((base)-&gt;C2)</span></div><div class="line"><a name="l12645"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5ff0eec7fa7a282423d94fc39f143624">12645</a></span>&#160;<span class="preprocessor">#define UART_S1_REG(base)                        ((base)-&gt;S1)</span></div><div class="line"><a name="l12646"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga0e7d1c8dce2636260ce4ca1c63d622db">12646</a></span>&#160;<span class="preprocessor">#define UART_S2_REG(base)                        ((base)-&gt;S2)</span></div><div class="line"><a name="l12647"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga9a97319347f88dbd676dfa0c5b2bedae">12647</a></span>&#160;<span class="preprocessor">#define UART_C3_REG(base)                        ((base)-&gt;C3)</span></div><div class="line"><a name="l12648"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7ab320159fa5e0cf0d6526d0bd8ca27c">12648</a></span>&#160;<span class="preprocessor">#define UART_D_REG(base)                         ((base)-&gt;D)</span></div><div class="line"><a name="l12649"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga562badf54617cb122aede8a56bbbddb9">12649</a></span>&#160;<span class="preprocessor">#define UART_MA1_REG(base)                       ((base)-&gt;MA1)</span></div><div class="line"><a name="l12650"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1d257c8ddd7eff316cefb8fd1b075a0c">12650</a></span>&#160;<span class="preprocessor">#define UART_MA2_REG(base)                       ((base)-&gt;MA2)</span></div><div class="line"><a name="l12651"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa13bbde4cda116273e3a2e1bc92bfa43">12651</a></span>&#160;<span class="preprocessor">#define UART_C4_REG(base)                        ((base)-&gt;C4)</span></div><div class="line"><a name="l12652"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga10c197f6ef00ae71cfd442f046ed8d00">12652</a></span>&#160;<span class="preprocessor">#define UART_C5_REG(base)                        ((base)-&gt;C5)</span></div><div class="line"><a name="l12653"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga746dde7932b502b7a75bcc8100a7c750">12653</a></span>&#160;<span class="preprocessor">#define UART_ED_REG(base)                        ((base)-&gt;ED)</span></div><div class="line"><a name="l12654"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaec51e80282719077408dac4dfc3d0ade">12654</a></span>&#160;<span class="preprocessor">#define UART_MODEM_REG(base)                     ((base)-&gt;MODEM)</span></div><div class="line"><a name="l12655"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga62976343fb3a729419dedc862e71341f">12655</a></span>&#160;<span class="preprocessor">#define UART_IR_REG(base)                        ((base)-&gt;IR)</span></div><div class="line"><a name="l12656"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga0a3d43cb2d3a60682bae6bd0380b5c48">12656</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_REG(base)                     ((base)-&gt;PFIFO)</span></div><div class="line"><a name="l12657"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6b3e1791bd0636f6b0476b2031b35e9b">12657</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_REG(base)                     ((base)-&gt;CFIFO)</span></div><div class="line"><a name="l12658"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga9944b8403a727f616325aa3cd807c00e">12658</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_REG(base)                     ((base)-&gt;SFIFO)</span></div><div class="line"><a name="l12659"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga0c8f0b867baf783c1e07ce608fa1dac6">12659</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_REG(base)                    ((base)-&gt;TWFIFO)</span></div><div class="line"><a name="l12660"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5d597a97bb96581bc97287b6f98e2480">12660</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_REG(base)                    ((base)-&gt;TCFIFO)</span></div><div class="line"><a name="l12661"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae268db11fe8d713c544e24683cb910c3">12661</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_REG(base)                    ((base)-&gt;RWFIFO)</span></div><div class="line"><a name="l12662"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gadc8c7a97ccfeb54323ebd5f3912a27ff">12662</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_REG(base)                    ((base)-&gt;RCFIFO)</span></div><div class="line"><a name="l12663"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga62b94b094e8460ec332a7949fcd3fcbe">12663</a></span>&#160;<span class="preprocessor">#define UART_C7816_REG(base)                     ((base)-&gt;C7816)</span></div><div class="line"><a name="l12664"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8e43b652c9487967ee9a68a6647bc0bc">12664</a></span>&#160;<span class="preprocessor">#define UART_IE7816_REG(base)                    ((base)-&gt;IE7816)</span></div><div class="line"><a name="l12665"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga884824f5edc47220e140143df9e5f055">12665</a></span>&#160;<span class="preprocessor">#define UART_IS7816_REG(base)                    ((base)-&gt;IS7816)</span></div><div class="line"><a name="l12666"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga97ce4d3dc0212a912c19407409bf7c86">12666</a></span>&#160;<span class="preprocessor">#define UART_WP7816T0_REG(base)                  ((base)-&gt;WP7816T0)</span></div><div class="line"><a name="l12667"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga2347fc1eb0a78f54ad7832c3bf294be0">12667</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_REG(base)                  ((base)-&gt;WP7816T1)</span></div><div class="line"><a name="l12668"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabd67cec72a6d396f76a90cdbc3a3da41">12668</a></span>&#160;<span class="preprocessor">#define UART_WN7816_REG(base)                    ((base)-&gt;WN7816)</span></div><div class="line"><a name="l12669"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf842f91d9419613faa85e85569a7bf0d">12669</a></span>&#160;<span class="preprocessor">#define UART_WF7816_REG(base)                    ((base)-&gt;WF7816)</span></div><div class="line"><a name="l12670"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaefdf97fb53ef91d91e7eba96bc455ba9">12670</a></span>&#160;<span class="preprocessor">#define UART_ET7816_REG(base)                    ((base)-&gt;ET7816)</span></div><div class="line"><a name="l12671"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga16dd72699996ee468e67fc1d69b4df0a">12671</a></span>&#160;<span class="preprocessor">#define UART_TL7816_REG(base)                    ((base)-&gt;TL7816)</span></div><div class="line"><a name="l12672"></a><span class="lineno">12672</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div><div class="line"><a name="l12676"></a><span class="lineno">12676</span>&#160;</div><div class="line"><a name="l12677"></a><span class="lineno">12677</span>&#160;</div><div class="line"><a name="l12678"></a><span class="lineno">12678</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12679"></a><span class="lineno">12679</span>&#160;<span class="comment">   -- UART Register Masks</span></div><div class="line"><a name="l12680"></a><span class="lineno">12680</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12681"></a><span class="lineno">12681</span>&#160;</div><div class="line"><a name="l12687"></a><span class="lineno">12687</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div><div class="line"><a name="l12688"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2680dc8176b0c933b4a1b77c5dbb64b7">12688</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        0x1Fu</span></div><div class="line"><a name="l12689"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac38d8a98be282d97c4837597a6c02cda">12689</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_SHIFT                       0</span></div><div class="line"><a name="l12690"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7d337242135cdbd812b7da47758fbdb6">12690</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBR_SHIFT))&amp;UART_BDH_SBR_MASK)</span></div><div class="line"><a name="l12691"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga727c0ef3199f627c85fc740265d5134d">12691</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_MASK                       0x20u</span></div><div class="line"><a name="l12692"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d6023b67150b98ef12dba445f773109">12692</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBNS_SHIFT                      5</span></div><div class="line"><a name="l12693"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0882debd8f2c52d4ab8461b22b6519d9">12693</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    0x40u</span></div><div class="line"><a name="l12694"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga97c5d15ae3144492e364744236aa10f7">12694</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   6</span></div><div class="line"><a name="l12695"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga88fb29d1cb045a09e851a31c689ef60e">12695</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     0x80u</span></div><div class="line"><a name="l12696"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gace1227bd2507a7c5df95398e097cb7af">12696</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    7</span></div><div class="line"><a name="l12697"></a><span class="lineno">12697</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div><div class="line"><a name="l12698"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4471e77a5cfda8db1950aac0b204d964">12698</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        0xFFu</span></div><div class="line"><a name="l12699"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad59af590652e14fd8d4a0d46ce48205a">12699</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_SHIFT                       0</span></div><div class="line"><a name="l12700"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga558b42c8b256ac9201985ce5c618f642">12700</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDL_SBR_SHIFT))&amp;UART_BDL_SBR_MASK)</span></div><div class="line"><a name="l12701"></a><span class="lineno">12701</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l12702"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5a1c05b549b94de9232fbac665b3f584">12702</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          0x1u</span></div><div class="line"><a name="l12703"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1638e7faa5063dab6afd34353fde4c89">12703</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_SHIFT                         0</span></div><div class="line"><a name="l12704"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0204f696872c2e5f92413bb11d0170d1">12704</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_MASK                          0x2u</span></div><div class="line"><a name="l12705"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1113f7bea6e6612fcc04db049d41cd1e">12705</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_SHIFT                         1</span></div><div class="line"><a name="l12706"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga52e0789bf5650788a4ecbed75cd2b3d3">12706</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_MASK                         0x4u</span></div><div class="line"><a name="l12707"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6066d98a54cf4ba19f40a196a0bd3ee0">12707</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_SHIFT                        2</span></div><div class="line"><a name="l12708"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga84ef48b565c1e3526a3c392b8ce9cf83">12708</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_MASK                        0x8u</span></div><div class="line"><a name="l12709"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac7a94bf100cb9654ac28fe9e58b1db42">12709</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_SHIFT                       3</span></div><div class="line"><a name="l12710"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabbe5c7cb60072d535d068446606414c5">12710</a></span>&#160;<span class="preprocessor">#define UART_C1_M_MASK                           0x10u</span></div><div class="line"><a name="l12711"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga591070f161ecf5cf35b0e6927b5e4c77">12711</a></span>&#160;<span class="preprocessor">#define UART_C1_M_SHIFT                          4</span></div><div class="line"><a name="l12712"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaaeb3cc3491cd77f71150bfa9cce03518">12712</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_MASK                        0x20u</span></div><div class="line"><a name="l12713"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac773b486d570b26d17a7d522016f683a">12713</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_SHIFT                       5</span></div><div class="line"><a name="l12714"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga466f5bf7b0cd3c3517da3a6c6a9baaac">12714</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    0x40u</span></div><div class="line"><a name="l12715"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac7888d995fd947613eea08bdee534ffc">12715</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   6</span></div><div class="line"><a name="l12716"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga08f1bbd905640d81967f9fb6d4ed8ec8">12716</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_MASK                       0x80u</span></div><div class="line"><a name="l12717"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac6beea8a7bad0b0fc3c3535f629fcf3a">12717</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      7</span></div><div class="line"><a name="l12718"></a><span class="lineno">12718</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l12719"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8d243e5b3a3ece12bdeca818bacb15ee">12719</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         0x1u</span></div><div class="line"><a name="l12720"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94f62ff8a45a08ae54b40da725fb245b">12720</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_SHIFT                        0</span></div><div class="line"><a name="l12721"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga279868a42acca3c1eeba8c53bb94b208">12721</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_MASK                         0x2u</span></div><div class="line"><a name="l12722"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa163993d547a96c2ea002ff52e6b0971">12722</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_SHIFT                        1</span></div><div class="line"><a name="l12723"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga181a8e8fd0f780d45f1bff7c76836fe5">12723</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_MASK                          0x4u</span></div><div class="line"><a name="l12724"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65bf907ff7aaa0afeb5a3c34ff3a4b2c">12724</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_SHIFT                         2</span></div><div class="line"><a name="l12725"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3ac02e42b689641339aadf50ba868492">12725</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_MASK                          0x8u</span></div><div class="line"><a name="l12726"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga249d6d4f12178dac9cb19afecf1b165c">12726</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_SHIFT                         3</span></div><div class="line"><a name="l12727"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga646831f578232754b613c506d70eb282">12727</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_MASK                        0x10u</span></div><div class="line"><a name="l12728"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaccb0ebb3f9bca9de659c4935cd895b06">12728</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_SHIFT                       4</span></div><div class="line"><a name="l12729"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa2cb31ebff38bb70191a8852eb0216aa">12729</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_MASK                         0x20u</span></div><div class="line"><a name="l12730"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga586c552161616eeaf685b689dde5543a">12730</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_SHIFT                        5</span></div><div class="line"><a name="l12731"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga74dd6677d7d42454ae44951e847f13bc">12731</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_MASK                        0x40u</span></div><div class="line"><a name="l12732"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65e55db1b4ca8940fee39d77256fbcaf">12732</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_SHIFT                       6</span></div><div class="line"><a name="l12733"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0b4f935e44fda4076d7c8964c9d1e409">12733</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_MASK                         0x80u</span></div><div class="line"><a name="l12734"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa216636f49f8f34524a376362792be1c">12734</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_SHIFT                        7</span></div><div class="line"><a name="l12735"></a><span class="lineno">12735</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div><div class="line"><a name="l12736"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4116bba67a2cf49c9623e62e3b499ee3">12736</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          0x1u</span></div><div class="line"><a name="l12737"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga79ce3db2e0a8eaa687b01942adf36468">12737</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_SHIFT                         0</span></div><div class="line"><a name="l12738"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga83b62a5246fdb7f0aaaffb92074c9e0f">12738</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_MASK                          0x2u</span></div><div class="line"><a name="l12739"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2795a7498ce3e3d09703c4cec6378531">12739</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_SHIFT                         1</span></div><div class="line"><a name="l12740"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadfaa4f856facd373c0441b6e89bd87ba">12740</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_MASK                          0x4u</span></div><div class="line"><a name="l12741"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7b2eb195cce2f086cd1b0c136eced375">12741</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_SHIFT                         2</span></div><div class="line"><a name="l12742"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac8102fb901477551dcc8505b3afb5272">12742</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_MASK                          0x8u</span></div><div class="line"><a name="l12743"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga34422d4914b457201229c9e14c74ced6">12743</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_SHIFT                         3</span></div><div class="line"><a name="l12744"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac1b555f14295616d01152013fe7704b9">12744</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_MASK                        0x10u</span></div><div class="line"><a name="l12745"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf3efb8b468c18b3060dfc91b94256f82">12745</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_SHIFT                       4</span></div><div class="line"><a name="l12746"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab62f7e1b8548b5bbe5686f31c4beae61">12746</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_MASK                        0x20u</span></div><div class="line"><a name="l12747"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga346046d0c13d06cc9c382967d1efc56e">12747</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_SHIFT                       5</span></div><div class="line"><a name="l12748"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8a78686c3c82eeb352b85f0699361558">12748</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_MASK                          0x40u</span></div><div class="line"><a name="l12749"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga400fc3dbecf13c75447bbc006c49bdbc">12749</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_SHIFT                         6</span></div><div class="line"><a name="l12750"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa7d30e83d1a7d0a544393186508a667e">12750</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_MASK                        0x80u</span></div><div class="line"><a name="l12751"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c58dab9e10b6e9c41ecf6999b56ea0c">12751</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_SHIFT                       7</span></div><div class="line"><a name="l12752"></a><span class="lineno">12752</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div><div class="line"><a name="l12753"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa16c5c48ff5ecf080e485880145828c0">12753</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         0x1u</span></div><div class="line"><a name="l12754"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0eb8d9ed83a7cb0ed2edc0d3906ac5f1">12754</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_SHIFT                        0</span></div><div class="line"><a name="l12755"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga537e0b2cc3f4eb0056498ff63641bc3b">12755</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_MASK                       0x2u</span></div><div class="line"><a name="l12756"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga192cec151a02a4a29e46b3c061127434">12756</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      1</span></div><div class="line"><a name="l12757"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2b333a78ce968eece87bcecd87a8673">12757</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_MASK                       0x4u</span></div><div class="line"><a name="l12758"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6b19eb1eefbef73859cc6eec77d863e4">12758</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_SHIFT                      2</span></div><div class="line"><a name="l12759"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac04113c9c307f88a4e51db472d274eee">12759</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_MASK                       0x8u</span></div><div class="line"><a name="l12760"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9a972894e69ee588eab48c8436be9fde">12760</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_SHIFT                      3</span></div><div class="line"><a name="l12761"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga80b6af8d528290157cd93b8e33402e9e">12761</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_MASK                       0x10u</span></div><div class="line"><a name="l12762"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9e9f9f846534bbefdb7c7b88a66d29fc">12762</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_SHIFT                      4</span></div><div class="line"><a name="l12763"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga864a0b6ff26ed84f04d0b2f36a30468a">12763</a></span>&#160;<span class="preprocessor">#define UART_S2_MSBF_MASK                        0x20u</span></div><div class="line"><a name="l12764"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf1e853675fb82a43501d259573de5eca">12764</a></span>&#160;<span class="preprocessor">#define UART_S2_MSBF_SHIFT                       5</span></div><div class="line"><a name="l12765"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga17b9dd16869c5185f2be9c1394fcede5">12765</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     0x40u</span></div><div class="line"><a name="l12766"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab5a85582d800238efb298c45e578a83e">12766</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    6</span></div><div class="line"><a name="l12767"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga874d96e3755d584279e6f058522c2c4a">12767</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_MASK                      0x80u</span></div><div class="line"><a name="l12768"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga42b99a34daa824eb7a8c8dd635ee4a4f">12768</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     7</span></div><div class="line"><a name="l12769"></a><span class="lineno">12769</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l12770"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadf1ad2301848b5812b84658d02cc2006">12770</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        0x1u</span></div><div class="line"><a name="l12771"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad14f9faaee56b818a04794694960fa6a">12771</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_SHIFT                       0</span></div><div class="line"><a name="l12772"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf165d0ae5fd464a2ec367e29d1dedcb2">12772</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_MASK                        0x2u</span></div><div class="line"><a name="l12773"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac08e14a1c915cfa377176fc6d491e38d">12773</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_SHIFT                       1</span></div><div class="line"><a name="l12774"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1e485aea10f0176919ae060d0ee1d709">12774</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_MASK                        0x4u</span></div><div class="line"><a name="l12775"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae70ab8b995df889314915948d51ae783">12775</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_SHIFT                       2</span></div><div class="line"><a name="l12776"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga85999d87eca30c526580b0d060f2aff5">12776</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_MASK                        0x8u</span></div><div class="line"><a name="l12777"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3e65d9370ba1e2d05042db7ed72e599b">12777</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_SHIFT                       3</span></div><div class="line"><a name="l12778"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c9c90706e66f4bfa8fb53dd0407e579">12778</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_MASK                       0x10u</span></div><div class="line"><a name="l12779"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga99b840aeb5c25012354a1cd40ec35de7">12779</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_SHIFT                      4</span></div><div class="line"><a name="l12780"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae9909f5ed584e6647deec86775f025e7">12780</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_MASK                       0x20u</span></div><div class="line"><a name="l12781"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafd8df440afc872879f09780112122e6a">12781</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      5</span></div><div class="line"><a name="l12782"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaec915ed2882cf21feb385399e44b5a9b">12782</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_MASK                          0x40u</span></div><div class="line"><a name="l12783"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga98e310521d3edf56770be85701a65142">12783</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_SHIFT                         6</span></div><div class="line"><a name="l12784"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae17bda6e18ad786d2cedf0105976d9dc">12784</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_MASK                          0x80u</span></div><div class="line"><a name="l12785"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab1799b4eb595a66cc5995e206e001f78">12785</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_SHIFT                         7</span></div><div class="line"><a name="l12786"></a><span class="lineno">12786</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l12787"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabb8507803e62ff2f8cc3a3c7f9fc43c2">12787</a></span>&#160;<span class="preprocessor">#define UART_D_RT_MASK                           0xFFu</span></div><div class="line"><a name="l12788"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga045cb82177942d68eb711a61ee412768">12788</a></span>&#160;<span class="preprocessor">#define UART_D_RT_SHIFT                          0</span></div><div class="line"><a name="l12789"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga39c00eb3f36315de588767113f3133cd">12789</a></span>&#160;<span class="preprocessor">#define UART_D_RT(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_RT_SHIFT))&amp;UART_D_RT_MASK)</span></div><div class="line"><a name="l12790"></a><span class="lineno">12790</span>&#160;<span class="comment">/* MA1 Bit Fields */</span></div><div class="line"><a name="l12791"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa4fe1e60d0ca635fd633af77c3b63998">12791</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA_MASK                         0xFFu</span></div><div class="line"><a name="l12792"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga878daa0e87ec3da2299c223b6b234976">12792</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA_SHIFT                        0</span></div><div class="line"><a name="l12793"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6602fd7e07866385c7cd1ad2784fe334">12793</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA1_MA_SHIFT))&amp;UART_MA1_MA_MASK)</span></div><div class="line"><a name="l12794"></a><span class="lineno">12794</span>&#160;<span class="comment">/* MA2 Bit Fields */</span></div><div class="line"><a name="l12795"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga700f51ab869350daee42b8ae9c655ffd">12795</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA_MASK                         0xFFu</span></div><div class="line"><a name="l12796"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1ecfe245065ed459b087fc0d629b3f07">12796</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA_SHIFT                        0</span></div><div class="line"><a name="l12797"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf2427a2534075e01475f46219e742b00">12797</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA2_MA_SHIFT))&amp;UART_MA2_MA_MASK)</span></div><div class="line"><a name="l12798"></a><span class="lineno">12798</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l12799"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2f0ab4e5358add87747c744f8ba324fb">12799</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA_MASK                        0x1Fu</span></div><div class="line"><a name="l12800"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae8cac47de1cbd8f8bd2cb10133e4f603">12800</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA_SHIFT                       0</span></div><div class="line"><a name="l12801"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6f2c51a18bd4fe60b12fc2e68a18988b">12801</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_BRFA_SHIFT))&amp;UART_C4_BRFA_MASK)</span></div><div class="line"><a name="l12802"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9e9d5093d6aec7bd4c3f418ee54f8801">12802</a></span>&#160;<span class="preprocessor">#define UART_C4_M10_MASK                         0x20u</span></div><div class="line"><a name="l12803"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafd4cf70aa0988a96e3744eae7a0f036d">12803</a></span>&#160;<span class="preprocessor">#define UART_C4_M10_SHIFT                        5</span></div><div class="line"><a name="l12804"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac1c8fa0730a887b5d4d43f426b27c955">12804</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_MASK                       0x40u</span></div><div class="line"><a name="l12805"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5ec71022d0264fefd4c63118d90adbb2">12805</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_SHIFT                      6</span></div><div class="line"><a name="l12806"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa345d5da303c56b2881394dc0e003337">12806</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_MASK                       0x80u</span></div><div class="line"><a name="l12807"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga28655a6deae1adc48798c91db8ce24e1">12807</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_SHIFT                      7</span></div><div class="line"><a name="l12808"></a><span class="lineno">12808</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l12809"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad49b1674b1fa3e8be3e00d6499926d0e">12809</a></span>&#160;<span class="preprocessor">#define UART_C5_LBKDDMAS_MASK                    0x8u</span></div><div class="line"><a name="l12810"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafffde329d848e617b4983aa758f0b3fc">12810</a></span>&#160;<span class="preprocessor">#define UART_C5_LBKDDMAS_SHIFT                   3</span></div><div class="line"><a name="l12811"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaaccb4d1301941530866ef30d9856bcfb">12811</a></span>&#160;<span class="preprocessor">#define UART_C5_ILDMAS_MASK                      0x10u</span></div><div class="line"><a name="l12812"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga64ff52253386b38f547fbe9e9e257f3a">12812</a></span>&#160;<span class="preprocessor">#define UART_C5_ILDMAS_SHIFT                     4</span></div><div class="line"><a name="l12813"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaef3503f3521ec37397d2d19e7da7bd58">12813</a></span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_MASK                       0x20u</span></div><div class="line"><a name="l12814"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab95d268a11167ac6ab4cf41332bf5aa6">12814</a></span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_SHIFT                      5</span></div><div class="line"><a name="l12815"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga56d0ab795510b62023ec9f2bccc682f8">12815</a></span>&#160;<span class="preprocessor">#define UART_C5_TCDMAS_MASK                      0x40u</span></div><div class="line"><a name="l12816"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4059c528ae59fbbb881b5e98505733a0">12816</a></span>&#160;<span class="preprocessor">#define UART_C5_TCDMAS_SHIFT                     6</span></div><div class="line"><a name="l12817"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga593bf2d9f1d2a222d8cbde7b88aba833">12817</a></span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_MASK                       0x80u</span></div><div class="line"><a name="l12818"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadf4f03768249772994b3082c369698e7">12818</a></span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_SHIFT                      7</span></div><div class="line"><a name="l12819"></a><span class="lineno">12819</span>&#160;<span class="comment">/* ED Bit Fields */</span></div><div class="line"><a name="l12820"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad2d9046649263c73bfa0e64091c82d45">12820</a></span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_MASK                     0x40u</span></div><div class="line"><a name="l12821"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaed5785f9e519dfa7936d82f4fedb8a83">12821</a></span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_SHIFT                    6</span></div><div class="line"><a name="l12822"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab5ab58923c23cde1672fc9ae19053696">12822</a></span>&#160;<span class="preprocessor">#define UART_ED_NOISY_MASK                       0x80u</span></div><div class="line"><a name="l12823"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab366fc1267a46213bc540e93c2603a6c">12823</a></span>&#160;<span class="preprocessor">#define UART_ED_NOISY_SHIFT                      7</span></div><div class="line"><a name="l12824"></a><span class="lineno">12824</span>&#160;<span class="comment">/* MODEM Bit Fields */</span></div><div class="line"><a name="l12825"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga00c7ea6d89eec98c2f6cc98651712c00">12825</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_MASK                   0x1u</span></div><div class="line"><a name="l12826"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafa34ecab8ca4ea8d72e3c42d846ce96d">12826</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_SHIFT                  0</span></div><div class="line"><a name="l12827"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabcfa3a03c9114f74c35bb22c13261c1b">12827</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_MASK                   0x2u</span></div><div class="line"><a name="l12828"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadc29d3e7148a1f7a895a1db6442cc5b8">12828</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_SHIFT                  1</span></div><div class="line"><a name="l12829"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga83617aa9166494f2dbed5da69b5ae0ef">12829</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_MASK                 0x4u</span></div><div class="line"><a name="l12830"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3b069f2bfe05099b3fdb47e872c6b2e6">12830</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_SHIFT                2</span></div><div class="line"><a name="l12831"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaceb719e6bb4624e1b8a5a922bd594778">12831</a></span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_MASK                   0x8u</span></div><div class="line"><a name="l12832"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabbe55b53dd5c048084d8c9341e522d90">12832</a></span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_SHIFT                  3</span></div><div class="line"><a name="l12833"></a><span class="lineno">12833</span>&#160;<span class="comment">/* IR Bit Fields */</span></div><div class="line"><a name="l12834"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga635e77629e602b47032f8d35dda0f442">12834</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP_MASK                         0x3u</span></div><div class="line"><a name="l12835"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafc08f087483347c37c3051f6c86d2beb">12835</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP_SHIFT                        0</span></div><div class="line"><a name="l12836"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c51f9fcc539b3d1c55ede0ca356e506">12836</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IR_TNP_SHIFT))&amp;UART_IR_TNP_MASK)</span></div><div class="line"><a name="l12837"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafb25f2545b505763066c9f30ff7447f0">12837</a></span>&#160;<span class="preprocessor">#define UART_IR_IREN_MASK                        0x4u</span></div><div class="line"><a name="l12838"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga674f392636537dcd6dd92309bead60b9">12838</a></span>&#160;<span class="preprocessor">#define UART_IR_IREN_SHIFT                       2</span></div><div class="line"><a name="l12839"></a><span class="lineno">12839</span>&#160;<span class="comment">/* PFIFO Bit Fields */</span></div><div class="line"><a name="l12840"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf6314eec454a532d9baf2eff4ea61204">12840</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_MASK               0x7u</span></div><div class="line"><a name="l12841"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae4811b6796cb32adc0f9d172e9748e75">12841</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_SHIFT              0</span></div><div class="line"><a name="l12842"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae66abbd658a1f8eb533f5b5eee9e5c98">12842</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_RXFIFOSIZE_SHIFT))&amp;UART_PFIFO_RXFIFOSIZE_MASK)</span></div><div class="line"><a name="l12843"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga307298b76c15ac932486f994b3afc1b2">12843</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_MASK                     0x8u</span></div><div class="line"><a name="l12844"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae2a3c9994dc6da5a2955ac8c274bdaaf">12844</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_SHIFT                    3</span></div><div class="line"><a name="l12845"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga61eb610888ac018061d20a755264292a">12845</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_MASK               0x70u</span></div><div class="line"><a name="l12846"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa0377f9b585a07f11f887a7d2c8133c8">12846</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_SHIFT              4</span></div><div class="line"><a name="l12847"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4c13afc31f45e633d2dc02707b332d11">12847</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_TXFIFOSIZE_SHIFT))&amp;UART_PFIFO_TXFIFOSIZE_MASK)</span></div><div class="line"><a name="l12848"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabd2ffab4f7a98fcfc64dcd37db1b289b">12848</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_MASK                     0x80u</span></div><div class="line"><a name="l12849"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf418bafa3c46ece2f82d0c831e8aea47">12849</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_SHIFT                    7</span></div><div class="line"><a name="l12850"></a><span class="lineno">12850</span>&#160;<span class="comment">/* CFIFO Bit Fields */</span></div><div class="line"><a name="l12851"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga42bfb17cbfc685358f621e71f35225af">12851</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_MASK                    0x1u</span></div><div class="line"><a name="l12852"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9d089a8ed91922d0da34a362a29a2bd5">12852</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_SHIFT                   0</span></div><div class="line"><a name="l12853"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac0d4e861e21453eecfc55ae37c97262d">12853</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_MASK                    0x2u</span></div><div class="line"><a name="l12854"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga10885c0219ee82009a9041c1018e205c">12854</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_SHIFT                   1</span></div><div class="line"><a name="l12855"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae389d1934b5154ee403e78e80553e003">12855</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXOFE_MASK                    0x4u</span></div><div class="line"><a name="l12856"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94cc5cf08d8a44d028ec5ea5654d6742">12856</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXOFE_SHIFT                   2</span></div><div class="line"><a name="l12857"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga220d54d00fd7f64a3c31a9b593e4ffed">12857</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_MASK                  0x40u</span></div><div class="line"><a name="l12858"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa2254c7b026117f42b36539b526aca46">12858</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_SHIFT                 6</span></div><div class="line"><a name="l12859"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga026f6169c18280c4dd4fb93d5b3bf400">12859</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_MASK                  0x80u</span></div><div class="line"><a name="l12860"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaebc78a602339988f0960140aeeca4d93">12860</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_SHIFT                 7</span></div><div class="line"><a name="l12861"></a><span class="lineno">12861</span>&#160;<span class="comment">/* SFIFO Bit Fields */</span></div><div class="line"><a name="l12862"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga05a2524e2dabd91dddf527a472744bab">12862</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_MASK                     0x1u</span></div><div class="line"><a name="l12863"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c82c75944a1162ef6db65575b3e9c0d">12863</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_SHIFT                    0</span></div><div class="line"><a name="l12864"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga53e9575053054705318b25e04c5b0f62">12864</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_MASK                     0x2u</span></div><div class="line"><a name="l12865"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8bcebdd37ab0f89f58d3533577756444">12865</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_SHIFT                    1</span></div><div class="line"><a name="l12866"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6caec5dcdf0ff7a7498279579ca8003e">12866</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXOF_MASK                     0x4u</span></div><div class="line"><a name="l12867"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab6ac120e58576ef4ff7f368b071c9f63">12867</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXOF_SHIFT                    2</span></div><div class="line"><a name="l12868"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga672339d2930ef7864126ea9938d2c18d">12868</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_MASK                   0x40u</span></div><div class="line"><a name="l12869"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga437bd92a0e905d88bf92615135b0672f">12869</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_SHIFT                  6</span></div><div class="line"><a name="l12870"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga50a1813a0e695d319434adaa157a4c3a">12870</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_MASK                   0x80u</span></div><div class="line"><a name="l12871"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1856b521baf09271f8085380ef6e1cc5">12871</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_SHIFT                  7</span></div><div class="line"><a name="l12872"></a><span class="lineno">12872</span>&#160;<span class="comment">/* TWFIFO Bit Fields */</span></div><div class="line"><a name="l12873"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d1d724beef4708553a5066491ebf32e">12873</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_MASK                 0xFFu</span></div><div class="line"><a name="l12874"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga55b227e0cf4669aec87ec3fb3bb494c8">12874</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_SHIFT                0</span></div><div class="line"><a name="l12875"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaefe25e2834c190a10976bb2a2c0708db">12875</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TWFIFO_TXWATER_SHIFT))&amp;UART_TWFIFO_TXWATER_MASK)</span></div><div class="line"><a name="l12876"></a><span class="lineno">12876</span>&#160;<span class="comment">/* TCFIFO Bit Fields */</span></div><div class="line"><a name="l12877"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab3c6a27ca034de86ac2aa4f5c55781f2">12877</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_MASK                 0xFFu</span></div><div class="line"><a name="l12878"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaae504c1c6564913b0daeaf835defa8aa">12878</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_SHIFT                0</span></div><div class="line"><a name="l12879"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad083a41f9d63f7351e3b8e7507ad42f5">12879</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TCFIFO_TXCOUNT_SHIFT))&amp;UART_TCFIFO_TXCOUNT_MASK)</span></div><div class="line"><a name="l12880"></a><span class="lineno">12880</span>&#160;<span class="comment">/* RWFIFO Bit Fields */</span></div><div class="line"><a name="l12881"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94cd69bba6b852fbd438b8b4b1ab1372">12881</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_MASK                 0xFFu</span></div><div class="line"><a name="l12882"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga76a2717965f398da28aadbbebfafa2c8">12882</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_SHIFT                0</span></div><div class="line"><a name="l12883"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga76c4f184df06a869746af551b84e5105">12883</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RWFIFO_RXWATER_SHIFT))&amp;UART_RWFIFO_RXWATER_MASK)</span></div><div class="line"><a name="l12884"></a><span class="lineno">12884</span>&#160;<span class="comment">/* RCFIFO Bit Fields */</span></div><div class="line"><a name="l12885"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad56c1815bb877b0a82dcabc58b780b54">12885</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_MASK                 0xFFu</span></div><div class="line"><a name="l12886"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf167fbdec63bf8287e0c1fa12ad7f39f">12886</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_SHIFT                0</span></div><div class="line"><a name="l12887"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab386960a2ffd4a878651b2b8072c2756">12887</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RCFIFO_RXCOUNT_SHIFT))&amp;UART_RCFIFO_RXCOUNT_MASK)</span></div><div class="line"><a name="l12888"></a><span class="lineno">12888</span>&#160;<span class="comment">/* C7816 Bit Fields */</span></div><div class="line"><a name="l12889"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae34238a46464deaac39303c8b11431a2">12889</a></span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_MASK                0x1u</span></div><div class="line"><a name="l12890"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaee54546d1f78919cbcae5b7a5ec44f17">12890</a></span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_SHIFT               0</span></div><div class="line"><a name="l12891"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c2601e69d81abd9d74da1eedefe0073">12891</a></span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_MASK                    0x2u</span></div><div class="line"><a name="l12892"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga53eb4e563ed15c4c1e73d1fd15a77b2e">12892</a></span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_SHIFT                   1</span></div><div class="line"><a name="l12893"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga52afeea9fbaec9489c45792a907b195b">12893</a></span>&#160;<span class="preprocessor">#define UART_C7816_INIT_MASK                     0x4u</span></div><div class="line"><a name="l12894"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7fe58f80db753fac78feefc4ab257d0d">12894</a></span>&#160;<span class="preprocessor">#define UART_C7816_INIT_SHIFT                    2</span></div><div class="line"><a name="l12895"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7d492736d5d2ffba794d54fa0d6b8d92">12895</a></span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_MASK                    0x8u</span></div><div class="line"><a name="l12896"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae5c391d165239e4ed2d80e7ac31a0232">12896</a></span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_SHIFT                   3</span></div><div class="line"><a name="l12897"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga031dcabb12ed66e1a74a735e962c0418">12897</a></span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_MASK                    0x10u</span></div><div class="line"><a name="l12898"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga969b1c4c1e85e7745b73b993b93b4c6f">12898</a></span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_SHIFT                   4</span></div><div class="line"><a name="l12899"></a><span class="lineno">12899</span>&#160;<span class="comment">/* IE7816 Bit Fields */</span></div><div class="line"><a name="l12900"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad8d954bf21c5ed93f49c9418f0b1bc5e">12900</a></span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_MASK                    0x1u</span></div><div class="line"><a name="l12901"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0df3e70bd53348388872ae57a8f7f156">12901</a></span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_SHIFT                   0</span></div><div class="line"><a name="l12902"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5968d2ee914444772fe2e6fa65ca848b">12902</a></span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_MASK                    0x2u</span></div><div class="line"><a name="l12903"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad0266a63ef5e0bb5dfaa2c87c2a1639e">12903</a></span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_SHIFT                   1</span></div><div class="line"><a name="l12904"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga64b8f696aa038e3a27d743e024632e7d">12904</a></span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_MASK                    0x4u</span></div><div class="line"><a name="l12905"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga92681ae737e84944e46e525a831303b9">12905</a></span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_SHIFT                   2</span></div><div class="line"><a name="l12906"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6e0fc67109bbfda4ecffbb29a7bdcac7">12906</a></span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_MASK                  0x10u</span></div><div class="line"><a name="l12907"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga92e0d4cc206532c7e058e7b0eae64492">12907</a></span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_SHIFT                 4</span></div><div class="line"><a name="l12908"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1c4d8cb11c43f38d1d2254ae85517aa0">12908</a></span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_MASK                    0x20u</span></div><div class="line"><a name="l12909"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9836d1c354b24274e92d300009b0b416">12909</a></span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_SHIFT                   5</span></div><div class="line"><a name="l12910"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9722a9d0abe861759ebfce9a874790d7">12910</a></span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_MASK                    0x40u</span></div><div class="line"><a name="l12911"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae0328d827cea2e36c9e0f47a2dd8254d">12911</a></span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_SHIFT                   6</span></div><div class="line"><a name="l12912"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65824b38972042fd8ddaa1b7a5b7cf98">12912</a></span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_MASK                     0x80u</span></div><div class="line"><a name="l12913"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6e2ca36b5cad7ae3a90b5ae5d54ca3f3">12913</a></span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_SHIFT                    7</span></div><div class="line"><a name="l12914"></a><span class="lineno">12914</span>&#160;<span class="comment">/* IS7816 Bit Fields */</span></div><div class="line"><a name="l12915"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga70556c9c160817cdae5da7b0e96d755e">12915</a></span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_MASK                     0x1u</span></div><div class="line"><a name="l12916"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga189a4242177b8a2ebe2cd216a1fdfb41">12916</a></span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_SHIFT                    0</span></div><div class="line"><a name="l12917"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae05e13012c95c5f0ebc11ec8a0d474c6">12917</a></span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_MASK                     0x2u</span></div><div class="line"><a name="l12918"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga460ed2c07230c4c0de6ae3701a1f84f1">12918</a></span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_SHIFT                    1</span></div><div class="line"><a name="l12919"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga863b3dbfbf807a29466c8acf12054673">12919</a></span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_MASK                     0x4u</span></div><div class="line"><a name="l12920"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga522eab69113bfd36e6f58835baa045a8">12920</a></span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_SHIFT                    2</span></div><div class="line"><a name="l12921"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga48d3ed5c444bdfed8d0baa49bd44d1c2">12921</a></span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_MASK                   0x10u</span></div><div class="line"><a name="l12922"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf36d718f5eb5c052b7670168d8b429b1">12922</a></span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_SHIFT                  4</span></div><div class="line"><a name="l12923"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2edbcc850e211bdeadca83910170e5a">12923</a></span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_MASK                     0x20u</span></div><div class="line"><a name="l12924"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab670b08a2ab5d4631892ca58eb447284">12924</a></span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_SHIFT                    5</span></div><div class="line"><a name="l12925"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae20bf90aa36595094749fe075ce5cf0e">12925</a></span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_MASK                     0x40u</span></div><div class="line"><a name="l12926"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad6a4add4b3460d31343487ae64ee43c9">12926</a></span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_SHIFT                    6</span></div><div class="line"><a name="l12927"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8f453ccf4624330f7b4e850238b029e3">12927</a></span>&#160;<span class="preprocessor">#define UART_IS7816_WT_MASK                      0x80u</span></div><div class="line"><a name="l12928"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d7a1e1c191f1d8114ccef43b758ebfd">12928</a></span>&#160;<span class="preprocessor">#define UART_IS7816_WT_SHIFT                     7</span></div><div class="line"><a name="l12929"></a><span class="lineno">12929</span>&#160;<span class="comment">/* WP7816T0 Bit Fields */</span></div><div class="line"><a name="l12930"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0a582c1c952e184c6d89be1827e3c131">12930</a></span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI_MASK                    0xFFu</span></div><div class="line"><a name="l12931"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad25ad450ca4c9d163a598ad6781ac8d8">12931</a></span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI_SHIFT                   0</span></div><div class="line"><a name="l12932"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga33967ac259eadac40473fea10ec68f12">12932</a></span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T0_WI_SHIFT))&amp;UART_WP7816T0_WI_MASK)</span></div><div class="line"><a name="l12933"></a><span class="lineno">12933</span>&#160;<span class="comment">/* WP7816T1 Bit Fields */</span></div><div class="line"><a name="l12934"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9b252b9dd4381388279f30adc107d715">12934</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI_MASK                   0xFu</span></div><div class="line"><a name="l12935"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga111a16bd25727769c150f337dfbb8da1">12935</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI_SHIFT                  0</span></div><div class="line"><a name="l12936"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf716107ac91a9a5bc9a1367bf6bfe9a6">12936</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T1_BWI_SHIFT))&amp;UART_WP7816T1_BWI_MASK)</span></div><div class="line"><a name="l12937"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga95c5796ae8b5d1bf0db4dcd07801eb16">12937</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI_MASK                   0xF0u</span></div><div class="line"><a name="l12938"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf78c95bd8fe42dfe6caeb8b9c8190e61">12938</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI_SHIFT                  4</span></div><div class="line"><a name="l12939"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4536e184765ba4b5fc283551be80dccc">12939</a></span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T1_CWI_SHIFT))&amp;UART_WP7816T1_CWI_MASK)</span></div><div class="line"><a name="l12940"></a><span class="lineno">12940</span>&#160;<span class="comment">/* WN7816 Bit Fields */</span></div><div class="line"><a name="l12941"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2ca85f017d51ef94ac685ce60d365795">12941</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_MASK                     0xFFu</span></div><div class="line"><a name="l12942"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab7deaf09ea769ec9cb28b66bfc90d141">12942</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_SHIFT                    0</span></div><div class="line"><a name="l12943"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gace5f01806058a7519f09ca698a48dedd">12943</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WN7816_GTN_SHIFT))&amp;UART_WN7816_GTN_MASK)</span></div><div class="line"><a name="l12944"></a><span class="lineno">12944</span>&#160;<span class="comment">/* WF7816 Bit Fields */</span></div><div class="line"><a name="l12945"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafe82535b1014fd5cc4cfd50169d743ac">12945</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_MASK                    0xFFu</span></div><div class="line"><a name="l12946"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga721ba0567ed0305bffa0ee30353aa2c8">12946</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_SHIFT                   0</span></div><div class="line"><a name="l12947"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1deec30c17d2cc28d8db76346756785f">12947</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WF7816_GTFD_SHIFT))&amp;UART_WF7816_GTFD_MASK)</span></div><div class="line"><a name="l12948"></a><span class="lineno">12948</span>&#160;<span class="comment">/* ET7816 Bit Fields */</span></div><div class="line"><a name="l12949"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9ef739359fd7d60427900938502e5100">12949</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_MASK             0xFu</span></div><div class="line"><a name="l12950"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gacd8498adcff369769fb56dde33ce7465">12950</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_SHIFT            0</span></div><div class="line"><a name="l12951"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga497482306b260f45732d82ac5503aba4">12951</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_RXTHRESHOLD_SHIFT))&amp;UART_ET7816_RXTHRESHOLD_MASK)</span></div><div class="line"><a name="l12952"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c3c5365dc3ba6ac54a4bd4330ff60cf">12952</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_MASK             0xF0u</span></div><div class="line"><a name="l12953"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga427963f9e067b0856aa8830cae622291">12953</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_SHIFT            4</span></div><div class="line"><a name="l12954"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0f26cca6a1f58b4b08ff7b471d66881d">12954</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_TXTHRESHOLD_SHIFT))&amp;UART_ET7816_TXTHRESHOLD_MASK)</span></div><div class="line"><a name="l12955"></a><span class="lineno">12955</span>&#160;<span class="comment">/* TL7816 Bit Fields */</span></div><div class="line"><a name="l12956"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga000fb6043015c4cb478d32febfb4a913">12956</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_MASK                    0xFFu</span></div><div class="line"><a name="l12957"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaafcee96c5728fbbbc56c3b2ea55bd753">12957</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_SHIFT                   0</span></div><div class="line"><a name="l12958"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf537ccbe6ddd913ae8f3a988393519e4">12958</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TL7816_TLEN_SHIFT))&amp;UART_TL7816_TLEN_MASK)</span></div><div class="line"><a name="l12959"></a><span class="lineno">12959</span>&#160; <span class="comment">/* end of group UART_Register_Masks */</span></div><div class="line"><a name="l12963"></a><span class="lineno">12963</span>&#160;</div><div class="line"><a name="l12964"></a><span class="lineno">12964</span>&#160;</div><div class="line"><a name="l12965"></a><span class="lineno">12965</span>&#160;<span class="comment">/* UART - Peripheral instance base addresses */</span></div><div class="line"><a name="l12967"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba">12967</a></span>&#160;<span class="preprocessor">#define UART0_BASE                               (0x4006A000u)</span></div><div class="line"><a name="l12968"></a><span class="lineno">12968</span>&#160;</div><div class="line"><a name="l12969"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga0508661f121639ffdee7de2353a0def2">12969</a></span>&#160;<span class="preprocessor">#define UART0                                    ((UART_Type *)UART0_BASE)</span></div><div class="line"><a name="l12970"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga50a02c91ffbd11fa7b4f0c33fe585199">12970</a></span>&#160;<span class="preprocessor">#define UART0_BASE_PTR                           (UART0)</span></div><div class="line"><a name="l12971"></a><span class="lineno">12971</span>&#160;</div><div class="line"><a name="l12972"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46">12972</a></span>&#160;<span class="preprocessor">#define UART1_BASE                               (0x4006B000u)</span></div><div class="line"><a name="l12973"></a><span class="lineno">12973</span>&#160;</div><div class="line"><a name="l12974"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">12974</a></span>&#160;<span class="preprocessor">#define UART1                                    ((UART_Type *)UART1_BASE)</span></div><div class="line"><a name="l12975"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gafb5b1236c1cdf2d9a6464251b791030c">12975</a></span>&#160;<span class="preprocessor">#define UART1_BASE_PTR                           (UART1)</span></div><div class="line"><a name="l12976"></a><span class="lineno">12976</span>&#160;</div><div class="line"><a name="l12977"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421">12977</a></span>&#160;<span class="preprocessor">#define UART2_BASE                               (0x4006C000u)</span></div><div class="line"><a name="l12978"></a><span class="lineno">12978</span>&#160;</div><div class="line"><a name="l12979"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">12979</a></span>&#160;<span class="preprocessor">#define UART2                                    ((UART_Type *)UART2_BASE)</span></div><div class="line"><a name="l12980"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">12980</a></span>&#160;<span class="preprocessor">#define UART2_BASE_PTR                           (UART2)</span></div><div class="line"><a name="l12981"></a><span class="lineno">12981</span>&#160;</div><div class="line"><a name="l12982"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga2eff3896840fdf741bd67d2d7fe99a34">12982</a></span>&#160;<span class="preprocessor">#define UART3_BASE                               (0x4006D000u)</span></div><div class="line"><a name="l12983"></a><span class="lineno">12983</span>&#160;</div><div class="line"><a name="l12984"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">12984</a></span>&#160;<span class="preprocessor">#define UART3                                    ((UART_Type *)UART3_BASE)</span></div><div class="line"><a name="l12985"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gadf42d0466618b9209401839e1af9b3c4">12985</a></span>&#160;<span class="preprocessor">#define UART3_BASE_PTR                           (UART3)</span></div><div class="line"><a name="l12986"></a><span class="lineno">12986</span>&#160;</div><div class="line"><a name="l12987"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga94d92270bf587ccdc3a37a5bb5d20467">12987</a></span>&#160;<span class="preprocessor">#define UART4_BASE                               (0x400EA000u)</span></div><div class="line"><a name="l12988"></a><span class="lineno">12988</span>&#160;</div><div class="line"><a name="l12989"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7c035f6f443c999fc043b2b7fb598800">12989</a></span>&#160;<span class="preprocessor">#define UART4                                    ((UART_Type *)UART4_BASE)</span></div><div class="line"><a name="l12990"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga680f97e081544c697ee071702b2de587">12990</a></span>&#160;<span class="preprocessor">#define UART4_BASE_PTR                           (UART4)</span></div><div class="line"><a name="l12991"></a><span class="lineno">12991</span>&#160;</div><div class="line"><a name="l12992"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gaa155689c0e206e6994951dc3cf31052a">12992</a></span>&#160;<span class="preprocessor">#define UART5_BASE                               (0x400EB000u)</span></div><div class="line"><a name="l12993"></a><span class="lineno">12993</span>&#160;</div><div class="line"><a name="l12994"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">12994</a></span>&#160;<span class="preprocessor">#define UART5                                    ((UART_Type *)UART5_BASE)</span></div><div class="line"><a name="l12995"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gace0110558cde93abab79b033e3caf755">12995</a></span>&#160;<span class="preprocessor">#define UART5_BASE_PTR                           (UART5)</span></div><div class="line"><a name="l12996"></a><span class="lineno">12996</span>&#160;</div><div class="line"><a name="l12997"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#gacc6561447356c229be264fa294e6cb79">12997</a></span>&#160;<span class="preprocessor">#define UART_BASE_ADDRS                          { UART0_BASE, UART1_BASE, UART2_BASE, UART3_BASE, UART4_BASE, UART5_BASE }</span></div><div class="line"><a name="l12998"></a><span class="lineno">12998</span>&#160;</div><div class="line"><a name="l12999"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7b34a38b9492a1e1007b2f66383aef17">12999</a></span>&#160;<span class="preprocessor">#define UART_BASE_PTRS                           { UART0, UART1, UART2, UART3, UART4, UART5 }</span></div><div class="line"><a name="l13000"></a><span class="lineno">13000</span>&#160;</div><div class="line"><a name="l13001"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga84932f7830684ae87059a8343f90095b">13001</a></span>&#160;<span class="preprocessor">#define UART_RX_TX_IRQS                          { UART0_RX_TX_IRQn, UART1_RX_TX_IRQn, UART2_RX_TX_IRQn, UART3_RX_TX_IRQn, UART4_RX_TX_IRQn, UART5_RX_TX_IRQn }</span></div><div class="line"><a name="l13002"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga0f41ca62f0d44fb9c422d8cb59e4b73d">13002</a></span>&#160;<span class="preprocessor">#define UART_ERR_IRQS                            { UART0_ERR_IRQn, UART1_ERR_IRQn, UART2_ERR_IRQn, UART3_ERR_IRQn, UART4_ERR_IRQn, UART5_ERR_IRQn }</span></div><div class="line"><a name="l13003"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral___access___layer.html#ga7b216695d91eebd76957efbbf1abd00d">13003</a></span>&#160;<span class="preprocessor">#define UART_LON_IRQS                            { UART0_LON_IRQn, 0, 0, 0, 0, 0 }</span></div><div class="line"><a name="l13004"></a><span class="lineno">13004</span>&#160;</div><div class="line"><a name="l13005"></a><span class="lineno">13005</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13006"></a><span class="lineno">13006</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div><div class="line"><a name="l13007"></a><span class="lineno">13007</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13008"></a><span class="lineno">13008</span>&#160;</div><div class="line"><a name="l13015"></a><span class="lineno">13015</span>&#160;<span class="comment">/* UART - Register instance definitions */</span></div><div class="line"><a name="l13016"></a><span class="lineno">13016</span>&#160;<span class="comment">/* UART0 */</span></div><div class="line"><a name="l13017"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga0f086bea96574c5a4b90ff7ce1a99256">13017</a></span>&#160;<span class="preprocessor">#define UART0_BDH                                UART_BDH_REG(UART0)</span></div><div class="line"><a name="l13018"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga12ffbaeca152984beb3cbd1edaf94ee2">13018</a></span>&#160;<span class="preprocessor">#define UART0_BDL                                UART_BDL_REG(UART0)</span></div><div class="line"><a name="l13019"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga74d107fda097e4ca0559efe5ab105cbf">13019</a></span>&#160;<span class="preprocessor">#define UART0_C1                                 UART_C1_REG(UART0)</span></div><div class="line"><a name="l13020"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa96db8ca05ad8075993439b98fc41e04">13020</a></span>&#160;<span class="preprocessor">#define UART0_C2                                 UART_C2_REG(UART0)</span></div><div class="line"><a name="l13021"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga36c55a027dd65bed765a4620326c669b">13021</a></span>&#160;<span class="preprocessor">#define UART0_S1                                 UART_S1_REG(UART0)</span></div><div class="line"><a name="l13022"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga86da7584b44d3ee391fa4dd012bc0eeb">13022</a></span>&#160;<span class="preprocessor">#define UART0_S2                                 UART_S2_REG(UART0)</span></div><div class="line"><a name="l13023"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3c9f4285d3471fb4833ff6cf1131b438">13023</a></span>&#160;<span class="preprocessor">#define UART0_C3                                 UART_C3_REG(UART0)</span></div><div class="line"><a name="l13024"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga2dea5280025ba01ef69f0fa6a6505cf1">13024</a></span>&#160;<span class="preprocessor">#define UART0_D                                  UART_D_REG(UART0)</span></div><div class="line"><a name="l13025"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1ed5f65c9f9d7626053f21aa9f4a5b1f">13025</a></span>&#160;<span class="preprocessor">#define UART0_MA1                                UART_MA1_REG(UART0)</span></div><div class="line"><a name="l13026"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa28e0bdbb01cd6891123e351772bcf41">13026</a></span>&#160;<span class="preprocessor">#define UART0_MA2                                UART_MA2_REG(UART0)</span></div><div class="line"><a name="l13027"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga872dbf2a778697ea6e01a2d8a8b08869">13027</a></span>&#160;<span class="preprocessor">#define UART0_C4                                 UART_C4_REG(UART0)</span></div><div class="line"><a name="l13028"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga68f548f83ee16efb6cdd0cd5c37ebed3">13028</a></span>&#160;<span class="preprocessor">#define UART0_C5                                 UART_C5_REG(UART0)</span></div><div class="line"><a name="l13029"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1d31329daca023bdfa18ddbf716ea2d8">13029</a></span>&#160;<span class="preprocessor">#define UART0_ED                                 UART_ED_REG(UART0)</span></div><div class="line"><a name="l13030"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab56907900b83cae8e16630c9b53d4d53">13030</a></span>&#160;<span class="preprocessor">#define UART0_MODEM                              UART_MODEM_REG(UART0)</span></div><div class="line"><a name="l13031"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8c30e0f416809d923a4acde1e3cf320c">13031</a></span>&#160;<span class="preprocessor">#define UART0_IR                                 UART_IR_REG(UART0)</span></div><div class="line"><a name="l13032"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga835cbe8fa2438d8d480b4668fdec81ed">13032</a></span>&#160;<span class="preprocessor">#define UART0_PFIFO                              UART_PFIFO_REG(UART0)</span></div><div class="line"><a name="l13033"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8b185677cfda35bb5c2d9929fac2b0c6">13033</a></span>&#160;<span class="preprocessor">#define UART0_CFIFO                              UART_CFIFO_REG(UART0)</span></div><div class="line"><a name="l13034"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac214d33387ecfd228f8fd8f450d20beb">13034</a></span>&#160;<span class="preprocessor">#define UART0_SFIFO                              UART_SFIFO_REG(UART0)</span></div><div class="line"><a name="l13035"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga22ef322db93980a6167619ab50266b2a">13035</a></span>&#160;<span class="preprocessor">#define UART0_TWFIFO                             UART_TWFIFO_REG(UART0)</span></div><div class="line"><a name="l13036"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa1dea54118afe63f88acc0fc4b45d30a">13036</a></span>&#160;<span class="preprocessor">#define UART0_TCFIFO                             UART_TCFIFO_REG(UART0)</span></div><div class="line"><a name="l13037"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaae3d64ad43d72709b4293a9bdecf70d2">13037</a></span>&#160;<span class="preprocessor">#define UART0_RWFIFO                             UART_RWFIFO_REG(UART0)</span></div><div class="line"><a name="l13038"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabe590341e6207d2fb32f2676f27e5aa2">13038</a></span>&#160;<span class="preprocessor">#define UART0_RCFIFO                             UART_RCFIFO_REG(UART0)</span></div><div class="line"><a name="l13039"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae4457ba7f534d8fbe2af86462fe47ead">13039</a></span>&#160;<span class="preprocessor">#define UART0_C7816                              UART_C7816_REG(UART0)</span></div><div class="line"><a name="l13040"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga9c574540438e8fbde7f5cd15b769a26b">13040</a></span>&#160;<span class="preprocessor">#define UART0_IE7816                             UART_IE7816_REG(UART0)</span></div><div class="line"><a name="l13041"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga172a0f152249a9343a0b926e2db50c14">13041</a></span>&#160;<span class="preprocessor">#define UART0_IS7816                             UART_IS7816_REG(UART0)</span></div><div class="line"><a name="l13042"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae40d003e55ce610c8e3d54a01d1f034a">13042</a></span>&#160;<span class="preprocessor">#define UART0_WP7816T0                           UART_WP7816T0_REG(UART0)</span></div><div class="line"><a name="l13043"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga972796136dccc81184d7b7840db5dfc3">13043</a></span>&#160;<span class="preprocessor">#define UART0_WP7816T1                           UART_WP7816T1_REG(UART0)</span></div><div class="line"><a name="l13044"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga076b41489eb41b58c9223b47025ab571">13044</a></span>&#160;<span class="preprocessor">#define UART0_WN7816                             UART_WN7816_REG(UART0)</span></div><div class="line"><a name="l13045"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1f1678af59afd4e7ada94a6f9a4c1219">13045</a></span>&#160;<span class="preprocessor">#define UART0_WF7816                             UART_WF7816_REG(UART0)</span></div><div class="line"><a name="l13046"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga102073e04fc50eb8630e872fde79057b">13046</a></span>&#160;<span class="preprocessor">#define UART0_ET7816                             UART_ET7816_REG(UART0)</span></div><div class="line"><a name="l13047"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga813072777f5a1c29a9195a9401724fe7">13047</a></span>&#160;<span class="preprocessor">#define UART0_TL7816                             UART_TL7816_REG(UART0)</span></div><div class="line"><a name="l13048"></a><span class="lineno">13048</span>&#160;<span class="comment">/* UART1 */</span></div><div class="line"><a name="l13049"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf95dfcbfc36021f99e8798340dcc61aa">13049</a></span>&#160;<span class="preprocessor">#define UART1_BDH                                UART_BDH_REG(UART1)</span></div><div class="line"><a name="l13050"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae8924d1fd89b33ae7d25b0727dab5c47">13050</a></span>&#160;<span class="preprocessor">#define UART1_BDL                                UART_BDL_REG(UART1)</span></div><div class="line"><a name="l13051"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaabfc6382968ea7dd6bb14f7098f28fd9">13051</a></span>&#160;<span class="preprocessor">#define UART1_C1                                 UART_C1_REG(UART1)</span></div><div class="line"><a name="l13052"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga96a7e807f7a30d603f1a5e680ed2dba3">13052</a></span>&#160;<span class="preprocessor">#define UART1_C2                                 UART_C2_REG(UART1)</span></div><div class="line"><a name="l13053"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae890a65a8aad54887a4d9a23096319bf">13053</a></span>&#160;<span class="preprocessor">#define UART1_S1                                 UART_S1_REG(UART1)</span></div><div class="line"><a name="l13054"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8a58c6b3cb400b875722a32bc5f15388">13054</a></span>&#160;<span class="preprocessor">#define UART1_S2                                 UART_S2_REG(UART1)</span></div><div class="line"><a name="l13055"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga122a5c5271b92663c9a7e922ad8c43c7">13055</a></span>&#160;<span class="preprocessor">#define UART1_C3                                 UART_C3_REG(UART1)</span></div><div class="line"><a name="l13056"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf408be28f737716d8e617f2b5c26e6c3">13056</a></span>&#160;<span class="preprocessor">#define UART1_D                                  UART_D_REG(UART1)</span></div><div class="line"><a name="l13057"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad9cf46f6d9319a701b5f00278aabbfc9">13057</a></span>&#160;<span class="preprocessor">#define UART1_MA1                                UART_MA1_REG(UART1)</span></div><div class="line"><a name="l13058"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad5f58da949ddbc815f984a38c0bab43f">13058</a></span>&#160;<span class="preprocessor">#define UART1_MA2                                UART_MA2_REG(UART1)</span></div><div class="line"><a name="l13059"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gafdc8d2e84868bd7a68c4d2cf82bb4048">13059</a></span>&#160;<span class="preprocessor">#define UART1_C4                                 UART_C4_REG(UART1)</span></div><div class="line"><a name="l13060"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga4f86d69bcbf607b6a7cdfef7540329bc">13060</a></span>&#160;<span class="preprocessor">#define UART1_C5                                 UART_C5_REG(UART1)</span></div><div class="line"><a name="l13061"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga44df566b41f79b8919f4763c81cf84df">13061</a></span>&#160;<span class="preprocessor">#define UART1_ED                                 UART_ED_REG(UART1)</span></div><div class="line"><a name="l13062"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7c77b49ff0a0d7616aa1887226ac6085">13062</a></span>&#160;<span class="preprocessor">#define UART1_MODEM                              UART_MODEM_REG(UART1)</span></div><div class="line"><a name="l13063"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf1ec5a26e8deb03206e64e4c2547d310">13063</a></span>&#160;<span class="preprocessor">#define UART1_IR                                 UART_IR_REG(UART1)</span></div><div class="line"><a name="l13064"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8034238adc3618b1d6db0873108cd2e5">13064</a></span>&#160;<span class="preprocessor">#define UART1_PFIFO                              UART_PFIFO_REG(UART1)</span></div><div class="line"><a name="l13065"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae4a7f724cebd08fb66d3a1dbc2216815">13065</a></span>&#160;<span class="preprocessor">#define UART1_CFIFO                              UART_CFIFO_REG(UART1)</span></div><div class="line"><a name="l13066"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7a1ad968855e737920ac397b6a764e84">13066</a></span>&#160;<span class="preprocessor">#define UART1_SFIFO                              UART_SFIFO_REG(UART1)</span></div><div class="line"><a name="l13067"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8e9bf1675c1b63e5c227007b8012c6c7">13067</a></span>&#160;<span class="preprocessor">#define UART1_TWFIFO                             UART_TWFIFO_REG(UART1)</span></div><div class="line"><a name="l13068"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf9afb09bc9d07d509840d5bfd81b2952">13068</a></span>&#160;<span class="preprocessor">#define UART1_TCFIFO                             UART_TCFIFO_REG(UART1)</span></div><div class="line"><a name="l13069"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga40fc89a9185d0fc02195761abd0c3aea">13069</a></span>&#160;<span class="preprocessor">#define UART1_RWFIFO                             UART_RWFIFO_REG(UART1)</span></div><div class="line"><a name="l13070"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5c3dac348d8f75660422f091626d51af">13070</a></span>&#160;<span class="preprocessor">#define UART1_RCFIFO                             UART_RCFIFO_REG(UART1)</span></div><div class="line"><a name="l13071"></a><span class="lineno">13071</span>&#160;<span class="comment">/* UART2 */</span></div><div class="line"><a name="l13072"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab6c00e22f1f8faa36d637551b11a82e4">13072</a></span>&#160;<span class="preprocessor">#define UART2_BDH                                UART_BDH_REG(UART2)</span></div><div class="line"><a name="l13073"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac8a6a21b73e6a1d4c1824af29a15aab8">13073</a></span>&#160;<span class="preprocessor">#define UART2_BDL                                UART_BDL_REG(UART2)</span></div><div class="line"><a name="l13074"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab3c1f144374690a8931e07f23e8a9a47">13074</a></span>&#160;<span class="preprocessor">#define UART2_C1                                 UART_C1_REG(UART2)</span></div><div class="line"><a name="l13075"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga099a231ebee7a26f12764a9fdc9f0e2c">13075</a></span>&#160;<span class="preprocessor">#define UART2_C2                                 UART_C2_REG(UART2)</span></div><div class="line"><a name="l13076"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad72d529c07a52334fce106564ba9aa54">13076</a></span>&#160;<span class="preprocessor">#define UART2_S1                                 UART_S1_REG(UART2)</span></div><div class="line"><a name="l13077"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7d4831e8d28f59a12390b6e915c466d8">13077</a></span>&#160;<span class="preprocessor">#define UART2_S2                                 UART_S2_REG(UART2)</span></div><div class="line"><a name="l13078"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabf40e8391c305a9cfbd4a00ba732c5c8">13078</a></span>&#160;<span class="preprocessor">#define UART2_C3                                 UART_C3_REG(UART2)</span></div><div class="line"><a name="l13079"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga92cfdefa4bbd5e6aceaad280e911b76b">13079</a></span>&#160;<span class="preprocessor">#define UART2_D                                  UART_D_REG(UART2)</span></div><div class="line"><a name="l13080"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab3a734c834e817b841be48a974d1dbe9">13080</a></span>&#160;<span class="preprocessor">#define UART2_MA1                                UART_MA1_REG(UART2)</span></div><div class="line"><a name="l13081"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa787a62a5d31ca4e4d40bf7dd2f65ba9">13081</a></span>&#160;<span class="preprocessor">#define UART2_MA2                                UART_MA2_REG(UART2)</span></div><div class="line"><a name="l13082"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae087e956683e43bc1a108d3a71bd2c5c">13082</a></span>&#160;<span class="preprocessor">#define UART2_C4                                 UART_C4_REG(UART2)</span></div><div class="line"><a name="l13083"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gafe4703025b3523205ddc5dc435b815fc">13083</a></span>&#160;<span class="preprocessor">#define UART2_C5                                 UART_C5_REG(UART2)</span></div><div class="line"><a name="l13084"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaff4341060a54353a9f41c7ffa2987bd3">13084</a></span>&#160;<span class="preprocessor">#define UART2_ED                                 UART_ED_REG(UART2)</span></div><div class="line"><a name="l13085"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga234f4484c507ceb57ea9c77382292d7c">13085</a></span>&#160;<span class="preprocessor">#define UART2_MODEM                              UART_MODEM_REG(UART2)</span></div><div class="line"><a name="l13086"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga09e1813094141bc5c0908c13833c4637">13086</a></span>&#160;<span class="preprocessor">#define UART2_IR                                 UART_IR_REG(UART2)</span></div><div class="line"><a name="l13087"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga76fd1cdb71680c81ff57f8a1465c610b">13087</a></span>&#160;<span class="preprocessor">#define UART2_PFIFO                              UART_PFIFO_REG(UART2)</span></div><div class="line"><a name="l13088"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga2a5f2c4f93dd272ebc190de4e49b90e3">13088</a></span>&#160;<span class="preprocessor">#define UART2_CFIFO                              UART_CFIFO_REG(UART2)</span></div><div class="line"><a name="l13089"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gafcb0f203b6d58477837d82843bd31800">13089</a></span>&#160;<span class="preprocessor">#define UART2_SFIFO                              UART_SFIFO_REG(UART2)</span></div><div class="line"><a name="l13090"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga96fb8004b79129d889db891c50a48f34">13090</a></span>&#160;<span class="preprocessor">#define UART2_TWFIFO                             UART_TWFIFO_REG(UART2)</span></div><div class="line"><a name="l13091"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabdabbf48ed28d4b320f8fd5f65337df6">13091</a></span>&#160;<span class="preprocessor">#define UART2_TCFIFO                             UART_TCFIFO_REG(UART2)</span></div><div class="line"><a name="l13092"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6bcf17d9fc0d35a9d5399ff535f811af">13092</a></span>&#160;<span class="preprocessor">#define UART2_RWFIFO                             UART_RWFIFO_REG(UART2)</span></div><div class="line"><a name="l13093"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga79b7c994fc7aabd20b1d1c7ecc0f0c08">13093</a></span>&#160;<span class="preprocessor">#define UART2_RCFIFO                             UART_RCFIFO_REG(UART2)</span></div><div class="line"><a name="l13094"></a><span class="lineno">13094</span>&#160;<span class="comment">/* UART3 */</span></div><div class="line"><a name="l13095"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa4018621498d73eda3737c536d8fcb15">13095</a></span>&#160;<span class="preprocessor">#define UART3_BDH                                UART_BDH_REG(UART3)</span></div><div class="line"><a name="l13096"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaed4e5a52ae06e9f1b930abb36c6f1ab6">13096</a></span>&#160;<span class="preprocessor">#define UART3_BDL                                UART_BDL_REG(UART3)</span></div><div class="line"><a name="l13097"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga644704711bfa9f660c5fb93b56e557fe">13097</a></span>&#160;<span class="preprocessor">#define UART3_C1                                 UART_C1_REG(UART3)</span></div><div class="line"><a name="l13098"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6a9cb9f152d161f03715af160dd4af18">13098</a></span>&#160;<span class="preprocessor">#define UART3_C2                                 UART_C2_REG(UART3)</span></div><div class="line"><a name="l13099"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab4d9319444cc9653040062bd6783ded3">13099</a></span>&#160;<span class="preprocessor">#define UART3_S1                                 UART_S1_REG(UART3)</span></div><div class="line"><a name="l13100"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa514a1d57101b5a17c4f1e9df0c8d8a7">13100</a></span>&#160;<span class="preprocessor">#define UART3_S2                                 UART_S2_REG(UART3)</span></div><div class="line"><a name="l13101"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga81432d12a137251481983e1dd801300e">13101</a></span>&#160;<span class="preprocessor">#define UART3_C3                                 UART_C3_REG(UART3)</span></div><div class="line"><a name="l13102"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa869b8866c1e0c8d50e7b3c015743211">13102</a></span>&#160;<span class="preprocessor">#define UART3_D                                  UART_D_REG(UART3)</span></div><div class="line"><a name="l13103"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3d9a2c7f219328af46715400cf5c0aad">13103</a></span>&#160;<span class="preprocessor">#define UART3_MA1                                UART_MA1_REG(UART3)</span></div><div class="line"><a name="l13104"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5bac07d074067d758bb66429e5a659fb">13104</a></span>&#160;<span class="preprocessor">#define UART3_MA2                                UART_MA2_REG(UART3)</span></div><div class="line"><a name="l13105"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaab7988221806f72271591655f5d364f8">13105</a></span>&#160;<span class="preprocessor">#define UART3_C4                                 UART_C4_REG(UART3)</span></div><div class="line"><a name="l13106"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7bd260c65645c4ccc3ec2b7d891d3dc0">13106</a></span>&#160;<span class="preprocessor">#define UART3_C5                                 UART_C5_REG(UART3)</span></div><div class="line"><a name="l13107"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8e326f672034062244733f3ecab0b1cd">13107</a></span>&#160;<span class="preprocessor">#define UART3_ED                                 UART_ED_REG(UART3)</span></div><div class="line"><a name="l13108"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1c515124df943b3c768e292afa3182e8">13108</a></span>&#160;<span class="preprocessor">#define UART3_MODEM                              UART_MODEM_REG(UART3)</span></div><div class="line"><a name="l13109"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga41858cb78ccc6a8044af472bef3d5975">13109</a></span>&#160;<span class="preprocessor">#define UART3_IR                                 UART_IR_REG(UART3)</span></div><div class="line"><a name="l13110"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab5b0f6a5d5560f0c17d8dee3120ea526">13110</a></span>&#160;<span class="preprocessor">#define UART3_PFIFO                              UART_PFIFO_REG(UART3)</span></div><div class="line"><a name="l13111"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga827c740e1c1614119903b4b56fb723a8">13111</a></span>&#160;<span class="preprocessor">#define UART3_CFIFO                              UART_CFIFO_REG(UART3)</span></div><div class="line"><a name="l13112"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga93a1591c571b9811ee0dbf0746e7d1c3">13112</a></span>&#160;<span class="preprocessor">#define UART3_SFIFO                              UART_SFIFO_REG(UART3)</span></div><div class="line"><a name="l13113"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab6803654260596378268eb583f42059f">13113</a></span>&#160;<span class="preprocessor">#define UART3_TWFIFO                             UART_TWFIFO_REG(UART3)</span></div><div class="line"><a name="l13114"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa0bd86d1d706655b09ef7ee9ca74442c">13114</a></span>&#160;<span class="preprocessor">#define UART3_TCFIFO                             UART_TCFIFO_REG(UART3)</span></div><div class="line"><a name="l13115"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabcd1305e42f75c498df1123658bc2ca6">13115</a></span>&#160;<span class="preprocessor">#define UART3_RWFIFO                             UART_RWFIFO_REG(UART3)</span></div><div class="line"><a name="l13116"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga88627011fcdf8cc023fcc65029a8489f">13116</a></span>&#160;<span class="preprocessor">#define UART3_RCFIFO                             UART_RCFIFO_REG(UART3)</span></div><div class="line"><a name="l13117"></a><span class="lineno">13117</span>&#160;<span class="comment">/* UART4 */</span></div><div class="line"><a name="l13118"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6e1895f45399c0e74ff1a24e399a03a1">13118</a></span>&#160;<span class="preprocessor">#define UART4_BDH                                UART_BDH_REG(UART4)</span></div><div class="line"><a name="l13119"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga108ee7636f46f572dc352580fdddbcc4">13119</a></span>&#160;<span class="preprocessor">#define UART4_BDL                                UART_BDL_REG(UART4)</span></div><div class="line"><a name="l13120"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaed13dc91c79d6961be5a95c7fdbb582f">13120</a></span>&#160;<span class="preprocessor">#define UART4_C1                                 UART_C1_REG(UART4)</span></div><div class="line"><a name="l13121"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac914bb2b314e7ca48f65d77ff6941102">13121</a></span>&#160;<span class="preprocessor">#define UART4_C2                                 UART_C2_REG(UART4)</span></div><div class="line"><a name="l13122"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac43da197d3c137cc8fe2ad28035701b1">13122</a></span>&#160;<span class="preprocessor">#define UART4_S1                                 UART_S1_REG(UART4)</span></div><div class="line"><a name="l13123"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa25d738a5e3f61a78b0085c717a02bf5">13123</a></span>&#160;<span class="preprocessor">#define UART4_S2                                 UART_S2_REG(UART4)</span></div><div class="line"><a name="l13124"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga59b5bc1e219d3db1d4b11da8de532d39">13124</a></span>&#160;<span class="preprocessor">#define UART4_C3                                 UART_C3_REG(UART4)</span></div><div class="line"><a name="l13125"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga761bb0535071b04935a9584f9a999969">13125</a></span>&#160;<span class="preprocessor">#define UART4_D                                  UART_D_REG(UART4)</span></div><div class="line"><a name="l13126"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3f0397a8490e7014511c547f5d574f07">13126</a></span>&#160;<span class="preprocessor">#define UART4_MA1                                UART_MA1_REG(UART4)</span></div><div class="line"><a name="l13127"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaff222da8caefe5d4a68ee6dac0f3a9ed">13127</a></span>&#160;<span class="preprocessor">#define UART4_MA2                                UART_MA2_REG(UART4)</span></div><div class="line"><a name="l13128"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga821a9a3e4023e51650d2d33a32555bdd">13128</a></span>&#160;<span class="preprocessor">#define UART4_C4                                 UART_C4_REG(UART4)</span></div><div class="line"><a name="l13129"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5b0829e7da8c735cf0be3aec4031292f">13129</a></span>&#160;<span class="preprocessor">#define UART4_C5                                 UART_C5_REG(UART4)</span></div><div class="line"><a name="l13130"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga76c65fc1e8a72446e304dd73a920be80">13130</a></span>&#160;<span class="preprocessor">#define UART4_ED                                 UART_ED_REG(UART4)</span></div><div class="line"><a name="l13131"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga44e933aaf73e694dc3e93db6ebe55844">13131</a></span>&#160;<span class="preprocessor">#define UART4_MODEM                              UART_MODEM_REG(UART4)</span></div><div class="line"><a name="l13132"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga50add4ba2f01df527527dcf2fbb1e06b">13132</a></span>&#160;<span class="preprocessor">#define UART4_IR                                 UART_IR_REG(UART4)</span></div><div class="line"><a name="l13133"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga0a58d360121b6d6e18233afdee8328e0">13133</a></span>&#160;<span class="preprocessor">#define UART4_PFIFO                              UART_PFIFO_REG(UART4)</span></div><div class="line"><a name="l13134"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad2b907aa0ac04679441c943962cb1d09">13134</a></span>&#160;<span class="preprocessor">#define UART4_CFIFO                              UART_CFIFO_REG(UART4)</span></div><div class="line"><a name="l13135"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga46c83fd41d3b1c455b221e3d15953553">13135</a></span>&#160;<span class="preprocessor">#define UART4_SFIFO                              UART_SFIFO_REG(UART4)</span></div><div class="line"><a name="l13136"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1c9ff5b9584448faf59bf36af795ccb3">13136</a></span>&#160;<span class="preprocessor">#define UART4_TWFIFO                             UART_TWFIFO_REG(UART4)</span></div><div class="line"><a name="l13137"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gafaff0ddb55e2dae0e62601e3d3781084">13137</a></span>&#160;<span class="preprocessor">#define UART4_TCFIFO                             UART_TCFIFO_REG(UART4)</span></div><div class="line"><a name="l13138"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab36a5a5f199eed36d036f52922ec7058">13138</a></span>&#160;<span class="preprocessor">#define UART4_RWFIFO                             UART_RWFIFO_REG(UART4)</span></div><div class="line"><a name="l13139"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa6d9298d8e3b404c384433e2d61bab99">13139</a></span>&#160;<span class="preprocessor">#define UART4_RCFIFO                             UART_RCFIFO_REG(UART4)</span></div><div class="line"><a name="l13140"></a><span class="lineno">13140</span>&#160;<span class="comment">/* UART5 */</span></div><div class="line"><a name="l13141"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6cb9382d2fa810528b91db92de87dc3b">13141</a></span>&#160;<span class="preprocessor">#define UART5_BDH                                UART_BDH_REG(UART5)</span></div><div class="line"><a name="l13142"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabcb8c1a59a52968e03af768742bc1e15">13142</a></span>&#160;<span class="preprocessor">#define UART5_BDL                                UART_BDL_REG(UART5)</span></div><div class="line"><a name="l13143"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaab45e4d7b9ba460083b2ed8b691bd54c">13143</a></span>&#160;<span class="preprocessor">#define UART5_C1                                 UART_C1_REG(UART5)</span></div><div class="line"><a name="l13144"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5be0ad94edb4bac01631c5c310097308">13144</a></span>&#160;<span class="preprocessor">#define UART5_C2                                 UART_C2_REG(UART5)</span></div><div class="line"><a name="l13145"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga34e9b08a121654741b82a19464136f8d">13145</a></span>&#160;<span class="preprocessor">#define UART5_S1                                 UART_S1_REG(UART5)</span></div><div class="line"><a name="l13146"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae406b67e0e05719fbef97dc66fc90381">13146</a></span>&#160;<span class="preprocessor">#define UART5_S2                                 UART_S2_REG(UART5)</span></div><div class="line"><a name="l13147"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaddb3c67f89677af276f6449a6ccd6840">13147</a></span>&#160;<span class="preprocessor">#define UART5_C3                                 UART_C3_REG(UART5)</span></div><div class="line"><a name="l13148"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga2cbfff6298747e868b2c1d587688b1e8">13148</a></span>&#160;<span class="preprocessor">#define UART5_D                                  UART_D_REG(UART5)</span></div><div class="line"><a name="l13149"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3381e064ff03a91070170280073c4e12">13149</a></span>&#160;<span class="preprocessor">#define UART5_MA1                                UART_MA1_REG(UART5)</span></div><div class="line"><a name="l13150"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga782ac140f6a90fd45c189d5717101234">13150</a></span>&#160;<span class="preprocessor">#define UART5_MA2                                UART_MA2_REG(UART5)</span></div><div class="line"><a name="l13151"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gadc53e94c2edab7ebb52e8b4875a0e3b9">13151</a></span>&#160;<span class="preprocessor">#define UART5_C4                                 UART_C4_REG(UART5)</span></div><div class="line"><a name="l13152"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa4b122a57306a0910b63e0c4d3cfbe0a">13152</a></span>&#160;<span class="preprocessor">#define UART5_C5                                 UART_C5_REG(UART5)</span></div><div class="line"><a name="l13153"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga12647f81a3003fbd94c5059cbb2d4384">13153</a></span>&#160;<span class="preprocessor">#define UART5_ED                                 UART_ED_REG(UART5)</span></div><div class="line"><a name="l13154"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga274493606f937e491a46649d0c85533b">13154</a></span>&#160;<span class="preprocessor">#define UART5_MODEM                              UART_MODEM_REG(UART5)</span></div><div class="line"><a name="l13155"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga934f911b110d350b074af9361d7a15b0">13155</a></span>&#160;<span class="preprocessor">#define UART5_IR                                 UART_IR_REG(UART5)</span></div><div class="line"><a name="l13156"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf96a4400ca955cecb82e2691f730828a">13156</a></span>&#160;<span class="preprocessor">#define UART5_PFIFO                              UART_PFIFO_REG(UART5)</span></div><div class="line"><a name="l13157"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaeefa6eb18025d241089f22cef12816a6">13157</a></span>&#160;<span class="preprocessor">#define UART5_CFIFO                              UART_CFIFO_REG(UART5)</span></div><div class="line"><a name="l13158"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad150f9bd18b6bfad66091d2c30877b3c">13158</a></span>&#160;<span class="preprocessor">#define UART5_SFIFO                              UART_SFIFO_REG(UART5)</span></div><div class="line"><a name="l13159"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga13f363bb4b0df38eea17350b01c9701a">13159</a></span>&#160;<span class="preprocessor">#define UART5_TWFIFO                             UART_TWFIFO_REG(UART5)</span></div><div class="line"><a name="l13160"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga79218a8604525028728879cb322eb0f9">13160</a></span>&#160;<span class="preprocessor">#define UART5_TCFIFO                             UART_TCFIFO_REG(UART5)</span></div><div class="line"><a name="l13161"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga766ae030b47dba2e59e05f311eb7b5fc">13161</a></span>&#160;<span class="preprocessor">#define UART5_RWFIFO                             UART_RWFIFO_REG(UART5)</span></div><div class="line"><a name="l13162"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab185e827477a31eb3381683fbf1bd3ab">13162</a></span>&#160;<span class="preprocessor">#define UART5_RCFIFO                             UART_RCFIFO_REG(UART5)</span></div><div class="line"><a name="l13163"></a><span class="lineno">13163</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div><div class="line"><a name="l13167"></a><span class="lineno">13167</span>&#160;</div><div class="line"><a name="l13168"></a><span class="lineno">13168</span>&#160; <span class="comment">/* end of group UART_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13172"></a><span class="lineno">13172</span>&#160;</div><div class="line"><a name="l13173"></a><span class="lineno">13173</span>&#160;</div><div class="line"><a name="l13174"></a><span class="lineno">13174</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13175"></a><span class="lineno">13175</span>&#160;<span class="comment">   -- USB Peripheral Access Layer</span></div><div class="line"><a name="l13176"></a><span class="lineno">13176</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13177"></a><span class="lineno">13177</span>&#160;</div><div class="line"><a name="l13184"></a><span class="lineno">13184</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13185"></a><span class="lineno">13185</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t PERID;                              </div><div class="line"><a name="l13186"></a><span class="lineno">13186</span>&#160;       uint8_t RESERVED_0[3];</div><div class="line"><a name="l13187"></a><span class="lineno">13187</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t IDCOMP;                             </div><div class="line"><a name="l13188"></a><span class="lineno">13188</span>&#160;       uint8_t RESERVED_1[3];</div><div class="line"><a name="l13189"></a><span class="lineno">13189</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t REV;                                </div><div class="line"><a name="l13190"></a><span class="lineno">13190</span>&#160;       uint8_t RESERVED_2[3];</div><div class="line"><a name="l13191"></a><span class="lineno">13191</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t ADDINFO;                            </div><div class="line"><a name="l13192"></a><span class="lineno">13192</span>&#160;       uint8_t RESERVED_3[3];</div><div class="line"><a name="l13193"></a><span class="lineno">13193</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGISTAT;                           </div><div class="line"><a name="l13194"></a><span class="lineno">13194</span>&#160;       uint8_t RESERVED_4[3];</div><div class="line"><a name="l13195"></a><span class="lineno">13195</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGICR;                             </div><div class="line"><a name="l13196"></a><span class="lineno">13196</span>&#160;       uint8_t RESERVED_5[3];</div><div class="line"><a name="l13197"></a><span class="lineno">13197</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGSTAT;                            </div><div class="line"><a name="l13198"></a><span class="lineno">13198</span>&#160;       uint8_t RESERVED_6[3];</div><div class="line"><a name="l13199"></a><span class="lineno">13199</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t OTGCTL;                             </div><div class="line"><a name="l13200"></a><span class="lineno">13200</span>&#160;       uint8_t RESERVED_7[99];</div><div class="line"><a name="l13201"></a><span class="lineno">13201</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ISTAT;                              </div><div class="line"><a name="l13202"></a><span class="lineno">13202</span>&#160;       uint8_t RESERVED_8[3];</div><div class="line"><a name="l13203"></a><span class="lineno">13203</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t INTEN;                              </div><div class="line"><a name="l13204"></a><span class="lineno">13204</span>&#160;       uint8_t RESERVED_9[3];</div><div class="line"><a name="l13205"></a><span class="lineno">13205</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ERRSTAT;                            </div><div class="line"><a name="l13206"></a><span class="lineno">13206</span>&#160;       uint8_t RESERVED_10[3];</div><div class="line"><a name="l13207"></a><span class="lineno">13207</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ERREN;                              </div><div class="line"><a name="l13208"></a><span class="lineno">13208</span>&#160;       uint8_t RESERVED_11[3];</div><div class="line"><a name="l13209"></a><span class="lineno">13209</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t STAT;                               </div><div class="line"><a name="l13210"></a><span class="lineno">13210</span>&#160;       uint8_t RESERVED_12[3];</div><div class="line"><a name="l13211"></a><span class="lineno">13211</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CTL;                                </div><div class="line"><a name="l13212"></a><span class="lineno">13212</span>&#160;       uint8_t RESERVED_13[3];</div><div class="line"><a name="l13213"></a><span class="lineno">13213</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="mma8x5x_8c.html#ac9f31f726d2933782e2efda7136a25fd">ADDR</a>;                               </div><div class="line"><a name="l13214"></a><span class="lineno">13214</span>&#160;       uint8_t RESERVED_14[3];</div><div class="line"><a name="l13215"></a><span class="lineno">13215</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE1;                           </div><div class="line"><a name="l13216"></a><span class="lineno">13216</span>&#160;       uint8_t RESERVED_15[3];</div><div class="line"><a name="l13217"></a><span class="lineno">13217</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FRMNUML;                            </div><div class="line"><a name="l13218"></a><span class="lineno">13218</span>&#160;       uint8_t RESERVED_16[3];</div><div class="line"><a name="l13219"></a><span class="lineno">13219</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FRMNUMH;                            </div><div class="line"><a name="l13220"></a><span class="lineno">13220</span>&#160;       uint8_t RESERVED_17[3];</div><div class="line"><a name="l13221"></a><span class="lineno">13221</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TOKEN;                              </div><div class="line"><a name="l13222"></a><span class="lineno">13222</span>&#160;       uint8_t RESERVED_18[3];</div><div class="line"><a name="l13223"></a><span class="lineno">13223</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SOFTHLD;                            </div><div class="line"><a name="l13224"></a><span class="lineno">13224</span>&#160;       uint8_t RESERVED_19[3];</div><div class="line"><a name="l13225"></a><span class="lineno">13225</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE2;                           </div><div class="line"><a name="l13226"></a><span class="lineno">13226</span>&#160;       uint8_t RESERVED_20[3];</div><div class="line"><a name="l13227"></a><span class="lineno">13227</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t BDTPAGE3;                           </div><div class="line"><a name="l13228"></a><span class="lineno">13228</span>&#160;       uint8_t RESERVED_21[11];</div><div class="line"><a name="l13229"></a><span class="lineno">13229</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div><div class="line"><a name="l13230"></a><span class="lineno">13230</span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t ENDPT;                              </div><div class="line"><a name="l13231"></a><span class="lineno">13231</span>&#160;         uint8_t RESERVED_0[3];</div><div class="line"><a name="l13232"></a><span class="lineno">13232</span>&#160;  } ENDPOINT[16];</div><div class="line"><a name="l13233"></a><span class="lineno">13233</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBCTRL;                            </div><div class="line"><a name="l13234"></a><span class="lineno">13234</span>&#160;       uint8_t RESERVED_22[3];</div><div class="line"><a name="l13235"></a><span class="lineno">13235</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t OBSERVE;                            </div><div class="line"><a name="l13236"></a><span class="lineno">13236</span>&#160;       uint8_t RESERVED_23[3];</div><div class="line"><a name="l13237"></a><span class="lineno">13237</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CONTROL;                            </div><div class="line"><a name="l13238"></a><span class="lineno">13238</span>&#160;       uint8_t RESERVED_24[3];</div><div class="line"><a name="l13239"></a><span class="lineno">13239</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBTRC0;                            </div><div class="line"><a name="l13240"></a><span class="lineno">13240</span>&#160;       uint8_t RESERVED_25[7];</div><div class="line"><a name="l13241"></a><span class="lineno">13241</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t USBFRMADJUST;                       </div><div class="line"><a name="l13242"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a156410ff21a5fb0c8378dd1778a91cc9">13242</a></span>&#160;       uint8_t RESERVED_26[43];</div><div class="line"><a name="l13243"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#aa40fc6462cf87d4569e0039075b5890b">13243</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#aa40fc6462cf87d4569e0039075b5890b">CLK_RECOVER_CTRL</a>;                   </div><div class="line"><a name="l13244"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a0a68d7345f63f9bfd5d11ff07db64d88">13244</a></span>&#160;       uint8_t RESERVED_27[3];</div><div class="line"><a name="l13245"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a9cd5cd20ce5d7dbf868a7af12fe69b81">13245</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#a9cd5cd20ce5d7dbf868a7af12fe69b81">CLK_RECOVER_IRC_EN</a>;                 </div><div class="line"><a name="l13246"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a6678449777d6b957055fdfa2a8668db7">13246</a></span>&#160;       uint8_t RESERVED_28[23];</div><div class="line"><a name="l13247"></a><span class="lineno"><a class="line" href="struct_u_s_b___type.html#a45cfec446adcac8826db39db8dfb292d">13247</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_s_b___type.html#a45cfec446adcac8826db39db8dfb292d">CLK_RECOVER_INT_STATUS</a>;             </div><div class="line"><a name="l13248"></a><span class="lineno">13248</span>&#160;} <a class="code" href="struct_u_s_b___type.html">USB_Type</a>, *<a class="code" href="group___u_s_b___peripheral___access___layer.html#ga4ab4b0ab333d718cb18197e03772f425">USB_MemMapPtr</a>;</div><div class="line"><a name="l13249"></a><span class="lineno">13249</span>&#160;</div><div class="line"><a name="l13250"></a><span class="lineno">13250</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13251"></a><span class="lineno">13251</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div><div class="line"><a name="l13252"></a><span class="lineno">13252</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13253"></a><span class="lineno">13253</span>&#160;</div><div class="line"><a name="l13260"></a><span class="lineno">13260</span>&#160;<span class="comment">/* USB - Register accessors */</span></div><div class="line"><a name="l13261"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga61c99097ee83a271dafdfb6b04980cc8">13261</a></span>&#160;<span class="preprocessor">#define USB_PERID_REG(base)                      ((base)-&gt;PERID)</span></div><div class="line"><a name="l13262"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga74152969f2622631ccd8ceccf72c4e7e">13262</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_REG(base)                     ((base)-&gt;IDCOMP)</span></div><div class="line"><a name="l13263"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gafdbb3ea723c0bb8a1f5bb42e84fbdfe5">13263</a></span>&#160;<span class="preprocessor">#define USB_REV_REG(base)                        ((base)-&gt;REV)</span></div><div class="line"><a name="l13264"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga618d42fa57e39a224a30a72f347573fb">13264</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_REG(base)                    ((base)-&gt;ADDINFO)</span></div><div class="line"><a name="l13265"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga1b290906273a7a293d262a00c3425319">13265</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_REG(base)                   ((base)-&gt;OTGISTAT)</span></div><div class="line"><a name="l13266"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga96be0cb820aa0542e4c046f814b61636">13266</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_REG(base)                     ((base)-&gt;OTGICR)</span></div><div class="line"><a name="l13267"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gad50d4233733a0ec8cd3f8bd835aeb9fa">13267</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_REG(base)                    ((base)-&gt;OTGSTAT)</span></div><div class="line"><a name="l13268"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga173b94208c5770ddcb9f9fb76c77d6a6">13268</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_REG(base)                     ((base)-&gt;OTGCTL)</span></div><div class="line"><a name="l13269"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga0f24e60354c45e02ee9702596e4a5878">13269</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_REG(base)                      ((base)-&gt;ISTAT)</span></div><div class="line"><a name="l13270"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga8edd1b1424a6e18f6fe2cd1cbfb886ba">13270</a></span>&#160;<span class="preprocessor">#define USB_INTEN_REG(base)                      ((base)-&gt;INTEN)</span></div><div class="line"><a name="l13271"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga5dcfe1e668621d53983d793d1a2f8abd">13271</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_REG(base)                    ((base)-&gt;ERRSTAT)</span></div><div class="line"><a name="l13272"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga8128051a5240f8bc046e31d405c67947">13272</a></span>&#160;<span class="preprocessor">#define USB_ERREN_REG(base)                      ((base)-&gt;ERREN)</span></div><div class="line"><a name="l13273"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7c8ccd47cc8588700bdbd358f4c8e33f">13273</a></span>&#160;<span class="preprocessor">#define USB_STAT_REG(base)                       ((base)-&gt;STAT)</span></div><div class="line"><a name="l13274"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf84a262dc6242d1a0f3b47186de660e7">13274</a></span>&#160;<span class="preprocessor">#define USB_CTL_REG(base)                        ((base)-&gt;CTL)</span></div><div class="line"><a name="l13275"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga325912e3ba69a2bd9e7d7a8c1708f8d5">13275</a></span>&#160;<span class="preprocessor">#define USB_ADDR_REG(base)                       ((base)-&gt;ADDR)</span></div><div class="line"><a name="l13276"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaceabcb5760b3521c323a2a274d692357">13276</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_REG(base)                   ((base)-&gt;BDTPAGE1)</span></div><div class="line"><a name="l13277"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga165dc318202eb67407c845711a774a38">13277</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_REG(base)                    ((base)-&gt;FRMNUML)</span></div><div class="line"><a name="l13278"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaa74a86752b5b1c0effc265f2bc9751da">13278</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_REG(base)                    ((base)-&gt;FRMNUMH)</span></div><div class="line"><a name="l13279"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga14b16a54d217cc3564ff273a9da5120b">13279</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_REG(base)                      ((base)-&gt;TOKEN)</span></div><div class="line"><a name="l13280"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga93a35e99748245a1eb946023333f7c2a">13280</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_REG(base)                    ((base)-&gt;SOFTHLD)</span></div><div class="line"><a name="l13281"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab286bd6bd7c2c180c34f4d819bc6504e">13281</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_REG(base)                   ((base)-&gt;BDTPAGE2)</span></div><div class="line"><a name="l13282"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga608e340fcaa827bd85910ed2d058a322">13282</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_REG(base)                   ((base)-&gt;BDTPAGE3)</span></div><div class="line"><a name="l13283"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga93e8b132ffc209ad3ba99ba2cbf4f990">13283</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_REG(base,index)                ((base)-&gt;ENDPOINT[index].ENDPT)</span></div><div class="line"><a name="l13284"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7e767cbc19006f290fd3acb0bda4b0d7">13284</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_REG(base)                    ((base)-&gt;USBCTRL)</span></div><div class="line"><a name="l13285"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gacf3b928d262722e221b19407d6fd1d4b">13285</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_REG(base)                    ((base)-&gt;OBSERVE)</span></div><div class="line"><a name="l13286"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gae70ee8839acefd0aeb3e0c5129b59c76">13286</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_REG(base)                    ((base)-&gt;CONTROL)</span></div><div class="line"><a name="l13287"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaff7c1525f5741bfe869a137149371c89">13287</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_REG(base)                    ((base)-&gt;USBTRC0)</span></div><div class="line"><a name="l13288"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga0c14a322173f3a4dbb3cc4ea025724ae">13288</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_REG(base)               ((base)-&gt;USBFRMADJUST)</span></div><div class="line"><a name="l13289"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga818bf18092232d19064e35d6af609867">13289</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_REG(base)           ((base)-&gt;CLK_RECOVER_CTRL)</span></div><div class="line"><a name="l13290"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga62c6e9b44d5c310af67ba161cc611c78">13290</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_REG(base)         ((base)-&gt;CLK_RECOVER_IRC_EN)</span></div><div class="line"><a name="l13291"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga506a69a5f174f580fe5db1906217d5af">13291</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_INT_STATUS_REG(base)     ((base)-&gt;CLK_RECOVER_INT_STATUS)</span></div><div class="line"><a name="l13292"></a><span class="lineno">13292</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div><div class="line"><a name="l13296"></a><span class="lineno">13296</span>&#160;</div><div class="line"><a name="l13297"></a><span class="lineno">13297</span>&#160;</div><div class="line"><a name="l13298"></a><span class="lineno">13298</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13299"></a><span class="lineno">13299</span>&#160;<span class="comment">   -- USB Register Masks</span></div><div class="line"><a name="l13300"></a><span class="lineno">13300</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13301"></a><span class="lineno">13301</span>&#160;</div><div class="line"><a name="l13307"></a><span class="lineno">13307</span>&#160;<span class="comment">/* PERID Bit Fields */</span></div><div class="line"><a name="l13308"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7c4ef4c7ba738b9ec7ee90c6c482c1e5">13308</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        0x3Fu</span></div><div class="line"><a name="l13309"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15b2af97cadcb108b2489e2d29e8957e">13309</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_SHIFT                       0</span></div><div class="line"><a name="l13310"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad306299b648ed1827f0b4a6ad1c81c1d">13310</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_PERID_ID_SHIFT))&amp;USB_PERID_ID_MASK)</span></div><div class="line"><a name="l13311"></a><span class="lineno">13311</span>&#160;<span class="comment">/* IDCOMP Bit Fields */</span></div><div class="line"><a name="l13312"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga91e5cef0c6203ea503c01ecb0f392819">13312</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      0x3Fu</span></div><div class="line"><a name="l13313"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabb5fe5f72dcf289ba2d624ed18f8f07a">13313</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     0</span></div><div class="line"><a name="l13314"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga00f75febd050c5d7be60f755cc502eae">13314</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_IDCOMP_NID_SHIFT))&amp;USB_IDCOMP_NID_MASK)</span></div><div class="line"><a name="l13315"></a><span class="lineno">13315</span>&#160;<span class="comment">/* REV Bit Fields */</span></div><div class="line"><a name="l13316"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga72a356a066674e41e3827b0ccb931e71">13316</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         0xFFu</span></div><div class="line"><a name="l13317"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab058ebe4be52454e46ef15ce015ac5fd">13317</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_SHIFT                        0</span></div><div class="line"><a name="l13318"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga30e7698a3bfac84ce89aee7d2d0498f4">13318</a></span>&#160;<span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_REV_REV_SHIFT))&amp;USB_REV_REV_MASK)</span></div><div class="line"><a name="l13319"></a><span class="lineno">13319</span>&#160;<span class="comment">/* ADDINFO Bit Fields */</span></div><div class="line"><a name="l13320"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacb7c792034c73c4861bc8fba6ff4314f">13320</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  0x1u</span></div><div class="line"><a name="l13321"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad256dcdfe8443877169b69dbcc8a041e">13321</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 0</span></div><div class="line"><a name="l13322"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa578584bfaf89e26213e6ba12e5f4b0e">13322</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  0xF8u</span></div><div class="line"><a name="l13323"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3332243caa9e2f9cfc49b031ac54cbda">13323</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 3</span></div><div class="line"><a name="l13324"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0ab998135e9b4c5e89fa598b54bf96a3">13324</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IRQNUM_SHIFT))&amp;USB_ADDINFO_IRQNUM_MASK)</span></div><div class="line"><a name="l13325"></a><span class="lineno">13325</span>&#160;<span class="comment">/* OTGISTAT Bit Fields */</span></div><div class="line"><a name="l13326"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4aed6ee50bdd46063aa551dfb6e91d80">13326</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               0x1u</span></div><div class="line"><a name="l13327"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0b762b08ffd3b747e2d0ad17b5f1641a">13327</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              0</span></div><div class="line"><a name="l13328"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafa204dddd4f034a5085b4599642689d7">13328</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             0x4u</span></div><div class="line"><a name="l13329"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad18c5869e529e7edbe3251ee5e3ff33f">13329</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            2</span></div><div class="line"><a name="l13330"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga859962123dc28f346bafc99263efb811">13330</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             0x8u</span></div><div class="line"><a name="l13331"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabcccd593607e1118c8283f20c69d7512">13331</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            3</span></div><div class="line"><a name="l13332"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga596dfbf3a2a0a6e6dcb1885ef11b4f8f">13332</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         0x20u</span></div><div class="line"><a name="l13333"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7cb2076a9bf32a49fdbc7efcfc5fb8bb">13333</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        5</span></div><div class="line"><a name="l13334"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa59b13f2f60173eaf2844dd089a6b31a">13334</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                0x40u</span></div><div class="line"><a name="l13335"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga561173eac45ee89d7447416da7747ec2">13335</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               6</span></div><div class="line"><a name="l13336"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga853101783769b0e8f1c68dc63ed5dbbc">13336</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  0x80u</span></div><div class="line"><a name="l13337"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac273f68643eb40324f598cb4a275b87b">13337</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 7</span></div><div class="line"><a name="l13338"></a><span class="lineno">13338</span>&#160;<span class="comment">/* OTGICR Bit Fields */</span></div><div class="line"><a name="l13339"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7754d512762167f81175b40ed5243050">13339</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  0x1u</span></div><div class="line"><a name="l13340"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9ca8070fe9426a83bc59be69471edd3">13340</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 0</span></div><div class="line"><a name="l13341"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga509dfbaf7a85ddbd9b7b61a1d5032cf1">13341</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  0x4u</span></div><div class="line"><a name="l13342"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad6d45208ed6411e439be457224176789">13342</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 2</span></div><div class="line"><a name="l13343"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga35e32e6ed718719eb90a5aa7b8af10f3">13343</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                0x8u</span></div><div class="line"><a name="l13344"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6f1a0dd83404b56be4be006b113f68d8">13344</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               3</span></div><div class="line"><a name="l13345"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9d12e9bdf0d60b52ea0b99c668630af">13345</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              0x20u</span></div><div class="line"><a name="l13346"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1824eae0010a884c2b3bd425cfa2b389">13346</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             5</span></div><div class="line"><a name="l13347"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac68531fd32d53520e1d1ccdd4cfae9ec">13347</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                0x40u</span></div><div class="line"><a name="l13348"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga29ccacd7b79d6d2df3b8743ccd1c467f">13348</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               6</span></div><div class="line"><a name="l13349"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa13997b88383cb1aec6f042ecdb94399">13349</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     0x80u</span></div><div class="line"><a name="l13350"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga36d7ef200033a393e023ab06808f7129">13350</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    7</span></div><div class="line"><a name="l13351"></a><span class="lineno">13351</span>&#160;<span class="comment">/* OTGSTAT Bit Fields */</span></div><div class="line"><a name="l13352"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaad4e0319a6f42042472b52c8d1ec1c77">13352</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                0x1u</span></div><div class="line"><a name="l13353"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga66258b09ad8ec5462b8594ce5ac7384c">13353</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               0</span></div><div class="line"><a name="l13354"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabcc7c3e58301a6abc07915a5deb92d39">13354</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                0x4u</span></div><div class="line"><a name="l13355"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6eb987e49a137057c02e8f2b26e61724">13355</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               2</span></div><div class="line"><a name="l13356"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9158e279053f0f684c33cba2ec1e68ee">13356</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                0x8u</span></div><div class="line"><a name="l13357"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga69ae55ac7a03104ed013c34efa24ef43">13357</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               3</span></div><div class="line"><a name="l13358"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga217f22f350652ae8ad2502c2baf8440b">13358</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         0x20u</span></div><div class="line"><a name="l13359"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34e5a04fe2a6546a9b22a40dc1f7c543">13359</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        5</span></div><div class="line"><a name="l13360"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf29778bce4dce2841774778e5c566bf5">13360</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               0x40u</span></div><div class="line"><a name="l13361"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaac9cb5de36e29af8366533e2c05c31ac">13361</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              6</span></div><div class="line"><a name="l13362"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab1f78fae0de86d5ced423f41f9d6b098">13362</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      0x80u</span></div><div class="line"><a name="l13363"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4f674a8a6d13daeb25950cb78cfa625c">13363</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     7</span></div><div class="line"><a name="l13364"></a><span class="lineno">13364</span>&#160;<span class="comment">/* OTGCTL Bit Fields */</span></div><div class="line"><a name="l13365"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6cdb9b59615dfc774914e37d44f17e3a">13365</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    0x4u</span></div><div class="line"><a name="l13366"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga45ccee22440e024d6e6096d5607372f6">13366</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   2</span></div><div class="line"><a name="l13367"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga929467feea7b1506c205dd78112a8a98">13367</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    0x10u</span></div><div class="line"><a name="l13368"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga11854093d47631b4f11f0c50bf7a063f">13368</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   4</span></div><div class="line"><a name="l13369"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad6a988a0338aa5fcd511f9644b2375eb">13369</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    0x20u</span></div><div class="line"><a name="l13370"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga94318731712f5399af57fefe46ac8cec">13370</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   5</span></div><div class="line"><a name="l13371"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga58ba9522df4e9a18c7efa0472837c30c">13371</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   0x80u</span></div><div class="line"><a name="l13372"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga898efaea515cbbb64826b7685082665f">13372</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  7</span></div><div class="line"><a name="l13373"></a><span class="lineno">13373</span>&#160;<span class="comment">/* ISTAT Bit Fields */</span></div><div class="line"><a name="l13374"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaacafc35a1c208555b284f9f086708686">13374</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    0x1u</span></div><div class="line"><a name="l13375"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad463e743b6bdd9589a499bf654703da0">13375</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   0</span></div><div class="line"><a name="l13376"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaef490eac989ee78a88372bcbf3b029c6">13376</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     0x2u</span></div><div class="line"><a name="l13377"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa4afff6c8a78b6b44f3e314dd4746892">13377</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    1</span></div><div class="line"><a name="l13378"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab45774502290aab38038a19110e8558b">13378</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    0x4u</span></div><div class="line"><a name="l13379"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae58407103a8cebfc9c4a8e8c7f08fddb">13379</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   2</span></div><div class="line"><a name="l13380"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga12db7650592f7e48ae702b71d1728c98">13380</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    0x8u</span></div><div class="line"><a name="l13381"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga55bb01da118027c84423bfcb317eabb5">13381</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   3</span></div><div class="line"><a name="l13382"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga008ba082c8646490852ad753ebcf4e62">13382</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     0x10u</span></div><div class="line"><a name="l13383"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga724873614965bae7c2d6c45aa4731f70">13383</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    4</span></div><div class="line"><a name="l13384"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga072350db0370ccd930e192c850ef52d9">13384</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    0x20u</span></div><div class="line"><a name="l13385"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadf654883244211ef077839ab67084069">13385</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   5</span></div><div class="line"><a name="l13386"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaad79229bb3a2c9199b50a86a8f4c49fa">13386</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    0x40u</span></div><div class="line"><a name="l13387"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7820c4cabf21bbbab066e4db9f2bb4b1">13387</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   6</span></div><div class="line"><a name="l13388"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaab3ce766c4d9a80eaddf42589789ab2d">13388</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_MASK                     0x80u</span></div><div class="line"><a name="l13389"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga02df98ee1c82991ef063f89d4ef6ce2b">13389</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    7</span></div><div class="line"><a name="l13390"></a><span class="lineno">13390</span>&#160;<span class="comment">/* INTEN Bit Fields */</span></div><div class="line"><a name="l13391"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga67ed1b19b1fe4e25fc5ccf7bf0d42c38">13391</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  0x1u</span></div><div class="line"><a name="l13392"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf3b53207fe24da42d123d8e94494b72f">13392</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 0</span></div><div class="line"><a name="l13393"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf660b76755baff6ed122be3eba21723b">13393</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   0x2u</span></div><div class="line"><a name="l13394"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga38c74121b3660065935c4f639f987b3c">13394</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  1</span></div><div class="line"><a name="l13395"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6398aff7e3278bea66900a35b616563f">13395</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  0x4u</span></div><div class="line"><a name="l13396"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8d9738dcc6d852ffd09dbac5e8058431">13396</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 2</span></div><div class="line"><a name="l13397"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga59b367a1e2496ad06deee9d86001aa7d">13397</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  0x8u</span></div><div class="line"><a name="l13398"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e0c8229886bcca7e35bee00cd90d236">13398</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 3</span></div><div class="line"><a name="l13399"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac2cf7613141a7333e152b43e42e6ee53">13399</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   0x10u</span></div><div class="line"><a name="l13400"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8e3c25dd5e743c21fc277d45640d5a5e">13400</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  4</span></div><div class="line"><a name="l13401"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9bcc213c102e47e0700cd463b9198470">13401</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  0x20u</span></div><div class="line"><a name="l13402"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga49c43d3fce5392a3d68780ebd02cb5df">13402</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 5</span></div><div class="line"><a name="l13403"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gada08eb0b0c86565a19f43a0c9fbf293b">13403</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  0x40u</span></div><div class="line"><a name="l13404"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2dcfada22ae8ed86992f14be6ab3f070">13404</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 6</span></div><div class="line"><a name="l13405"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga18443f2f26840b47e4b4088d25f51c68">13405</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   0x80u</span></div><div class="line"><a name="l13406"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac8b0e5912467cf86c8a2fcc3c1e98e24">13406</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  7</span></div><div class="line"><a name="l13407"></a><span class="lineno">13407</span>&#160;<span class="comment">/* ERRSTAT Bit Fields */</span></div><div class="line"><a name="l13408"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadf359cce923ca198235ecef76b5cc789">13408</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  0x1u</span></div><div class="line"><a name="l13409"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf10f584ce9bbe8d7c0d0b8a6a4f61352">13409</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 0</span></div><div class="line"><a name="l13410"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga400a9d616bd8457e1003d62d62660b5a">13410</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 0x2u</span></div><div class="line"><a name="l13411"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga42e986ec54195657a22043422895c708">13411</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                1</span></div><div class="line"><a name="l13412"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9682448ca13abab007c9438e811610c">13412</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   0x4u</span></div><div class="line"><a name="l13413"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf0bd8a085cd33bc98cf89d6ea726be46">13413</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  2</span></div><div class="line"><a name="l13414"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf2aaf7552c127da34a4252936afe561a">13414</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    0x8u</span></div><div class="line"><a name="l13415"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae26a3aed245ac0546edc65afaa2c5542">13415</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   3</span></div><div class="line"><a name="l13416"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga64f9bd307b556ecbd454571aa2d1b4c8">13416</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  0x10u</span></div><div class="line"><a name="l13417"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa6f963350f684e982457839f7bc842e5">13417</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 4</span></div><div class="line"><a name="l13418"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3941bf3fbbca724b3b26a09bb2432581">13418</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  0x20u</span></div><div class="line"><a name="l13419"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e3f280874ee203f1f801206ab4254be">13419</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 5</span></div><div class="line"><a name="l13420"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9cfa1a07c56005e5d545ecf363c4e916">13420</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  0x80u</span></div><div class="line"><a name="l13421"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4827905bfe176b3ba2992ce3ff9a4575">13421</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 7</span></div><div class="line"><a name="l13422"></a><span class="lineno">13422</span>&#160;<span class="comment">/* ERREN Bit Fields */</span></div><div class="line"><a name="l13423"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga971e0d8939196ec3990a73b4db4030ad">13423</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  0x1u</span></div><div class="line"><a name="l13424"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga47a2a895b1b94a32aa482d11173e2fb9">13424</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 0</span></div><div class="line"><a name="l13425"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafab72bb1aedf0d529c720a25d6ee93da">13425</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 0x2u</span></div><div class="line"><a name="l13426"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafc8288624f2373be283f408a290f3daf">13426</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                1</span></div><div class="line"><a name="l13427"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae216c42729f6b3d992001136744fe341">13427</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   0x4u</span></div><div class="line"><a name="l13428"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7d910c7016807387969de45f0ac3e2d6">13428</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  2</span></div><div class="line"><a name="l13429"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4077d6e25312cdf05ef982907720c2f6">13429</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    0x8u</span></div><div class="line"><a name="l13430"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga25ff64c64f5871c1c278c5639d862ba7">13430</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   3</span></div><div class="line"><a name="l13431"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3e02cf7d8b6fce5077848051a320c609">13431</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  0x10u</span></div><div class="line"><a name="l13432"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6df540868c71ce6e3c7b8737a048c2aa">13432</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 4</span></div><div class="line"><a name="l13433"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae1e237556956a0eb5e669aadded213b8">13433</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  0x20u</span></div><div class="line"><a name="l13434"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8b75afb2fa004a75b39023e38db4e784">13434</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 5</span></div><div class="line"><a name="l13435"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga806a809f05df66a7669733c599646f7f">13435</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  0x80u</span></div><div class="line"><a name="l13436"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5e760a100c4f43ecfd71952a5f393d77">13436</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 7</span></div><div class="line"><a name="l13437"></a><span class="lineno">13437</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div><div class="line"><a name="l13438"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga49caa3c5b36fc89eadadd60cdf331643">13438</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        0x4u</span></div><div class="line"><a name="l13439"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15f3e2fa671ea1a59e0b24a9697faf8a">13439</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_SHIFT                       2</span></div><div class="line"><a name="l13440"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab953f904ef3a2b838a922ebdf69cf140">13440</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_MASK                         0x8u</span></div><div class="line"><a name="l13441"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5173e8423017932d90919ddb18f918bd">13441</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_SHIFT                        3</span></div><div class="line"><a name="l13442"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad8a184e838de511e23aa32011fc9f0b6">13442</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_MASK                       0xF0u</span></div><div class="line"><a name="l13443"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5d85a4b028002bc9ce0f1650111cd49a">13443</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      4</span></div><div class="line"><a name="l13444"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0302fe6637ae59174d7702947430dbba">13444</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ENDP_SHIFT))&amp;USB_STAT_ENDP_MASK)</span></div><div class="line"><a name="l13445"></a><span class="lineno">13445</span>&#160;<span class="comment">/* CTL Bit Fields */</span></div><div class="line"><a name="l13446"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa406be72ac0b31143d3a3bc357af334b">13446</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  0x1u</span></div><div class="line"><a name="l13447"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga674ca18da1675b8ae48c65ca4203da36">13447</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 0</span></div><div class="line"><a name="l13448"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga70907cc5c00bad68669ef02ec1332bfc">13448</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_MASK                      0x2u</span></div><div class="line"><a name="l13449"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e2ea6a3166748c567d22a767c69f98d">13449</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     1</span></div><div class="line"><a name="l13450"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4e385fa5cf2157ef30a39c1c2b766cd3">13450</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_MASK                      0x4u</span></div><div class="line"><a name="l13451"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab8354dafb3b0cb438770fe60ffec4714">13451</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     2</span></div><div class="line"><a name="l13452"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaddf09c4e93070675c5c93c711518250c">13452</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  0x8u</span></div><div class="line"><a name="l13453"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga87a32a06006794e2dd638fd2bb2eb788">13453</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 3</span></div><div class="line"><a name="l13454"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e3734900ace59f3dedf7a8f246721d7">13454</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_MASK                       0x10u</span></div><div class="line"><a name="l13455"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac709cb60252fd6ab2775785ffc2953e6">13455</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_SHIFT                      4</span></div><div class="line"><a name="l13456"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa2e78edccdce1268888d45bc4d81cfe1">13456</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          0x20u</span></div><div class="line"><a name="l13457"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac6b9a4253ee9f3740d0c7b2692a44e8e">13457</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         5</span></div><div class="line"><a name="l13458"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac4c2c3ef09a72faaab7151297e8dfbe7">13458</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_MASK                         0x40u</span></div><div class="line"><a name="l13459"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa3a02fa6ec226d10d54353456d44fa88">13459</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_SHIFT                        6</span></div><div class="line"><a name="l13460"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3a56395d81066c161d523479ed340907">13460</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_MASK                      0x80u</span></div><div class="line"><a name="l13461"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad553773ca9a02b344ab10269c999d143">13461</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     7</span></div><div class="line"><a name="l13462"></a><span class="lineno">13462</span>&#160;<span class="comment">/* ADDR Bit Fields */</span></div><div class="line"><a name="l13463"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7ccfd8bde2bb3831d13280315df4501c">13463</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       0x7Fu</span></div><div class="line"><a name="l13464"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57c7c394504da946dae75d5b20a2f297">13464</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      0</span></div><div class="line"><a name="l13465"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad42e50014eedee91315521b19199ef39">13465</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_ADDR_SHIFT))&amp;USB_ADDR_ADDR_MASK)</span></div><div class="line"><a name="l13466"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga695e1ebe159d45ecd94fe40627ac121e">13466</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_MASK                       0x80u</span></div><div class="line"><a name="l13467"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7c81adb1ac1c658006ea0ebfd4644634">13467</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      7</span></div><div class="line"><a name="l13468"></a><span class="lineno">13468</span>&#160;<span class="comment">/* BDTPAGE1 Bit Fields */</span></div><div class="line"><a name="l13469"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacd2b27fefcff6f79e930e76d2a1a7b26">13469</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  0xFEu</span></div><div class="line"><a name="l13470"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga50c84ff08884c9825cf6c513f11aabe4">13470</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 1</span></div><div class="line"><a name="l13471"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaab031dcfd0867133f1d23dd92ef695ad">13471</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE1_BDTBA_SHIFT))&amp;USB_BDTPAGE1_BDTBA_MASK)</span></div><div class="line"><a name="l13472"></a><span class="lineno">13472</span>&#160;<span class="comment">/* FRMNUML Bit Fields */</span></div><div class="line"><a name="l13473"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga197f6ef10431b69cb9b84fe7241a318a">13473</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     0xFFu</span></div><div class="line"><a name="l13474"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga723c2de82420db0c349049ad6f66ad14">13474</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    0</span></div><div class="line"><a name="l13475"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadd68274e4e3aa3763c3a5c36737188ff">13475</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUML_FRM_SHIFT))&amp;USB_FRMNUML_FRM_MASK)</span></div><div class="line"><a name="l13476"></a><span class="lineno">13476</span>&#160;<span class="comment">/* FRMNUMH Bit Fields */</span></div><div class="line"><a name="l13477"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga436241a677d27ecae3001b228b51f536">13477</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     0x7u</span></div><div class="line"><a name="l13478"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacb18c63687d37e245a79d7e7551823a3">13478</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    0</span></div><div class="line"><a name="l13479"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafe9face0ec6a617199ad76945c034da8">13479</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUMH_FRM_SHIFT))&amp;USB_FRMNUMH_FRM_MASK)</span></div><div class="line"><a name="l13480"></a><span class="lineno">13480</span>&#160;<span class="comment">/* TOKEN Bit Fields */</span></div><div class="line"><a name="l13481"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa0d3bc1d6ff63ebbccad8b898e39cc84">13481</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                0xFu</span></div><div class="line"><a name="l13482"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga08c6b329c95f8ac5a39eecfbd347cce2">13482</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               0</span></div><div class="line"><a name="l13483"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7ac5c83cc884b69828af1c56818e46ab">13483</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENENDPT_SHIFT))&amp;USB_TOKEN_TOKENENDPT_MASK)</span></div><div class="line"><a name="l13484"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8880174ec35cfb684d2bcc6e0d5a52bc">13484</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  0xF0u</span></div><div class="line"><a name="l13485"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae410fcf426d2212be6468703734f6ed9">13485</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 4</span></div><div class="line"><a name="l13486"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga74fd206a0132343b30c41a2184f18ea0">13486</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENPID_SHIFT))&amp;USB_TOKEN_TOKENPID_MASK)</span></div><div class="line"><a name="l13487"></a><span class="lineno">13487</span>&#160;<span class="comment">/* SOFTHLD Bit Fields */</span></div><div class="line"><a name="l13488"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab71f8a7be8b025453facbce8d45b7bcc">13488</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     0xFFu</span></div><div class="line"><a name="l13489"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf4b663b6276ba642abfdedf79fac92c6">13489</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    0</span></div><div class="line"><a name="l13490"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6a373b5dfe5c4aa910fd120cc169a4b9">13490</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_SOFTHLD_CNT_SHIFT))&amp;USB_SOFTHLD_CNT_MASK)</span></div><div class="line"><a name="l13491"></a><span class="lineno">13491</span>&#160;<span class="comment">/* BDTPAGE2 Bit Fields */</span></div><div class="line"><a name="l13492"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga69407c90a73a26bc60f3f9b75e4bd7c0">13492</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l13493"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae67d0252b1559f854264f0fe52ff6fb5">13493</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l13494"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1b7b12b3e6686e4b15b1cfa072a805eb">13494</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE2_BDTBA_SHIFT))&amp;USB_BDTPAGE2_BDTBA_MASK)</span></div><div class="line"><a name="l13495"></a><span class="lineno">13495</span>&#160;<span class="comment">/* BDTPAGE3 Bit Fields */</span></div><div class="line"><a name="l13496"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9081479345a744c85a74643600921b64">13496</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l13497"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9850caac94013a6e84f9af9cbe0e0827">13497</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l13498"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1576cadd83c016ae56239b96238ffeb8">13498</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE3_BDTBA_SHIFT))&amp;USB_BDTPAGE3_BDTBA_MASK)</span></div><div class="line"><a name="l13499"></a><span class="lineno">13499</span>&#160;<span class="comment">/* ENDPT Bit Fields */</span></div><div class="line"><a name="l13500"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9266b40af26177a6659041e0229e76e7">13500</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    0x1u</span></div><div class="line"><a name="l13501"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga477c6b1ea91137b6ebd65d0574a7b611">13501</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   0</span></div><div class="line"><a name="l13502"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57a65ef14a5d868dcd964177fe6daad2">13502</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   0x2u</span></div><div class="line"><a name="l13503"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga38af6f0d87e04be4f9f19cca981765cb">13503</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  1</span></div><div class="line"><a name="l13504"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3d498f31497071c5ff6ad30e89b7c26e">13504</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    0x4u</span></div><div class="line"><a name="l13505"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad281aa3cd601a2a93f60e0145dd8e564">13505</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   2</span></div><div class="line"><a name="l13506"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga80f33455bd11aa0be5cd5d876ab48228">13506</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    0x8u</span></div><div class="line"><a name="l13507"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaeba041e492aca9bfbdbc90584e00cba9">13507</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   3</span></div><div class="line"><a name="l13508"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga07f43f2be7e974a763e86087f47e14d6">13508</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  0x10u</span></div><div class="line"><a name="l13509"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0607b1ed419fd16c0c3635042ff33fd4">13509</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 4</span></div><div class="line"><a name="l13510"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga116b045c1163bccc05a270beb6ee2f3d">13510</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  0x40u</span></div><div class="line"><a name="l13511"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7d07ae7b5369ee4cbfa19194ebc2e143">13511</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 6</span></div><div class="line"><a name="l13512"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34644591d90c80611273ef5561529c34">13512</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 0x80u</span></div><div class="line"><a name="l13513"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3d502bcb3115f9bc7918b5fc67d42337">13513</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                7</span></div><div class="line"><a name="l13514"></a><span class="lineno">13514</span>&#160;<span class="comment">/* USBCTRL Bit Fields */</span></div><div class="line"><a name="l13515"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7fb8345a32022ec5df5129278d1aed30">13515</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     0x40u</span></div><div class="line"><a name="l13516"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaaf556df66acd4f6ff2bc1f4fad1a05ed">13516</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    6</span></div><div class="line"><a name="l13517"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac65859ca12bfe997afc67545c8b1a052">13517</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    0x80u</span></div><div class="line"><a name="l13518"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga44772d68648a57e6341ceec7fd5268f3">13518</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   7</span></div><div class="line"><a name="l13519"></a><span class="lineno">13519</span>&#160;<span class="comment">/* OBSERVE Bit Fields */</span></div><div class="line"><a name="l13520"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga796850497f75cc88772d3826d1196a43">13520</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    0x10u</span></div><div class="line"><a name="l13521"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga044fcfc292ba6db33ec4e847a6510440">13521</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   4</span></div><div class="line"><a name="l13522"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8368ad607c0f5a0ab499734e26f36aad">13522</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    0x40u</span></div><div class="line"><a name="l13523"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaba84f8caae5d942588bd678bbc2ad267">13523</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   6</span></div><div class="line"><a name="l13524"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga04f8b1d77478cb027a79323cef482965">13524</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    0x80u</span></div><div class="line"><a name="l13525"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga08ff5b00473fda9eb458f3457490eb15">13525</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   7</span></div><div class="line"><a name="l13526"></a><span class="lineno">13526</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l13527"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga764d9d972859eeded5e092a77eb4de79">13527</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          0x10u</span></div><div class="line"><a name="l13528"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5bae9683a5ae7c48617b8d24a35786ce">13528</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         4</span></div><div class="line"><a name="l13529"></a><span class="lineno">13529</span>&#160;<span class="comment">/* USBTRC0 Bit Fields */</span></div><div class="line"><a name="l13530"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9c943cc95fdf52fa40311292f2801518">13530</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          0x1u</span></div><div class="line"><a name="l13531"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga48af1176ed5d811c299eb123f934425d">13531</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         0</span></div><div class="line"><a name="l13532"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e2f3b4bb79885ed92d75c9f86d42e23">13532</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                0x2u</span></div><div class="line"><a name="l13533"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga986ea3386acad15ab845a8c5d9644c9e">13533</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               1</span></div><div class="line"><a name="l13534"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga588ecdb5189b26730014b09713a834db">13534</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK    0x4u</span></div><div class="line"><a name="l13535"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga10874c5a9f0c051773c2ed43af3375fe">13535</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT   2</span></div><div class="line"><a name="l13536"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf236b1fdfa7f7dab54961c74538dfb75">13536</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               0x20u</span></div><div class="line"><a name="l13537"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4b62f293769f60cae99319d6bb1299e8">13537</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              5</span></div><div class="line"><a name="l13538"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3b307f8358be6942775121b6a92243ab">13538</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                0x80u</span></div><div class="line"><a name="l13539"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab20fcb9276a34cbbd33ac0364c419f13">13539</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               7</span></div><div class="line"><a name="l13540"></a><span class="lineno">13540</span>&#160;<span class="comment">/* USBFRMADJUST Bit Fields */</span></div><div class="line"><a name="l13541"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3bbdc3dbdf46947a16a7b4429ad9a0c7">13541</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_MASK                0xFFu</span></div><div class="line"><a name="l13542"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga81985f8c59f9aa0c0340a70136b55098">13542</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_SHIFT               0</span></div><div class="line"><a name="l13543"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9425a289b2e719d6aad583a33ddf1e4b">13543</a></span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBFRMADJUST_ADJ_SHIFT))&amp;USB_USBFRMADJUST_ADJ_MASK)</span></div><div class="line"><a name="l13544"></a><span class="lineno">13544</span>&#160;<span class="comment">/* CLK_RECOVER_CTRL Bit Fields */</span></div><div class="line"><a name="l13545"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga77dc2ce9a51eff644d449abfa8228935">13545</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK 0x20u</span></div><div class="line"><a name="l13546"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafd08f3eb421e7db973f9940a2111f0a7">13546</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT 5</span></div><div class="line"><a name="l13547"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae30340de1a58627aeb4aac99ba1b0418">13547</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK 0x40u</span></div><div class="line"><a name="l13548"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga30a7d01d4ba637c538f8dc499436b81e">13548</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT 6</span></div><div class="line"><a name="l13549"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafea91b9d1976f9212d7caf1ae1d6e20d">13549</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK 0x80u</span></div><div class="line"><a name="l13550"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0be4a3f8e9d2306f64ebe6b47216524d">13550</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT 7</span></div><div class="line"><a name="l13551"></a><span class="lineno">13551</span>&#160;<span class="comment">/* CLK_RECOVER_IRC_EN Bit Fields */</span></div><div class="line"><a name="l13552"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7e948ea51eeee58403c13f4c040ddb55">13552</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_REG_EN_MASK       0x1u</span></div><div class="line"><a name="l13553"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga988c7c957c1cb5e0b15d837f929da78b">13553</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT      0</span></div><div class="line"><a name="l13554"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0ec64449ae278fc895d80fe9d85882be">13554</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK       0x2u</span></div><div class="line"><a name="l13555"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e1faca39a2e63ef3c4939b39e8b10c0">13555</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT      1</span></div><div class="line"><a name="l13556"></a><span class="lineno">13556</span>&#160;<span class="comment">/* CLK_RECOVER_INT_STATUS Bit Fields */</span></div><div class="line"><a name="l13557"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga159e6afded3ea1fd5360f35010beef77">13557</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK 0x10u</span></div><div class="line"><a name="l13558"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad67bead4d081f4a50deb6bc8e024ffc7">13558</a></span>&#160;<span class="preprocessor">#define USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT 4</span></div><div class="line"><a name="l13559"></a><span class="lineno">13559</span>&#160; <span class="comment">/* end of group USB_Register_Masks */</span></div><div class="line"><a name="l13563"></a><span class="lineno">13563</span>&#160;</div><div class="line"><a name="l13564"></a><span class="lineno">13564</span>&#160;</div><div class="line"><a name="l13565"></a><span class="lineno">13565</span>&#160;<span class="comment">/* USB - Peripheral instance base addresses */</span></div><div class="line"><a name="l13567"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gaa47acf4992407a85e79d911ca1055d17">13567</a></span>&#160;<span class="preprocessor">#define USB0_BASE                                (0x40072000u)</span></div><div class="line"><a name="l13568"></a><span class="lineno">13568</span>&#160;</div><div class="line"><a name="l13569"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gaea56c015ce8ad0cc88464060fde6d87c">13569</a></span>&#160;<span class="preprocessor">#define USB0                                     ((USB_Type *)USB0_BASE)</span></div><div class="line"><a name="l13570"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#ga598ff5eb20a0551af232710b3f27640a">13570</a></span>&#160;<span class="preprocessor">#define USB0_BASE_PTR                            (USB0)</span></div><div class="line"><a name="l13571"></a><span class="lineno">13571</span>&#160;</div><div class="line"><a name="l13572"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gac3fe38a7a5a01a7da6dfcc4a06f4f721">13572</a></span>&#160;<span class="preprocessor">#define USB_BASE_ADDRS                           { USB0_BASE }</span></div><div class="line"><a name="l13573"></a><span class="lineno">13573</span>&#160;</div><div class="line"><a name="l13574"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#gabb481a231c7c57907377d7ee985f826c">13574</a></span>&#160;<span class="preprocessor">#define USB_BASE_PTRS                            { USB0 }</span></div><div class="line"><a name="l13575"></a><span class="lineno">13575</span>&#160;</div><div class="line"><a name="l13576"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral___access___layer.html#ga17e92a5c4b8217467adbbc5ab517c72f">13576</a></span>&#160;<span class="preprocessor">#define USB_IRQS                                 { USB0_IRQn }</span></div><div class="line"><a name="l13577"></a><span class="lineno">13577</span>&#160;</div><div class="line"><a name="l13578"></a><span class="lineno">13578</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13579"></a><span class="lineno">13579</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div><div class="line"><a name="l13580"></a><span class="lineno">13580</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13581"></a><span class="lineno">13581</span>&#160;</div><div class="line"><a name="l13588"></a><span class="lineno">13588</span>&#160;<span class="comment">/* USB - Register instance definitions */</span></div><div class="line"><a name="l13589"></a><span class="lineno">13589</span>&#160;<span class="comment">/* USB0 */</span></div><div class="line"><a name="l13590"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gabee4af6581d4520bd5d8d823d8668889">13590</a></span>&#160;<span class="preprocessor">#define USB0_PERID                               USB_PERID_REG(USB0)</span></div><div class="line"><a name="l13591"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gac5372cae1990fc1ac7c4e92cf5f02e62">13591</a></span>&#160;<span class="preprocessor">#define USB0_IDCOMP                              USB_IDCOMP_REG(USB0)</span></div><div class="line"><a name="l13592"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga15f94e84d4edea37a5105310c316c303">13592</a></span>&#160;<span class="preprocessor">#define USB0_REV                                 USB_REV_REG(USB0)</span></div><div class="line"><a name="l13593"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaff725c65f6ef8cabfafd851c6d1cb41f">13593</a></span>&#160;<span class="preprocessor">#define USB0_ADDINFO                             USB_ADDINFO_REG(USB0)</span></div><div class="line"><a name="l13594"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga6bdd90cb0652c5985222977224268a2c">13594</a></span>&#160;<span class="preprocessor">#define USB0_OTGISTAT                            USB_OTGISTAT_REG(USB0)</span></div><div class="line"><a name="l13595"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga84b89430ec402e4c8db9e9061e651be0">13595</a></span>&#160;<span class="preprocessor">#define USB0_OTGICR                              USB_OTGICR_REG(USB0)</span></div><div class="line"><a name="l13596"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab86547046bcd40ba2446f105e92371cb">13596</a></span>&#160;<span class="preprocessor">#define USB0_OTGSTAT                             USB_OTGSTAT_REG(USB0)</span></div><div class="line"><a name="l13597"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3c79461a7b7bbc84e9916d3111c1bb0d">13597</a></span>&#160;<span class="preprocessor">#define USB0_OTGCTL                              USB_OTGCTL_REG(USB0)</span></div><div class="line"><a name="l13598"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaa9f860bbc2680a3ddc73a4300c7476e7">13598</a></span>&#160;<span class="preprocessor">#define USB0_ISTAT                               USB_ISTAT_REG(USB0)</span></div><div class="line"><a name="l13599"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gac2ddb7f9b4c9bbcc1b6a799329152ce2">13599</a></span>&#160;<span class="preprocessor">#define USB0_INTEN                               USB_INTEN_REG(USB0)</span></div><div class="line"><a name="l13600"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga4b36a9234075f31cbed2b2f880839567">13600</a></span>&#160;<span class="preprocessor">#define USB0_ERRSTAT                             USB_ERRSTAT_REG(USB0)</span></div><div class="line"><a name="l13601"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7356efc88f96788078bd2936226133c9">13601</a></span>&#160;<span class="preprocessor">#define USB0_ERREN                               USB_ERREN_REG(USB0)</span></div><div class="line"><a name="l13602"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3dfe11e522e82082d91557c7edd09cf8">13602</a></span>&#160;<span class="preprocessor">#define USB0_STAT                                USB_STAT_REG(USB0)</span></div><div class="line"><a name="l13603"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga9fd87834397651248f8b4be577821ff3">13603</a></span>&#160;<span class="preprocessor">#define USB0_CTL                                 USB_CTL_REG(USB0)</span></div><div class="line"><a name="l13604"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf45498803cc3283d5a2645be0055be66">13604</a></span>&#160;<span class="preprocessor">#define USB0_ADDR                                USB_ADDR_REG(USB0)</span></div><div class="line"><a name="l13605"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga170f615c2294ee380456630f171f5c8e">13605</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE1                            USB_BDTPAGE1_REG(USB0)</span></div><div class="line"><a name="l13606"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga2333277ef40d42d67d2daa4f22a4fe61">13606</a></span>&#160;<span class="preprocessor">#define USB0_FRMNUML                             USB_FRMNUML_REG(USB0)</span></div><div class="line"><a name="l13607"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga4ee1c047266c86556f5b585f2dab59a3">13607</a></span>&#160;<span class="preprocessor">#define USB0_FRMNUMH                             USB_FRMNUMH_REG(USB0)</span></div><div class="line"><a name="l13608"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga901a5bb2f9aac2abe4d8858d8750ba95">13608</a></span>&#160;<span class="preprocessor">#define USB0_TOKEN                               USB_TOKEN_REG(USB0)</span></div><div class="line"><a name="l13609"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3ba2b6aafde4a72d7f6914202b7a6b11">13609</a></span>&#160;<span class="preprocessor">#define USB0_SOFTHLD                             USB_SOFTHLD_REG(USB0)</span></div><div class="line"><a name="l13610"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga32d2c2911cc3729083c1a0f5cffa3ccf">13610</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE2                            USB_BDTPAGE2_REG(USB0)</span></div><div class="line"><a name="l13611"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga0676035b072b207c193ab9d43bcd56e8">13611</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE3                            USB_BDTPAGE3_REG(USB0)</span></div><div class="line"><a name="l13612"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaa0f816bb81b0f16cdb76337de53cac7e">13612</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT0                              USB_ENDPT_REG(USB0,0)</span></div><div class="line"><a name="l13613"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga11f06a1cc6511a792f1afdfec314b125">13613</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT1                              USB_ENDPT_REG(USB0,1)</span></div><div class="line"><a name="l13614"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab5fdecb68ea62e6025b886d75c5c9417">13614</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT2                              USB_ENDPT_REG(USB0,2)</span></div><div class="line"><a name="l13615"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga19408dcc4044b88668fe487335f0952e">13615</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT3                              USB_ENDPT_REG(USB0,3)</span></div><div class="line"><a name="l13616"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab31887c02ebb349e6a754df6e73535d2">13616</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT4                              USB_ENDPT_REG(USB0,4)</span></div><div class="line"><a name="l13617"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3c7eb7521bcac5d6d52b31ee3470128c">13617</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT5                              USB_ENDPT_REG(USB0,5)</span></div><div class="line"><a name="l13618"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga6beaf04e18d3ed9c5b9a3175bd7cc485">13618</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT6                              USB_ENDPT_REG(USB0,6)</span></div><div class="line"><a name="l13619"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gacd485ec12071351b0ab1d05423809f32">13619</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT7                              USB_ENDPT_REG(USB0,7)</span></div><div class="line"><a name="l13620"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gae5d029d769f9ca0fe968d53d2d185fd3">13620</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT8                              USB_ENDPT_REG(USB0,8)</span></div><div class="line"><a name="l13621"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga882ac97b0f34d5c4bb1c8846029cc654">13621</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT9                              USB_ENDPT_REG(USB0,9)</span></div><div class="line"><a name="l13622"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga01a091975fe88adeca39ed1ae526a239">13622</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT10                             USB_ENDPT_REG(USB0,10)</span></div><div class="line"><a name="l13623"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gad400a35f64dff46cb6dbe51b9e46c240">13623</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT11                             USB_ENDPT_REG(USB0,11)</span></div><div class="line"><a name="l13624"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga665c26ea479d38788339390bf8d14670">13624</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT12                             USB_ENDPT_REG(USB0,12)</span></div><div class="line"><a name="l13625"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab30820634cd8d6ca1ccd61c2aea10f65">13625</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT13                             USB_ENDPT_REG(USB0,13)</span></div><div class="line"><a name="l13626"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga89c483f9ad0552a98df00877cfb8ff3c">13626</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT14                             USB_ENDPT_REG(USB0,14)</span></div><div class="line"><a name="l13627"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga1441b218ac6dadd6484db29426f85f97">13627</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT15                             USB_ENDPT_REG(USB0,15)</span></div><div class="line"><a name="l13628"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gacfea8f658537d98fc0bdd1814e957090">13628</a></span>&#160;<span class="preprocessor">#define USB0_USBCTRL                             USB_USBCTRL_REG(USB0)</span></div><div class="line"><a name="l13629"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gae7fc760132c134248d833d94ec89635e">13629</a></span>&#160;<span class="preprocessor">#define USB0_OBSERVE                             USB_OBSERVE_REG(USB0)</span></div><div class="line"><a name="l13630"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf00c1bd9c15954db30472d3273cf7ec2">13630</a></span>&#160;<span class="preprocessor">#define USB0_CONTROL                             USB_CONTROL_REG(USB0)</span></div><div class="line"><a name="l13631"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga05ec0dc133dcc7675dda9e96c6ed222b">13631</a></span>&#160;<span class="preprocessor">#define USB0_USBTRC0                             USB_USBTRC0_REG(USB0)</span></div><div class="line"><a name="l13632"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7b5628cccd04a47b3f3bc51d01b7fc2d">13632</a></span>&#160;<span class="preprocessor">#define USB0_USBFRMADJUST                        USB_USBFRMADJUST_REG(USB0)</span></div><div class="line"><a name="l13633"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaea1bc7a3f1ef0cadb176d3082f741d92">13633</a></span>&#160;<span class="preprocessor">#define USB0_CLK_RECOVER_CTRL                    USB_CLK_RECOVER_CTRL_REG(USB0)</span></div><div class="line"><a name="l13634"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gada45293f27c0f897f143bcb0eca56454">13634</a></span>&#160;<span class="preprocessor">#define USB0_CLK_RECOVER_IRC_EN                  USB_CLK_RECOVER_IRC_EN_REG(USB0)</span></div><div class="line"><a name="l13635"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga94b2c4a350a0b3c9470422f071b35090">13635</a></span>&#160;<span class="preprocessor">#define USB0_CLK_RECOVER_INT_STATUS              USB_CLK_RECOVER_INT_STATUS_REG(USB0)</span></div><div class="line"><a name="l13636"></a><span class="lineno">13636</span>&#160;</div><div class="line"><a name="l13637"></a><span class="lineno">13637</span>&#160;<span class="comment">/* USB - Register array accessors */</span></div><div class="line"><a name="l13638"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab12df1a4de08fae1e4662a2cb4060b5e">13638</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT(index)                        USB_ENDPT_REG(USB0,index)</span></div><div class="line"><a name="l13639"></a><span class="lineno">13639</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div><div class="line"><a name="l13643"></a><span class="lineno">13643</span>&#160;</div><div class="line"><a name="l13644"></a><span class="lineno">13644</span>&#160; <span class="comment">/* end of group USB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13648"></a><span class="lineno">13648</span>&#160;</div><div class="line"><a name="l13649"></a><span class="lineno">13649</span>&#160;</div><div class="line"><a name="l13650"></a><span class="lineno">13650</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13651"></a><span class="lineno">13651</span>&#160;<span class="comment">   -- USBDCD Peripheral Access Layer</span></div><div class="line"><a name="l13652"></a><span class="lineno">13652</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13653"></a><span class="lineno">13653</span>&#160;</div><div class="line"><a name="l13660"></a><span class="lineno">13660</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13661"></a><span class="lineno">13661</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CONTROL;                           </div><div class="line"><a name="l13662"></a><span class="lineno">13662</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLOCK;                             </div><div class="line"><a name="l13663"></a><span class="lineno">13663</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t STATUS;                            </div><div class="line"><a name="l13664"></a><span class="lineno">13664</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l13665"></a><span class="lineno">13665</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaf1b746ba5ab7d0ab657156ebda0f290c">TIMER0</a>;                            </div><div class="line"><a name="l13666"></a><span class="lineno">13666</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga63bf4f24c85f26e838f55701a5e69831">TIMER1</a>;                            </div><div class="line"><a name="l13667"></a><span class="lineno">13667</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x18 */</span></div><div class="line"><a name="l13668"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___type.html#a83314016b4061d012e5bdbef334cf9f1">13668</a></span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b_d_c_d___type.html#a83314016b4061d012e5bdbef334cf9f1">TIMER2_BC11</a>;                       </div><div class="line"><a name="l13669"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___type.html#ab057146a69560e422a2d325bb2c0a677">13669</a></span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_b_d_c_d___type.html#ab057146a69560e422a2d325bb2c0a677">TIMER2_BC12</a>;                       </div><div class="line"><a name="l13670"></a><span class="lineno">13670</span>&#160;  };</div><div class="line"><a name="l13671"></a><span class="lineno">13671</span>&#160;} <a class="code" href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a>, *<a class="code" href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga4ec3d0d02ec49ccc9fbceae223bb3567">USBDCD_MemMapPtr</a>;</div><div class="line"><a name="l13672"></a><span class="lineno">13672</span>&#160;</div><div class="line"><a name="l13673"></a><span class="lineno">13673</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13674"></a><span class="lineno">13674</span>&#160;<span class="comment">   -- USBDCD - Register accessor macros</span></div><div class="line"><a name="l13675"></a><span class="lineno">13675</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13676"></a><span class="lineno">13676</span>&#160;</div><div class="line"><a name="l13683"></a><span class="lineno">13683</span>&#160;<span class="comment">/* USBDCD - Register accessors */</span></div><div class="line"><a name="l13684"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gaf1ee3cf2e633cf144d3031b73dc86777">13684</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_REG(base)                 ((base)-&gt;CONTROL)</span></div><div class="line"><a name="l13685"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga4472319b2e3fbc759dcbbdd1d59eb774">13685</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_REG(base)                   ((base)-&gt;CLOCK)</span></div><div class="line"><a name="l13686"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gad3a65d4e3ab4e0956460892d8c7b5fe9">13686</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_REG(base)                  ((base)-&gt;STATUS)</span></div><div class="line"><a name="l13687"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gae3497bee34a13efbb8f41a7ab49af474">13687</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_REG(base)                  ((base)-&gt;TIMER0)</span></div><div class="line"><a name="l13688"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga5bfe8c0ea39fd49431de364a87fb4638">13688</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_REG(base)                  ((base)-&gt;TIMER1)</span></div><div class="line"><a name="l13689"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gafc77e996dc7db824a47b33bb77c9600d">13689</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_REG(base)             ((base)-&gt;TIMER2_BC11)</span></div><div class="line"><a name="l13690"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga00959dbf32de31220bfb301f30a638d4">13690</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_REG(base)             ((base)-&gt;TIMER2_BC12)</span></div><div class="line"><a name="l13691"></a><span class="lineno">13691</span>&#160; <span class="comment">/* end of group USBDCD_Register_Accessor_Macros */</span></div><div class="line"><a name="l13695"></a><span class="lineno">13695</span>&#160;</div><div class="line"><a name="l13696"></a><span class="lineno">13696</span>&#160;</div><div class="line"><a name="l13697"></a><span class="lineno">13697</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13698"></a><span class="lineno">13698</span>&#160;<span class="comment">   -- USBDCD Register Masks</span></div><div class="line"><a name="l13699"></a><span class="lineno">13699</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13700"></a><span class="lineno">13700</span>&#160;</div><div class="line"><a name="l13706"></a><span class="lineno">13706</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l13707"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga23b5eadab7d4201af1198723a3b93ae5">13707</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_MASK                 0x1u</span></div><div class="line"><a name="l13708"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4a96149273b083d48c5917e9b915b92f">13708</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_SHIFT                0</span></div><div class="line"><a name="l13709"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gabedad7b2fec7990f45af8add013a19c7">13709</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_MASK                   0x100u</span></div><div class="line"><a name="l13710"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga576f9434f9947991055f40c1ab3a38c1">13710</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_SHIFT                  8</span></div><div class="line"><a name="l13711"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga44f183d0863aeac1154727de57ee6fb6">13711</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_MASK                   0x10000u</span></div><div class="line"><a name="l13712"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga33f53d29349cc16bb002486da4472ece">13712</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_SHIFT                  16</span></div><div class="line"><a name="l13713"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga55366a87bd0cbbbdb98b889e603ff98b">13713</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_BC12_MASK                 0x20000u</span></div><div class="line"><a name="l13714"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga156a178bc13853a3d4fc1feef734734e">13714</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_BC12_SHIFT                17</span></div><div class="line"><a name="l13715"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga02bb74c9b2d9fd907d02b72ec4f2dc0c">13715</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_MASK                0x1000000u</span></div><div class="line"><a name="l13716"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga8a353cada7464a5898998c45b2caabb5">13716</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_SHIFT               24</span></div><div class="line"><a name="l13717"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga7455215193ec55d79026af2e09a7523f">13717</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_MASK                   0x2000000u</span></div><div class="line"><a name="l13718"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga122056290d48016111c0a5e3cb8b63c4">13718</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_SHIFT                  25</span></div><div class="line"><a name="l13719"></a><span class="lineno">13719</span>&#160;<span class="comment">/* CLOCK Bit Fields */</span></div><div class="line"><a name="l13720"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga7c8eace6dde39098426fe04c6b32bf92">13720</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_MASK             0x1u</span></div><div class="line"><a name="l13721"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gae3126a9608c08fe560b91f7b742bb98a">13721</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_SHIFT            0</span></div><div class="line"><a name="l13722"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf53eaecf9a4de0251c8906350ac989ae">13722</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_MASK            0xFFCu</span></div><div class="line"><a name="l13723"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa1667808247c5b8355c58b93a4e80c8a">13723</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_SHIFT           2</span></div><div class="line"><a name="l13724"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gadaafc909e148543c71cfd927b757be98">13724</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CLOCK_CLOCK_SPEED_SHIFT))&amp;USBDCD_CLOCK_CLOCK_SPEED_MASK)</span></div><div class="line"><a name="l13725"></a><span class="lineno">13725</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l13726"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa1c55980f5e31bfe02a2f4bc3bcf753d">13726</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_MASK               0x30000u</span></div><div class="line"><a name="l13727"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4d1d707ac9f9afb0b114a4032951971d">13727</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_SHIFT              16</span></div><div class="line"><a name="l13728"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaeec86c1cd7a042be608295688f38d243">13728</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_RES_SHIFT))&amp;USBDCD_STATUS_SEQ_RES_MASK)</span></div><div class="line"><a name="l13729"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad49d469540afee62a5a62a5419d89cf2">13729</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_MASK              0xC0000u</span></div><div class="line"><a name="l13730"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga8e3d04ac9b5b6195f765f29f82264376">13730</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_SHIFT             18</span></div><div class="line"><a name="l13731"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa4db555b4aa4832902a32703f86116ea">13731</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_STAT_SHIFT))&amp;USBDCD_STATUS_SEQ_STAT_MASK)</span></div><div class="line"><a name="l13732"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa0a0297c32e8af91d40e8cba8ffe8d1e">13732</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_MASK                   0x100000u</span></div><div class="line"><a name="l13733"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gac82e47386e1af144b9e4d579bacfca50">13733</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_SHIFT                  20</span></div><div class="line"><a name="l13734"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga69616f9e6fd32921dee0543a3cfde633">13734</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_MASK                    0x200000u</span></div><div class="line"><a name="l13735"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga2b59871476643f7c428868c6ebbcef5a">13735</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_SHIFT                   21</span></div><div class="line"><a name="l13736"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga6127ac2a4e36e01dfe2c939203f8a72f">13736</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_MASK                0x400000u</span></div><div class="line"><a name="l13737"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga77f2a6e381b526f9d70e13cdf21332a5">13737</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_SHIFT               22</span></div><div class="line"><a name="l13738"></a><span class="lineno">13738</span>&#160;<span class="comment">/* TIMER0 Bit Fields */</span></div><div class="line"><a name="l13739"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga21cf0206b969eecd876b5b612ca33f9e">13739</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_MASK              0xFFFu</span></div><div class="line"><a name="l13740"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4a35e4b1c280e2a888b8505ab2009370">13740</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_SHIFT             0</span></div><div class="line"><a name="l13741"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad525be70f6473a29d051b39335f48b0c">13741</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TUNITCON_SHIFT))&amp;USBDCD_TIMER0_TUNITCON_MASK)</span></div><div class="line"><a name="l13742"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga2310e6984a2a488e960ca824ddce9ffc">13742</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_MASK             0x3FF0000u</span></div><div class="line"><a name="l13743"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa7db9a795f782afd4b38408bc23b4b49">13743</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_SHIFT            16</span></div><div class="line"><a name="l13744"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga87e981b43bb55f4fdf60d88f85bc31ad">13744</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TSEQ_INIT_SHIFT))&amp;USBDCD_TIMER0_TSEQ_INIT_MASK)</span></div><div class="line"><a name="l13745"></a><span class="lineno">13745</span>&#160;<span class="comment">/* TIMER1 Bit Fields */</span></div><div class="line"><a name="l13746"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga92a3ff207a03a829c52722ee439a6e2a">13746</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_MASK            0x3FFu</span></div><div class="line"><a name="l13747"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf618094ca6122f71185c4152a74ab1e3">13747</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_SHIFT           0</span></div><div class="line"><a name="l13748"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga1a9a39c864450fac6194594af36b0aaf">13748</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TVDPSRC_ON_SHIFT))&amp;USBDCD_TIMER1_TVDPSRC_ON_MASK)</span></div><div class="line"><a name="l13749"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa9effc48a7e8a226b8624dc08d85d704">13749</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_MASK             0x3FF0000u</span></div><div class="line"><a name="l13750"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga5c3ffaffcc961857121e8ecf9692c70c">13750</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_SHIFT            16</span></div><div class="line"><a name="l13751"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga1aa87b0c873931aac928ad346f49729d">13751</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TDCD_DBNC_SHIFT))&amp;USBDCD_TIMER1_TDCD_DBNC_MASK)</span></div><div class="line"><a name="l13752"></a><span class="lineno">13752</span>&#160;<span class="comment">/* TIMER2_BC11 Bit Fields */</span></div><div class="line"><a name="l13753"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga0b011ea67418c2cb8e3a45f396fd8819">13753</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_CHECK_DM_MASK         0xFu</span></div><div class="line"><a name="l13754"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa0b16aa7f0c9f3713c738c0d63b3d647">13754</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_CHECK_DM_SHIFT        0</span></div><div class="line"><a name="l13755"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga934bb0d81810c5aa1deebbe47fe86d4d">13755</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_CHECK_DM(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_BC11_CHECK_DM_SHIFT))&amp;USBDCD_TIMER2_BC11_CHECK_DM_MASK)</span></div><div class="line"><a name="l13756"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad0058047f4d8025f1ea9139d1b505b51">13756</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK      0x3FF0000u</span></div><div class="line"><a name="l13757"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga11ac4ed3e448170b1b94578b8398e2dd">13757</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT     16</span></div><div class="line"><a name="l13758"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gafe8c25b0327bf55ecb4069581007a9f7">13758</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11_TVDPSRC_CON(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT))&amp;USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK)</span></div><div class="line"><a name="l13759"></a><span class="lineno">13759</span>&#160;<span class="comment">/* TIMER2_BC12 Bit Fields */</span></div><div class="line"><a name="l13760"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga81285a4c1bfeee0d9b9e093d5f3a8ba1">13760</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK       0x3FFu</span></div><div class="line"><a name="l13761"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga329e3ef8c44895ed8f41db55d2fa1284">13761</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT      0</span></div><div class="line"><a name="l13762"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf91acfb039899c33d05ca22fe472cba2">13762</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_TVDMSRC_ON(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT))&amp;USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK)</span></div><div class="line"><a name="l13763"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga57bc382e906fb13b85747acdef99e068">13763</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK  0x3FF0000u</span></div><div class="line"><a name="l13764"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga74ba24e1b99aacbe03cfab94267a2d5c">13764</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT 16</span></div><div class="line"><a name="l13765"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga0303615438e18cd52f1e19a84966b670">13765</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD(x)    (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT))&amp;USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK)</span></div><div class="line"><a name="l13766"></a><span class="lineno">13766</span>&#160; <span class="comment">/* end of group USBDCD_Register_Masks */</span></div><div class="line"><a name="l13770"></a><span class="lineno">13770</span>&#160;</div><div class="line"><a name="l13771"></a><span class="lineno">13771</span>&#160;</div><div class="line"><a name="l13772"></a><span class="lineno">13772</span>&#160;<span class="comment">/* USBDCD - Peripheral instance base addresses */</span></div><div class="line"><a name="l13774"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga56567d124166bfc332eefcbeb3c8bfb7">13774</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE                              (0x40035000u)</span></div><div class="line"><a name="l13775"></a><span class="lineno">13775</span>&#160;</div><div class="line"><a name="l13776"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#gacd05c07582eca3f464f8c7436ed56ec1">13776</a></span>&#160;<span class="preprocessor">#define USBDCD                                   ((USBDCD_Type *)USBDCD_BASE)</span></div><div class="line"><a name="l13777"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga6289dc687e9b991508629237aeb61755">13777</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE_PTR                          (USBDCD)</span></div><div class="line"><a name="l13778"></a><span class="lineno">13778</span>&#160;</div><div class="line"><a name="l13779"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga025e2ac90159213302b6b5801a3c8d22">13779</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE_ADDRS                        { USBDCD_BASE }</span></div><div class="line"><a name="l13780"></a><span class="lineno">13780</span>&#160;</div><div class="line"><a name="l13781"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga343ff2427307e24846cef614df7cea8a">13781</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE_PTRS                         { USBDCD }</span></div><div class="line"><a name="l13782"></a><span class="lineno">13782</span>&#160;</div><div class="line"><a name="l13783"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga052db5d600e4b53eb3e2ea7ef8281b6e">13783</a></span>&#160;<span class="preprocessor">#define USBDCD_IRQS                              { USBDCD_IRQn }</span></div><div class="line"><a name="l13784"></a><span class="lineno">13784</span>&#160;</div><div class="line"><a name="l13785"></a><span class="lineno">13785</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13786"></a><span class="lineno">13786</span>&#160;<span class="comment">   -- USBDCD - Register accessor macros</span></div><div class="line"><a name="l13787"></a><span class="lineno">13787</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13788"></a><span class="lineno">13788</span>&#160;</div><div class="line"><a name="l13795"></a><span class="lineno">13795</span>&#160;<span class="comment">/* USBDCD - Register instance definitions */</span></div><div class="line"><a name="l13796"></a><span class="lineno">13796</span>&#160;<span class="comment">/* USBDCD */</span></div><div class="line"><a name="l13797"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga70240dec5113361c1f15695ed389e323">13797</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL                           USBDCD_CONTROL_REG(USBDCD)</span></div><div class="line"><a name="l13798"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga543817a50fb8eddab8be17eeac66ed2f">13798</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK                             USBDCD_CLOCK_REG(USBDCD)</span></div><div class="line"><a name="l13799"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gacf092152e7551433538eb6aace1bc43a">13799</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS                            USBDCD_STATUS_REG(USBDCD)</span></div><div class="line"><a name="l13800"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga696142965d4e1a121400c0f9e42e9c30">13800</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0                            USBDCD_TIMER0_REG(USBDCD)</span></div><div class="line"><a name="l13801"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gacf474d5bde6a1007416398682f014768">13801</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1                            USBDCD_TIMER1_REG(USBDCD)</span></div><div class="line"><a name="l13802"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gab5f6e255be874b10b2b5026f3b9f9e03">13802</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC11                       USBDCD_TIMER2_BC11_REG(USBDCD)</span></div><div class="line"><a name="l13803"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga18aadd71a85c0649a689a33c8ddd16f6">13803</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_BC12                       USBDCD_TIMER2_BC12_REG(USBDCD)</span></div><div class="line"><a name="l13804"></a><span class="lineno">13804</span>&#160; <span class="comment">/* end of group USBDCD_Register_Accessor_Macros */</span></div><div class="line"><a name="l13808"></a><span class="lineno">13808</span>&#160;</div><div class="line"><a name="l13809"></a><span class="lineno">13809</span>&#160; <span class="comment">/* end of group USBDCD_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13813"></a><span class="lineno">13813</span>&#160;</div><div class="line"><a name="l13814"></a><span class="lineno">13814</span>&#160;</div><div class="line"><a name="l13815"></a><span class="lineno">13815</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13816"></a><span class="lineno">13816</span>&#160;<span class="comment">   -- VREF Peripheral Access Layer</span></div><div class="line"><a name="l13817"></a><span class="lineno">13817</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13818"></a><span class="lineno">13818</span>&#160;</div><div class="line"><a name="l13825"></a><span class="lineno">13825</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13826"></a><span class="lineno">13826</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TRM;                                </div><div class="line"><a name="l13827"></a><span class="lineno">13827</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SC;                                 </div><div class="line"><a name="l13828"></a><span class="lineno">13828</span>&#160;} <a class="code" href="struct_v_r_e_f___type.html">VREF_Type</a>, *<a class="code" href="group___v_r_e_f___peripheral___access___layer.html#gaad463405bed02131f9a854aeb0665978">VREF_MemMapPtr</a>;</div><div class="line"><a name="l13829"></a><span class="lineno">13829</span>&#160;</div><div class="line"><a name="l13830"></a><span class="lineno">13830</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13831"></a><span class="lineno">13831</span>&#160;<span class="comment">   -- VREF - Register accessor macros</span></div><div class="line"><a name="l13832"></a><span class="lineno">13832</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13833"></a><span class="lineno">13833</span>&#160;</div><div class="line"><a name="l13840"></a><span class="lineno">13840</span>&#160;<span class="comment">/* VREF - Register accessors */</span></div><div class="line"><a name="l13841"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___accessor___macros.html#ga51c446c3b654f4dad5fd525c80409401">13841</a></span>&#160;<span class="preprocessor">#define VREF_TRM_REG(base)                       ((base)-&gt;TRM)</span></div><div class="line"><a name="l13842"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___accessor___macros.html#ga8b572787c188301d54e1b361d2c02476">13842</a></span>&#160;<span class="preprocessor">#define VREF_SC_REG(base)                        ((base)-&gt;SC)</span></div><div class="line"><a name="l13843"></a><span class="lineno">13843</span>&#160; <span class="comment">/* end of group VREF_Register_Accessor_Macros */</span></div><div class="line"><a name="l13847"></a><span class="lineno">13847</span>&#160;</div><div class="line"><a name="l13848"></a><span class="lineno">13848</span>&#160;</div><div class="line"><a name="l13849"></a><span class="lineno">13849</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13850"></a><span class="lineno">13850</span>&#160;<span class="comment">   -- VREF Register Masks</span></div><div class="line"><a name="l13851"></a><span class="lineno">13851</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13852"></a><span class="lineno">13852</span>&#160;</div><div class="line"><a name="l13858"></a><span class="lineno">13858</span>&#160;<span class="comment">/* TRM Bit Fields */</span></div><div class="line"><a name="l13859"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaf233ddf56401003ec721b808d3910978">13859</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_MASK                       0x3Fu</span></div><div class="line"><a name="l13860"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7738b4edb18c8c9dcb36d6be564c80e6">13860</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_SHIFT                      0</span></div><div class="line"><a name="l13861"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7b200f282af693ea614c6bb380a5bfb8">13861</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_TRM_TRIM_SHIFT))&amp;VREF_TRM_TRIM_MASK)</span></div><div class="line"><a name="l13862"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaca90564d0247d6637d487fa045dbe328">13862</a></span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN_MASK                     0x40u</span></div><div class="line"><a name="l13863"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gad66c35e7a2372a16a0ef1042ad0d029a">13863</a></span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN_SHIFT                    6</span></div><div class="line"><a name="l13864"></a><span class="lineno">13864</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l13865"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7eb8ab4b25ed9f93b23d7199c50e7181">13865</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_MASK                     0x3u</span></div><div class="line"><a name="l13866"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga3130891ca865a042a784a2c3bc7141b0">13866</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_SHIFT                    0</span></div><div class="line"><a name="l13867"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga2bd98e877f61a410c3226d6472365b5e">13867</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_SC_MODE_LV_SHIFT))&amp;VREF_SC_MODE_LV_MASK)</span></div><div class="line"><a name="l13868"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gadc4f84c737775ee82f350149ade8f5bf">13868</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_MASK                      0x4u</span></div><div class="line"><a name="l13869"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga88b36251362ceabbeeb2302dae65000d">13869</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_SHIFT                     2</span></div><div class="line"><a name="l13870"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaeb737c0b08409b6e7ea8de3bf7a90732">13870</a></span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN_MASK                     0x20u</span></div><div class="line"><a name="l13871"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gab4b6bb1062b8e67c9224814d85df2a2c">13871</a></span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN_SHIFT                    5</span></div><div class="line"><a name="l13872"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga1396c56eb73d89394a57b1f83f20c9ea">13872</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_MASK                       0x40u</span></div><div class="line"><a name="l13873"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gacfe64ba6f4a76a4aef274f2fedb95a90">13873</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_SHIFT                      6</span></div><div class="line"><a name="l13874"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga2df8186aa60a77e25e67589bc50ce539">13874</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_MASK                      0x80u</span></div><div class="line"><a name="l13875"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaca5e397ea8b43f55854f4a6b80ec479b">13875</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_SHIFT                     7</span></div><div class="line"><a name="l13876"></a><span class="lineno">13876</span>&#160; <span class="comment">/* end of group VREF_Register_Masks */</span></div><div class="line"><a name="l13880"></a><span class="lineno">13880</span>&#160;</div><div class="line"><a name="l13881"></a><span class="lineno">13881</span>&#160;</div><div class="line"><a name="l13882"></a><span class="lineno">13882</span>&#160;<span class="comment">/* VREF - Peripheral instance base addresses */</span></div><div class="line"><a name="l13884"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga4a13ce72546505561e4a780677ec0375">13884</a></span>&#160;<span class="preprocessor">#define VREF_BASE                                (0x40074000u)</span></div><div class="line"><a name="l13885"></a><span class="lineno">13885</span>&#160;</div><div class="line"><a name="l13886"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga2c9e85d22a9ba37ea589b1747af46307">13886</a></span>&#160;<span class="preprocessor">#define VREF                                     ((VREF_Type *)VREF_BASE)</span></div><div class="line"><a name="l13887"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga53dba79dbefcdd6f788740a6d0caa57d">13887</a></span>&#160;<span class="preprocessor">#define VREF_BASE_PTR                            (VREF)</span></div><div class="line"><a name="l13888"></a><span class="lineno">13888</span>&#160;</div><div class="line"><a name="l13889"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#gac0ccacace16937d7109589180bb2650b">13889</a></span>&#160;<span class="preprocessor">#define VREF_BASE_ADDRS                          { VREF_BASE }</span></div><div class="line"><a name="l13890"></a><span class="lineno">13890</span>&#160;</div><div class="line"><a name="l13891"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral___access___layer.html#ga3eb17aee5de4a519ee18fe763e43865b">13891</a></span>&#160;<span class="preprocessor">#define VREF_BASE_PTRS                           { VREF }</span></div><div class="line"><a name="l13892"></a><span class="lineno">13892</span>&#160;</div><div class="line"><a name="l13893"></a><span class="lineno">13893</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13894"></a><span class="lineno">13894</span>&#160;<span class="comment">   -- VREF - Register accessor macros</span></div><div class="line"><a name="l13895"></a><span class="lineno">13895</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13896"></a><span class="lineno">13896</span>&#160;</div><div class="line"><a name="l13903"></a><span class="lineno">13903</span>&#160;<span class="comment">/* VREF - Register instance definitions */</span></div><div class="line"><a name="l13904"></a><span class="lineno">13904</span>&#160;<span class="comment">/* VREF */</span></div><div class="line"><a name="l13905"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___accessor___macros.html#ga3d9a836081732fa55a44bde53a2cb932">13905</a></span>&#160;<span class="preprocessor">#define VREF_TRM                                 VREF_TRM_REG(VREF)</span></div><div class="line"><a name="l13906"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___accessor___macros.html#ga58353078d385155f1c55fad5802549bb">13906</a></span>&#160;<span class="preprocessor">#define VREF_SC                                  VREF_SC_REG(VREF)</span></div><div class="line"><a name="l13907"></a><span class="lineno">13907</span>&#160; <span class="comment">/* end of group VREF_Register_Accessor_Macros */</span></div><div class="line"><a name="l13911"></a><span class="lineno">13911</span>&#160;</div><div class="line"><a name="l13912"></a><span class="lineno">13912</span>&#160; <span class="comment">/* end of group VREF_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13916"></a><span class="lineno">13916</span>&#160;</div><div class="line"><a name="l13917"></a><span class="lineno">13917</span>&#160;</div><div class="line"><a name="l13918"></a><span class="lineno">13918</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13919"></a><span class="lineno">13919</span>&#160;<span class="comment">   -- WDOG Peripheral Access Layer</span></div><div class="line"><a name="l13920"></a><span class="lineno">13920</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13921"></a><span class="lineno">13921</span>&#160;</div><div class="line"><a name="l13928"></a><span class="lineno">13928</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13929"></a><span class="lineno">13929</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t STCTRLH;                           </div><div class="line"><a name="l13930"></a><span class="lineno">13930</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t STCTRLL;                           </div><div class="line"><a name="l13931"></a><span class="lineno">13931</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TOVALH;                            </div><div class="line"><a name="l13932"></a><span class="lineno">13932</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TOVALL;                            </div><div class="line"><a name="l13933"></a><span class="lineno">13933</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WINH;                              </div><div class="line"><a name="l13934"></a><span class="lineno">13934</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WINL;                              </div><div class="line"><a name="l13935"></a><span class="lineno">13935</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="mini_8c.html#a339276349015c1cbcd181eb5ec1c07c6">REFRESH</a>;                           </div><div class="line"><a name="l13936"></a><span class="lineno">13936</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="download_8c.html#ac82effb31e82e32254efc8b57251d59e">UNLOCK</a>;                            </div><div class="line"><a name="l13937"></a><span class="lineno">13937</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TMROUTH;                           </div><div class="line"><a name="l13938"></a><span class="lineno">13938</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TMROUTL;                           </div><div class="line"><a name="l13939"></a><span class="lineno">13939</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RSTCNT;                            </div><div class="line"><a name="l13940"></a><span class="lineno">13940</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t PRESC;                             </div><div class="line"><a name="l13941"></a><span class="lineno">13941</span>&#160;} <a class="code" href="struct_w_d_o_g___type.html">WDOG_Type</a>, *<a class="code" href="group___w_d_o_g___peripheral___access___layer.html#ga2ede0926c93f1cde46423a386bfdcaa2">WDOG_MemMapPtr</a>;</div><div class="line"><a name="l13942"></a><span class="lineno">13942</span>&#160;</div><div class="line"><a name="l13943"></a><span class="lineno">13943</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13944"></a><span class="lineno">13944</span>&#160;<span class="comment">   -- WDOG - Register accessor macros</span></div><div class="line"><a name="l13945"></a><span class="lineno">13945</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13946"></a><span class="lineno">13946</span>&#160;</div><div class="line"><a name="l13953"></a><span class="lineno">13953</span>&#160;<span class="comment">/* WDOG - Register accessors */</span></div><div class="line"><a name="l13954"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga1f87578559ffa9508f29e7a8b5f852f0">13954</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_REG(base)                   ((base)-&gt;STCTRLH)</span></div><div class="line"><a name="l13955"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga9390a99165a8ed47a8d47310dd1b7a44">13955</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_REG(base)                   ((base)-&gt;STCTRLL)</span></div><div class="line"><a name="l13956"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga3495178bd50541f858403de84b2132df">13956</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_REG(base)                    ((base)-&gt;TOVALH)</span></div><div class="line"><a name="l13957"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga5867725d00829838e63aa304cd8e571e">13957</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_REG(base)                    ((base)-&gt;TOVALL)</span></div><div class="line"><a name="l13958"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga044a2078fb0f549de3bd68c329f4defb">13958</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_REG(base)                      ((base)-&gt;WINH)</span></div><div class="line"><a name="l13959"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga6de8f153524881bc674e0c1bf87529f3">13959</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_REG(base)                      ((base)-&gt;WINL)</span></div><div class="line"><a name="l13960"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga3ea0555f4cb61c5280404f2a46b2895d">13960</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_REG(base)                   ((base)-&gt;REFRESH)</span></div><div class="line"><a name="l13961"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga7f3bae362f30d21d2036bc38e216b40a">13961</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_REG(base)                    ((base)-&gt;UNLOCK)</span></div><div class="line"><a name="l13962"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gad347a017205966537d23260e4ad0a7cc">13962</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_REG(base)                   ((base)-&gt;TMROUTH)</span></div><div class="line"><a name="l13963"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga290f160f7b9f64e2ecec8e752f7ba6a3">13963</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_REG(base)                   ((base)-&gt;TMROUTL)</span></div><div class="line"><a name="l13964"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga7c32f9835d954eee361e1477d2d4a07c">13964</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_REG(base)                    ((base)-&gt;RSTCNT)</span></div><div class="line"><a name="l13965"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga112fe0b00030bebececaf5ee470394cc">13965</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_REG(base)                     ((base)-&gt;PRESC)</span></div><div class="line"><a name="l13966"></a><span class="lineno">13966</span>&#160; <span class="comment">/* end of group WDOG_Register_Accessor_Macros */</span></div><div class="line"><a name="l13970"></a><span class="lineno">13970</span>&#160;</div><div class="line"><a name="l13971"></a><span class="lineno">13971</span>&#160;</div><div class="line"><a name="l13972"></a><span class="lineno">13972</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13973"></a><span class="lineno">13973</span>&#160;<span class="comment">   -- WDOG Register Masks</span></div><div class="line"><a name="l13974"></a><span class="lineno">13974</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13975"></a><span class="lineno">13975</span>&#160;</div><div class="line"><a name="l13981"></a><span class="lineno">13981</span>&#160;<span class="comment">/* STCTRLH Bit Fields */</span></div><div class="line"><a name="l13982"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4ca33884d6a6fed2670ba04150fbff3a">13982</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_MASK                 0x1u</span></div><div class="line"><a name="l13983"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7d9c369fd8fe12905d3e4b2d94bfe9be">13983</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_SHIFT                0</span></div><div class="line"><a name="l13984"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf3ab71b185905c077887baa062ad6664">13984</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_MASK                 0x2u</span></div><div class="line"><a name="l13985"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa437494e2c4bb2952986b89d4a52f2bf">13985</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_SHIFT                1</span></div><div class="line"><a name="l13986"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga64ebb40c66318cac7631c3fd467c846a">13986</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_MASK               0x4u</span></div><div class="line"><a name="l13987"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0b519bf4ae17a11b51878819d4249e00">13987</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_SHIFT              2</span></div><div class="line"><a name="l13988"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga74edc83d2a673f012aeff6410a8be861">13988</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_MASK                  0x8u</span></div><div class="line"><a name="l13989"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae0770ee0a74441bd3d2e0d3c291ca4b6">13989</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_SHIFT                 3</span></div><div class="line"><a name="l13990"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf524a1ad1f811741b27f29836d6137ee">13990</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_MASK            0x10u</span></div><div class="line"><a name="l13991"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf2ae60bccb334321f860b2480d916604">13991</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_SHIFT           4</span></div><div class="line"><a name="l13992"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga837911a61f223e74ea90cca76f08a787">13992</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_MASK                  0x20u</span></div><div class="line"><a name="l13993"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga9fdcaa733bd0393d4bce730c1d2c90c5">13993</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_SHIFT                 5</span></div><div class="line"><a name="l13994"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab78af949041ea10c257c8276c8e2782a">13994</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_MASK                 0x40u</span></div><div class="line"><a name="l13995"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga46b2b7b0c6a5938cfa26d96ba332d5d0">13995</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_SHIFT                6</span></div><div class="line"><a name="l13996"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad6e2dd88be51a78f133085bb0df3a5f9">13996</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_MASK                 0x80u</span></div><div class="line"><a name="l13997"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad224b313777fd019f8ec46f1791a52b7">13997</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_SHIFT                7</span></div><div class="line"><a name="l13998"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga155c6ba1a6269c937ad8a1e1500686aa">13998</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_MASK               0x400u</span></div><div class="line"><a name="l13999"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga3b923179c1bd41abe9fbab0ee57740c0">13999</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_SHIFT              10</span></div><div class="line"><a name="l14000"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad8ac03c1a9c77ee59f938c243db30a42">14000</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_MASK                0x800u</span></div><div class="line"><a name="l14001"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf41cdd95d386a6b663fa3adea03699e1">14001</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_SHIFT               11</span></div><div class="line"><a name="l14002"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga20d3012eda5935f73ec4a9e24720fdc2">14002</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_MASK                0x3000u</span></div><div class="line"><a name="l14003"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0f73c2f0d56eac9caafc8a0337f95cc8">14003</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_SHIFT               12</span></div><div class="line"><a name="l14004"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga13958aa7d857b661998e304c5b3b4ea7">14004</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_BYTESEL_SHIFT))&amp;WDOG_STCTRLH_BYTESEL_MASK)</span></div><div class="line"><a name="l14005"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadc235bcbd7644d445d3ca5cb682cdc57">14005</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_MASK            0x4000u</span></div><div class="line"><a name="l14006"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gabc176648bbc119e959823d20c38d3ece">14006</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_SHIFT           14</span></div><div class="line"><a name="l14007"></a><span class="lineno">14007</span>&#160;<span class="comment">/* STCTRLL Bit Fields */</span></div><div class="line"><a name="l14008"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga28985249246b9ad12b7f4e50d5d1ee46">14008</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_MASK                 0x8000u</span></div><div class="line"><a name="l14009"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga672e303cca0aaea64e48b5e632a2e666">14009</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_SHIFT                15</span></div><div class="line"><a name="l14010"></a><span class="lineno">14010</span>&#160;<span class="comment">/* TOVALH Bit Fields */</span></div><div class="line"><a name="l14011"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga3b934300a204f2b11fefc7961dc25f55">14011</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_MASK               0xFFFFu</span></div><div class="line"><a name="l14012"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6729532c2b047c0d3327ffcf7357825c">14012</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_SHIFT              0</span></div><div class="line"><a name="l14013"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga10c7007564832595b6bd8de07770a9fa">14013</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH(x)                 (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALH_TOVALHIGH_SHIFT))&amp;WDOG_TOVALH_TOVALHIGH_MASK)</span></div><div class="line"><a name="l14014"></a><span class="lineno">14014</span>&#160;<span class="comment">/* TOVALL Bit Fields */</span></div><div class="line"><a name="l14015"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga71c3913b6be99b211a3c3031caf8ac66">14015</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_MASK                0xFFFFu</span></div><div class="line"><a name="l14016"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga57ba2617b2855cd4b3d1eb0b3c878f52">14016</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_SHIFT               0</span></div><div class="line"><a name="l14017"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae42e2ff7aef835ab2b6fa0d6f7a33476">14017</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALL_TOVALLOW_SHIFT))&amp;WDOG_TOVALL_TOVALLOW_MASK)</span></div><div class="line"><a name="l14018"></a><span class="lineno">14018</span>&#160;<span class="comment">/* WINH Bit Fields */</span></div><div class="line"><a name="l14019"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6efef6fddbc8b8600a8dee5a24659068">14019</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_MASK                   0xFFFFu</span></div><div class="line"><a name="l14020"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga362e7a13b632027b940135991c9d169b">14020</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_SHIFT                  0</span></div><div class="line"><a name="l14021"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf5dc50c489d2700bf95ffdfa849f9e24">14021</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINH_WINHIGH_SHIFT))&amp;WDOG_WINH_WINHIGH_MASK)</span></div><div class="line"><a name="l14022"></a><span class="lineno">14022</span>&#160;<span class="comment">/* WINL Bit Fields */</span></div><div class="line"><a name="l14023"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadc36bfdccd5e9c14d063a5b36b6a3f6a">14023</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_MASK                    0xFFFFu</span></div><div class="line"><a name="l14024"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7f2baf848e4bfe9b0143d073467d1c1a">14024</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_SHIFT                   0</span></div><div class="line"><a name="l14025"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab55f3f4203f758c69ed8ab7e41db69fd">14025</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINL_WINLOW_SHIFT))&amp;WDOG_WINL_WINLOW_MASK)</span></div><div class="line"><a name="l14026"></a><span class="lineno">14026</span>&#160;<span class="comment">/* REFRESH Bit Fields */</span></div><div class="line"><a name="l14027"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga59e560838a4c519b514c0def0d6034fa">14027</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_MASK            0xFFFFu</span></div><div class="line"><a name="l14028"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga526acc27150ff67f1f026bdcc1bb364c">14028</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_SHIFT           0</span></div><div class="line"><a name="l14029"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga08d4fbad4e65e50bf94e1fbf5f48e065">14029</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_REFRESH_WDOGREFRESH_SHIFT))&amp;WDOG_REFRESH_WDOGREFRESH_MASK)</span></div><div class="line"><a name="l14030"></a><span class="lineno">14030</span>&#160;<span class="comment">/* UNLOCK Bit Fields */</span></div><div class="line"><a name="l14031"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadcf9026f6f2730a765e504ec4c7126a8">14031</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_MASK              0xFFFFu</span></div><div class="line"><a name="l14032"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga07ed92839744d67e4c393b00bc293246">14032</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_SHIFT             0</span></div><div class="line"><a name="l14033"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad96dca67e74ad54ec68edec38214cbc6">14033</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK(x)                (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_UNLOCK_WDOGUNLOCK_SHIFT))&amp;WDOG_UNLOCK_WDOGUNLOCK_MASK)</span></div><div class="line"><a name="l14034"></a><span class="lineno">14034</span>&#160;<span class="comment">/* TMROUTH Bit Fields */</span></div><div class="line"><a name="l14035"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4c46affdc0cd5ed2cde734812f783d31">14035</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_MASK           0xFFFFu</span></div><div class="line"><a name="l14036"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6565e44e33822cee4835856bfb88431e">14036</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT          0</span></div><div class="line"><a name="l14037"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6d47e0fbb5b3a15c1bec6418031960a0">14037</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTH_TIMEROUTHIGH_SHIFT))&amp;WDOG_TMROUTH_TIMEROUTHIGH_MASK)</span></div><div class="line"><a name="l14038"></a><span class="lineno">14038</span>&#160;<span class="comment">/* TMROUTL Bit Fields */</span></div><div class="line"><a name="l14039"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf33faad844e2af36af7af5c6bf49a361">14039</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_MASK            0xFFFFu</span></div><div class="line"><a name="l14040"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae4a9f52d3b15e28932d287dee4128e8a">14040</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_SHIFT           0</span></div><div class="line"><a name="l14041"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac3d8acaa47ae35b724e29dcd0ed62ac3">14041</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTL_TIMEROUTLOW_SHIFT))&amp;WDOG_TMROUTL_TIMEROUTLOW_MASK)</span></div><div class="line"><a name="l14042"></a><span class="lineno">14042</span>&#160;<span class="comment">/* RSTCNT Bit Fields */</span></div><div class="line"><a name="l14043"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga1cb55a509947b315d216ed9d822a4967">14043</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_MASK                  0xFFFFu</span></div><div class="line"><a name="l14044"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf2ecbd74ca7b1ba60bc7b89de17b97a6">14044</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_SHIFT                 0</span></div><div class="line"><a name="l14045"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7ca7ac27fe2491ac993344daf567aadf">14045</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_RSTCNT_RSTCNT_SHIFT))&amp;WDOG_RSTCNT_RSTCNT_MASK)</span></div><div class="line"><a name="l14046"></a><span class="lineno">14046</span>&#160;<span class="comment">/* PRESC Bit Fields */</span></div><div class="line"><a name="l14047"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaeadae4c65653a3302e69526730af1596">14047</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_MASK                 0x700u</span></div><div class="line"><a name="l14048"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa93b6acb20a8e20b687f05b8ced452c1">14048</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_SHIFT                8</span></div><div class="line"><a name="l14049"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga13265fa90a567f7d142cd9cf3a5c0118">14049</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_PRESC_PRESCVAL_SHIFT))&amp;WDOG_PRESC_PRESCVAL_MASK)</span></div><div class="line"><a name="l14050"></a><span class="lineno">14050</span>&#160; <span class="comment">/* end of group WDOG_Register_Masks */</span></div><div class="line"><a name="l14054"></a><span class="lineno">14054</span>&#160;</div><div class="line"><a name="l14055"></a><span class="lineno">14055</span>&#160;</div><div class="line"><a name="l14056"></a><span class="lineno">14056</span>&#160;<span class="comment">/* WDOG - Peripheral instance base addresses */</span></div><div class="line"><a name="l14058"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga0c092d77d4599871d1ebda1a3a28e887">14058</a></span>&#160;<span class="preprocessor">#define WDOG_BASE                                (0x40052000u)</span></div><div class="line"><a name="l14059"></a><span class="lineno">14059</span>&#160;</div><div class="line"><a name="l14060"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gab938901a5fa5443253fc293ebd0399e3">14060</a></span>&#160;<span class="preprocessor">#define WDOG                                     ((WDOG_Type *)WDOG_BASE)</span></div><div class="line"><a name="l14061"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga72fb27c7bc1ae124f180d8f2c7b9fa79">14061</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTR                            (WDOG)</span></div><div class="line"><a name="l14062"></a><span class="lineno">14062</span>&#160;</div><div class="line"><a name="l14063"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gaa48c10a6a132d044b0d2a7b495b303da">14063</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_ADDRS                          { WDOG_BASE }</span></div><div class="line"><a name="l14064"></a><span class="lineno">14064</span>&#160;</div><div class="line"><a name="l14065"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga8d50dba3756857eed1783b3d726d40d8">14065</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTRS                           { WDOG }</span></div><div class="line"><a name="l14066"></a><span class="lineno">14066</span>&#160;</div><div class="line"><a name="l14067"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gad44cf9ab5d5c2116869c5570758d4eeb">14067</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS                                { Watchdog_IRQn }</span></div><div class="line"><a name="l14068"></a><span class="lineno">14068</span>&#160;</div><div class="line"><a name="l14069"></a><span class="lineno">14069</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14070"></a><span class="lineno">14070</span>&#160;<span class="comment">   -- WDOG - Register accessor macros</span></div><div class="line"><a name="l14071"></a><span class="lineno">14071</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14072"></a><span class="lineno">14072</span>&#160;</div><div class="line"><a name="l14079"></a><span class="lineno">14079</span>&#160;<span class="comment">/* WDOG - Register instance definitions */</span></div><div class="line"><a name="l14080"></a><span class="lineno">14080</span>&#160;<span class="comment">/* WDOG */</span></div><div class="line"><a name="l14081"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga682e2c5e771ae99e572597d5a9ee8620">14081</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH                             WDOG_STCTRLH_REG(WDOG)</span></div><div class="line"><a name="l14082"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gabe98a0873c234c1297e69e1cfb7ebb9e">14082</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL                             WDOG_STCTRLL_REG(WDOG)</span></div><div class="line"><a name="l14083"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga64a1039724acdbacf39352885a760505">14083</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH                              WDOG_TOVALH_REG(WDOG)</span></div><div class="line"><a name="l14084"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga1ed33751ec9e2b0d17178c1acaf264b7">14084</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL                              WDOG_TOVALL_REG(WDOG)</span></div><div class="line"><a name="l14085"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gafba071ed7ec77bbc7c4a8523902d73b1">14085</a></span>&#160;<span class="preprocessor">#define WDOG_WINH                                WDOG_WINH_REG(WDOG)</span></div><div class="line"><a name="l14086"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gafcfff3b1d3ea71447881afd8b633b29c">14086</a></span>&#160;<span class="preprocessor">#define WDOG_WINL                                WDOG_WINL_REG(WDOG)</span></div><div class="line"><a name="l14087"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga0b4ee41e96710a1c020f3eb2af43f857">14087</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH                             WDOG_REFRESH_REG(WDOG)</span></div><div class="line"><a name="l14088"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gaae3cce316f6ec53a8962eae6e10652d4">14088</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK                              WDOG_UNLOCK_REG(WDOG)</span></div><div class="line"><a name="l14089"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gab4868d043e2cfec8f98cfb8782bd60e6">14089</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH                             WDOG_TMROUTH_REG(WDOG)</span></div><div class="line"><a name="l14090"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga37ac1b7e81db9a5b20a502c970d712c2">14090</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL                             WDOG_TMROUTL_REG(WDOG)</span></div><div class="line"><a name="l14091"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gae3600ebbeca42091142fe17f7f2eab6a">14091</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT                              WDOG_RSTCNT_REG(WDOG)</span></div><div class="line"><a name="l14092"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gac927e6dd73774cbbb57d36bbe3351925">14092</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC                               WDOG_PRESC_REG(WDOG)</span></div><div class="line"><a name="l14093"></a><span class="lineno">14093</span>&#160; <span class="comment">/* end of group WDOG_Register_Accessor_Macros */</span></div><div class="line"><a name="l14097"></a><span class="lineno">14097</span>&#160;</div><div class="line"><a name="l14098"></a><span class="lineno">14098</span>&#160; <span class="comment">/* end of group WDOG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l14102"></a><span class="lineno">14102</span>&#160;</div><div class="line"><a name="l14103"></a><span class="lineno">14103</span>&#160;</div><div class="line"><a name="l14104"></a><span class="lineno">14104</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14105"></a><span class="lineno">14105</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l14106"></a><span class="lineno">14106</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l14107"></a><span class="lineno">14107</span>&#160;</div><div class="line"><a name="l14108"></a><span class="lineno">14108</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l14109"></a><span class="lineno">14109</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l14110"></a><span class="lineno">14110</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l14111"></a><span class="lineno">14111</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l14112"></a><span class="lineno">14112</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l14113"></a><span class="lineno">14113</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l14114"></a><span class="lineno">14114</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l14115"></a><span class="lineno">14115</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l14116"></a><span class="lineno">14116</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l14117"></a><span class="lineno">14117</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l14118"></a><span class="lineno">14118</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l14119"></a><span class="lineno">14119</span>&#160; <span class="comment">/* end of group Peripheral_access_layer */</span></div><div class="line"><a name="l14123"></a><span class="lineno">14123</span>&#160;</div><div class="line"><a name="l14124"></a><span class="lineno">14124</span>&#160;</div><div class="line"><a name="l14125"></a><span class="lineno">14125</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14126"></a><span class="lineno">14126</span>&#160;<span class="comment">   -- Backward Compatibility</span></div><div class="line"><a name="l14127"></a><span class="lineno">14127</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14128"></a><span class="lineno">14128</span>&#160;</div><div class="line"><a name="l14134"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad7723846cc5db8e43a44d78cf21f6efa">14134</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE                               PTA_BASE</span></div><div class="line"><a name="l14135"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac485358099728ddae050db37924dd6b7">14135</a></span>&#160;<span class="preprocessor">#define GPIOA                                    PTA</span></div><div class="line"><a name="l14136"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac944a89eb789000ece920c0f89cb6a68">14136</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE                               PTB_BASE</span></div><div class="line"><a name="l14137"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga68b66ac73be4c836db878a42e1fea3cd">14137</a></span>&#160;<span class="preprocessor">#define GPIOB                                    PTB</span></div><div class="line"><a name="l14138"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga26f267dc35338eef219544c51f1e6b3f">14138</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE                               PTC_BASE</span></div><div class="line"><a name="l14139"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2dca03332d620196ba943bc2346eaa08">14139</a></span>&#160;<span class="preprocessor">#define GPIOC                                    PTC</span></div><div class="line"><a name="l14140"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1a93ab27129f04064089616910c296ec">14140</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE                               PTD_BASE</span></div><div class="line"><a name="l14141"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7580b1a929ea9df59725ba9c18eba6ac">14141</a></span>&#160;<span class="preprocessor">#define GPIOD                                    PTD</span></div><div class="line"><a name="l14142"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab487b1983d936c4fee3e9e88b95aad9d">14142</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE                               PTE_BASE</span></div><div class="line"><a name="l14143"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae04bdb5e8acc47cab1d0532e6b0d0763">14143</a></span>&#160;<span class="preprocessor">#define GPIOE                                    PTE</span></div><div class="line"><a name="l14144"></a><span class="lineno">14144</span>&#160;<span class="preprocessor">#define DMA_EARS_REG(base)                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14145"></a><span class="lineno">14145</span>&#160;<span class="preprocessor">#define DMA_EARS                                 This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14146"></a><span class="lineno">14146</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14147"></a><span class="lineno">14147</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14148"></a><span class="lineno">14148</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14149"></a><span class="lineno">14149</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14150"></a><span class="lineno">14150</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14151"></a><span class="lineno">14151</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14152"></a><span class="lineno">14152</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14153"></a><span class="lineno">14153</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14154"></a><span class="lineno">14154</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14155"></a><span class="lineno">14155</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14156"></a><span class="lineno">14156</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14157"></a><span class="lineno">14157</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14158"></a><span class="lineno">14158</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14159"></a><span class="lineno">14159</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14160"></a><span class="lineno">14160</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14161"></a><span class="lineno">14161</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14162"></a><span class="lineno">14162</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14163"></a><span class="lineno">14163</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14164"></a><span class="lineno">14164</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14165"></a><span class="lineno">14165</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14166"></a><span class="lineno">14166</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14167"></a><span class="lineno">14167</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14168"></a><span class="lineno">14168</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14169"></a><span class="lineno">14169</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14170"></a><span class="lineno">14170</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14171"></a><span class="lineno">14171</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14172"></a><span class="lineno">14172</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14173"></a><span class="lineno">14173</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14174"></a><span class="lineno">14174</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14175"></a><span class="lineno">14175</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14176"></a><span class="lineno">14176</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14177"></a><span class="lineno">14177</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14178"></a><span class="lineno">14178</span>&#160;<span class="preprocessor">#define ENET_RMON_T_DROP_REG(base)               This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14179"></a><span class="lineno">14179</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DROP_REG(base)               This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14180"></a><span class="lineno">14180</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_REG(base)                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14181"></a><span class="lineno">14181</span>&#160;<span class="preprocessor">#define ENET_RMON_R_RESVD_0_REG(base)            This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14182"></a><span class="lineno">14182</span>&#160;<span class="preprocessor">#define ENET_RMON_R_DROP_REG(base)               ENET_IEEE_R_DROP_REG(base)</span></div><div class="line"><a name="l14183"></a><span class="lineno">14183</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAME_OK_REG(base)           ENET_IEEE_R_FRAME_OK_REG(base)</span></div><div class="line"><a name="l14184"></a><span class="lineno">14184</span>&#160;<span class="preprocessor">#define ENET_RMON_T_DROP                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14185"></a><span class="lineno">14185</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DROP                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14186"></a><span class="lineno">14186</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE                          This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14187"></a><span class="lineno">14187</span>&#160;<span class="preprocessor">#define ENET_RMON_R_RESVD_0                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14188"></a><span class="lineno">14188</span>&#160;<span class="preprocessor">#define MCG_C9_REG(base)                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14189"></a><span class="lineno">14189</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       MCG_C2_EREFS_MASK</span></div><div class="line"><a name="l14190"></a><span class="lineno">14190</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      MCG_C2_EREFS_SHIFT</span></div><div class="line"><a name="l14191"></a><span class="lineno">14191</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         MCG_C2_HGO_MASK</span></div><div class="line"><a name="l14192"></a><span class="lineno">14192</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        MCG_C2_HGO_SHIFT</span></div><div class="line"><a name="l14193"></a><span class="lineno">14193</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       MCG_C2_RANGE_MASK</span></div><div class="line"><a name="l14194"></a><span class="lineno">14194</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      MCG_C2_RANGE_SHIFT</span></div><div class="line"><a name="l14195"></a><span class="lineno">14195</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         MCG_C2_RANGE(x)</span></div><div class="line"><a name="l14196"></a><span class="lineno">14196</span>&#160;<span class="preprocessor">#define MCG_C9                                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14197"></a><span class="lineno">14197</span>&#160;<span class="preprocessor">#define MCM_PLACR_REG(base)                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14198"></a><span class="lineno">14198</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14199"></a><span class="lineno">14199</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14200"></a><span class="lineno">14200</span>&#160;<span class="preprocessor">#define MCM_PLACR                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14201"></a><span class="lineno">14201</span>&#160;<span class="preprocessor">#define ADC_BASES                    ADC_BASE_PTRS</span></div><div class="line"><a name="l14202"></a><span class="lineno">14202</span>&#160;<span class="preprocessor">#define AIPS_BASES                   AIPS_BASE_PTRS</span></div><div class="line"><a name="l14203"></a><span class="lineno">14203</span>&#160;<span class="preprocessor">#define AXBS_BASES                   AXBS_BASE_PTRS</span></div><div class="line"><a name="l14204"></a><span class="lineno">14204</span>&#160;<span class="preprocessor">#define CAN_BASES                    CAN_BASE_PTRS</span></div><div class="line"><a name="l14205"></a><span class="lineno">14205</span>&#160;<span class="preprocessor">#define CAU_BASES                    CAU_BASE_PTRS</span></div><div class="line"><a name="l14206"></a><span class="lineno">14206</span>&#160;<span class="preprocessor">#define CMP_BASES                    CMP_BASE_PTRS</span></div><div class="line"><a name="l14207"></a><span class="lineno">14207</span>&#160;<span class="preprocessor">#define CMT_BASES                    CMT_BASE_PTRS</span></div><div class="line"><a name="l14208"></a><span class="lineno">14208</span>&#160;<span class="preprocessor">#define CRC_BASES                    CRC_BASE_PTRS</span></div><div class="line"><a name="l14209"></a><span class="lineno">14209</span>&#160;<span class="preprocessor">#define DAC_BASES                    DAC_BASE_PTRS</span></div><div class="line"><a name="l14210"></a><span class="lineno">14210</span>&#160;<span class="preprocessor">#define DMA_BASES                    DMA_BASE_PTRS</span></div><div class="line"><a name="l14211"></a><span class="lineno">14211</span>&#160;<span class="preprocessor">#define DMAMUX_BASES                 DMAMUX_BASE_PTRS</span></div><div class="line"><a name="l14212"></a><span class="lineno">14212</span>&#160;<span class="preprocessor">#define ENET_BASES                   ENET_BASE_PTRS</span></div><div class="line"><a name="l14213"></a><span class="lineno">14213</span>&#160;<span class="preprocessor">#define EWM_BASES                    EWM_BASE_PTRS</span></div><div class="line"><a name="l14214"></a><span class="lineno">14214</span>&#160;<span class="preprocessor">#define FB_BASES                     FB_BASE_PTRS</span></div><div class="line"><a name="l14215"></a><span class="lineno">14215</span>&#160;<span class="preprocessor">#define FMC_BASES                    FMC_BASE_PTRS</span></div><div class="line"><a name="l14216"></a><span class="lineno">14216</span>&#160;<span class="preprocessor">#define FTFE_BASES                   FTFE_BASE_PTRS</span></div><div class="line"><a name="l14217"></a><span class="lineno">14217</span>&#160;<span class="preprocessor">#define FTM_BASES                    FTM_BASE_PTRS</span></div><div class="line"><a name="l14218"></a><span class="lineno">14218</span>&#160;<span class="preprocessor">#define GPIO_BASES                   GPIO_BASE_PTRS</span></div><div class="line"><a name="l14219"></a><span class="lineno">14219</span>&#160;<span class="preprocessor">#define I2C_BASES                    I2C_BASE_PTRS</span></div><div class="line"><a name="l14220"></a><span class="lineno">14220</span>&#160;<span class="preprocessor">#define I2S_BASES                    I2S_BASE_PTRS</span></div><div class="line"><a name="l14221"></a><span class="lineno">14221</span>&#160;<span class="preprocessor">#define LLWU_BASES                   LLWU_BASE_PTRS</span></div><div class="line"><a name="l14222"></a><span class="lineno">14222</span>&#160;<span class="preprocessor">#define LPTMR_BASES                  LPTMR_BASE_PTRS</span></div><div class="line"><a name="l14223"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad6192f78347efba5d3068bc4dbf604c1">14223</a></span>&#160;<span class="preprocessor">#define LPTMR0_IRQn                  LPTimer_IRQn</span></div><div class="line"><a name="l14224"></a><span class="lineno">14224</span>&#160;<span class="preprocessor">#define MCG_BASES                    MCG_BASE_PTRS</span></div><div class="line"><a name="l14225"></a><span class="lineno">14225</span>&#160;<span class="preprocessor">#define MCM_ISR_REG(base)            MCM_ISCR_REG(base)</span></div><div class="line"><a name="l14226"></a><span class="lineno">14226</span>&#160;<span class="preprocessor">#define MCM_ISR_FIOC_MASK            MCM_ISCR_FIOC_MASK</span></div><div class="line"><a name="l14227"></a><span class="lineno">14227</span>&#160;<span class="preprocessor">#define MCM_ISR_FIOC_SHIFT           MCM_ISCR_FIOC_SHIFT</span></div><div class="line"><a name="l14228"></a><span class="lineno">14228</span>&#160;<span class="preprocessor">#define MCM_ISR_FDZC_MASK            MCM_ISCR_FDZC_MASK</span></div><div class="line"><a name="l14229"></a><span class="lineno">14229</span>&#160;<span class="preprocessor">#define MCM_ISR_FDZC_SHIFT           MCM_ISCR_FDZC_SHIFT</span></div><div class="line"><a name="l14230"></a><span class="lineno">14230</span>&#160;<span class="preprocessor">#define MCM_ISR_FOFC_MASK            MCM_ISCR_FOFC_MASK</span></div><div class="line"><a name="l14231"></a><span class="lineno">14231</span>&#160;<span class="preprocessor">#define MCM_ISR_FOFC_SHIFT           MCM_ISCR_FOFC_SHIFT</span></div><div class="line"><a name="l14232"></a><span class="lineno">14232</span>&#160;<span class="preprocessor">#define MCM_ISR_FUFC_MASK            MCM_ISCR_FUFC_MASK</span></div><div class="line"><a name="l14233"></a><span class="lineno">14233</span>&#160;<span class="preprocessor">#define MCM_ISR_FUFC_SHIFT           MCM_ISCR_FUFC_SHIFT</span></div><div class="line"><a name="l14234"></a><span class="lineno">14234</span>&#160;<span class="preprocessor">#define MCM_ISR_FIXC_MASK            MCM_ISCR_FIXC_MASK</span></div><div class="line"><a name="l14235"></a><span class="lineno">14235</span>&#160;<span class="preprocessor">#define MCM_ISR_FIXC_SHIFT           MCM_ISCR_FIXC_SHIFT</span></div><div class="line"><a name="l14236"></a><span class="lineno">14236</span>&#160;<span class="preprocessor">#define MCM_ISR_FIDC_MASK            MCM_ISCR_FIDC_MASK</span></div><div class="line"><a name="l14237"></a><span class="lineno">14237</span>&#160;<span class="preprocessor">#define MCM_ISR_FIDC_SHIFT           MCM_ISCR_FIDC_SHIFT</span></div><div class="line"><a name="l14238"></a><span class="lineno">14238</span>&#160;<span class="preprocessor">#define MCM_ISR_FIOCE_MASK           MCM_ISCR_FIOCE_MASK</span></div><div class="line"><a name="l14239"></a><span class="lineno">14239</span>&#160;<span class="preprocessor">#define MCM_ISR_FIOCE_SHIFT          MCM_ISCR_FIOCE_SHIFT</span></div><div class="line"><a name="l14240"></a><span class="lineno">14240</span>&#160;<span class="preprocessor">#define MCM_ISR_FDZCE_MASK           MCM_ISCR_FDZCE_MASK</span></div><div class="line"><a name="l14241"></a><span class="lineno">14241</span>&#160;<span class="preprocessor">#define MCM_ISR_FDZCE_SHIFT          MCM_ISCR_FDZCE_SHIFT</span></div><div class="line"><a name="l14242"></a><span class="lineno">14242</span>&#160;<span class="preprocessor">#define MCM_ISR_FOFCE_MASK           MCM_ISCR_FOFCE_MASK</span></div><div class="line"><a name="l14243"></a><span class="lineno">14243</span>&#160;<span class="preprocessor">#define MCM_ISR_FOFCE_SHIFT          MCM_ISCR_FOFCE_SHIFT</span></div><div class="line"><a name="l14244"></a><span class="lineno">14244</span>&#160;<span class="preprocessor">#define MCM_ISR_FUFCE_MASK           MCM_ISCR_FUFCE_MASK</span></div><div class="line"><a name="l14245"></a><span class="lineno">14245</span>&#160;<span class="preprocessor">#define MCM_ISR_FUFCE_SHIFT          MCM_ISCR_FUFCE_SHIFT</span></div><div class="line"><a name="l14246"></a><span class="lineno">14246</span>&#160;<span class="preprocessor">#define MCM_ISR_FIXCE_MASK           MCM_ISCR_FIXCE_MASK</span></div><div class="line"><a name="l14247"></a><span class="lineno">14247</span>&#160;<span class="preprocessor">#define MCM_ISR_FIXCE_SHIFT          MCM_ISCR_FIXCE_SHIFT</span></div><div class="line"><a name="l14248"></a><span class="lineno">14248</span>&#160;<span class="preprocessor">#define MCM_ISR_FIDCE_MASK           MCM_ISCR_FIDCE_MASK</span></div><div class="line"><a name="l14249"></a><span class="lineno">14249</span>&#160;<span class="preprocessor">#define MCM_ISR_FIDCE_SHIFT          MCM_ISCR_FIDCE_SHIFT</span></div><div class="line"><a name="l14250"></a><span class="lineno">14250</span>&#160;<span class="preprocessor">#define MCM_BASES                    MCM_BASE_PTRS</span></div><div class="line"><a name="l14251"></a><span class="lineno">14251</span>&#160;<span class="preprocessor">#define MPU_BASES                    MPU_BASE_PTRS</span></div><div class="line"><a name="l14252"></a><span class="lineno">14252</span>&#160;<span class="preprocessor">#define NV_BASES                     NV_BASE_PTRS</span></div><div class="line"><a name="l14253"></a><span class="lineno">14253</span>&#160;<span class="preprocessor">#define OSC_BASES                    OSC_BASE_PTRS</span></div><div class="line"><a name="l14254"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafcf06a8b76107b94e802b4db254e8bbc">14254</a></span>&#160;<span class="preprocessor">#define OSC0                         ((OSC_Type *)OSC_BASE)</span></div><div class="line"><a name="l14255"></a><span class="lineno">14255</span>&#160;<span class="preprocessor">#define PDB_BASES                    PDB_BASE_PTRS</span></div><div class="line"><a name="l14256"></a><span class="lineno">14256</span>&#160;<span class="preprocessor">#define PIT_BASES                    PIT_BASE_PTRS</span></div><div class="line"><a name="l14257"></a><span class="lineno">14257</span>&#160;<span class="preprocessor">#define PMC_BASES                    PMC_BASE_PTRS</span></div><div class="line"><a name="l14258"></a><span class="lineno">14258</span>&#160;<span class="preprocessor">#define PORT_BASES                   PORT_BASE_PTRS</span></div><div class="line"><a name="l14259"></a><span class="lineno">14259</span>&#160;<span class="preprocessor">#define RCM_BASES                    RCM_BASE_PTRS</span></div><div class="line"><a name="l14260"></a><span class="lineno">14260</span>&#160;<span class="preprocessor">#define RFSYS_BASES                  RFSYS_BASE_PTRS</span></div><div class="line"><a name="l14261"></a><span class="lineno">14261</span>&#160;<span class="preprocessor">#define RFVBAT_BASES                 RFVBAT_BASE_PTRS</span></div><div class="line"><a name="l14262"></a><span class="lineno">14262</span>&#160;<span class="preprocessor">#define RNG_BASES                    RNG_BASE_PTRS</span></div><div class="line"><a name="l14263"></a><span class="lineno">14263</span>&#160;<span class="preprocessor">#define RTC_BASES                    RTC_BASE_PTRS</span></div><div class="line"><a name="l14264"></a><span class="lineno">14264</span>&#160;<span class="preprocessor">#define SDHC_BASES                   SDHC_BASE_PTRS</span></div><div class="line"><a name="l14265"></a><span class="lineno">14265</span>&#160;<span class="preprocessor">#define SIM_BASES                    SIM_BASE_PTRS</span></div><div class="line"><a name="l14266"></a><span class="lineno">14266</span>&#160;<span class="preprocessor">#define SMC_BASES                    SMC_BASE_PTRS</span></div><div class="line"><a name="l14267"></a><span class="lineno">14267</span>&#160;<span class="preprocessor">#define SPI_BASES                    SPI_BASE_PTRS</span></div><div class="line"><a name="l14268"></a><span class="lineno">14268</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_REG(base) UART_WP7816T0_REG(base)</span></div><div class="line"><a name="l14269"></a><span class="lineno">14269</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_REG(base) UART_WP7816T1_REG(base)</span></div><div class="line"><a name="l14270"></a><span class="lineno">14270</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_MASK  UART_WP7816T0_WI_MASK</span></div><div class="line"><a name="l14271"></a><span class="lineno">14271</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_SHIFT UART_WP7816T0_WI_SHIFT</span></div><div class="line"><a name="l14272"></a><span class="lineno">14272</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI(x)    UART_WP7816T0_WI(x)</span></div><div class="line"><a name="l14273"></a><span class="lineno">14273</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_MASK UART_WP7816T1_BWI_MASK</span></div><div class="line"><a name="l14274"></a><span class="lineno">14274</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_SHIFT UART_WP7816T1_BWI_SHIFT</span></div><div class="line"><a name="l14275"></a><span class="lineno">14275</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI(x)   UART_WP7816T1_BWI(x)</span></div><div class="line"><a name="l14276"></a><span class="lineno">14276</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_MASK UART_WP7816T1_CWI_MASK</span></div><div class="line"><a name="l14277"></a><span class="lineno">14277</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_SHIFT UART_WP7816T1_CWI_SHIFT</span></div><div class="line"><a name="l14278"></a><span class="lineno">14278</span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI(x)   UART_WP7816T1_CWI(x)</span></div><div class="line"><a name="l14279"></a><span class="lineno">14279</span>&#160;<span class="preprocessor">#define UART_BASES                   UART_BASE_PTRS</span></div><div class="line"><a name="l14280"></a><span class="lineno">14280</span>&#160;<span class="preprocessor">#define USB_BASES                    USB_BASE_PTRS</span></div><div class="line"><a name="l14281"></a><span class="lineno">14281</span>&#160;<span class="preprocessor">#define USBDCD_BASES                 USBDCD_BASE_PTRS</span></div><div class="line"><a name="l14282"></a><span class="lineno">14282</span>&#160;<span class="preprocessor">#define VREF_BASES                   VREF_BASE_PTRS</span></div><div class="line"><a name="l14283"></a><span class="lineno">14283</span>&#160;<span class="preprocessor">#define WDOG_BASES                   WDOG_BASE_PTRS</span></div><div class="line"><a name="l14284"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga66eb3de7d0217ad30b7a12a70320c527">14284</a></span>&#160;<span class="preprocessor">#define DMA_EARS_REG(base)                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14285"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2e868ab7a8a5df4ad496ba6929035154">14285</a></span>&#160;<span class="preprocessor">#define DMA_EARS                                 This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14286"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab6368234862b48e0a7f2309ace3992f6">14286</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14287"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa2934be6fd7ed7a0fb93f5c6ffc4ce38">14287</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14288"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2f4f201c43591c12109badab8cd908b6">14288</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14289"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga80e9c1ecdf42de0952acd104790bcd12">14289</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14290"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab52d20c71ef34a10709a060142251eac">14290</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14291"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa11c04279e8f3466fd66448de4eed7a8">14291</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14292"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gadcc3ec794a6b31e13b47fef4adbf2ed9">14292</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14293"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga89c310ce60ebfeea4c454f5f5dfa5879">14293</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14294"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab29c7b06f5edb4edb63c5e3614e8d718">14294</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14295"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3fb3fb24ae3c092893631ffd60e894a1">14295</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14296"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5e57bb7a869960c7f3d6f2d8fc0b2d5c">14296</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14297"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gacc98af3e13f43799f53ec1acc1903667">14297</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14298"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa233c6b7127cdd38bcdf9ef71f574575">14298</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14299"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac0ea87a0b191bc5a85ff3ebbf78dcffb">14299</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14300"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac3a8ad0b289fa805571238c78f6a4285">14300</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14301"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafe24d2652ff932eb06e0badb341ba3f4">14301</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14302"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa75d13226c0b4b6308451a14bd26eb0f">14302</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14303"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2f21ceb61e9b49f1385aea095a5b5672">14303</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14304"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga101a72c18c9c8e1a409a25d980b97b42">14304</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_MASK                    This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14305"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaad43f294f13a97f5d16b8c641ea6c1d5">14305</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_SHIFT                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14306"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafb93be5954840c5797c8ff81498262a7">14306</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14307"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2bbdac4ba4edca777b86b42b525296b5">14307</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14308"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga25e899e4308db5ec4890571702be37dc">14308</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14309"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4d3ea7b6b1f934e59bed821d89d2516c">14309</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14310"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6893686f6bd26fd494135e9c0306757c">14310</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14311"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2a3e7b4b587df75736f3950487f3e8f5">14311</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14312"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga41e94533f76fe05d2080bd2dbaf4249c">14312</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14313"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5b583aeedb5eb011a75b9796217e249f">14313</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14314"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab0a97352cbe7d309c5df45beb2c6ae03">14314</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14315"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8f665dc1e4a25f3cc4b7f0431c51f6fc">14315</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14316"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga005e0a088e53af42d5ecff720874670f">14316</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14317"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1e80af552cd87f2da888bd74ead17bae">14317</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14318"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4f954021c38e1312f369f2d506e849fb">14318</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_DROP_REG(base)               This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14319"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga846ebd730ff995e90e8ef967f0d3190b">14319</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DROP_REG(base)               This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14320"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga534c1bbf70fea82ca5a237985faa5ab9">14320</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_REG(base)                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14321"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga911420e8f14b5d4711e0cec193358811">14321</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_RESVD_0_REG(base)            This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14322"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa42b3294937bb78ddcb71cbc54151c85">14322</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_DROP_REG(base)               ENET_IEEE_R_DROP_REG(base)</span></div><div class="line"><a name="l14323"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa157073b7098ee58966120129393c9ec">14323</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAME_OK_REG(base)           ENET_IEEE_R_FRAME_OK_REG(base)</span></div><div class="line"><a name="l14324"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac5608b729470cc47103c854e2f880d9c">14324</a></span>&#160;<span class="preprocessor">#define ENET_RMON_T_DROP                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14325"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8ae049d1d1c7c61611a6f6ddcf760e96">14325</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DROP                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14326"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8129e9ea49a92cf4297418a1be2bcbc0">14326</a></span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE                          This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14327"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0b266930d57561032880164a69b9f7b1">14327</a></span>&#160;<span class="preprocessor">#define ENET_RMON_R_RESVD_0                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14328"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4edaa0cc446f810f9aa01a41f6960573">14328</a></span>&#160;<span class="preprocessor">#define MCG_C9_REG(base)                         This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14329"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae9a32b79976c185a9b6567cc74b2d5af">14329</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       MCG_C2_EREFS_MASK</span></div><div class="line"><a name="l14330"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1cea960436deb685a7f131203e4898b5">14330</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      MCG_C2_EREFS_SHIFT</span></div><div class="line"><a name="l14331"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga58de06b4d4514888ca2e7cbc68e50ccc">14331</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         MCG_C2_HGO_MASK</span></div><div class="line"><a name="l14332"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga881979b382aef0029c4e4990e365d8f5">14332</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        MCG_C2_HGO_SHIFT</span></div><div class="line"><a name="l14333"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5436f4e93034d8536c23eabcac1b1a43">14333</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       MCG_C2_RANGE_MASK</span></div><div class="line"><a name="l14334"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaca9dfaea66978e556c7a9773e2c8c531">14334</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      MCG_C2_RANGE_SHIFT</span></div><div class="line"><a name="l14335"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4717ad2318b6cbc4586d554b59d0382e">14335</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         MCG_C2_RANGE(x)</span></div><div class="line"><a name="l14336"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga40ae99ab2fbda74612a8f3f6bab361e0">14336</a></span>&#160;<span class="preprocessor">#define MCG_C9                                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14337"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7352403c798ebab30d2179fa9130011a">14337</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_REG(base)                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14338"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaeea6e96c143304d5bb05ea7fc403efc3">14338</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14339"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga074aa7cf18e97a20994af9c9f1151873">14339</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14340"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa410b4b505027d7ff0aab20f87e2c2a5">14340</a></span>&#160;<span class="preprocessor">#define MCM_PLACR                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l14341"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae0bfd3c32654e1c2ef2188474f7d7d07">14341</a></span>&#160;<span class="preprocessor">#define ADC_BASES                    ADC_BASE_PTRS</span></div><div class="line"><a name="l14342"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9649eb4cdd717b712c299e178d54cfd6">14342</a></span>&#160;<span class="preprocessor">#define AIPS_BASES                   AIPS_BASE_PTRS</span></div><div class="line"><a name="l14343"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf9f89c798504bed845f22037717ff88c">14343</a></span>&#160;<span class="preprocessor">#define AXBS_BASES                   AXBS_BASE_PTRS</span></div><div class="line"><a name="l14344"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0524c388531f014283dab328d959c923">14344</a></span>&#160;<span class="preprocessor">#define CAN_BASES                    CAN_BASE_PTRS</span></div><div class="line"><a name="l14345"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac1b13afa7943f13c13045780b124e818">14345</a></span>&#160;<span class="preprocessor">#define CAU_BASES                    CAU_BASE_PTRS</span></div><div class="line"><a name="l14346"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gabf206bc1e82fe1a9dea1ccedaf253afb">14346</a></span>&#160;<span class="preprocessor">#define CMP_BASES                    CMP_BASE_PTRS</span></div><div class="line"><a name="l14347"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8464764be4993f99a38be884d776b10d">14347</a></span>&#160;<span class="preprocessor">#define CMT_BASES                    CMT_BASE_PTRS</span></div><div class="line"><a name="l14348"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6fbcb98104af64fa0ad2c0a44bd6e390">14348</a></span>&#160;<span class="preprocessor">#define CRC_BASES                    CRC_BASE_PTRS</span></div><div class="line"><a name="l14349"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaad3bd138b185ee4a6897c8e0e39373be">14349</a></span>&#160;<span class="preprocessor">#define DAC_BASES                    DAC_BASE_PTRS</span></div><div class="line"><a name="l14350"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafbca71aaa985f4b626c194c6323deafd">14350</a></span>&#160;<span class="preprocessor">#define DMA_BASES                    DMA_BASE_PTRS</span></div><div class="line"><a name="l14351"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab9b186d6c6fff122d6e6403194dcc914">14351</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASES                 DMAMUX_BASE_PTRS</span></div><div class="line"><a name="l14352"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaccd3529fc28c304c54ace194fe1b8879">14352</a></span>&#160;<span class="preprocessor">#define ENET_BASES                   ENET_BASE_PTRS</span></div><div class="line"><a name="l14353"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac5b84aef68559dde8ed385706c0747bb">14353</a></span>&#160;<span class="preprocessor">#define EWM_BASES                    EWM_BASE_PTRS</span></div><div class="line"><a name="l14354"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0a1f0b07a5ef1b4d9001c60bd9c89945">14354</a></span>&#160;<span class="preprocessor">#define FB_BASES                     FB_BASE_PTRS</span></div><div class="line"><a name="l14355"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf2b2fc5cd3131fe70a3e8efc9546a5bf">14355</a></span>&#160;<span class="preprocessor">#define FMC_BASES                    FMC_BASE_PTRS</span></div><div class="line"><a name="l14356"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3f64beb3727cf8f964492afc297b9460">14356</a></span>&#160;<span class="preprocessor">#define FTFE_BASES                   FTFE_BASE_PTRS</span></div><div class="line"><a name="l14357"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga79eaf0c291fdd1608f3fc62b6dd0e7c7">14357</a></span>&#160;<span class="preprocessor">#define FTM_BASES                    FTM_BASE_PTRS</span></div><div class="line"><a name="l14358"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6dcb35020dceb1c58b30c07906840780">14358</a></span>&#160;<span class="preprocessor">#define GPIO_BASES                   GPIO_BASE_PTRS</span></div><div class="line"><a name="l14359"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gacc84a3926704813743d5f61d19ba0779">14359</a></span>&#160;<span class="preprocessor">#define I2C_BASES                    I2C_BASE_PTRS</span></div><div class="line"><a name="l14360"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad9dc1dc7ad8c432656058ebd63ef1eab">14360</a></span>&#160;<span class="preprocessor">#define I2S_BASES                    I2S_BASE_PTRS</span></div><div class="line"><a name="l14361"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga466e35ad6d2ba38c48fbfc6b7f3888be">14361</a></span>&#160;<span class="preprocessor">#define LLWU_BASES                   LLWU_BASE_PTRS</span></div><div class="line"><a name="l14362"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6268765a66cbad770c74b5db8f2171c0">14362</a></span>&#160;<span class="preprocessor">#define LPTMR_BASES                  LPTMR_BASE_PTRS</span></div><div class="line"><a name="l14363"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga462bc560fe3a4fcc406c2a65cdb0da19">14363</a></span>&#160;<span class="preprocessor">#define MCG_BASES                    MCG_BASE_PTRS</span></div><div class="line"><a name="l14364"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga699446d7e3330f72de4d6693957b3af7">14364</a></span>&#160;<span class="preprocessor">#define MCM_ISR_REG(base)            MCM_ISCR_REG(base)</span></div><div class="line"><a name="l14365"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf176751c17ea219168f69770c597d0cd">14365</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FIOC_MASK            MCM_ISCR_FIOC_MASK</span></div><div class="line"><a name="l14366"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa386b726e138197bc98ef9d8b6de5fec">14366</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FIOC_SHIFT           MCM_ISCR_FIOC_SHIFT</span></div><div class="line"><a name="l14367"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga610f581ddc6b9cc1e4b4847a99509a08">14367</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FDZC_MASK            MCM_ISCR_FDZC_MASK</span></div><div class="line"><a name="l14368"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3fbed1f99af0d0916feebea373cfbb8b">14368</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FDZC_SHIFT           MCM_ISCR_FDZC_SHIFT</span></div><div class="line"><a name="l14369"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga90b5519e0a496915707fc7c62a13a70a">14369</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FOFC_MASK            MCM_ISCR_FOFC_MASK</span></div><div class="line"><a name="l14370"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2140808617bd0d532f24a58a16eb87d7">14370</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FOFC_SHIFT           MCM_ISCR_FOFC_SHIFT</span></div><div class="line"><a name="l14371"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga57b83edf81529b3aeb0bcd71246d94db">14371</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FUFC_MASK            MCM_ISCR_FUFC_MASK</span></div><div class="line"><a name="l14372"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaba14f9ecb4d3e66eae0b4bf05d89bbdb">14372</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FUFC_SHIFT           MCM_ISCR_FUFC_SHIFT</span></div><div class="line"><a name="l14373"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6d8f4bf99ae7ee26a509ebe76c2ddb78">14373</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FIXC_MASK            MCM_ISCR_FIXC_MASK</span></div><div class="line"><a name="l14374"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2655b9e638b37e397318822fad7cf222">14374</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FIXC_SHIFT           MCM_ISCR_FIXC_SHIFT</span></div><div class="line"><a name="l14375"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae47ebe0808b7997f475825af2dfe3636">14375</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FIDC_MASK            MCM_ISCR_FIDC_MASK</span></div><div class="line"><a name="l14376"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga950f918e04715fa01ac699606ae0e803">14376</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FIDC_SHIFT           MCM_ISCR_FIDC_SHIFT</span></div><div class="line"><a name="l14377"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8c2d933b91a6be29be3c45a9120d1a6d">14377</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FIOCE_MASK           MCM_ISCR_FIOCE_MASK</span></div><div class="line"><a name="l14378"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0d01a10f2c69f6ca26f2e7c8b94f2f2c">14378</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FIOCE_SHIFT          MCM_ISCR_FIOCE_SHIFT</span></div><div class="line"><a name="l14379"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3bc1a6b47a2b34387b9a9a4dfe7d9e15">14379</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FDZCE_MASK           MCM_ISCR_FDZCE_MASK</span></div><div class="line"><a name="l14380"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaec1aefd34fd89aacc598bcdc6ebcd331">14380</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FDZCE_SHIFT          MCM_ISCR_FDZCE_SHIFT</span></div><div class="line"><a name="l14381"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaad457cfff1c2d9349ece02993cc593a0">14381</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FOFCE_MASK           MCM_ISCR_FOFCE_MASK</span></div><div class="line"><a name="l14382"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga818184249ac03775dce58bbe4c7dbfb7">14382</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FOFCE_SHIFT          MCM_ISCR_FOFCE_SHIFT</span></div><div class="line"><a name="l14383"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad5dd19766af96cb8cdec78954064cfab">14383</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FUFCE_MASK           MCM_ISCR_FUFCE_MASK</span></div><div class="line"><a name="l14384"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6dedcd01f8354cf840e86447f16977bc">14384</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FUFCE_SHIFT          MCM_ISCR_FUFCE_SHIFT</span></div><div class="line"><a name="l14385"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga91bb2a831a64c0915a1f7e798aaf1b3c">14385</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FIXCE_MASK           MCM_ISCR_FIXCE_MASK</span></div><div class="line"><a name="l14386"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga77e3807fb3be264bbbcf2c8f788935e1">14386</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FIXCE_SHIFT          MCM_ISCR_FIXCE_SHIFT</span></div><div class="line"><a name="l14387"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4780723525e85d00fded39af33239306">14387</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FIDCE_MASK           MCM_ISCR_FIDCE_MASK</span></div><div class="line"><a name="l14388"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga09c2932c9c8be24db7eb56a1817ab097">14388</a></span>&#160;<span class="preprocessor">#define MCM_ISR_FIDCE_SHIFT          MCM_ISCR_FIDCE_SHIFT</span></div><div class="line"><a name="l14389"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae039f166cb08b579c33af9badf297578">14389</a></span>&#160;<span class="preprocessor">#define MCM_BASES                    MCM_BASE_PTRS</span></div><div class="line"><a name="l14390"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga838044b287896489d80c5739ea2c3198">14390</a></span>&#160;<span class="preprocessor">#define MPU_BASES                    MPU_BASE_PTRS</span></div><div class="line"><a name="l14391"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga23e4e2db513617e5cf3f40bb5191058c">14391</a></span>&#160;<span class="preprocessor">#define NV_BASES                     NV_BASE_PTRS</span></div><div class="line"><a name="l14392"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac0832d577b8c96bb29c48e05c5f136a3">14392</a></span>&#160;<span class="preprocessor">#define OSC_BASES                    OSC_BASE_PTRS</span></div><div class="line"><a name="l14393"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac52d7c6cb50a8403fccbb1762269637b">14393</a></span>&#160;<span class="preprocessor">#define PDB_BASES                    PDB_BASE_PTRS</span></div><div class="line"><a name="l14394"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0de78c2bccafb17d6b1d1fdad387f4c7">14394</a></span>&#160;<span class="preprocessor">#define PIT_BASES                    PIT_BASE_PTRS</span></div><div class="line"><a name="l14395"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab60c4d50378b9e17b781670c6c0def9b">14395</a></span>&#160;<span class="preprocessor">#define PMC_BASES                    PMC_BASE_PTRS</span></div><div class="line"><a name="l14396"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad4b98e503f54129f95278e86852e7782">14396</a></span>&#160;<span class="preprocessor">#define PORT_BASES                   PORT_BASE_PTRS</span></div><div class="line"><a name="l14397"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga24bd9f9577aab68de7b0228b74bd5520">14397</a></span>&#160;<span class="preprocessor">#define RCM_BASES                    RCM_BASE_PTRS</span></div><div class="line"><a name="l14398"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3e036f500d02e4f7df8700bc69117f9a">14398</a></span>&#160;<span class="preprocessor">#define RFSYS_BASES                  RFSYS_BASE_PTRS</span></div><div class="line"><a name="l14399"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae51bdaf2514afe406e0fc22400dc8391">14399</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASES                 RFVBAT_BASE_PTRS</span></div><div class="line"><a name="l14400"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga93ba4cd4d34ec8d41a27bebb49b24779">14400</a></span>&#160;<span class="preprocessor">#define RNG_BASES                    RNG_BASE_PTRS</span></div><div class="line"><a name="l14401"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga738e3debaa10128244df5d47fb7634d4">14401</a></span>&#160;<span class="preprocessor">#define RTC_BASES                    RTC_BASE_PTRS</span></div><div class="line"><a name="l14402"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafe26e990ab28c644baf592ff1a895855">14402</a></span>&#160;<span class="preprocessor">#define SDHC_BASES                   SDHC_BASE_PTRS</span></div><div class="line"><a name="l14403"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gada0163d04c53251fcb36d06c0cc5fab9">14403</a></span>&#160;<span class="preprocessor">#define SIM_BASES                    SIM_BASE_PTRS</span></div><div class="line"><a name="l14404"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3c3dac14aea70e071c763a0fd836963b">14404</a></span>&#160;<span class="preprocessor">#define SMC_BASES                    SMC_BASE_PTRS</span></div><div class="line"><a name="l14405"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga10a4758c2218025a1cafc4ab139d074a">14405</a></span>&#160;<span class="preprocessor">#define SPI_BASES                    SPI_BASE_PTRS</span></div><div class="line"><a name="l14406"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gadbc29832ac629b24c0cd4b7e3503d12b">14406</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_REG(base) UART_WP7816T0_REG(base)</span></div><div class="line"><a name="l14407"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5b2fc81c8b3403186dcbdd324f517246">14407</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_REG(base) UART_WP7816T1_REG(base)</span></div><div class="line"><a name="l14408"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga286b20da1c2d027adb43e13a29d0148b">14408</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_MASK  UART_WP7816T0_WI_MASK</span></div><div class="line"><a name="l14409"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2abd3cac45b65c8608d7acb2c985f56e">14409</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_SHIFT UART_WP7816T0_WI_SHIFT</span></div><div class="line"><a name="l14410"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga1d1dbaccc030f4bb7c78161c422cfd6c">14410</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI(x)    UART_WP7816T0_WI(x)</span></div><div class="line"><a name="l14411"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gadb34493e13585c4acf5c3fba81e0e03f">14411</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_MASK UART_WP7816T1_BWI_MASK</span></div><div class="line"><a name="l14412"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga23a788a5415cebd78a364d0578ee9b7c">14412</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_SHIFT UART_WP7816T1_BWI_SHIFT</span></div><div class="line"><a name="l14413"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga494a1fd499433faa3dc6301dc82f2106">14413</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI(x)   UART_WP7816T1_BWI(x)</span></div><div class="line"><a name="l14414"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac187226c5d0a1c13888f04cb6fd837b1">14414</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_MASK UART_WP7816T1_CWI_MASK</span></div><div class="line"><a name="l14415"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad9cb85843e4cabc17e896f27901df941">14415</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_SHIFT UART_WP7816T1_CWI_SHIFT</span></div><div class="line"><a name="l14416"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5326ca16b01f2260770c19cedaef87eb">14416</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI(x)   UART_WP7816T1_CWI(x)</span></div><div class="line"><a name="l14417"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga96431c7046bbe06c387d7c8452f7f86d">14417</a></span>&#160;<span class="preprocessor">#define UART_BASES                   UART_BASE_PTRS</span></div><div class="line"><a name="l14418"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6deffe292fb1e6e508badb0ab4cd4e5f">14418</a></span>&#160;<span class="preprocessor">#define USB_BASES                    USB_BASE_PTRS</span></div><div class="line"><a name="l14419"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga54f25649ff6c49bb9124f87600875e1b">14419</a></span>&#160;<span class="preprocessor">#define USBDCD_BASES                 USBDCD_BASE_PTRS</span></div><div class="line"><a name="l14420"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga109feebdc93c0bc8fff4183fde420e72">14420</a></span>&#160;<span class="preprocessor">#define VREF_BASES                   VREF_BASE_PTRS</span></div><div class="line"><a name="l14421"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8f0c76cde99d45e92a42fad4398beda7">14421</a></span>&#160;<span class="preprocessor">#define WDOG_BASES                   WDOG_BASE_PTRS</span></div><div class="line"><a name="l14422"></a><span class="lineno">14422</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols */</span></div><div class="line"><a name="l14426"></a><span class="lineno">14426</span>&#160;</div><div class="line"><a name="l14427"></a><span class="lineno">14427</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l14428"></a><span class="lineno">14428</span>&#160;}</div><div class="line"><a name="l14429"></a><span class="lineno">14429</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l14430"></a><span class="lineno">14430</span>&#160;</div><div class="line"><a name="l14431"></a><span class="lineno">14431</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(MK64F12_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14432"></a><span class="lineno">14432</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is compatible (has the same major version) */</span></div><div class="line"><a name="l14433"></a><span class="lineno">14433</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0200u)</span></div><div class="line"><a name="l14434"></a><span class="lineno">14434</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div><div class="line"><a name="l14435"></a><span class="lineno">14435</span>&#160;<span class="preprocessor">      #warning There are included two not compatible versions of memory maps. Please check possible differences.</span></div><div class="line"><a name="l14436"></a><span class="lineno">14436</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14437"></a><span class="lineno">14437</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0200u) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14438"></a><span class="lineno">14438</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(MK64F12_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14439"></a><span class="lineno">14439</span>&#160;</div><div class="line"><a name="l14440"></a><span class="lineno">14440</span>&#160;<span class="comment">/* MK64F12.h, eof. */</span></div><div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga63bf4f24c85f26e838f55701a5e69831"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga63bf4f24c85f26e838f55701a5e69831">TIMER1</a></div><div class="ttdeci">#define TIMER1</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00408">ezr32wg330f256r60.h:408</a></div></div>
<div class="ttc" id="struct_m_c_g___type_html"><div class="ttname"><a href="struct_m_c_g___type.html">MCG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08627">MK60D10.h:8627</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00207">MK64F12.h:207</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a0ad31fd558803b36545551f51cd5ad48"><div class="ttname"><a href="struct_e_n_e_t___type.html#a0ad31fd558803b36545551f51cd5ad48">ENET_Type::RMON_T_MC_PKT</a></div><div class="ttdeci">__I uint32_t RMON_T_MC_PKT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04933">MK64F12.h:4933</a></div></div>
<div class="ttc" id="struct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l00350">MK60D10.h:350</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00195">MK64F12.h:195</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a02485b6c951602d1fc7bc5c4ffc13994"><div class="ttname"><a href="struct_f_t_f_e___type.html#a02485b6c951602d1fc7bc5c4ffc13994">FTFE_Type::FCCOB8</a></div><div class="ttdeci">__IO uint8_t FCCOB8</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06407">MK64F12.h:6407</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_af77be1e3f50ad88ef065ae705921e078"><div class="ttname"><a href="struct_e_n_e_t___type.html#af77be1e3f50ad88ef065ae705921e078">ENET_Type::RMON_R_P512TO1023</a></div><div class="ttdeci">__I uint32_t RMON_R_P512TO1023</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04974">MK64F12.h:4974</a></div></div>
<div class="ttc" id="download_8c_html_ac82effb31e82e32254efc8b57251d59e"><div class="ttname"><a href="download_8c.html#ac82effb31e82e32254efc8b57251d59e">UNLOCK</a></div><div class="ttdeci">#define UNLOCK</div><div class="ttdef"><b>Definition:</b> <a href="download_8c_source.html#l00088">download.c:88</a></div></div>
<div class="ttc" id="group___r_t_c___peripheral___access___layer_html_ga3bb3df20a2a1844e7dade1dc50ac3a27"><div class="ttname"><a href="group___r_t_c___peripheral___access___layer.html#ga3bb3df20a2a1844e7dade1dc50ac3a27">RTC_MemMapPtr</a></div><div class="ttdeci">struct RTC_Type * RTC_MemMapPtr</div></div>
<div class="ttc" id="group___p_o_r_t___peripheral___access___layer_html_gaa0db94574a8e9a7d7de23f9fbecb0347"><div class="ttname"><a href="group___p_o_r_t___peripheral___access___layer.html#gaa0db94574a8e9a7d7de23f9fbecb0347">PORT_MemMapPtr</a></div><div class="ttdeci">struct PORT_Type * PORT_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac4e6005822fd23a07b3f8f21833ec274">ENET_Transmit_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00265">MK64F12.h:265</a></div></div>
<div class="ttc" id="struct_m_p_u___type_html"><div class="ttname"><a href="struct_m_p_u___type.html">MPU_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09015">MK60D10.h:9015</a></div></div>
<div class="ttc" id="group___d_m_a_m_u_x___peripheral___access___layer_html_ga4af0bb6fbf66335c4e98bec5cc0b8055"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga4af0bb6fbf66335c4e98bec5cc0b8055">DMAMUX_MemMapPtr</a></div><div class="ttdeci">struct DMAMUX_Type * DMAMUX_MemMapPtr</div></div>
<div class="ttc" id="group__cpu__cc2538__rfcore_html_ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a"><div class="ttname"><a href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a></div><div class="ttdef"><b>Definition:</b> <a href="cc2538__rfcore_8h_source.html#l00234">cc2538_rfcore.h:234</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00262">MK64F12.h:262</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a249efa2e09d4eaaca401fd5d0c9ea6db"><div class="ttname"><a href="struct_e_n_e_t___type.html#a249efa2e09d4eaaca401fd5d0c9ea6db">ENET_Type::RMON_T_PACKETS</a></div><div class="ttdeci">__I uint32_t RMON_T_PACKETS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04931">MK64F12.h:4931</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_af1c5422fe921b0b0198a1d28c5de8dda"><div class="ttname"><a href="struct_e_n_e_t___type.html#af1c5422fe921b0b0198a1d28c5de8dda">ENET_Type::IEEE_T_CSERR</a></div><div class="ttdeci">__I uint32_t IEEE_T_CSERR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04956">MK64F12.h:4956</a></div></div>
<div class="ttc" id="pll__freq_8m_html_a1fd406685cbdee605d0a7bebed56fdb0"><div class="ttname"><a href="pll__freq_8m.html#a1fd406685cbdee605d0a7bebed56fdb0">F</a></div><div class="ttdeci">F</div><div class="ttdef"><b>Definition:</b> <a href="pll__freq_8m_source.html#l00004">pll_freq.m:4</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00249">MK64F12.h:249</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa8dc9b4a20ec390bcea1ff8dfbc077a4">Reserved71_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00237">MK64F12.h:237</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a339e554f6ce0e1633a1e07f5ee9fd2ca"><div class="ttname"><a href="struct_f_t_f_e___type.html#a339e554f6ce0e1633a1e07f5ee9fd2ca">FTFE_Type::FCCOB0</a></div><div class="ttdeci">__IO uint8_t FCCOB0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06399">MK64F12.h:6399</a></div></div>
<div class="ttc" id="group___u_a_r_t___peripheral___access___layer_html_ga24cbd8104c4451499cb16563e8b12b87"><div class="ttname"><a href="group___u_a_r_t___peripheral___access___layer.html#ga24cbd8104c4451499cb16563e8b12b87">UART_MemMapPtr</a></div><div class="ttdeci">struct UART_Type * UART_MemMapPtr</div></div>
<div class="ttc" id="struct_c_a_u___type_html"><div class="ttname"><a href="struct_c_a_u___type.html">CAU_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l02452">MK60D10.h:2452</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00173">MK64F12.h:173</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a292f0125073f649729d64219c1d7dc52"><div class="ttname"><a href="struct_e_n_e_t___type.html#a292f0125073f649729d64219c1d7dc52">ENET_Type::RMON_R_P128TO255</a></div><div class="ttdeci">__I uint32_t RMON_R_P128TO255</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04972">MK64F12.h:4972</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03898">MK60D10.h:3898</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html_a0e8f6d2b4768813502c16962a6c75e44"><div class="ttname"><a href="struct_m_c_m___type.html#a0e8f6d2b4768813502c16962a6c75e44">MCM_Type::ISCR</a></div><div class="ttdeci">__IO uint32_t ISCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l08788">MK64F12.h:8788</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab3bc681f165a0965ac922a33bcc466c3">PIT0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00230">MK64F12.h:230</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a98b119533baaba320cd092c35a3c80d5"><div class="ttname"><a href="struct_e_n_e_t___type.html#a98b119533baaba320cd092c35a3c80d5">ENET_Type::IEEE_T_FDXFC</a></div><div class="ttdeci">__I uint32_t IEEE_T_FDXFC</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04958">MK64F12.h:4958</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a650526b1a0351d7f5d2c42fe946fd3f2"><div class="ttname"><a href="struct_e_n_e_t___type.html#a650526b1a0351d7f5d2c42fe946fd3f2">ENET_Type::IEEE_T_DEF</a></div><div class="ttdeci">__I uint32_t IEEE_T_DEF</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04952">MK64F12.h:4952</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_adbe0a01a11c33ff52bb25b0a0a90b935"><div class="ttname"><a href="struct_e_n_e_t___type.html#adbe0a01a11c33ff52bb25b0a0a90b935">ENET_Type::IEEE_R_CRC</a></div><div class="ttdeci">__I uint32_t IEEE_R_CRC</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04980">MK64F12.h:4980</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a5a6436fcacd4c51bc96d717b7dd6cdd7"><div class="ttname"><a href="struct_e_n_e_t___type.html#a5a6436fcacd4c51bc96d717b7dd6cdd7">ENET_Type::IEEE_T_MCOL</a></div><div class="ttdeci">__I uint32_t IEEE_T_MCOL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04951">MK64F12.h:4951</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00193">MK64F12.h:193</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a58322abf0730d2787f99f25acb9560c6"><div class="ttname"><a href="struct_e_n_e_t___type.html#a58322abf0730d2787f99f25acb9560c6">ENET_Type::RMON_R_P256TO511</a></div><div class="ttdeci">__I uint32_t RMON_R_P256TO511</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04973">MK64F12.h:4973</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a73f455f86576de6c6f8bc81fd55f1ccc"><div class="ttname"><a href="struct_e_n_e_t___type.html#a73f455f86576de6c6f8bc81fd55f1ccc">ENET_Type::RMON_R_MC_PKT</a></div><div class="ttdeci">__I uint32_t RMON_R_MC_PKT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04963">MK64F12.h:4963</a></div></div>
<div class="ttc" id="struct_d_m_a___type_html_ac2dd2bc08cfd3cd38caf70219e38cd8a"><div class="ttname"><a href="struct_d_m_a___type.html#ac2dd2bc08cfd3cd38caf70219e38cd8a">DMA_Type::HRS</a></div><div class="ttdeci">__I uint32_t HRS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l03806">MK64F12.h:3806</a></div></div>
<div class="ttc" id="struct_c_m_t___type_html"><div class="ttname"><a href="struct_c_m_t___type.html">CMT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03252">MK60D10.h:3252</a></div></div>
<div class="ttc" id="group___c_m_t___peripheral___access___layer_html_ga661d300631186b3038ab08bea7292934"><div class="ttname"><a href="group___c_m_t___peripheral___access___layer.html#ga661d300631186b3038ab08bea7292934">CMT_MemMapPtr</a></div><div class="ttdeci">struct CMT_Type * CMT_MemMapPtr</div></div>
<div class="ttc" id="struct_c_r_c___type_html_ae47c42d55e7ad2cdd02f961ee06b5573"><div class="ttname"><a href="struct_c_r_c___type.html#ae47c42d55e7ad2cdd02f961ee06b5573">CRC_Type::DATAHU</a></div><div class="ttdeci">__IO uint8_t DATAHU</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l03330">MK64F12.h:3330</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00243">MK64F12.h:243</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a4917a98c71a46e6953efeee6058352c6"><div class="ttname"><a href="struct_e_n_e_t___type.html#a4917a98c71a46e6953efeee6058352c6">ENET_Type::RMON_T_UNDERSIZE</a></div><div class="ttdeci">__I uint32_t RMON_T_UNDERSIZE</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04935">MK64F12.h:4935</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00186">MK64F12.h:186</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a3b45993d28df53171645290c45bdb55c"><div class="ttname"><a href="struct_f_t_f_e___type.html#a3b45993d28df53171645290c45bdb55c">FTFE_Type::FCCOB1</a></div><div class="ttdeci">__IO uint8_t FCCOB1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06398">MK64F12.h:6398</a></div></div>
<div class="ttc" id="group___i2_s___peripheral___access___layer_html_gad33bb471ea84d7b817c0f390b890984a"><div class="ttname"><a href="group___i2_s___peripheral___access___layer.html#gad33bb471ea84d7b817c0f390b890984a">I2S_MemMapPtr</a></div><div class="ttdeci">struct I2S_Type * I2S_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50">LLW_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00203">MK64F12.h:203</a></div></div>
<div class="ttc" id="group___c_a_n___peripheral___access___layer_html_ga36550870fb66103634284e98ec2dbaed"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#ga36550870fb66103634284e98ec2dbaed">CAN_MemMapPtr</a></div><div class="ttdeci">struct CAN_Type * CAN_MemMapPtr</div></div>
<div class="ttc" id="group___d_m_a___peripheral___access___layer_html_gaf500b02a8cf36350d74bcb8c7a924b5d"><div class="ttname"><a href="group___d_m_a___peripheral___access___layer.html#gaf500b02a8cf36350d74bcb8c7a924b5d">DMA_MemMapPtr</a></div><div class="ttdeci">struct DMA_Type * DMA_MemMapPtr</div></div>
<div class="ttc" id="lpc2387-mci_8c_html_a130f4c4e31a70d8f61750a581687e39a"><div class="ttname"><a href="lpc2387-mci_8c.html#a130f4c4e31a70d8f61750a581687e39a">CMD3</a></div><div class="ttdeci">#define CMD3</div><div class="ttdef"><b>Definition:</b> <a href="lpc2387-mci_8c_source.html#l00045">lpc2387-mci.c:45</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ad97d01d705241a209ef718530e148ff8"><div class="ttname"><a href="struct_e_n_e_t___type.html#ad97d01d705241a209ef718530e148ff8">ENET_Type::RMON_R_UNDERSIZE</a></div><div class="ttdeci">__I uint32_t RMON_R_UNDERSIZE</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04965">MK64F12.h:4965</a></div></div>
<div class="ttc" id="struct_c_a_n___type_html"><div class="ttname"><a href="struct_c_a_n___type.html">CAN_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l01859">MK60D10.h:1859</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_a163f838a6515d380cb432907c426bc64"><div class="ttname"><a href="struct_c_r_c___type.html#a163f838a6515d380cb432907c426bc64">CRC_Type::DATALL</a></div><div class="ttdeci">__IO uint8_t DATALL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l03327">MK64F12.h:3327</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a52905aa4385d66a0c9d843c7bef57da5"><div class="ttname"><a href="struct_e_n_e_t___type.html#a52905aa4385d66a0c9d843c7bef57da5">ENET_Type::RMON_R_P65TO127</a></div><div class="ttdeci">__I uint32_t RMON_R_P65TO127</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04971">MK64F12.h:4971</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html"><div class="ttname"><a href="struct_c_r_c___type.html">CRC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03431">MK60D10.h:3431</a></div></div>
<div class="ttc" id="group___l_p_t_m_r___peripheral___access___layer_html_ga52c31e0582a47d2a19155fb601b708ce"><div class="ttname"><a href="group___l_p_t_m_r___peripheral___access___layer.html#ga52c31e0582a47d2a19155fb601b708ce">LPTMR_MemMapPtr</a></div><div class="ttdeci">struct LPTMR_Type * LPTMR_MemMapPtr</div></div>
<div class="ttc" id="group___a_d_c___peripheral___access___layer_html_gad14f87345d10ff9d531b7b1235f191e3"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a></div><div class="ttdeci">struct ADC_Type * ADC_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a92a4fa8925ba3e31f873313f577f18a7">USBDCD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00236">MK64F12.h:236</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_abc5c979ecc331b9ffceb8994a8d5779e"><div class="ttname"><a href="struct_e_n_e_t___type.html#abc5c979ecc331b9ffceb8994a8d5779e">ENET_Type::IEEE_R_FRAME_OK</a></div><div class="ttdeci">__I uint32_t IEEE_R_FRAME_OK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04979">MK64F12.h:4979</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gad151b2f8dbc243ac0ce1fad0c4306328"><div class="ttname"><a href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a></div><div class="ttdeci">#define CRS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00672">stm32f042x6.h:672</a></div></div>
<div class="ttc" id="struct_f_b___type_html"><div class="ttname"><a href="struct_f_b___type.html">FB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l06064">MK60D10.h:6064</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a9c86520f3dd610ad464ad0a595a761a9"><div class="ttname"><a href="struct_f_t_f_e___type.html#a9c86520f3dd610ad464ad0a595a761a9">FTFE_Type::FPROT2</a></div><div class="ttdeci">__IO uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06409">MK64F12.h:6409</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00244">MK64F12.h:244</a></div></div>
<div class="ttc" id="group___d_a_c___peripheral___access___layer_html_ga152d467d7102d2350a94cd165abdcbcf"><div class="ttname"><a href="group___d_a_c___peripheral___access___layer.html#ga152d467d7102d2350a94cd165abdcbcf">DAC_MemMapPtr</a></div><div class="ttdeci">struct DAC_Type * DAC_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00187">MK64F12.h:187</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aab2ebadf7930c35c12988b9fe13d5717"><div class="ttname"><a href="struct_e_n_e_t___type.html#aab2ebadf7930c35c12988b9fe13d5717">ENET_Type::RMON_R_JAB</a></div><div class="ttdeci">__I uint32_t RMON_R_JAB</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04968">MK64F12.h:4968</a></div></div>
<div class="ttc" id="struct_r_f_s_y_s___type_html"><div class="ttname"><a href="struct_r_f_s_y_s___type.html">RFSYS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10593">MK60D10.h:10593</a></div></div>
<div class="ttc" id="group___f_t_m___peripheral___access___layer_html_ga16aff9c08c6a317497cacd203b654db5"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5">FTM_MemMapPtr</a></div><div class="ttdeci">struct FTM_Type * FTM_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abaff5e6d9673daa434f70c41f4c94e0a">CMP1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00223">MK64F12.h:223</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ac32365ce3b782aa9ebb4f9de2fa28ffd"><div class="ttname"><a href="struct_e_n_e_t___type.html#ac32365ce3b782aa9ebb4f9de2fa28ffd">ENET_Type::IEEE_T_LCOL</a></div><div class="ttdeci">__I uint32_t IEEE_T_LCOL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04953">MK64F12.h:4953</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_acb3c733a52a45ab759f6a6d76d59b86c"><div class="ttname"><a href="struct_f_t_f_e___type.html#acb3c733a52a45ab759f6a6d76d59b86c">FTFE_Type::FPROT3</a></div><div class="ttdeci">__IO uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06408">MK64F12.h:6408</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">UART0_LON_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00212">MK64F12.h:212</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00213">MK64F12.h:213</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00247">MK64F12.h:247</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a56f6d97274f93f49b3fe6ea36b02e936"><div class="ttname"><a href="struct_e_n_e_t___type.html#a56f6d97274f93f49b3fe6ea36b02e936">ENET_Type::RMON_R_PACKETS</a></div><div class="ttdeci">__I uint32_t RMON_R_PACKETS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04961">MK64F12.h:4961</a></div></div>
<div class="ttc" id="group___s_p_i___peripheral___access___layer_html_ga100ce9a2b42972ea38f07d8d158361d6"><div class="ttname"><a href="group___s_p_i___peripheral___access___layer.html#ga100ce9a2b42972ea38f07d8d158361d6">SPI_MemMapPtr</a></div><div class="ttdeci">struct SPI_Type * SPI_MemMapPtr</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aca835ef3ce11b8556e13ce28f2ddbb3a"><div class="ttname"><a href="struct_e_n_e_t___type.html#aca835ef3ce11b8556e13ce28f2ddbb3a">ENET_Type::RMON_R_P_GTE2048</a></div><div class="ttdeci">__I uint32_t RMON_R_P_GTE2048</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04976">MK64F12.h:4976</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_a1ae430029da74ff7be05faacdc59576e"><div class="ttname"><a href="struct_c_r_c___type.html#a1ae430029da74ff7be05faacdc59576e">CRC_Type::DATAHL</a></div><div class="ttdeci">__IO uint8_t DATAHL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l03329">MK64F12.h:3329</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00251">MK64F12.h:251</a></div></div>
<div class="ttc" id="group___f_t_f_e___peripheral___access___layer_html_gac37467217ccb2dcaf0a50d86892b6fdd"><div class="ttname"><a href="group___f_t_f_e___peripheral___access___layer.html#gac37467217ccb2dcaf0a50d86892b6fdd">FTFE_MemMapPtr</a></div><div class="ttdeci">struct FTFE_Type * FTFE_MemMapPtr</div></div>
<div class="ttc" id="group___o_s_c___peripheral___access___layer_html_ga7c20b064e45e380ca2a66cb8322f4e94"><div class="ttname"><a href="group___o_s_c___peripheral___access___layer.html#ga7c20b064e45e380ca2a66cb8322f4e94">OSC_MemMapPtr</a></div><div class="ttdeci">struct OSC_Type * OSC_MemMapPtr</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_af9bf25576c07f0aa60ecc4e22abd8221"><div class="ttname"><a href="struct_e_n_e_t___type.html#af9bf25576c07f0aa60ecc4e22abd8221">ENET_Type::RMON_T_JAB</a></div><div class="ttdeci">__I uint32_t RMON_T_JAB</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04938">MK64F12.h:4938</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga8397acedb06c1832f583d8660807e826"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga8397acedb06c1832f583d8660807e826">PRS</a></div><div class="ttdeci">#define PRS</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00424">ezr32wg330f256r60.h:424</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a753cddaa43344f95b8305a872a7d0b1c">CMP2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00252">MK64F12.h:252</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga543ff1594e55db162ab50232e7db483e"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga543ff1594e55db162ab50232e7db483e">MSC</a></div><div class="ttdeci">#define MSC</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00396">ezr32wg330f256r60.h:396</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00228">MK64F12.h:228</a></div></div>
<div class="ttc" id="group___a_x_b_s___peripheral___access___layer_html_ga4b830a100cb12dc925051db3d54f58d4"><div class="ttname"><a href="group___a_x_b_s___peripheral___access___layer.html#ga4b830a100cb12dc925051db3d54f58d4">AXBS_MemMapPtr</a></div><div class="ttdeci">struct AXBS_Type * AXBS_MemMapPtr</div></div>
<div class="ttc" id="group___v_r_e_f___peripheral___access___layer_html_gaad463405bed02131f9a854aeb0665978"><div class="ttname"><a href="group___v_r_e_f___peripheral___access___layer.html#gaad463405bed02131f9a854aeb0665978">VREF_MemMapPtr</a></div><div class="ttdeci">struct VREF_Type * VREF_MemMapPtr</div></div>
<div class="ttc" id="group___s_i_m___peripheral___access___layer_html_ga6b1611de1c2f6ea4b04ac7475d128850"><div class="ttname"><a href="group___s_i_m___peripheral___access___layer.html#ga6b1611de1c2f6ea4b04ac7475d128850">SIM_MemMapPtr</a></div><div class="ttdeci">struct SIM_Type * SIM_MemMapPtr</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aeb3c90dd51644caef781d9bfe024cc34"><div class="ttname"><a href="struct_e_n_e_t___type.html#aeb3c90dd51644caef781d9bfe024cc34">ENET_Type::RMON_T_COL</a></div><div class="ttdeci">__I uint32_t RMON_T_COL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04939">MK64F12.h:4939</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6f067a315d7c97896d189b1c62c763e">ENET_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00267">MK64F12.h:267</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00215">MK64F12.h:215</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a07b7009646b0f9892f126314f4ba028b"><div class="ttname"><a href="struct_e_n_e_t___type.html#a07b7009646b0f9892f126314f4ba028b">ENET_Type::IEEE_T_1COL</a></div><div class="ttdeci">__I uint32_t IEEE_T_1COL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04950">MK64F12.h:4950</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a43ff03080792022c5185c36be6c1a3c5"><div class="ttname"><a href="struct_e_n_e_t___type.html#a43ff03080792022c5185c36be6c1a3c5">ENET_Type::RMON_T_FRAG</a></div><div class="ttdeci">__I uint32_t RMON_T_FRAG</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04937">MK64F12.h:4937</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ac5c60306f0cbf3296aeb3a2144c64318"><div class="ttname"><a href="struct_e_n_e_t___type.html#ac5c60306f0cbf3296aeb3a2144c64318">ENET_Type::RMON_T_P65TO127</a></div><div class="ttdeci">__I uint32_t RMON_T_P65TO127</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04941">MK64F12.h:4941</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00239">MK64F12.h:239</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00182">MK64F12.h:182</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a0e61864bd2fa7d2a00f4b6fd9bfe83f2"><div class="ttname"><a href="struct_f_t_f_e___type.html#a0e61864bd2fa7d2a00f4b6fd9bfe83f2">FTFE_Type::FDPROT</a></div><div class="ttdeci">__IO uint8_t FDPROT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06414">MK64F12.h:6414</a></div></div>
<div class="ttc" id="group___p_m_c___peripheral___access___layer_html_gae98c417d506aa6b64d7d08b225a7a27c"><div class="ttname"><a href="group___p_m_c___peripheral___access___layer.html#gae98c417d506aa6b64d7d08b225a7a27c">PMC_MemMapPtr</a></div><div class="ttdeci">struct PMC_Type * PMC_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a42c604a129920d567f55ca72ea546624">FTM1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00225">MK64F12.h:225</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00222">MK64F12.h:222</a></div></div>
<div class="ttc" id="group___r_n_g___peripheral___access___layer_html_ga4b2b8e82d788ab168ccb38e4f95d484d"><div class="ttname"><a href="group___r_n_g___peripheral___access___layer.html#ga4b2b8e82d788ab168ccb38e4f95d484d">RNG_MemMapPtr</a></div><div class="ttdeci">struct RNG_Type * RNG_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00202">MK64F12.h:202</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="struct_a_x_b_s___type_html"><div class="ttname"><a href="struct_a_x_b_s___type.html">AXBS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l01677">MK60D10.h:1677</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00255">MK64F12.h:255</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00198">MK64F12.h:198</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a4fa927e3370c85b13ea9ad67312d3ec1"><div class="ttname"><a href="struct_f_t_f_e___type.html#a4fa927e3370c85b13ea9ad67312d3ec1">FTFE_Type::FCCOB7</a></div><div class="ttdeci">__IO uint8_t FCCOB7</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06400">MK64F12.h:6400</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00235">MK64F12.h:235</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00221">MK64F12.h:221</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00177">MK64F12.h:177</a></div></div>
<div class="ttc" id="struct_i2_c___type_html"><div class="ttname"><a href="struct_i2_c___type.html">I2C_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l07622">MK60D10.h:7622</a></div></div>
<div class="ttc" id="struct_i2_s___type_html"><div class="ttname"><a href="struct_i2_s___type.html">I2S_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l07857">MK60D10.h:7857</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00172">MK64F12.h:172</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_aef000e29f3b219eb64c053000c22fe97"><div class="ttname"><a href="struct_f_t_f_e___type.html#aef000e29f3b219eb64c053000c22fe97">FTFE_Type::FSTAT</a></div><div class="ttdeci">__IO uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06392">MK64F12.h:6392</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abad338d6856a8f9b0d518a37d15d141c">ENET_1588_Timer_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00264">MK64F12.h:264</a></div></div>
<div class="ttc" id="group___w_d_o_g___peripheral___access___layer_html_ga2ede0926c93f1cde46423a386bfdcaa2"><div class="ttname"><a href="group___w_d_o_g___peripheral___access___layer.html#ga2ede0926c93f1cde46423a386bfdcaa2">WDOG_MemMapPtr</a></div><div class="ttdeci">struct WDOG_Type * WDOG_MemMapPtr</div></div>
<div class="ttc" id="group___m_c_g___peripheral___access___layer_html_ga986eade1fbde340a81eb11bda1a7bba4"><div class="ttname"><a href="group___m_c_g___peripheral___access___layer.html#ga986eade1fbde340a81eb11bda1a7bba4">MCG_MemMapPtr</a></div><div class="ttdeci">struct MCG_Type * MCG_MemMapPtr</div></div>
<div class="ttc" id="struct_a_i_p_s___type_html"><div class="ttname"><a href="struct_a_i_p_s___type.html">AIPS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l00701">MK60D10.h:701</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a98acbbbfee54ea1c4761ee5951e2d126"><div class="ttname"><a href="struct_e_n_e_t___type.html#a98acbbbfee54ea1c4761ee5951e2d126">ENET_Type::RMON_R_CRC_ALIGN</a></div><div class="ttdeci">__I uint32_t RMON_R_CRC_ALIGN</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04964">MK64F12.h:4964</a></div></div>
<div class="ttc" id="group___l_l_w_u___peripheral___access___layer_html_gaf93c3f7cb6f9aab387dbeafff610076d"><div class="ttname"><a href="group___l_l_w_u___peripheral___access___layer.html#gaf93c3f7cb6f9aab387dbeafff610076d">LLWU_MemMapPtr</a></div><div class="ttdeci">struct LLWU_Type * LLWU_MemMapPtr</div></div>
<div class="ttc" id="group___m_p_u___peripheral___access___layer_html_gae30dba501b3da4beef962e366777d2e0"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#gae30dba501b3da4beef962e366777d2e0">MPU_MemMapPtr</a></div><div class="ttdeci">struct MPU_Type * MPU_MemMapPtr</div></div>
<div class="ttc" id="group___c_a_u___peripheral___access___layer_html_ga2e385ae9e5abc0b51db60576ba85e33e"><div class="ttname"><a href="group___c_a_u___peripheral___access___layer.html#ga2e385ae9e5abc0b51db60576ba85e33e">CAU_MemMapPtr</a></div><div class="ttdeci">struct CAU_Type * CAU_MemMapPtr</div></div>
<div class="ttc" id="sha256_8c_html_a59c41bcd16cbf3247d426429c3bf8e08"><div class="ttname"><a href="sha256_8c.html#a59c41bcd16cbf3247d426429c3bf8e08">S1</a></div><div class="ttdeci">#define S1(x)</div><div class="ttdef"><b>Definition:</b> <a href="sha256_8c_source.html#l00100">sha256.c:100</a></div></div>
<div class="ttc" id="group___n_v___peripheral___access___layer_html_gab450680c088433556921ae8fe3c35d3d"><div class="ttname"><a href="group___n_v___peripheral___access___layer.html#gab450680c088433556921ae8fe3c35d3d">NV_MemMapPtr</a></div><div class="ttdeci">struct NV_Type * NV_MemMapPtr</div></div>
<div class="ttc" id="struct_r_n_g___type_html"><div class="ttname"><a href="struct_r_n_g___type.html">RNG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10803">MK60D10.h:10803</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00205">MK64F12.h:205</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00175">MK64F12.h:175</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a8935928022e4abf9f86401bf076bf8b5"><div class="ttname"><a href="struct_e_n_e_t___type.html#a8935928022e4abf9f86401bf076bf8b5">ENET_Type::RMON_T_P128TO255</a></div><div class="ttdeci">__I uint32_t RMON_T_P128TO255</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04942">MK64F12.h:4942</a></div></div>
<div class="ttc" id="lpc2387-mci_8c_html_aca9979f299fa78c1128d778084478673"><div class="ttname"><a href="lpc2387-mci_8c.html#aca9979f299fa78c1128d778084478673">CMD1</a></div><div class="ttdeci">#define CMD1</div><div class="ttdef"><b>Definition:</b> <a href="lpc2387-mci_8c_source.html#l00043">lpc2387-mci.c:43</a></div></div>
<div class="ttc" id="mma8x5x_8c_html_ac9f31f726d2933782e2efda7136a25fd"><div class="ttname"><a href="mma8x5x_8c.html#ac9f31f726d2933782e2efda7136a25fd">ADDR</a></div><div class="ttdeci">#define ADDR</div><div class="ttdef"><b>Definition:</b> <a href="mma8x5x_8c_source.html#l00040">mma8x5x.c:40</a></div></div>
<div class="ttc" id="struct_s_p_i___type_html"><div class="ttname"><a href="struct_s_p_i___type.html">SPI_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12221">MK60D10.h:12221</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a9cd5cd20ce5d7dbf868a7af12fe69b81"><div class="ttname"><a href="struct_u_s_b___type.html#a9cd5cd20ce5d7dbf868a7af12fe69b81">USB_Type::CLK_RECOVER_IRC_EN</a></div><div class="ttdeci">__IO uint8_t CLK_RECOVER_IRC_EN</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l13245">MK64F12.h:13245</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00176">MK64F12.h:176</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00174">MK64F12.h:174</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00178">MK64F12.h:178</a></div></div>
<div class="ttc" id="group___p_d_b___peripheral___access___layer_html_ga307cfc08b382a95ae86e5422472caeeb"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#ga307cfc08b382a95ae86e5422472caeeb">PDB_MemMapPtr</a></div><div class="ttdeci">struct PDB_Type * PDB_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abaa48ed6ed98d36e090f1d18dff97da2">FTFE_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00200">MK64F12.h:200</a></div></div>
<div class="ttc" id="struct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10086">MK60D10.h:10086</a></div></div>
<div class="ttc" id="group__cpu__specific___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__cpu__specific___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l00298">stm32l1xx.h:298</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00184">MK64F12.h:184</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_adfbc3fe490e0f3d6d67facdc8e0d3497"><div class="ttname"><a href="struct_f_t_f_e___type.html#adfbc3fe490e0f3d6d67facdc8e0d3497">FTFE_Type::FCCOB9</a></div><div class="ttdeci">__IO uint8_t FCCOB9</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06406">MK64F12.h:6406</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00102">x86_uart.h:102</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00219">MK64F12.h:219</a></div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html_ab057146a69560e422a2d325bb2c0a677"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html#ab057146a69560e422a2d325bb2c0a677">USBDCD_Type::TIMER2_BC12</a></div><div class="ttdeci">__IO uint32_t TIMER2_BC12</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l13669">MK64F12.h:13669</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ef698a0344956fa80957f89eded8f95">SDHC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00263">MK64F12.h:263</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_abd7570267e8053469bc67fb7d88b7273"><div class="ttname"><a href="struct_e_n_e_t___type.html#abd7570267e8053469bc67fb7d88b7273">ENET_Type::IEEE_R_DROP</a></div><div class="ttdeci">__I uint32_t IEEE_R_DROP</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04978">MK64F12.h:4978</a></div></div>
<div class="ttc" id="struct_v_r_e_f___type_html"><div class="ttname"><a href="struct_v_r_e_f___type.html">VREF_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l14226">MK60D10.h:14226</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adba84a1d979a99d19cfc052acc9c9248">CAN0_Bus_Off_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00258">MK64F12.h:258</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0854482d173dd9e02c5243c7174889fe">FTM0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00224">MK64F12.h:224</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00190">MK64F12.h:190</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00248">MK64F12.h:248</a></div></div>
<div class="ttc" id="struct_a_i_p_s___type_html_a8f7f8d13e89ff056716554def249398b"><div class="ttname"><a href="struct_a_i_p_s___type.html#a8f7f8d13e89ff056716554def249398b">AIPS_Type::PACRU</a></div><div class="ttdeci">__IO uint32_t PACRU</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00696">MK64F12.h:696</a></div></div>
<div class="ttc" id="struct_p_d_b___type_html"><div class="ttname"><a href="struct_p_d_b___type.html">PDB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09605">MK60D10.h:9605</a></div></div>
<div class="ttc" id="lpc2387-mci_8c_html_afc5c4b6ab1c918966cbd02b1a7d9d68c"><div class="ttname"><a href="lpc2387-mci_8c.html#afc5c4b6ab1c918966cbd02b1a7d9d68c">CMD2</a></div><div class="ttdeci">#define CMD2</div><div class="ttdef"><b>Definition:</b> <a href="lpc2387-mci_8c_source.html#l00044">lpc2387-mci.c:44</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa6195cc174d28b297fe7652bf1663311">PIT3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00233">MK64F12.h:233</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a6459c121962efde5c35d444d3dce19c7"><div class="ttname"><a href="struct_e_n_e_t___type.html#a6459c121962efde5c35d444d3dce19c7">ENET_Type::RMON_R_BC_PKT</a></div><div class="ttdeci">__I uint32_t RMON_R_BC_PKT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04962">MK64F12.h:4962</a></div></div>
<div class="ttc" id="group___e_n_e_t___peripheral___access___layer_html_ga4f1bbb999588075357d354eb9893f9f2"><div class="ttname"><a href="group___e_n_e_t___peripheral___access___layer.html#ga4f1bbb999588075357d354eb9893f9f2">ENET_MemMapPtr</a></div><div class="ttdeci">struct ENET_Type * ENET_MemMapPtr</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a0c1c2ade9ca60d9e4c26e3b9bb62ca9a"><div class="ttname"><a href="struct_e_n_e_t___type.html#a0c1c2ade9ca60d9e4c26e3b9bb62ca9a">ENET_Type::RMON_T_P512TO1023</a></div><div class="ttdeci">__I uint32_t RMON_T_P512TO1023</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04944">MK64F12.h:4944</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00241">MK64F12.h:241</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a1d5232b06af7603d13d2f1ab3a045e3a"><div class="ttname"><a href="struct_e_n_e_t___type.html#a1d5232b06af7603d13d2f1ab3a045e3a">ENET_Type::RMON_T_P64</a></div><div class="ttdeci">__I uint32_t RMON_T_P64</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04940">MK64F12.h:4940</a></div></div>
<div class="ttc" id="group___c_r_c___peripheral___access___layer_html_ga4c3ab595a4fab17012b960ac751032e0"><div class="ttname"><a href="group___c_r_c___peripheral___access___layer.html#ga4c3ab595a4fab17012b960ac751032e0">CRC_MemMapPtr</a></div><div class="ttdeci">struct CRC_Type * CRC_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3723d82f494ab377fbaed01f8991824c">CAN0_ORed_Message_buffer_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00257">MK64F12.h:257</a></div></div>
<div class="ttc" id="group___u_s_b___peripheral___access___layer_html_ga4ab4b0ab333d718cb18197e03772f425"><div class="ttname"><a href="group___u_s_b___peripheral___access___layer.html#ga4ab4b0ab333d718cb18197e03772f425">USB_MemMapPtr</a></div><div class="ttdeci">struct USB_Type * USB_MemMapPtr</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html"><div class="ttname"><a href="struct_l_l_w_u___type.html">LLWU_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08244">MK60D10.h:8244</a></div></div>
<div class="ttc" id="qdivrem_8c_html_a152dd91c3a7a672cde53646a9cb62594"><div class="ttname"><a href="qdivrem_8c.html#a152dd91c3a7a672cde53646a9cb62594">COMBINE</a></div><div class="ttdeci">#define COMBINE(a, b)</div><div class="ttdef"><b>Definition:</b> <a href="qdivrem_8c_source.html#l00045">qdivrem.c:45</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00246">MK64F12.h:246</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a6c0a8e6e64ee686299b43b4f27a536ee"><div class="ttname"><a href="struct_e_n_e_t___type.html#a6c0a8e6e64ee686299b43b4f27a536ee">ENET_Type::RMON_T_CRC_ALIGN</a></div><div class="ttdeci">__I uint32_t RMON_T_CRC_ALIGN</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04934">MK64F12.h:4934</a></div></div>
<div class="ttc" id="group___g_p_i_o___peripheral___access___layer_html_ga9275f70cfdeadb6b6c69be29a471cb0b"><div class="ttname"><a href="group___g_p_i_o___peripheral___access___layer.html#ga9275f70cfdeadb6b6c69be29a471cb0b">GPIO_MemMapPtr</a></div><div class="ttdeci">struct GPIO_Type * GPIO_MemMapPtr</div></div>
<div class="ttc" id="group___u_s_b_d_c_d___peripheral___access___layer_html_ga4ec3d0d02ec49ccc9fbceae223bb3567"><div class="ttname"><a href="group___u_s_b_d_c_d___peripheral___access___layer.html#ga4ec3d0d02ec49ccc9fbceae223bb3567">USBDCD_MemMapPtr</a></div><div class="ttdeci">struct USBDCD_Type * USBDCD_MemMapPtr</div></div>
<div class="ttc" id="group___f_m_c___peripheral___access___layer_html_ga741a598985d162c64122976fd37df2a8"><div class="ttname"><a href="group___f_m_c___peripheral___access___layer.html#ga741a598985d162c64122976fd37df2a8">FMC_MemMapPtr</a></div><div class="ttdeci">struct FMC_Type * FMC_MemMapPtr</div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a9c289cf99054de8442c0847062613f18"><div class="ttname"><a href="struct_f_t_f_e___type.html#a9c289cf99054de8442c0847062613f18">FTFE_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06394">MK64F12.h:6394</a></div></div>
<div class="ttc" id="group___c_m_p___peripheral___access___layer_html_gad7bff9ded6421471c40ec46ca6c69e64"><div class="ttname"><a href="group___c_m_p___peripheral___access___layer.html#gad7bff9ded6421471c40ec46ca6c69e64">CMP_MemMapPtr</a></div><div class="ttdeci">struct CMP_Type * CMP_MemMapPtr</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a42bb724ae44d259b06839016ef3db803"><div class="ttname"><a href="struct_e_n_e_t___type.html#a42bb724ae44d259b06839016ef3db803">ENET_Type::IEEE_T_FRAME_OK</a></div><div class="ttdeci">__I uint32_t IEEE_T_FRAME_OK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04949">MK64F12.h:4949</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00199">MK64F12.h:199</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e">DAC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00254">MK64F12.h:254</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a1b1815ddd62683aeabdeac281ff2b4e9"><div class="ttname"><a href="struct_f_t_f_e___type.html#a1b1815ddd62683aeabdeac281ff2b4e9">FTFE_Type::FCCOBA</a></div><div class="ttdeci">__IO uint8_t FCCOBA</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06405">MK64F12.h:6405</a></div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html_a83314016b4061d012e5bdbef334cf9f1"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html#a83314016b4061d012e5bdbef334cf9f1">USBDCD_Type::TIMER2_BC11</a></div><div class="ttdeci">__IO uint32_t TIMER2_BC11</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l13668">MK64F12.h:13668</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00197">MK64F12.h:197</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00188">MK64F12.h:188</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00201">MK64F12.h:201</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00105">x86_uart.h:105</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_adfd02f97965934a771d87e054c1fde3e"><div class="ttname"><a href="struct_f_t_f_e___type.html#adfd02f97965934a771d87e054c1fde3e">FTFE_Type::FCCOB4</a></div><div class="ttdeci">__IO uint8_t FCCOB4</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06403">MK64F12.h:6403</a></div></div>
<div class="ttc" id="struct_u_a_r_t___type_html"><div class="ttname"><a href="struct_u_a_r_t___type.html">UART_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12889">MK60D10.h:12889</a></div></div>
<div class="ttc" id="struct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10932">MK60D10.h:10932</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a70dba78a9955734512a852eeea205781"><div class="ttname"><a href="struct_f_t_f_e___type.html#a70dba78a9955734512a852eeea205781">FTFE_Type::FCCOB2</a></div><div class="ttdeci">__IO uint8_t FCCOB2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06397">MK64F12.h:6397</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_af019ca567266ea7a1319f463f5ded206"><div class="ttname"><a href="struct_e_n_e_t___type.html#af019ca567266ea7a1319f463f5ded206">ENET_Type::RMON_T_P256TO511</a></div><div class="ttdeci">__I uint32_t RMON_T_P256TO511</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04943">MK64F12.h:4943</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a2c290a5355b4926b7474f6182a307ac5"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2c290a5355b4926b7474f6182a307ac5">ENET_Type::RMON_R_OVERSIZE</a></div><div class="ttdeci">__I uint32_t RMON_R_OVERSIZE</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04966">MK64F12.h:4966</a></div></div>
<div class="ttc" id="sam0__common_2periph_2cpuid_8c_html_af08121d4168a8dcdfc102e573c8a2ceb"><div class="ttname"><a href="sam0__common_2periph_2cpuid_8c.html#af08121d4168a8dcdfc102e573c8a2ceb">WORD1</a></div><div class="ttdeci">#define WORD1</div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2periph_2cpuid_8c_source.html#l00028">cpuid.c:28</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga137c9e7c0bc9e12f455df0a6e41c0287"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a></div><div class="ttdeci">#define DMA</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00393">ezr32wg330f256r60.h:393</a></div></div>
<div class="ttc" id="struct_p_m_c___type_html"><div class="ttname"><a href="struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09965">MK60D10.h:9965</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a06f204f3d6e31fa8b5c3af07bc098278"><div class="ttname"><a href="struct_f_t_f_e___type.html#a06f204f3d6e31fa8b5c3af07bc098278">FTFE_Type::FCNFG</a></div><div class="ttdeci">__IO uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06393">MK64F12.h:6393</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a76768ab2e99c7ff366200d94db19eeea"><div class="ttname"><a href="struct_f_t_f_e___type.html#a76768ab2e99c7ff366200d94db19eeea">FTFE_Type::FPROT1</a></div><div class="ttdeci">__IO uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06410">MK64F12.h:6410</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a71ae8081654678261e58e6bf065d7b05"><div class="ttname"><a href="struct_e_n_e_t___type.html#a71ae8081654678261e58e6bf065d7b05">ENET_Type::IEEE_R_ALIGN</a></div><div class="ttdeci">__I uint32_t IEEE_R_ALIGN</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04981">MK64F12.h:4981</a></div></div>
<div class="ttc" id="group___m_c_m___peripheral___access___layer_html_gad6061cc2e68f7c03970d2f22222ce817"><div class="ttname"><a href="group___m_c_m___peripheral___access___layer.html#gad6061cc2e68f7c03970d2f22222ce817">MCM_MemMapPtr</a></div><div class="ttdeci">struct MCM_Type * MCM_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f04766f3177f0152623a86e39ccef06">Watchdog_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00204">MK64F12.h:204</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aed13287b0e5f9fa24d990f98215852db"><div class="ttname"><a href="struct_e_n_e_t___type.html#aed13287b0e5f9fa24d990f98215852db">ENET_Type::RMON_T_OVERSIZE</a></div><div class="ttdeci">__I uint32_t RMON_T_OVERSIZE</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04936">MK64F12.h:4936</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00209">MK64F12.h:209</a></div></div>
<div class="ttc" id="group___f_b___peripheral___access___layer_html_gaf3dd7fbe0b347c71897767ba525a527c"><div class="ttname"><a href="group___f_b___peripheral___access___layer.html#gaf3dd7fbe0b347c71897767ba525a527c">FB_MemMapPtr</a></div><div class="ttdeci">struct FB_Type * FB_MemMapPtr</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a44be1f08c4a0d20cf3bdb48bf3663b70"><div class="ttname"><a href="struct_c_r_c___type.html#a44be1f08c4a0d20cf3bdb48bf3663b70">CRC_Type::DATAL</a></div><div class="ttdeci">__IO uint16_t DATAL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l03322">MK64F12.h:3322</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00216">MK64F12.h:216</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00227">MK64F12.h:227</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a7355e1e5bbdc6795f789840a8b281087"><div class="ttname"><a href="struct_f_t_f_e___type.html#a7355e1e5bbdc6795f789840a8b281087">FTFE_Type::FCCOB6</a></div><div class="ttdeci">__IO uint8_t FCCOB6</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06401">MK64F12.h:6401</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00250">MK64F12.h:250</a></div></div>
<div class="ttc" id="struct_e_w_m___type_html"><div class="ttname"><a href="struct_e_w_m___type.html">EWM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l05942">MK60D10.h:5942</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a85880705c28fcc199112e1ed40773677"><div class="ttname"><a href="struct_f_t_f_e___type.html#a85880705c28fcc199112e1ed40773677">FTFE_Type::FPROT0</a></div><div class="ttdeci">__IO uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06411">MK64F12.h:6411</a></div></div>
<div class="ttc" id="struct_f_m_c___type_html"><div class="ttname"><a href="struct_f_m_c___type.html">FMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l06239">MK60D10.h:6239</a></div></div>
<div class="ttc" id="struct_d_a_c___type_html"><div class="ttname"><a href="struct_d_a_c___type.html">DAC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03669">MK60D10.h:3669</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00256">MK64F12.h:256</a></div></div>
<div class="ttc" id="struct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l03073">MK60D10.h:3073</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_af5a432f715ccd177fe4ee898b429153b"><div class="ttname"><a href="struct_e_n_e_t___type.html#af5a432f715ccd177fe4ee898b429153b">ENET_Type::IEEE_R_FDXFC</a></div><div class="ttdeci">__I uint32_t IEEE_R_FDXFC</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04983">MK64F12.h:4983</a></div></div>
<div class="ttc" id="group___e_w_m___peripheral___access___layer_html_ga8c6d5c20c0d2bce4882678dc99f5f89a"><div class="ttname"><a href="group___e_w_m___peripheral___access___layer.html#ga8c6d5c20c0d2bce4882678dc99f5f89a">EWM_MemMapPtr</a></div><div class="ttdeci">struct EWM_Type * EWM_MemMapPtr</div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00097">x86_uart.h:97</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a66b9fc24d16b6b398b195f0bf0d9e072">FTM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00226">MK64F12.h:226</a></div></div>
<div class="ttc" id="struct_m_c_m___type_html"><div class="ttname"><a href="struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08860">MK60D10.h:8860</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00185">MK64F12.h:185</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00238">MK64F12.h:238</a></div></div>
<div class="ttc" id="group___s_m_c___peripheral___access___layer_html_ga37188a60163a816cb6fa751b2400d9ee"><div class="ttname"><a href="group___s_m_c___peripheral___access___layer.html#ga37188a60163a816cb6fa751b2400d9ee">SMC_MemMapPtr</a></div><div class="ttdeci">struct SMC_Type * SMC_MemMapPtr</div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a4a588e9f6d971bfa0ec727d08935c72e"><div class="ttname"><a href="struct_f_t_f_e___type.html#a4a588e9f6d971bfa0ec727d08935c72e">FTFE_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06395">MK64F12.h:6395</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00229">MK64F12.h:229</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_a54cb6b41986c241ca85af803e9cd6101"><div class="ttname"><a href="struct_c_r_c___type.html#a54cb6b41986c241ca85af803e9cd6101">CRC_Type::DATA</a></div><div class="ttdeci">__IO uint32_t DATA</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l03325">MK64F12.h:3325</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html"><div class="ttname"><a href="struct_f_t_f_e___type.html">FTFE_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06391">MK64F12.h:6391</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00245">MK64F12.h:245</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_af34a91d827363118fe9b09dff356fc40"><div class="ttname"><a href="struct_e_n_e_t___type.html#af34a91d827363118fe9b09dff356fc40">ENET_Type::RMON_R_P1024TO2047</a></div><div class="ttdeci">__I uint32_t RMON_R_P1024TO2047</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04975">MK64F12.h:4975</a></div></div>
<div class="ttc" id="group___r_f_s_y_s___peripheral___access___layer_html_ga28fd539aaa87143571f3f1a237872673"><div class="ttname"><a href="group___r_f_s_y_s___peripheral___access___layer.html#ga28fd539aaa87143571f3f1a237872673">RFSYS_MemMapPtr</a></div><div class="ttdeci">struct RFSYS_Type * RFSYS_MemMapPtr</div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_gaf1b746ba5ab7d0ab657156ebda0f290c"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaf1b746ba5ab7d0ab657156ebda0f290c">TIMER0</a></div><div class="ttdeci">#define TIMER0</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00407">ezr32wg330f256r60.h:407</a></div></div>
<div class="ttc" id="struct_w_d_o_g___type_html"><div class="ttname"><a href="struct_w_d_o_g___type.html">WDOG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l14329">MK60D10.h:14329</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aebde56c1a0c87a74c43fc8b35309d429">PIT1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00231">MK64F12.h:231</a></div></div>
<div class="ttc" id="group___a_i_p_s___peripheral___access___layer_html_ga87c70c8b8ae4bd5c488bd1e36989719c"><div class="ttname"><a href="group___a_i_p_s___peripheral___access___layer.html#ga87c70c8b8ae4bd5c488bd1e36989719c">AIPS_MemMapPtr</a></div><div class="ttdeci">struct AIPS_Type * AIPS_MemMapPtr</div></div>
<div class="ttc" id="struct_o_s_c___type_html"><div class="ttname"><a href="struct_o_s_c___type.html">OSC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09510">MK60D10.h:9510</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00183">MK64F12.h:183</a></div></div>
<div class="ttc" id="struct_n_v___type_html"><div class="ttname"><a href="struct_n_v___type.html">NV_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09307">MK60D10.h:9307</a></div></div>
<div class="ttc" id="group___s_d_h_c___peripheral___access___layer_html_gaaff0703de1cb46ef458304d26bbd33eb"><div class="ttname"><a href="group___s_d_h_c___peripheral___access___layer.html#gaaff0703de1cb46ef458304d26bbd33eb">SDHC_MemMapPtr</a></div><div class="ttdeci">struct SDHC_Type * SDHC_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00242">MK64F12.h:242</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad7349ef3db8be3e2f76d179bb41329e8">FTM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00253">MK64F12.h:253</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00214">MK64F12.h:214</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00208">MK64F12.h:208</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html"><div class="ttname"><a href="struct_u_s_b___type.html">USB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l13628">MK60D10.h:13628</a></div></div>
<div class="ttc" id="group___r_c_m___peripheral___access___layer_html_gac95728e1838541dba02817daa27f147a"><div class="ttname"><a href="group___r_c_m___peripheral___access___layer.html#gac95728e1838541dba02817daa27f147a">RCM_MemMapPtr</a></div><div class="ttdeci">struct RCM_Type * RCM_MemMapPtr</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a2515be4fc15d5a32d6919fddb7f4715e"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2515be4fc15d5a32d6919fddb7f4715e">ENET_Type::RMON_T_BC_PKT</a></div><div class="ttdeci">__I uint32_t RMON_T_BC_PKT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04932">MK64F12.h:4932</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00220">MK64F12.h:220</a></div></div>
<div class="ttc" id="struct_p_i_t___type_html"><div class="ttname"><a href="struct_p_i_t___type.html">PIT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l09825">MK60D10.h:9825</a></div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l04888">MK60D10.h:4888</a></div></div>
<div class="ttc" id="lm4f120_2periph_2gpio_8c_html_a7bd2dbb6d9348368f3d96aa86dbad7a5"><div class="ttname"><a href="lm4f120_2periph_2gpio_8c.html#a7bd2dbb6d9348368f3d96aa86dbad7a5">MODE</a></div><div class="ttdeci">#define MODE(mode)</div><div class="ttdoc">Mask out the pin mode from the gpio_mode_t value. </div><div class="ttdef"><b>Definition:</b> <a href="lm4f120_2periph_2gpio_8c_source.html#l00040">gpio.c:40</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_aa40fc6462cf87d4569e0039075b5890b"><div class="ttname"><a href="struct_u_s_b___type.html#aa40fc6462cf87d4569e0039075b5890b">USB_Type::CLK_RECOVER_CTRL</a></div><div class="ttdeci">__IO uint8_t CLK_RECOVER_CTRL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l13243">MK64F12.h:13243</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a71897a36736e41a93fb634711097978e"><div class="ttname"><a href="struct_e_n_e_t___type.html#a71897a36736e41a93fb634711097978e">ENET_Type::IEEE_T_EXCOL</a></div><div class="ttdeci">__I uint32_t IEEE_T_EXCOL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04954">MK64F12.h:4954</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00259">MK64F12.h:259</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1adc8de178aff59fbb04bd25190847b">CAN0_Rx_Warning_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00261">MK64F12.h:261</a></div></div>
<div class="ttc" id="struct_f_t_m___type_html"><div class="ttname"><a href="struct_f_t_m___type.html">FTM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l06804">MK60D10.h:6804</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00196">MK64F12.h:196</a></div></div>
<div class="ttc" id="group___r_f_v_b_a_t___peripheral___access___layer_html_gabf304ee10a237c193313f72667b2b34a"><div class="ttname"><a href="group___r_f_v_b_a_t___peripheral___access___layer.html#gabf304ee10a237c193313f72667b2b34a">RFVBAT_MemMapPtr</a></div><div class="ttdeci">struct RFVBAT_Type * RFVBAT_MemMapPtr</div></div>
<div class="ttc" id="group___i2_c___peripheral___access___layer_html_gad005bce09c857e19746cbfd20824de62"><div class="ttname"><a href="group___i2_c___peripheral___access___layer.html#gad005bce09c857e19746cbfd20824de62">I2C_MemMapPtr</a></div><div class="ttdeci">struct I2C_Type * I2C_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00191">MK64F12.h:191</a></div></div>
<div class="ttc" id="core__cm0_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00212">core_cm0.h:212</a></div></div>
<div class="ttc" id="struct_s_d_h_c___type_html"><div class="ttname"><a href="struct_s_d_h_c___type.html">SDHC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11154">MK60D10.h:11154</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aee35958691ebf65df297df51e831818e"><div class="ttname"><a href="struct_e_n_e_t___type.html#aee35958691ebf65df297df51e831818e">ENET_Type::RMON_R_FRAG</a></div><div class="ttdeci">__I uint32_t RMON_R_FRAG</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04967">MK64F12.h:4967</a></div></div>
<div class="ttc" id="struct_r_f_v_b_a_t___type_html"><div class="ttname"><a href="struct_r_f_v_b_a_t___type.html">RFVBAT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10698">MK60D10.h:10698</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08501">MK60D10.h:8501</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00189">MK64F12.h:189</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00206">MK64F12.h:206</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083acf59a0816d3c5ff26328c886c9d3af34">LPTimer_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00240">MK64F12.h:240</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afdef24d623050c63c2c35eb54dd35caf">PIT2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00232">MK64F12.h:232</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ae6d9a2af05e1aba8b3df363807fd4682"><div class="ttname"><a href="struct_e_n_e_t___type.html#ae6d9a2af05e1aba8b3df363807fd4682">ENET_Type::RMON_T_P_GTE2048</a></div><div class="ttdeci">__I uint32_t RMON_T_P_GTE2048</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04946">MK64F12.h:4946</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ae15aca0c18a3014721e0e8a77fd3a70b"><div class="ttname"><a href="struct_e_n_e_t___type.html#ae15aca0c18a3014721e0e8a77fd3a70b">ENET_Type::IEEE_T_MACERR</a></div><div class="ttdeci">__I uint32_t IEEE_T_MACERR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04955">MK64F12.h:4955</a></div></div>
<div class="ttc" id="struct_s_m_c___type_html"><div class="ttname"><a href="struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12102">MK60D10.h:12102</a></div></div>
<div class="ttc" id="tests_2driver__servo_2main_8c_html_ace6a11e892466500d47d1f45f042bc53"><div class="ttname"><a href="tests_2driver__servo_2main_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a></div><div class="ttdeci">#define CHANNEL</div><div class="ttdef"><b>Definition:</b> <a href="tests_2driver__servo_2main_8c_source.html#l00034">main.c:34</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ab7597794380c561565a1ccc7b976c090"><div class="ttname"><a href="struct_e_n_e_t___type.html#ab7597794380c561565a1ccc7b976c090">ENET_Type::ATSTMP</a></div><div class="ttdeci">__I uint32_t ATSTMP</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04992">MK64F12.h:4992</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00234">MK64F12.h:234</a></div></div>
<div class="ttc" id="struct_u_s_b___type_html_a45cfec446adcac8826db39db8dfb292d"><div class="ttname"><a href="struct_u_s_b___type.html#a45cfec446adcac8826db39db8dfb292d">USB_Type::CLK_RECOVER_INT_STATUS</a></div><div class="ttdeci">__IO uint8_t CLK_RECOVER_INT_STATUS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l13247">MK64F12.h:13247</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_a3eb82fbd05f954f025010a891f8028a9"><div class="ttname"><a href="struct_c_r_c___type.html#a3eb82fbd05f954f025010a891f8028a9">CRC_Type::DATAH</a></div><div class="ttdeci">__IO uint16_t DATAH</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l03323">MK64F12.h:3323</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html"><div class="ttname"><a href="struct_e_n_e_t___type.html">ENET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l04996">MK60D10.h:4996</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__base_html_ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><div class="ttname"><a href="group___s_a_m_d21_e15_a__base.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a></div><div class="ttdeci">#define DAC</div><div class="ttdoc">(DAC) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00413">samd21e15a.h:413</a></div></div>
<div class="ttc" id="struct_c_r_c___type_html_a1ef159257b3795329d68a57e5cc30643"><div class="ttname"><a href="struct_c_r_c___type.html#a1ef159257b3795329d68a57e5cc30643">CRC_Type::DATALU</a></div><div class="ttdeci">__IO uint8_t DATALU</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l03328">MK64F12.h:3328</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a9a966008c6b3e9777985b820a50c7634"><div class="ttname"><a href="struct_f_t_f_e___type.html#a9a966008c6b3e9777985b820a50c7634">FTFE_Type::FCCOB3</a></div><div class="ttdeci">__IO uint8_t FCCOB3</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06396">MK64F12.h:6396</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae">I2S0_Tx_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00210">MK64F12.h:210</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a7734364705f07e224edb096017ec3ec2"><div class="ttname"><a href="struct_e_n_e_t___type.html#a7734364705f07e224edb096017ec3ec2">ENET_Type::RMON_R_P64</a></div><div class="ttdeci">__I uint32_t RMON_R_P64</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04970">MK64F12.h:4970</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00218">MK64F12.h:218</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a870426305ade1c60a291777a76b17021">ENET_Receive_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00266">MK64F12.h:266</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a0e2ad1f67bcf39cf401b641b78efb860"><div class="ttname"><a href="struct_e_n_e_t___type.html#a0e2ad1f67bcf39cf401b641b78efb860">ENET_Type::RMON_T_P1024TO2047</a></div><div class="ttdeci">__I uint32_t RMON_T_P1024TO2047</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04945">MK64F12.h:4945</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942">I2S0_Rx_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00211">MK64F12.h:211</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e54a0487cda10afe462f184840c24ba">CAN0_Tx_Warning_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00260">MK64F12.h:260</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00192">MK64F12.h:192</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00194">MK64F12.h:194</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_ae38802fa1bc51a2b95592c00674eeabb"><div class="ttname"><a href="struct_f_t_f_e___type.html#ae38802fa1bc51a2b95592c00674eeabb">FTFE_Type::FEPROT</a></div><div class="ttdeci">__IO uint8_t FEPROT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06413">MK64F12.h:6413</a></div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___type_html"><div class="ttname"><a href="struct_u_s_b_d_c_d___type.html">USBDCD_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l14075">MK60D10.h:14075</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00171">MK64F12.h:171</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l07453">MK60D10.h:7453</a></div></div>
<div class="ttc" id="struct_r_c_m___type_html"><div class="ttname"><a href="struct_r_c_m___type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l10456">MK60D10.h:10456</a></div></div>
<div class="ttc" id="sam0__common_2periph_2cpuid_8c_html_a41e6a35c0c85cb2562962ea67ced4de3"><div class="ttname"><a href="sam0__common_2periph_2cpuid_8c.html#a41e6a35c0c85cb2562962ea67ced4de3">WORD0</a></div><div class="ttdeci">#define WORD0</div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2periph_2cpuid_8c_source.html#l00027">cpuid.c:27</a></div></div>
<div class="ttc" id="struct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11679">MK60D10.h:11679</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a94dea30a2694ee7f503572038ba68249"><div class="ttname"><a href="struct_f_t_f_e___type.html#a94dea30a2694ee7f503572038ba68249">FTFE_Type::FCCOB5</a></div><div class="ttdeci">__IO uint8_t FCCOB5</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06402">MK64F12.h:6402</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00217">MK64F12.h:217</a></div></div>
<div class="ttc" id="mini_8c_html_a339276349015c1cbcd181eb5ec1c07c6"><div class="ttname"><a href="mini_8c.html#a339276349015c1cbcd181eb5ec1c07c6">REFRESH</a></div><div class="ttdeci">#define REFRESH</div><div class="ttdoc">The refresh rate used for drawing the contents. </div><div class="ttdef"><b>Definition:</b> <a href="mini_8c_source.html#l00050">mini.c:50</a></div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a688d2eaab3727da02627623b2e391188"><div class="ttname"><a href="struct_e_n_e_t___type.html#a688d2eaab3727da02627623b2e391188">ENET_Type::IEEE_R_MACERR</a></div><div class="ttdeci">__I uint32_t IEEE_R_MACERR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l04982">MK64F12.h:4982</a></div></div>
<div class="ttc" id="group___p_i_t___peripheral___access___layer_html_ga943956eb132093c3796f47dd95bebd1d"><div class="ttname"><a href="group___p_i_t___peripheral___access___layer.html#ga943956eb132093c3796f47dd95bebd1d">PIT_MemMapPtr</a></div><div class="ttdeci">struct PIT_Type * PIT_MemMapPtr</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l00179">MK64F12.h:179</a></div></div>
<div class="ttc" id="struct_f_t_f_e___type_html_a547577f975c70d66760366cc120462b0"><div class="ttname"><a href="struct_f_t_f_e___type.html#a547577f975c70d66760366cc120462b0">FTFE_Type::FCCOBB</a></div><div class="ttdeci">__IO uint8_t FCCOBB</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12_8h_source.html#l06404">MK64F12.h:6404</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:00 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
