###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-9)
#  Generated on:      Mon Mar  3 17:55:09 2014
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[1] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[1] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13360
+ Phase Shift                 9.00000
= Required Time               8.86640
- Arrival Time                3.87960
= Slack Time                  4.98680
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.18680 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.60920 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.74950 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.11370 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.61890 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.17790 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.47980 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.60790 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  7.98270 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.05030 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.39950 | 
     | U1380                                     | B1 v -> ZN ^ | AOI22_X1  | 0.16790 | 0.33510 | 3.74780 |  8.73460 | 
     | U1379                                     | A ^ -> ZN v  | OAI221_X1 | 0.08790 | 0.13180 | 3.87960 |  8.86640 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[1] | D v          | DFFR_X1   | 0.08790 | 0.00000 | 3.87960 |  8.86640 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -4.98680 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -4.98680 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[2] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[2] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13360
+ Phase Shift                 9.00000
= Required Time               8.86640
- Arrival Time                3.87140
= Slack Time                  4.99500
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.19500 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.61740 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.75770 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.12190 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.62710 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.18610 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.48800 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.61610 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  7.99090 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.05850 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.40770 | 
     | U1322                                     | B1 v -> ZN ^ | AOI22_X1  | 0.16240 | 0.32900 | 3.74170 |  8.73670 | 
     | U1321                                     | A ^ -> ZN v  | OAI221_X1 | 0.08780 | 0.12970 | 3.87140 |  8.86640 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[2] | D v          | DFFR_X1   | 0.08780 | 0.00000 | 3.87140 |  8.86640 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -4.99500 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -4.99500 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[5] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[5] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13360
+ Phase Shift                 9.00000
= Required Time               8.86640
- Arrival Time                3.85830
= Slack Time                  5.00810
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.20810 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.63050 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.77080 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.13500 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.64020 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.19920 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.50110 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.62920 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.00400 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.07160 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.42080 | 
     | U1145                                     | B1 v -> ZN ^ | AOI22_X1  | 0.15330 | 0.31890 | 3.73160 |  8.73970 | 
     | U1144                                     | A ^ -> ZN v  | OAI221_X1 | 0.08790 | 0.12670 | 3.85830 |  8.86640 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[5] | D v          | DFFR_X1   | 0.08790 | 0.00000 | 3.85830 |  8.86640 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.00810 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.00810 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[7] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[7] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13370
+ Phase Shift                 9.00000
= Required Time               8.86630
- Arrival Time                3.85810
= Slack Time                  5.00820
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.20820 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.63060 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.77090 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.13510 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.64030 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.19930 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.50120 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.62930 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.00410 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.07170 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.42090 | 
     | U1026                                     | B1 v -> ZN ^ | AOI22_X1  | 0.15300 | 0.31850 | 3.73120 |  8.73940 | 
     | U1025                                     | A ^ -> ZN v  | OAI221_X1 | 0.08810 | 0.12690 | 3.85810 |  8.86630 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[7] | D v          | DFFR_X1   | 0.08810 | 0.00000 | 3.85810 |  8.86630 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.00820 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.00820 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[8] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[8] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13440
+ Phase Shift                 9.00000
= Required Time               8.86560
- Arrival Time                3.85690
= Slack Time                  5.00870
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.20870 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.63110 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.77140 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.13560 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.64080 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.19980 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.50170 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.62980 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.00460 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.07220 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.42140 | 
     | U1007                                     | B1 v -> ZN ^ | AOI22_X1  | 0.15080 | 0.31660 | 3.72930 |  8.73800 | 
     | U1006                                     | A ^ -> ZN v  | OAI221_X1 | 0.08950 | 0.12760 | 3.85690 |  8.86560 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[8] | D v          | DFFR_X1   | 0.08950 | 0.00000 | 3.85690 |  8.86560 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.00870 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.00870 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[3] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[3] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13440
+ Phase Shift                 9.00000
= Required Time               8.86560
- Arrival Time                3.85060
= Slack Time                  5.01500
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.21500 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.63740 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.77770 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.14190 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.64710 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.20610 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.50800 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.63610 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.01090 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.07850 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.42770 | 
     | U1263                                     | B1 v -> ZN ^ | AOI22_X1  | 0.14670 | 0.31140 | 3.72410 |  8.73910 | 
     | U1262                                     | A ^ -> ZN v  | OAI221_X1 | 0.08940 | 0.12640 | 3.85050 |  8.86550 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[3] | D v          | DFFR_X1   | 0.08940 | 0.00010 | 3.85060 |  8.86560 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.01500 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.01500 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[17] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[17] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13350
+ Phase Shift                 9.00000
= Required Time               8.86650
- Arrival Time                3.84930
= Slack Time                  5.01720
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.21720 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.63960 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.77990 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.14410 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.64930 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.20830 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.51020 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.63830 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.01310 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.08070 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.42990 | 
     | U519                                       | B1 v -> ZN ^ | AOI22_X1  | 0.14890 | 0.31170 | 3.72440 |  8.74160 | 
     | U518                                       | A ^ -> ZN v  | OAI221_X1 | 0.08760 | 0.12490 | 3.84930 |  8.86650 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[17] | D v          | DFFR_X1   | 0.08760 | 0.00000 | 3.84930 |  8.86650 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.01720 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[17] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.01720 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[6] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[6] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13450
+ Phase Shift                 9.00000
= Required Time               8.86550
- Arrival Time                3.84270
= Slack Time                  5.02280
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.22280 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.64520 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.78550 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.14970 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.65490 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.21390 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.51580 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.64390 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.01870 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.08630 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.43550 | 
     | U1085                                     | B1 v -> ZN ^ | AOI22_X1  | 0.14170 | 0.30510 | 3.71780 |  8.74060 | 
     | U1084                                     | A ^ -> ZN v  | OAI221_X1 | 0.08970 | 0.12490 | 3.84270 |  8.86550 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[6] | D v          | DFFR_X1   | 0.08970 | 0.00000 | 3.84270 |  8.86550 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.02280 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[6] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.02280 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[0] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[0] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13360
+ Phase Shift                 9.00000
= Required Time               8.86640
- Arrival Time                3.84220
= Slack Time                  5.02420
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.22420 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.64660 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.78690 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.15110 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.65630 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.21530 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.51720 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.64530 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.02010 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.08770 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.43690 | 
     | U2490                                     | B1 v -> ZN ^ | AOI22_X1  | 0.14350 | 0.30600 | 3.71870 |  8.74290 | 
     | U2489                                     | A ^ -> ZN v  | OAI221_X1 | 0.08790 | 0.12350 | 3.84220 |  8.86640 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[0] | D v          | DFFR_X1   | 0.08790 | 0.00000 | 3.84220 |  8.86640 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.02420 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.02420 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[11] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[11] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13390
+ Phase Shift                 9.00000
= Required Time               8.86610
- Arrival Time                3.84130
= Slack Time                  5.02480
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.22480 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.64720 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.78750 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.15170 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.65690 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.21590 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.51780 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.64590 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.02070 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.08830 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.43750 | 
     | U882                                       | B1 v -> ZN ^ | AOI22_X1  | 0.14140 | 0.30540 | 3.71810 |  8.74290 | 
     | U881                                       | A ^ -> ZN v  | OAI221_X1 | 0.08840 | 0.12320 | 3.84130 |  8.86610 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[11] | D v          | DFFR_X1   | 0.08840 | 0.00000 | 3.84130 |  8.86610 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.02480 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.02480 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[9] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[9] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13420
+ Phase Shift                 9.00000
= Required Time               8.86580
- Arrival Time                3.83800
= Slack Time                  5.02780
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.22780 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.65020 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.79050 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.15470 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.65990 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.21890 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.52080 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.64890 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.02370 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.09130 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.44050 | 
     | U953                                      | B1 v -> ZN ^ | AOI22_X1  | 0.13920 | 0.30210 | 3.71480 |  8.74260 | 
     | U952                                      | A ^ -> ZN v  | OAI221_X1 | 0.08900 | 0.12320 | 3.83800 |  8.86580 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[9] | D v          | DFFR_X1   | 0.08900 | 0.00000 | 3.83800 |  8.86580 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.02780 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[9] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.02780 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[12] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[12] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13420
+ Phase Shift                 9.00000
= Required Time               8.86580
- Arrival Time                3.83640
= Slack Time                  5.02940
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.22940 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.65180 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.79210 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.15630 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.66150 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.22050 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.52240 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.65050 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.02530 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.09290 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.44210 | 
     | U822                                       | B1 v -> ZN ^ | AOI22_X1  | 0.13810 | 0.30070 | 3.71340 |  8.74280 | 
     | U821                                       | A ^ -> ZN v  | OAI221_X1 | 0.08910 | 0.12300 | 3.83640 |  8.86580 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[12] | D v          | DFFR_X1   | 0.08910 | 0.00000 | 3.83640 |  8.86580 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.02940 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.02940 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[10] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[10] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13450
+ Phase Shift                 9.00000
= Required Time               8.86550
- Arrival Time                3.83580
= Slack Time                  5.02970
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.22970 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.65210 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.79240 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.15660 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.66180 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.22080 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.52270 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.65080 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.02560 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.09320 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.44240 | 
     | U935                                       | B1 v -> ZN ^ | AOI22_X1  | 0.13700 | 0.29990 | 3.71260 |  8.74230 | 
     | U934                                       | A ^ -> ZN v  | OAI221_X1 | 0.08960 | 0.12320 | 3.83580 |  8.86550 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[10] | D v          | DFFR_X1   | 0.08960 | 0.00000 | 3.83580 |  8.86550 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.02970 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.02970 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[4] /CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[4] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13430
+ Phase Shift                 9.00000
= Required Time               8.86570
- Arrival Time                3.83230
= Slack Time                  5.03340
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.23340 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.65580 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.79610 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.16030 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.66550 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.22450 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.52640 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.65450 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.02930 | 
     | U5511                                     | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.09690 | 
     | FE_OFC6_n314                              | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.44610 | 
     | U1204                                     | B1 v -> ZN ^ | AOI22_X1  | 0.13500 | 0.29750 | 3.71020 |  8.74360 | 
     | U1203                                     | A ^ -> ZN v  | OAI221_X1 | 0.08930 | 0.12210 | 3.83230 |  8.86570 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[4] | D v          | DFFR_X1   | 0.08930 | 0.00000 | 3.83230 |  8.86570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.03340 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.03340 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[13] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[13] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13390
+ Phase Shift                 9.00000
= Required Time               8.86610
- Arrival Time                3.82570
= Slack Time                  5.04040
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.24040 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.66280 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.80310 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.16730 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.67250 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.23150 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.53340 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.66150 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.03630 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.10390 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.45310 | 
     | U762                                       | B1 v -> ZN ^ | AOI22_X1  | 0.13150 | 0.29290 | 3.70560 |  8.74600 | 
     | U761                                       | A ^ -> ZN v  | OAI221_X1 | 0.08850 | 0.12010 | 3.82570 |  8.86610 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[13] | D v          | DFFR_X1   | 0.08850 | 0.00000 | 3.82570 |  8.86610 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.04040 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.04040 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[18] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[18] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13430
+ Phase Shift                 9.00000
= Required Time               8.86570
- Arrival Time                3.82270
= Slack Time                  5.04300
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.24300 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.66540 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.80570 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.16990 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.67510 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.23410 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.53600 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.66410 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.03890 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.10650 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.45570 | 
     | U460                                       | B1 v -> ZN ^ | AOI22_X1  | 0.13040 | 0.28950 | 3.70220 |  8.74520 | 
     | U459                                       | A ^ -> ZN v  | OAI221_X1 | 0.08930 | 0.12050 | 3.82270 |  8.86570 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[18] | D v          | DFFR_X1   | 0.08930 | 0.00000 | 3.82270 |  8.86570 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.04300 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[18] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.04300 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[14] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[14] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13400
+ Phase Shift                 9.00000
= Required Time               8.86600
- Arrival Time                3.81930
= Slack Time                  5.04670
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.24670 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.66910 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.80940 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.17360 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.67880 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.23780 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.53970 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.66780 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.04260 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.11020 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.45940 | 
     | U701                                       | B1 v -> ZN ^ | AOI22_X1  | 0.12770 | 0.28770 | 3.70040 |  8.74710 | 
     | U700                                       | A ^ -> ZN v  | OAI221_X1 | 0.08860 | 0.11890 | 3.81930 |  8.86600 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[14] | D v          | DFFR_X1   | 0.08860 | 0.00000 | 3.81930 |  8.86600 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.04670 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.04670 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[20] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[20] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13370
+ Phase Shift                 9.00000
= Required Time               8.86630
- Arrival Time                3.81930
= Slack Time                  5.04700
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.24700 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.66940 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.80970 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.17390 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.67910 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.23810 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.54000 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.66810 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.04290 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.11050 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.45970 | 
     | U342                                       | B1 v -> ZN ^ | AOI22_X1  | 0.13030 | 0.28760 | 3.70030 |  8.74730 | 
     | U341                                       | A ^ -> ZN v  | OAI221_X1 | 0.08800 | 0.11900 | 3.81930 |  8.86630 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[20] | D v          | DFFR_X1   | 0.08800 | 0.00000 | 3.81930 |  8.86630 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.04700 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[20] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.04700 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[16] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[16] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13410
+ Phase Shift                 9.00000
= Required Time               8.86590
- Arrival Time                3.81810
= Slack Time                  5.04780
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.24780 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.67020 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.81050 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.17470 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.67990 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.23890 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.54080 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.66890 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.04370 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.11130 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.46050 | 
     | U583                                       | B1 v -> ZN ^ | AOI22_X1  | 0.12640 | 0.28670 | 3.69940 |  8.74720 | 
     | U582                                       | A ^ -> ZN v  | OAI221_X1 | 0.08890 | 0.11870 | 3.81810 |  8.86590 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[16] | D v          | DFFR_X1   | 0.08890 | 0.00000 | 3.81810 |  8.86590 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.04780 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[16] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.04780 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[22] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[22] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13600
+ Phase Shift                 9.00000
= Required Time               8.86400
- Arrival Time                3.80990
= Slack Time                  5.05410
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.25410 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.67650 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.81680 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.18100 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.68620 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.24520 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.54710 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.67520 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.05000 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.11760 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.46680 | 
     | U228                                       | B1 v -> ZN ^ | AOI22_X1  | 0.12030 | 0.27610 | 3.68880 |  8.74290 | 
     | U227                                       | A ^ -> ZN v  | OAI221_X1 | 0.09250 | 0.12100 | 3.80980 |  8.86390 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[22] | D v          | DFFR_X1   | 0.09250 | 0.00010 | 3.80990 |  8.86400 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.05410 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[22] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.05410 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[15] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[15] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13410
+ Phase Shift                 9.00000
= Required Time               8.86590
- Arrival Time                3.80200
= Slack Time                  5.06390
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.26390 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.68630 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.82660 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.19080 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.69600 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.25500 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.55690 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.68500 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.05980 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.12740 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.47660 | 
     | U640                                       | B1 v -> ZN ^ | AOI22_X1  | 0.11630 | 0.27410 | 3.68680 |  8.75070 | 
     | U639                                       | A ^ -> ZN v  | OAI221_X1 | 0.08880 | 0.11520 | 3.80200 |  8.86590 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[15] | D v          | DFFR_X1   | 0.08880 | 0.00000 | 3.80200 |  8.86590 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.06390 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.06390 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[19] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[19] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13370
+ Phase Shift                 9.00000
= Required Time               8.86630
- Arrival Time                3.79770
= Slack Time                  5.06860
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.26860 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.69100 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.83130 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.19550 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.70070 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.25970 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.56160 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.68970 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.06450 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.13210 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.48130 | 
     | U401                                       | B1 v -> ZN ^ | AOI22_X1  | 0.11480 | 0.27110 | 3.68380 |  8.75240 | 
     | U400                                       | A ^ -> ZN v  | OAI221_X1 | 0.08810 | 0.11390 | 3.79770 |  8.86630 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[19] | D v          | DFFR_X1   | 0.08810 | 0.00000 | 3.79770 |  8.86630 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.06860 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[19] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.06860 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[23] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[23] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13470
+ Phase Shift                 9.00000
= Required Time               8.86530
- Arrival Time                3.79640
= Slack Time                  5.06890
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.26890 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.69130 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.83160 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.19580 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.70100 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.26000 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.56190 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.69000 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.06480 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.13240 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.48160 | 
     | U1422                                      | B1 v -> ZN ^ | AOI22_X1  | 0.11320 | 0.26790 | 3.68060 |  8.74950 | 
     | U1421                                      | A ^ -> ZN v  | OAI221_X1 | 0.09010 | 0.11570 | 3.79630 |  8.86520 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[23] | D v          | DFFR_X1   | 0.09010 | 0.00010 | 3.79640 |  8.86530 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.06890 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[23] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.06890 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[27] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[27] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12700
+ Phase Shift                 9.00000
= Required Time               8.87300
- Arrival Time                3.79230
= Slack Time                  5.08070
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28070 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70310 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84340 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.20760 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71280 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27180 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57370 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70180 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.07660 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.37700 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72200 | 
     | U111                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07490 | 0.15090 | 3.79220 |  8.87290 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[27] | D v          | DFFR_X1   | 0.07490 | 0.00010 | 3.79230 |  8.87300 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08070 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[27] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08070 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[22] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[22] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12670
+ Phase Shift                 9.00000
= Required Time               8.87330
- Arrival Time                3.79050
= Slack Time                  5.08280
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28280 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70520 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84550 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.20970 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71490 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27390 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57580 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70390 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.07870 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.37910 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72410 | 
     | U214                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07430 | 0.14920 | 3.79050 |  8.87330 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[22] | D v          | DFFR_X1   | 0.07430 | 0.00000 | 3.79050 |  8.87330 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08280 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[22] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08280 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[15] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[15] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12690
+ Phase Shift                 9.00000
= Required Time               8.87310
- Arrival Time                3.79030
= Slack Time                  5.08280
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28280 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70520 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84550 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.20970 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71490 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27390 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57580 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70390 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.07870 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.37910 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72410 | 
     | U626                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07480 | 0.14900 | 3.79030 |  8.87310 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[15] | D v          | DFFR_X1   | 0.07480 | 0.00000 | 3.79030 |  8.87310 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08280 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08280 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[0] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[0] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12680
+ Phase Shift                 9.00000
= Required Time               8.87320
- Arrival Time                3.78930
= Slack Time                  5.08390
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28390 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70630 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84660 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21080 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71600 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27500 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57690 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70500 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.07980 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38020 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72520 | 
     | U3                                        | C2 ^ -> ZN v | OAI221_X1 | 0.07460 | 0.14800 | 3.78930 |  8.87320 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[0] | D v          | DFFR_X1   | 0.07460 | 0.00000 | 3.78930 |  8.87320 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08390 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08390 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \UUT/Mpath/the_mult/multa/data_out_reg[21] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multa/data_out_reg[21] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13410
+ Phase Shift                 9.00000
= Required Time               8.86590
- Arrival Time                3.78140
= Slack Time                  5.08450
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28450 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70690 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84720 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21140 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71660 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27560 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57750 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70560 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08040 | 
     | U5511                                      | A1 ^ -> ZN v | NOR2_X1   | 0.06440 | 0.06760 | 3.06350 |  8.14800 | 
     | FE_OFC6_n314                               | A v -> Z v   | CLKBUF_X1 | 0.21400 | 0.34920 | 3.41270 |  8.49720 | 
     | U285                                       | B1 v -> ZN ^ | AOI22_X1  | 0.10280 | 0.25810 | 3.67080 |  8.75530 | 
     | U284                                       | A ^ -> ZN v  | OAI221_X1 | 0.08880 | 0.11060 | 3.78140 |  8.86590 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[21] | D v          | DFFR_X1   | 0.08880 | 0.00000 | 3.78140 |  8.86590 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08450 | 
     | \UUT/Mpath/the_mult/multa/data_out_reg[21] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08450 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[12] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[12] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12670
+ Phase Shift                 9.00000
= Required Time               8.87330
- Arrival Time                3.78870
= Slack Time                  5.08460
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28460 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70700 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84730 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21150 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71670 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27570 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57760 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70570 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08050 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38090 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72590 | 
     | U809                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07430 | 0.14740 | 3.78870 |  8.87330 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[12] | D v          | DFFR_X1   | 0.07430 | 0.00000 | 3.78870 |  8.87330 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08460 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08460 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[17] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[17] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12650
+ Phase Shift                 9.00000
= Required Time               8.87350
- Arrival Time                3.78880
= Slack Time                  5.08470
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28470 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70710 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84740 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21160 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71680 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27580 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57770 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70580 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08060 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38100 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72600 | 
     | U503                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07400 | 0.14750 | 3.78880 |  8.87350 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[17] | D v          | DFFR_X1   | 0.07400 | 0.00000 | 3.78880 |  8.87350 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08470 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[17] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08470 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[14] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[14] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12640
+ Phase Shift                 9.00000
= Required Time               8.87360
- Arrival Time                3.78880
= Slack Time                  5.08480
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28480 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70720 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84750 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21170 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71690 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27590 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57780 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70590 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08070 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38110 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72610 | 
     | U686                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07370 | 0.14750 | 3.78880 |  8.87360 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[14] | D v          | DFFR_X1   | 0.07370 | 0.00000 | 3.78880 |  8.87360 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08480 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08480 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[23] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[23] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12630
+ Phase Shift                 9.00000
= Required Time               8.87370
- Arrival Time                3.78860
= Slack Time                  5.08510
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28510 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70750 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84780 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21200 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71720 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27620 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57810 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70620 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08100 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38140 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72640 | 
     | U79                                        | C2 ^ -> ZN v | OAI221_X1 | 0.07350 | 0.14730 | 3.78860 |  8.87370 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[23] | D v          | DFFR_X1   | 0.07350 | 0.00000 | 3.78860 |  8.87370 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08510 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[23] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08510 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[7] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[7] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12630
+ Phase Shift                 9.00000
= Required Time               8.87370
- Arrival Time                3.78800
= Slack Time                  5.08570
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28570 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70810 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84840 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21260 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71780 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27680 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57870 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70680 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08160 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38200 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72700 | 
     | U1013                                     | C2 ^ -> ZN v | OAI221_X1 | 0.07360 | 0.14670 | 3.78800 |  8.87370 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[7] | D v          | DFFR_X1   | 0.07360 | 0.00000 | 3.78800 |  8.87370 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08570 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08570 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[29] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[29] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12600
+ Phase Shift                 9.00000
= Required Time               8.87400
- Arrival Time                3.78820
= Slack Time                  5.08580
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28580 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70820 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84850 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21270 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71790 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27690 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57880 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70690 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08170 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38210 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72710 | 
     | U83                                        | C2 ^ -> ZN v | OAI221_X1 | 0.07290 | 0.14690 | 3.78820 |  8.87400 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[29] | D v          | DFFR_X1   | 0.07290 | 0.00000 | 3.78820 |  8.87400 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08580 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[29] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08580 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[28] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[28] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12600
+ Phase Shift                 9.00000
= Required Time               8.87400
- Arrival Time                3.78810
= Slack Time                  5.08590
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28590 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70830 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84860 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21280 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71800 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27700 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57890 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70700 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08180 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38220 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72720 | 
     | U97                                        | C2 ^ -> ZN v | OAI221_X1 | 0.07290 | 0.14680 | 3.78810 |  8.87400 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[28] | D v          | DFFR_X1   | 0.07290 | 0.00000 | 3.78810 |  8.87400 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08590 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[28] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08590 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[20] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[20] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12610
+ Phase Shift                 9.00000
= Required Time               8.87390
- Arrival Time                3.78800
= Slack Time                  5.08590
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28590 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70830 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84860 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21280 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71800 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27700 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57890 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70700 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08180 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38220 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72720 | 
     | U328                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07320 | 0.14670 | 3.78800 |  8.87390 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[20] | D v          | DFFR_X1   | 0.07320 | 0.00000 | 3.78800 |  8.87390 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08590 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[20] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08590 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[3] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[3] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12680
+ Phase Shift                 9.00000
= Required Time               8.87320
- Arrival Time                3.78730
= Slack Time                  5.08590
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28590 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70830 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84860 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21280 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71800 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27700 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57890 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70700 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08180 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38220 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72720 | 
     | U1251                                     | C2 ^ -> ZN v | OAI221_X1 | 0.07450 | 0.14600 | 3.78730 |  8.87320 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[3] | D v          | DFFR_X1   | 0.07450 | 0.00000 | 3.78730 |  8.87320 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08590 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08590 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[30] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[30] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12590
+ Phase Shift                 9.00000
= Required Time               8.87410
- Arrival Time                3.78790
= Slack Time                  5.08620
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28620 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70860 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84890 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21310 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71830 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27730 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57920 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70730 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08210 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38250 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72750 | 
     | U81                                        | C2 ^ -> ZN v | OAI221_X1 | 0.07280 | 0.14660 | 3.78790 |  8.87410 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[30] | D v          | DFFR_X1   | 0.07280 | 0.00000 | 3.78790 |  8.87410 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08620 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[30] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08620 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[13] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[13] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12620
+ Phase Shift                 9.00000
= Required Time               8.87380
- Arrival Time                3.78760
= Slack Time                  5.08620
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28620 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70860 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84890 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21310 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71830 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27730 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57920 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70730 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08210 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38250 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72750 | 
     | U747                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07340 | 0.14630 | 3.78760 |  8.87380 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[13] | D v          | DFFR_X1   | 0.07340 | 0.00000 | 3.78760 |  8.87380 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08620 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08620 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[10] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[10] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12600
+ Phase Shift                 9.00000
= Required Time               8.87400
- Arrival Time                3.78770
= Slack Time                  5.08630
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28630 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70870 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84900 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21320 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71840 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27740 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57930 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70740 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08220 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38260 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72760 | 
     | U7                                         | C2 ^ -> ZN v | OAI221_X1 | 0.07290 | 0.14640 | 3.78770 |  8.87400 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[10] | D v          | DFFR_X1   | 0.07290 | 0.00000 | 3.78770 |  8.87400 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08630 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08630 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[9] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[9] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12600
+ Phase Shift                 9.00000
= Required Time               8.87400
- Arrival Time                3.78760
= Slack Time                  5.08640
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28640 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70880 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84910 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21330 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71850 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27750 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57940 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70750 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08230 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38270 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72770 | 
     | U940                                      | C2 ^ -> ZN v | OAI221_X1 | 0.07290 | 0.14630 | 3.78760 |  8.87400 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[9] | D v          | DFFR_X1   | 0.07290 | 0.00000 | 3.78760 |  8.87400 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08640 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[9] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08640 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[18] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[18] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12620
+ Phase Shift                 9.00000
= Required Time               8.87380
- Arrival Time                3.78730
= Slack Time                  5.08650
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28650 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70890 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84920 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21340 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71860 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27760 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57950 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70760 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08240 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38280 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72780 | 
     | U444                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07340 | 0.14600 | 3.78730 |  8.87380 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[18] | D v          | DFFR_X1   | 0.07340 | 0.00000 | 3.78730 |  8.87380 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08650 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[18] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08650 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[2] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[2] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12680
+ Phase Shift                 9.00000
= Required Time               8.87320
- Arrival Time                3.78630
= Slack Time                  5.08690
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28690 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70930 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84960 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21380 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71900 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27800 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57990 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70800 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08280 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38320 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72820 | 
     | U1310                                     | C2 ^ -> ZN v | OAI221_X1 | 0.07460 | 0.14500 | 3.78630 |  8.87320 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[2] | D v          | DFFR_X1   | 0.07460 | 0.00000 | 3.78630 |  8.87320 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08690 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08690 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[1] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[1] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12580
+ Phase Shift                 9.00000
= Required Time               8.87420
- Arrival Time                3.78730
= Slack Time                  5.08690
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28690 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70930 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.84960 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21380 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71900 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27800 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.57990 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70800 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08280 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38320 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72820 | 
     | U1367                                     | C2 ^ -> ZN v | OAI221_X1 | 0.07270 | 0.14600 | 3.78730 |  8.87420 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[1] | D v          | DFFR_X1   | 0.07270 | 0.00000 | 3.78730 |  8.87420 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08690 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08690 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[11] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[11] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12600
+ Phase Shift                 9.00000
= Required Time               8.87400
- Arrival Time                3.78670
= Slack Time                  5.08730
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28730 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70970 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.85000 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21420 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71940 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27840 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.58030 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70840 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08320 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38360 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72860 | 
     | U869                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07290 | 0.14540 | 3.78670 |  8.87400 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[11] | D v          | DFFR_X1   | 0.07290 | 0.00000 | 3.78670 |  8.87400 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08730 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08730 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[8] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[8] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12630
+ Phase Shift                 9.00000
= Required Time               8.87370
- Arrival Time                3.78630
= Slack Time                  5.08740
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28740 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.70980 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.85010 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21430 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71950 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27850 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.58040 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70850 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08330 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38370 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72870 | 
     | U9                                        | C2 ^ -> ZN v | OAI221_X1 | 0.07360 | 0.14500 | 3.78630 |  8.87370 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[8] | D v          | DFFR_X1   | 0.07360 | 0.00000 | 3.78630 |  8.87370 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08740 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08740 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[21] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[21] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12580
+ Phase Shift                 9.00000
= Required Time               8.87420
- Arrival Time                3.78640
= Slack Time                  5.08780
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28780 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.71020 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.85050 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21470 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.71990 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27890 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.58080 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70890 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08370 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38410 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72910 | 
     | U271                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07270 | 0.14510 | 3.78640 |  8.87420 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[21] | D v          | DFFR_X1   | 0.07270 | 0.00000 | 3.78640 |  8.87420 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08780 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[21] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08780 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[19] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[19] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12580
+ Phase Shift                 9.00000
= Required Time               8.87420
- Arrival Time                3.78630
= Slack Time                  5.08790
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28790 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.71030 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.85060 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21480 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.72000 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27900 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.58090 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70900 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08380 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38420 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72920 | 
     | U385                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07270 | 0.14500 | 3.78630 |  8.87420 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[19] | D v          | DFFR_X1   | 0.07270 | 0.00000 | 3.78630 |  8.87420 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08790 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[19] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08790 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[16] /
CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[16] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                    (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12600
+ Phase Shift                 9.00000
= Required Time               8.87400
- Arrival Time                3.78600
= Slack Time                  5.08800
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                            |              |           |         |         |  Time   |   Time   | 
     |--------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                            | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28800 | 
     | U5278                                      | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.71040 | 
     | syn1524                                    | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.85070 | 
     | syn1525                                    | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21490 | 
     | FE_OFC11_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.72010 | 
     | FE_OFC12_net54953                          | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27910 | 
     | U6251                                      | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.58100 | 
     | U2497                                      | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70910 | 
     | FE_OFC8_n73                                | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08390 | 
     | U5594                                      | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38430 | 
     | U5283                                      | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.72930 | 
     | U562                                       | C2 ^ -> ZN v | OAI221_X1 | 0.07300 | 0.14470 | 3.78600 |  8.87400 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[16] | D v          | DFFR_X1   | 0.07300 | 0.00000 | 3.78600 |  8.87400 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                            |       |         |         |         |  Time   |   Time   | 
     |--------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                            | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08800 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[16] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08800 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \UUT/Mpath/the_mult/multb/data_out_reg[5] /CK 
Endpoint:   \UUT/Mpath/the_mult/multb/data_out_reg[5] /D (v) checked with  
leading edge of 'CLK'
Beginpoint: BUS_NREADY                                   (v) triggered by  
leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12610
+ Phase Shift                 9.00000
= Required Time               8.87390
- Arrival Time                3.78520
= Slack Time                  5.08870
     Clock Rise Edge                    0.00000
     + Input Delay                      0.20000
     = Beginpoint Arrival Time          0.20000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                                           |              |           |         |         |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+---------+---------+---------+----------| 
     |                                           | BUS_NREADY v |           | 1.00000 |         | 0.20000 |  5.28870 | 
     | U5278                                     | A2 v -> ZN ^ | NOR2_X1   | 0.16740 | 0.42240 | 0.62240 |  5.71110 | 
     | syn1524                                   | A1 ^ -> ZN v | NAND3_X1  | 0.07640 | 0.14030 | 0.76270 |  5.85140 | 
     | syn1525                                   | A v -> ZN ^  | INV_X4    | 0.30480 | 0.36420 | 1.12690 |  6.21560 | 
     | FE_OFC11_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.32730 | 0.50520 | 1.63210 |  6.72080 | 
     | FE_OFC12_net54953                         | A ^ -> Z ^   | CLKBUF_X3 | 0.37010 | 0.55900 | 2.19110 |  7.27980 | 
     | U6251                                     | A ^ -> ZN v  | INV_X1    | 0.13310 | 0.30190 | 2.49300 |  7.58170 | 
     | U2497                                     | A v -> ZN ^  | OAI21_X1  | 0.06580 | 0.12810 | 2.62110 |  7.70980 | 
     | FE_OFC8_n73                               | A ^ -> Z ^   | CLKBUF_X3 | 0.29370 | 0.37480 | 2.99590 |  8.08460 | 
     | U5594                                     | A ^ -> ZN v  | INV_X2    | 0.13350 | 0.30040 | 3.29630 |  8.38500 | 
     | U5283                                     | A1 v -> ZN ^ | NAND2_X2  | 0.24960 | 0.34500 | 3.64130 |  8.73000 | 
     | U1132                                     | C2 ^ -> ZN v | OAI221_X1 | 0.07310 | 0.14390 | 3.78520 |  8.87390 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[5] | D v          | DFFR_X1   | 0.07310 | 0.00000 | 3.78520 |  8.87390 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                           |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                           | CLK ^ |         | 0.00000 |         | 0.00000 | -5.08870 | 
     | \UUT/Mpath/the_mult/multb/data_out_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -5.08870 | 
     +------------------------------------------------------------------------------------------------------+ 

