#[doc = "Register `ERQ` reader"]
pub type R = crate::R<ErqSpec>;
#[doc = "Register `ERQ` writer"]
pub type W = crate::W<ErqSpec>;
#[doc = "Enable DMA Request 0\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Erq0 {
    #[doc = "0: The DMA request signal for the corresponding channel is disabled"]
    _0 = 0,
    #[doc = "1: The DMA request signal for the corresponding channel is enabled"]
    _1 = 1,
}
impl From<Erq0> for bool {
    #[inline(always)]
    fn from(variant: Erq0) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `ERQ0` reader - Enable DMA Request 0"]
pub type Erq0R = crate::BitReader<Erq0>;
impl Erq0R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Erq0 {
        match self.bits {
            false => Erq0::_0,
            true => Erq0::_1,
        }
    }
    #[doc = "The DMA request signal for the corresponding channel is disabled"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Erq0::_0
    }
    #[doc = "The DMA request signal for the corresponding channel is enabled"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Erq0::_1
    }
}
#[doc = "Field `ERQ0` writer - Enable DMA Request 0"]
pub type Erq0W<'a, REG> = crate::BitWriter<'a, REG, Erq0>;
impl<'a, REG> Erq0W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "The DMA request signal for the corresponding channel is disabled"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Erq0::_0)
    }
    #[doc = "The DMA request signal for the corresponding channel is enabled"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Erq0::_1)
    }
}
#[doc = "Enable DMA Request 1\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Erq1 {
    #[doc = "0: The DMA request signal for the corresponding channel is disabled"]
    _0 = 0,
    #[doc = "1: The DMA request signal for the corresponding channel is enabled"]
    _1 = 1,
}
impl From<Erq1> for bool {
    #[inline(always)]
    fn from(variant: Erq1) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `ERQ1` reader - Enable DMA Request 1"]
pub type Erq1R = crate::BitReader<Erq1>;
impl Erq1R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Erq1 {
        match self.bits {
            false => Erq1::_0,
            true => Erq1::_1,
        }
    }
    #[doc = "The DMA request signal for the corresponding channel is disabled"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Erq1::_0
    }
    #[doc = "The DMA request signal for the corresponding channel is enabled"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Erq1::_1
    }
}
#[doc = "Field `ERQ1` writer - Enable DMA Request 1"]
pub type Erq1W<'a, REG> = crate::BitWriter<'a, REG, Erq1>;
impl<'a, REG> Erq1W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "The DMA request signal for the corresponding channel is disabled"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Erq1::_0)
    }
    #[doc = "The DMA request signal for the corresponding channel is enabled"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Erq1::_1)
    }
}
#[doc = "Enable DMA Request 2\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Erq2 {
    #[doc = "0: The DMA request signal for the corresponding channel is disabled"]
    _0 = 0,
    #[doc = "1: The DMA request signal for the corresponding channel is enabled"]
    _1 = 1,
}
impl From<Erq2> for bool {
    #[inline(always)]
    fn from(variant: Erq2) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `ERQ2` reader - Enable DMA Request 2"]
pub type Erq2R = crate::BitReader<Erq2>;
impl Erq2R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Erq2 {
        match self.bits {
            false => Erq2::_0,
            true => Erq2::_1,
        }
    }
    #[doc = "The DMA request signal for the corresponding channel is disabled"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Erq2::_0
    }
    #[doc = "The DMA request signal for the corresponding channel is enabled"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Erq2::_1
    }
}
#[doc = "Field `ERQ2` writer - Enable DMA Request 2"]
pub type Erq2W<'a, REG> = crate::BitWriter<'a, REG, Erq2>;
impl<'a, REG> Erq2W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "The DMA request signal for the corresponding channel is disabled"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Erq2::_0)
    }
    #[doc = "The DMA request signal for the corresponding channel is enabled"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Erq2::_1)
    }
}
#[doc = "Enable DMA Request 3\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Erq3 {
    #[doc = "0: The DMA request signal for the corresponding channel is disabled"]
    _0 = 0,
    #[doc = "1: The DMA request signal for the corresponding channel is enabled"]
    _1 = 1,
}
impl From<Erq3> for bool {
    #[inline(always)]
    fn from(variant: Erq3) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `ERQ3` reader - Enable DMA Request 3"]
pub type Erq3R = crate::BitReader<Erq3>;
impl Erq3R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Erq3 {
        match self.bits {
            false => Erq3::_0,
            true => Erq3::_1,
        }
    }
    #[doc = "The DMA request signal for the corresponding channel is disabled"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Erq3::_0
    }
    #[doc = "The DMA request signal for the corresponding channel is enabled"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Erq3::_1
    }
}
#[doc = "Field `ERQ3` writer - Enable DMA Request 3"]
pub type Erq3W<'a, REG> = crate::BitWriter<'a, REG, Erq3>;
impl<'a, REG> Erq3W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "The DMA request signal for the corresponding channel is disabled"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Erq3::_0)
    }
    #[doc = "The DMA request signal for the corresponding channel is enabled"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Erq3::_1)
    }
}
impl R {
    #[doc = "Bit 0 - Enable DMA Request 0"]
    #[inline(always)]
    pub fn erq0(&self) -> Erq0R {
        Erq0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Enable DMA Request 1"]
    #[inline(always)]
    pub fn erq1(&self) -> Erq1R {
        Erq1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Enable DMA Request 2"]
    #[inline(always)]
    pub fn erq2(&self) -> Erq2R {
        Erq2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Enable DMA Request 3"]
    #[inline(always)]
    pub fn erq3(&self) -> Erq3R {
        Erq3R::new(((self.bits >> 3) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Enable DMA Request 0"]
    #[inline(always)]
    pub fn erq0(&mut self) -> Erq0W<'_, ErqSpec> {
        Erq0W::new(self, 0)
    }
    #[doc = "Bit 1 - Enable DMA Request 1"]
    #[inline(always)]
    pub fn erq1(&mut self) -> Erq1W<'_, ErqSpec> {
        Erq1W::new(self, 1)
    }
    #[doc = "Bit 2 - Enable DMA Request 2"]
    #[inline(always)]
    pub fn erq2(&mut self) -> Erq2W<'_, ErqSpec> {
        Erq2W::new(self, 2)
    }
    #[doc = "Bit 3 - Enable DMA Request 3"]
    #[inline(always)]
    pub fn erq3(&mut self) -> Erq3W<'_, ErqSpec> {
        Erq3W::new(self, 3)
    }
}
#[doc = "Enable Request Register\n\nYou can [`read`](crate::Reg::read) this register and get [`erq::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`erq::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct ErqSpec;
impl crate::RegisterSpec for ErqSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`erq::R`](R) reader structure"]
impl crate::Readable for ErqSpec {}
#[doc = "`write(|w| ..)` method takes [`erq::W`](W) writer structure"]
impl crate::Writable for ErqSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets ERQ to value 0"]
impl crate::Resettable for ErqSpec {}
