module: test_fifo_sync_standard

sources:
  - ../verilog/fifo_sync_standard.sv

toplevel: fifo_sync_standard

simulators:
  - vcs

parameters:
    WIDTH: 16
    DEPTH: 32
