// Seed: 1304679543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  assign module_1.id_8 = 0;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign {1, id_7, id_7 #(
      .id_12(1),
      .id_5 (-1),
      .id_10(1),
      .id_7 (1),
      .id_10(~1),
      .id_7 (1),
      .id_7 (-1 ^ 1),
      .id_7 (1),
      .id_5 (1),
      .id_5 (1),
      .id_12(-1)
  )} = -1'b0;
endmodule
module module_1 #(
    parameter id_13 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14
);
  output wire id_14;
  input wire _id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output tri0 id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  wire id_15;
  logic [1 : 1 'b0] id_16;
  assign id_3 = id_10;
  wire [-1 'b0 : 1] id_17;
  wire id_18;
  assign id_8 = -1;
  assign id_3[id_13] = id_10;
  wire [-1 : 1] id_19;
  module_0 modCall_1 (
      id_4,
      id_18,
      id_19,
      id_2,
      id_2,
      id_15,
      id_4,
      id_11,
      id_12,
      id_19,
      id_2,
      id_17
  );
  wire \id_20 ;
  ;
endmodule
