-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
-- Date        : Sun Jun 11 07:26:24 2017
-- Host        : hive running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_multiChannelPWM_0_0_sim_netlist.vhdl
-- Design      : system_multiChannelPWM_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35ticsg324-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \PWMCount_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    nextPWMCount : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \slv_reg0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \PWMCount_reg[0]\ : in STD_LOGIC;
    \countCycle_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm is
  signal \FSM_sequential_state[2]_i_2__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_2__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[9]\ : STD_LOGIC;
  signal \PWMLow[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_2__6_n_0\ : STD_LOGIC;
  signal \PWMLow[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[9]\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \nextPWMHigh0_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_4__6_n_0\ : STD_LOGIC;
  signal nextPWMHigh0_carry_n_0 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_1 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_2 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_3 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_4 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_5 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_6 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_7 : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_4__6_n_0\ : STD_LOGIC;
  signal nextPWMLow0_carry_n_0 : STD_LOGIC;
  signal nextPWMLow0_carry_n_1 : STD_LOGIC;
  signal nextPWMLow0_carry_n_2 : STD_LOGIC;
  signal nextPWMLow0_carry_n_3 : STD_LOGIC;
  signal nextPWMLow0_carry_n_4 : STD_LOGIC;
  signal nextPWMLow0_carry_n_5 : STD_LOGIC;
  signal nextPWMLow0_carry_n_6 : STD_LOGIC;
  signal nextPWMLow0_carry_n_7 : STD_LOGIC;
  signal \state[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_10__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_11__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_12__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_13__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_14__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_15__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_5__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_6__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_7__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_8__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_9__6_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__6\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \PWMHigh[0]_i_1__6\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \PWMHigh[10]_i_1__6\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \PWMHigh[11]_i_1__6\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \PWMHigh[12]_i_1__6\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \PWMHigh[13]_i_1__6\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \PWMHigh[14]_i_1__6\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \PWMHigh[15]_i_1__6\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \PWMHigh[16]_i_1__6\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \PWMHigh[17]_i_1__6\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \PWMHigh[18]_i_1__6\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \PWMHigh[19]_i_1__6\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \PWMHigh[20]_i_1__6\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \PWMHigh[21]_i_1__6\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \PWMHigh[22]_i_1__6\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \PWMHigh[23]_i_1__6\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \PWMHigh[24]_i_1__6\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \PWMHigh[25]_i_1__6\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \PWMHigh[26]_i_1__6\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \PWMHigh[27]_i_1__6\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \PWMHigh[28]_i_1__6\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \PWMHigh[29]_i_1__6\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \PWMHigh[2]_i_1__6\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \PWMHigh[30]_i_1__6\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \PWMHigh[31]_i_2__6\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \PWMHigh[3]_i_1__6\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \PWMHigh[4]_i_1__6\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \PWMHigh[5]_i_1__6\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \PWMHigh[6]_i_1__6\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \PWMHigh[7]_i_1__6\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \PWMHigh[8]_i_1__6\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \PWMHigh[9]_i_1__6\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \PWMLow[0]_i_1__6\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \PWMLow[10]_i_1__6\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \PWMLow[11]_i_1__6\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \PWMLow[12]_i_1__6\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \PWMLow[13]_i_1__6\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \PWMLow[14]_i_1__6\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \PWMLow[15]_i_1__6\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \PWMLow[16]_i_1__6\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \PWMLow[17]_i_1__6\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \PWMLow[18]_i_1__6\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \PWMLow[19]_i_1__6\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \PWMLow[20]_i_1__6\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \PWMLow[21]_i_1__6\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \PWMLow[22]_i_1__6\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \PWMLow[23]_i_1__6\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \PWMLow[24]_i_1__6\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \PWMLow[25]_i_1__6\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \PWMLow[26]_i_1__6\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \PWMLow[27]_i_1__6\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \PWMLow[28]_i_1__6\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \PWMLow[29]_i_1__6\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \PWMLow[2]_i_1__6\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \PWMLow[30]_i_1__6\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \PWMLow[31]_i_2__6\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \PWMLow[3]_i_1__6\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \PWMLow[4]_i_1__6\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \PWMLow[5]_i_1__6\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \PWMLow[6]_i_1__6\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \PWMLow[7]_i_1__6\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \PWMLow[8]_i_1__6\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \PWMLow[9]_i_1__6\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \pwm[7]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \state[0]_i_2__6\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \state[1]_i_14__6\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \state[1]_i_1__6\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \state[1]_i_8__6\ : label is "soft_lutpair241";
begin
  SR(0) <= \^sr\(0);
\FSM_sequential_state[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(0),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__6_n_0\,
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[7]\(0),
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(1),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__6_n_0\,
      I3 => \FSM_sequential_state_reg[2]_1\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[7]\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(2),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__6_n_0\,
      I3 => \FSM_sequential_state_reg[2]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[7]\(0),
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55541110"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \FSM_sequential_state[2]_i_4__6_n_0\,
      I3 => \PWMCount_reg[0]\,
      I4 => \countCycle_reg[0]\,
      I5 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state[2]_i_2__6_n_0\
    );
\FSM_sequential_state[2]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_4__6_n_0\
    );
\PWMHigh[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(0),
      O => \PWMHigh[0]_i_1__6_n_0\
    );
\PWMHigh[10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(2),
      O => \PWMHigh[10]_i_1__6_n_0\
    );
\PWMHigh[11]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(3),
      O => \PWMHigh[11]_i_1__6_n_0\
    );
\PWMHigh[12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(0),
      O => \PWMHigh[12]_i_1__6_n_0\
    );
\PWMHigh[13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(1),
      O => \PWMHigh[13]_i_1__6_n_0\
    );
\PWMHigh[14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(2),
      O => \PWMHigh[14]_i_1__6_n_0\
    );
\PWMHigh[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(3),
      O => \PWMHigh[15]_i_1__6_n_0\
    );
\PWMHigh[16]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(0),
      O => \PWMHigh[16]_i_1__6_n_0\
    );
\PWMHigh[17]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(1),
      O => \PWMHigh[17]_i_1__6_n_0\
    );
\PWMHigh[18]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(2),
      O => \PWMHigh[18]_i_1__6_n_0\
    );
\PWMHigh[19]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(3),
      O => \PWMHigh[19]_i_1__6_n_0\
    );
\PWMHigh[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_7,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(1),
      O => \PWMHigh[1]_i_1__6_n_0\
    );
\PWMHigh[20]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(0),
      O => \PWMHigh[20]_i_1__6_n_0\
    );
\PWMHigh[21]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(1),
      O => \PWMHigh[21]_i_1__6_n_0\
    );
\PWMHigh[22]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(2),
      O => \PWMHigh[22]_i_1__6_n_0\
    );
\PWMHigh[23]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(3),
      O => \PWMHigh[23]_i_1__6_n_0\
    );
\PWMHigh[24]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(0),
      O => \PWMHigh[24]_i_1__6_n_0\
    );
\PWMHigh[25]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(1),
      O => \PWMHigh[25]_i_1__6_n_0\
    );
\PWMHigh[26]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(2),
      O => \PWMHigh[26]_i_1__6_n_0\
    );
\PWMHigh[27]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(3),
      O => \PWMHigh[27]_i_1__6_n_0\
    );
\PWMHigh[28]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(0),
      O => \PWMHigh[28]_i_1__6_n_0\
    );
\PWMHigh[29]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(1),
      O => \PWMHigh[29]_i_1__6_n_0\
    );
\PWMHigh[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_6,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(2),
      O => \PWMHigh[2]_i_1__6_n_0\
    );
\PWMHigh[30]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(2),
      O => \PWMHigh[30]_i_1__6_n_0\
    );
\PWMHigh[31]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \PWMHigh[31]_i_1__6_n_0\
    );
\PWMHigh[31]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(3),
      O => \PWMHigh[31]_i_2__6_n_0\
    );
\PWMHigh[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_5,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(3),
      O => \PWMHigh[3]_i_1__6_n_0\
    );
\PWMHigh[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_4,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(0),
      O => \PWMHigh[4]_i_1__6_n_0\
    );
\PWMHigh[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(1),
      O => \PWMHigh[5]_i_1__6_n_0\
    );
\PWMHigh[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(2),
      O => \PWMHigh[6]_i_1__6_n_0\
    );
\PWMHigh[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(3),
      O => \PWMHigh[7]_i_1__6_n_0\
    );
\PWMHigh[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(0),
      O => \PWMHigh[8]_i_1__6_n_0\
    );
\PWMHigh[9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(1),
      O => \PWMHigh[9]_i_1__6_n_0\
    );
\PWMHigh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[0]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[10]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[11]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[12]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[13]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[14]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[15]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[16]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[17]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[18]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[19]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[1]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[20]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[21]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[22]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[23]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[24]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[25]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[26]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[27]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[28]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[29]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[2]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[30]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[31]_i_2__6_n_0\,
      Q => \PWMHigh_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[3]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[4]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[5]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[6]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[7]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[8]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\PWMHigh_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__6_n_0\,
      D => \PWMHigh[9]_i_1__6_n_0\,
      Q => \PWMHigh_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\PWMLow[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(0),
      O => \PWMLow[0]_i_1__6_n_0\
    );
\PWMLow[10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(10),
      O => \PWMLow[10]_i_1__6_n_0\
    );
\PWMLow[11]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(11),
      O => \PWMLow[11]_i_1__6_n_0\
    );
\PWMLow[12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(12),
      O => \PWMLow[12]_i_1__6_n_0\
    );
\PWMLow[13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(13),
      O => \PWMLow[13]_i_1__6_n_0\
    );
\PWMLow[14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(14),
      O => \PWMLow[14]_i_1__6_n_0\
    );
\PWMLow[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(15),
      O => \PWMLow[15]_i_1__6_n_0\
    );
\PWMLow[16]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(16),
      O => \PWMLow[16]_i_1__6_n_0\
    );
\PWMLow[17]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(17),
      O => \PWMLow[17]_i_1__6_n_0\
    );
\PWMLow[18]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(18),
      O => \PWMLow[18]_i_1__6_n_0\
    );
\PWMLow[19]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(19),
      O => \PWMLow[19]_i_1__6_n_0\
    );
\PWMLow[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_7,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(1),
      O => \PWMLow[1]_i_1__6_n_0\
    );
\PWMLow[20]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(20),
      O => \PWMLow[20]_i_1__6_n_0\
    );
\PWMLow[21]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(21),
      O => \PWMLow[21]_i_1__6_n_0\
    );
\PWMLow[22]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(22),
      O => \PWMLow[22]_i_1__6_n_0\
    );
\PWMLow[23]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(23),
      O => \PWMLow[23]_i_1__6_n_0\
    );
\PWMLow[24]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(24),
      O => \PWMLow[24]_i_1__6_n_0\
    );
\PWMLow[25]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(25),
      O => \PWMLow[25]_i_1__6_n_0\
    );
\PWMLow[26]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(26),
      O => \PWMLow[26]_i_1__6_n_0\
    );
\PWMLow[27]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(27),
      O => \PWMLow[27]_i_1__6_n_0\
    );
\PWMLow[28]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(28),
      O => \PWMLow[28]_i_1__6_n_0\
    );
\PWMLow[29]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(29),
      O => \PWMLow[29]_i_1__6_n_0\
    );
\PWMLow[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_6,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(2),
      O => \PWMLow[2]_i_1__6_n_0\
    );
\PWMLow[30]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(30),
      O => \PWMLow[30]_i_1__6_n_0\
    );
\PWMLow[31]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => \PWMLow[31]_i_1__6_n_0\
    );
\PWMLow[31]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(31),
      O => \PWMLow[31]_i_2__6_n_0\
    );
\PWMLow[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_5,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(3),
      O => \PWMLow[3]_i_1__6_n_0\
    );
\PWMLow[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_4,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(4),
      O => \PWMLow[4]_i_1__6_n_0\
    );
\PWMLow[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(5),
      O => \PWMLow[5]_i_1__6_n_0\
    );
\PWMLow[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(6),
      O => \PWMLow[6]_i_1__6_n_0\
    );
\PWMLow[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(7),
      O => \PWMLow[7]_i_1__6_n_0\
    );
\PWMLow[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(8),
      O => \PWMLow[8]_i_1__6_n_0\
    );
\PWMLow[9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(9),
      O => \PWMLow[9]_i_1__6_n_0\
    );
\PWMLow_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[0]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\PWMLow_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[10]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\PWMLow_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[11]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\PWMLow_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[12]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\PWMLow_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[13]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\PWMLow_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[14]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\PWMLow_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[15]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\PWMLow_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[16]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\PWMLow_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[17]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\PWMLow_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[18]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\PWMLow_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[19]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\PWMLow_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[1]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\PWMLow_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[20]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\PWMLow_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[21]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\PWMLow_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[22]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\PWMLow_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[23]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\PWMLow_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[24]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\PWMLow_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[25]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\PWMLow_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[26]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\PWMLow_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[27]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\PWMLow_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[28]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\PWMLow_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[29]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\PWMLow_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[2]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\PWMLow_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[30]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\PWMLow_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[31]_i_2__6_n_0\,
      Q => \PWMLow_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\PWMLow_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[3]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\PWMLow_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[4]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\PWMLow_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[5]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\PWMLow_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[6]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\PWMLow_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[7]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\PWMLow_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[8]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\PWMLow_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__6_n_0\,
      D => \PWMLow[9]_i_1__6_n_0\,
      Q => \PWMLow_reg_n_0_[9]\,
      R => \^sr\(0)
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^sr\(0)
    );
\highCount_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \PWMCount_reg[31]\(7),
      O => \PWMHigh_reg[7]_0\(3)
    );
\highCount_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \PWMCount_reg[31]\(6),
      O => \PWMHigh_reg[7]_0\(2)
    );
\highCount_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \PWMCount_reg[31]\(5),
      O => \PWMHigh_reg[7]_0\(1)
    );
\highCount_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \PWMCount_reg[31]\(4),
      O => \PWMHigh_reg[7]_0\(0)
    );
\highCount_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \PWMCount_reg[31]\(11),
      O => \PWMHigh_reg[11]_0\(3)
    );
\highCount_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \PWMCount_reg[31]\(10),
      O => \PWMHigh_reg[11]_0\(2)
    );
\highCount_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \PWMCount_reg[31]\(9),
      O => \PWMHigh_reg[11]_0\(1)
    );
\highCount_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \PWMCount_reg[31]\(8),
      O => \PWMHigh_reg[11]_0\(0)
    );
\highCount_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \PWMCount_reg[31]\(15),
      O => \PWMHigh_reg[15]_0\(3)
    );
\highCount_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \PWMCount_reg[31]\(14),
      O => \PWMHigh_reg[15]_0\(2)
    );
\highCount_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \PWMCount_reg[31]\(13),
      O => \PWMHigh_reg[15]_0\(1)
    );
\highCount_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \PWMCount_reg[31]\(12),
      O => \PWMHigh_reg[15]_0\(0)
    );
\highCount_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => \PWMCount_reg[31]\(19),
      O => \PWMHigh_reg[19]_0\(3)
    );
\highCount_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => \PWMCount_reg[31]\(18),
      O => \PWMHigh_reg[19]_0\(2)
    );
\highCount_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => \PWMCount_reg[31]\(17),
      O => \PWMHigh_reg[19]_0\(1)
    );
\highCount_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => \PWMCount_reg[31]\(16),
      O => \PWMHigh_reg[19]_0\(0)
    );
\highCount_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => \PWMCount_reg[31]\(23),
      O => \PWMHigh_reg[23]_0\(3)
    );
\highCount_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => \PWMCount_reg[31]\(22),
      O => \PWMHigh_reg[23]_0\(2)
    );
\highCount_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => \PWMCount_reg[31]\(21),
      O => \PWMHigh_reg[23]_0\(1)
    );
\highCount_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => \PWMCount_reg[31]\(20),
      O => \PWMHigh_reg[23]_0\(0)
    );
\highCount_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(27),
      I1 => \PWMCount_reg[31]\(27),
      O => \PWMHigh_reg[27]_0\(3)
    );
\highCount_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(26),
      I1 => \PWMCount_reg[31]\(26),
      O => \PWMHigh_reg[27]_0\(2)
    );
\highCount_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => \PWMCount_reg[31]\(25),
      O => \PWMHigh_reg[27]_0\(1)
    );
\highCount_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(24),
      I1 => \PWMCount_reg[31]\(24),
      O => \PWMHigh_reg[27]_0\(0)
    );
\highCount_carry__6_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(31),
      I1 => \PWMCount_reg[31]\(31),
      O => S(3)
    );
\highCount_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(30),
      I1 => \PWMCount_reg[31]\(30),
      O => S(2)
    );
\highCount_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(29),
      I1 => \PWMCount_reg[31]\(29),
      O => S(1)
    );
\highCount_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(28),
      I1 => \PWMCount_reg[31]\(28),
      O => S(0)
    );
highCount_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \PWMCount_reg[31]\(3),
      O => \PWMHigh_reg[3]_0\(3)
    );
highCount_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \PWMCount_reg[31]\(2),
      O => \PWMHigh_reg[3]_0\(2)
    );
highCount_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \PWMCount_reg[31]\(1),
      O => \PWMHigh_reg[3]_0\(1)
    );
\highCount_carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \PWMCount_reg[31]\(0),
      O => \PWMHigh_reg[3]_0\(0)
    );
nextPWMHigh0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMHigh0_carry_n_0,
      CO(2) => nextPWMHigh0_carry_n_1,
      CO(1) => nextPWMHigh0_carry_n_2,
      CO(0) => nextPWMHigh0_carry_n_3,
      CYINIT => \PWMHigh_reg_n_0_[0]\,
      DI(3) => \PWMHigh_reg_n_0_[4]\,
      DI(2) => \PWMHigh_reg_n_0_[3]\,
      DI(1) => \PWMHigh_reg_n_0_[2]\,
      DI(0) => \PWMHigh_reg_n_0_[1]\,
      O(3) => nextPWMHigh0_carry_n_4,
      O(2) => nextPWMHigh0_carry_n_5,
      O(1) => nextPWMHigh0_carry_n_6,
      O(0) => nextPWMHigh0_carry_n_7,
      S(3) => \nextPWMHigh0_carry_i_1__6_n_0\,
      S(2) => \nextPWMHigh0_carry_i_2__6_n_0\,
      S(1) => \nextPWMHigh0_carry_i_3__6_n_0\,
      S(0) => \nextPWMHigh0_carry_i_4__6_n_0\
    );
\nextPWMHigh0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMHigh0_carry_n_0,
      CO(3) => \nextPWMHigh0_carry__0_n_0\,
      CO(2) => \nextPWMHigh0_carry__0_n_1\,
      CO(1) => \nextPWMHigh0_carry__0_n_2\,
      CO(0) => \nextPWMHigh0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[8]\,
      DI(2) => \PWMHigh_reg_n_0_[7]\,
      DI(1) => \PWMHigh_reg_n_0_[6]\,
      DI(0) => \PWMHigh_reg_n_0_[5]\,
      O(3) => \nextPWMHigh0_carry__0_n_4\,
      O(2) => \nextPWMHigh0_carry__0_n_5\,
      O(1) => \nextPWMHigh0_carry__0_n_6\,
      O(0) => \nextPWMHigh0_carry__0_n_7\,
      S(3) => \nextPWMHigh0_carry__0_i_1__6_n_0\,
      S(2) => \nextPWMHigh0_carry__0_i_2__6_n_0\,
      S(1) => \nextPWMHigh0_carry__0_i_3__6_n_0\,
      S(0) => \nextPWMHigh0_carry__0_i_4__6_n_0\
    );
\nextPWMHigh0_carry__0_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[8]\,
      O => \nextPWMHigh0_carry__0_i_1__6_n_0\
    );
\nextPWMHigh0_carry__0_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[7]\,
      O => \nextPWMHigh0_carry__0_i_2__6_n_0\
    );
\nextPWMHigh0_carry__0_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[6]\,
      O => \nextPWMHigh0_carry__0_i_3__6_n_0\
    );
\nextPWMHigh0_carry__0_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[5]\,
      O => \nextPWMHigh0_carry__0_i_4__6_n_0\
    );
\nextPWMHigh0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__0_n_0\,
      CO(3) => \nextPWMHigh0_carry__1_n_0\,
      CO(2) => \nextPWMHigh0_carry__1_n_1\,
      CO(1) => \nextPWMHigh0_carry__1_n_2\,
      CO(0) => \nextPWMHigh0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[12]\,
      DI(2) => \PWMHigh_reg_n_0_[11]\,
      DI(1) => \PWMHigh_reg_n_0_[10]\,
      DI(0) => \PWMHigh_reg_n_0_[9]\,
      O(3) => \nextPWMHigh0_carry__1_n_4\,
      O(2) => \nextPWMHigh0_carry__1_n_5\,
      O(1) => \nextPWMHigh0_carry__1_n_6\,
      O(0) => \nextPWMHigh0_carry__1_n_7\,
      S(3) => \nextPWMHigh0_carry__1_i_1__6_n_0\,
      S(2) => \nextPWMHigh0_carry__1_i_2__6_n_0\,
      S(1) => \nextPWMHigh0_carry__1_i_3__6_n_0\,
      S(0) => \nextPWMHigh0_carry__1_i_4__6_n_0\
    );
\nextPWMHigh0_carry__1_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[12]\,
      O => \nextPWMHigh0_carry__1_i_1__6_n_0\
    );
\nextPWMHigh0_carry__1_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[11]\,
      O => \nextPWMHigh0_carry__1_i_2__6_n_0\
    );
\nextPWMHigh0_carry__1_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      O => \nextPWMHigh0_carry__1_i_3__6_n_0\
    );
\nextPWMHigh0_carry__1_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[9]\,
      O => \nextPWMHigh0_carry__1_i_4__6_n_0\
    );
\nextPWMHigh0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__1_n_0\,
      CO(3) => \nextPWMHigh0_carry__2_n_0\,
      CO(2) => \nextPWMHigh0_carry__2_n_1\,
      CO(1) => \nextPWMHigh0_carry__2_n_2\,
      CO(0) => \nextPWMHigh0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[16]\,
      DI(2) => \PWMHigh_reg_n_0_[15]\,
      DI(1) => \PWMHigh_reg_n_0_[14]\,
      DI(0) => \PWMHigh_reg_n_0_[13]\,
      O(3) => \nextPWMHigh0_carry__2_n_4\,
      O(2) => \nextPWMHigh0_carry__2_n_5\,
      O(1) => \nextPWMHigh0_carry__2_n_6\,
      O(0) => \nextPWMHigh0_carry__2_n_7\,
      S(3) => \nextPWMHigh0_carry__2_i_1__6_n_0\,
      S(2) => \nextPWMHigh0_carry__2_i_2__6_n_0\,
      S(1) => \nextPWMHigh0_carry__2_i_3__6_n_0\,
      S(0) => \nextPWMHigh0_carry__2_i_4__6_n_0\
    );
\nextPWMHigh0_carry__2_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      O => \nextPWMHigh0_carry__2_i_1__6_n_0\
    );
\nextPWMHigh0_carry__2_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[15]\,
      O => \nextPWMHigh0_carry__2_i_2__6_n_0\
    );
\nextPWMHigh0_carry__2_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[14]\,
      O => \nextPWMHigh0_carry__2_i_3__6_n_0\
    );
\nextPWMHigh0_carry__2_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[13]\,
      O => \nextPWMHigh0_carry__2_i_4__6_n_0\
    );
\nextPWMHigh0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__2_n_0\,
      CO(3) => \nextPWMHigh0_carry__3_n_0\,
      CO(2) => \nextPWMHigh0_carry__3_n_1\,
      CO(1) => \nextPWMHigh0_carry__3_n_2\,
      CO(0) => \nextPWMHigh0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[20]\,
      DI(2) => \PWMHigh_reg_n_0_[19]\,
      DI(1) => \PWMHigh_reg_n_0_[18]\,
      DI(0) => \PWMHigh_reg_n_0_[17]\,
      O(3) => \nextPWMHigh0_carry__3_n_4\,
      O(2) => \nextPWMHigh0_carry__3_n_5\,
      O(1) => \nextPWMHigh0_carry__3_n_6\,
      O(0) => \nextPWMHigh0_carry__3_n_7\,
      S(3) => \nextPWMHigh0_carry__3_i_1__6_n_0\,
      S(2) => \nextPWMHigh0_carry__3_i_2__6_n_0\,
      S(1) => \nextPWMHigh0_carry__3_i_3__6_n_0\,
      S(0) => \nextPWMHigh0_carry__3_i_4__6_n_0\
    );
\nextPWMHigh0_carry__3_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[20]\,
      O => \nextPWMHigh0_carry__3_i_1__6_n_0\
    );
\nextPWMHigh0_carry__3_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[19]\,
      O => \nextPWMHigh0_carry__3_i_2__6_n_0\
    );
\nextPWMHigh0_carry__3_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[18]\,
      O => \nextPWMHigh0_carry__3_i_3__6_n_0\
    );
\nextPWMHigh0_carry__3_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[17]\,
      O => \nextPWMHigh0_carry__3_i_4__6_n_0\
    );
\nextPWMHigh0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__3_n_0\,
      CO(3) => \nextPWMHigh0_carry__4_n_0\,
      CO(2) => \nextPWMHigh0_carry__4_n_1\,
      CO(1) => \nextPWMHigh0_carry__4_n_2\,
      CO(0) => \nextPWMHigh0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[24]\,
      DI(2) => \PWMHigh_reg_n_0_[23]\,
      DI(1) => \PWMHigh_reg_n_0_[22]\,
      DI(0) => \PWMHigh_reg_n_0_[21]\,
      O(3) => \nextPWMHigh0_carry__4_n_4\,
      O(2) => \nextPWMHigh0_carry__4_n_5\,
      O(1) => \nextPWMHigh0_carry__4_n_6\,
      O(0) => \nextPWMHigh0_carry__4_n_7\,
      S(3) => \nextPWMHigh0_carry__4_i_1__6_n_0\,
      S(2) => \nextPWMHigh0_carry__4_i_2__6_n_0\,
      S(1) => \nextPWMHigh0_carry__4_i_3__6_n_0\,
      S(0) => \nextPWMHigh0_carry__4_i_4__6_n_0\
    );
\nextPWMHigh0_carry__4_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[24]\,
      O => \nextPWMHigh0_carry__4_i_1__6_n_0\
    );
\nextPWMHigh0_carry__4_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[23]\,
      O => \nextPWMHigh0_carry__4_i_2__6_n_0\
    );
\nextPWMHigh0_carry__4_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      O => \nextPWMHigh0_carry__4_i_3__6_n_0\
    );
\nextPWMHigh0_carry__4_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[21]\,
      O => \nextPWMHigh0_carry__4_i_4__6_n_0\
    );
\nextPWMHigh0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__4_n_0\,
      CO(3) => \nextPWMHigh0_carry__5_n_0\,
      CO(2) => \nextPWMHigh0_carry__5_n_1\,
      CO(1) => \nextPWMHigh0_carry__5_n_2\,
      CO(0) => \nextPWMHigh0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[28]\,
      DI(2) => \PWMHigh_reg_n_0_[27]\,
      DI(1) => \PWMHigh_reg_n_0_[26]\,
      DI(0) => \PWMHigh_reg_n_0_[25]\,
      O(3) => \nextPWMHigh0_carry__5_n_4\,
      O(2) => \nextPWMHigh0_carry__5_n_5\,
      O(1) => \nextPWMHigh0_carry__5_n_6\,
      O(0) => \nextPWMHigh0_carry__5_n_7\,
      S(3) => \nextPWMHigh0_carry__5_i_1__6_n_0\,
      S(2) => \nextPWMHigh0_carry__5_i_2__6_n_0\,
      S(1) => \nextPWMHigh0_carry__5_i_3__6_n_0\,
      S(0) => \nextPWMHigh0_carry__5_i_4__6_n_0\
    );
\nextPWMHigh0_carry__5_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      O => \nextPWMHigh0_carry__5_i_1__6_n_0\
    );
\nextPWMHigh0_carry__5_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[27]\,
      O => \nextPWMHigh0_carry__5_i_2__6_n_0\
    );
\nextPWMHigh0_carry__5_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[26]\,
      O => \nextPWMHigh0_carry__5_i_3__6_n_0\
    );
\nextPWMHigh0_carry__5_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[25]\,
      O => \nextPWMHigh0_carry__5_i_4__6_n_0\
    );
\nextPWMHigh0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMHigh0_carry__6_n_2\,
      CO(0) => \nextPWMHigh0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMHigh_reg_n_0_[30]\,
      DI(0) => \PWMHigh_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMHigh0_carry__6_n_5\,
      O(1) => \nextPWMHigh0_carry__6_n_6\,
      O(0) => \nextPWMHigh0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMHigh0_carry__6_i_1__6_n_0\,
      S(1) => \nextPWMHigh0_carry__6_i_2__6_n_0\,
      S(0) => \nextPWMHigh0_carry__6_i_3__6_n_0\
    );
\nextPWMHigh0_carry__6_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[31]\,
      O => \nextPWMHigh0_carry__6_i_1__6_n_0\
    );
\nextPWMHigh0_carry__6_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[30]\,
      O => \nextPWMHigh0_carry__6_i_2__6_n_0\
    );
\nextPWMHigh0_carry__6_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[29]\,
      O => \nextPWMHigh0_carry__6_i_3__6_n_0\
    );
\nextPWMHigh0_carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      O => \nextPWMHigh0_carry_i_1__6_n_0\
    );
\nextPWMHigh0_carry_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[3]\,
      O => \nextPWMHigh0_carry_i_2__6_n_0\
    );
\nextPWMHigh0_carry_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[2]\,
      O => \nextPWMHigh0_carry_i_3__6_n_0\
    );
\nextPWMHigh0_carry_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[1]\,
      O => \nextPWMHigh0_carry_i_4__6_n_0\
    );
nextPWMLow0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMLow0_carry_n_0,
      CO(2) => nextPWMLow0_carry_n_1,
      CO(1) => nextPWMLow0_carry_n_2,
      CO(0) => nextPWMLow0_carry_n_3,
      CYINIT => \PWMLow_reg_n_0_[0]\,
      DI(3) => \PWMLow_reg_n_0_[4]\,
      DI(2) => \PWMLow_reg_n_0_[3]\,
      DI(1) => \PWMLow_reg_n_0_[2]\,
      DI(0) => \PWMLow_reg_n_0_[1]\,
      O(3) => nextPWMLow0_carry_n_4,
      O(2) => nextPWMLow0_carry_n_5,
      O(1) => nextPWMLow0_carry_n_6,
      O(0) => nextPWMLow0_carry_n_7,
      S(3) => \nextPWMLow0_carry_i_1__6_n_0\,
      S(2) => \nextPWMLow0_carry_i_2__6_n_0\,
      S(1) => \nextPWMLow0_carry_i_3__6_n_0\,
      S(0) => \nextPWMLow0_carry_i_4__6_n_0\
    );
\nextPWMLow0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMLow0_carry_n_0,
      CO(3) => \nextPWMLow0_carry__0_n_0\,
      CO(2) => \nextPWMLow0_carry__0_n_1\,
      CO(1) => \nextPWMLow0_carry__0_n_2\,
      CO(0) => \nextPWMLow0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[8]\,
      DI(2) => \PWMLow_reg_n_0_[7]\,
      DI(1) => \PWMLow_reg_n_0_[6]\,
      DI(0) => \PWMLow_reg_n_0_[5]\,
      O(3) => \nextPWMLow0_carry__0_n_4\,
      O(2) => \nextPWMLow0_carry__0_n_5\,
      O(1) => \nextPWMLow0_carry__0_n_6\,
      O(0) => \nextPWMLow0_carry__0_n_7\,
      S(3) => \nextPWMLow0_carry__0_i_1__6_n_0\,
      S(2) => \nextPWMLow0_carry__0_i_2__6_n_0\,
      S(1) => \nextPWMLow0_carry__0_i_3__6_n_0\,
      S(0) => \nextPWMLow0_carry__0_i_4__6_n_0\
    );
\nextPWMLow0_carry__0_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[8]\,
      O => \nextPWMLow0_carry__0_i_1__6_n_0\
    );
\nextPWMLow0_carry__0_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[7]\,
      O => \nextPWMLow0_carry__0_i_2__6_n_0\
    );
\nextPWMLow0_carry__0_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[6]\,
      O => \nextPWMLow0_carry__0_i_3__6_n_0\
    );
\nextPWMLow0_carry__0_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[5]\,
      O => \nextPWMLow0_carry__0_i_4__6_n_0\
    );
\nextPWMLow0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__0_n_0\,
      CO(3) => \nextPWMLow0_carry__1_n_0\,
      CO(2) => \nextPWMLow0_carry__1_n_1\,
      CO(1) => \nextPWMLow0_carry__1_n_2\,
      CO(0) => \nextPWMLow0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[12]\,
      DI(2) => \PWMLow_reg_n_0_[11]\,
      DI(1) => \PWMLow_reg_n_0_[10]\,
      DI(0) => \PWMLow_reg_n_0_[9]\,
      O(3) => \nextPWMLow0_carry__1_n_4\,
      O(2) => \nextPWMLow0_carry__1_n_5\,
      O(1) => \nextPWMLow0_carry__1_n_6\,
      O(0) => \nextPWMLow0_carry__1_n_7\,
      S(3) => \nextPWMLow0_carry__1_i_1__6_n_0\,
      S(2) => \nextPWMLow0_carry__1_i_2__6_n_0\,
      S(1) => \nextPWMLow0_carry__1_i_3__6_n_0\,
      S(0) => \nextPWMLow0_carry__1_i_4__6_n_0\
    );
\nextPWMLow0_carry__1_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[12]\,
      O => \nextPWMLow0_carry__1_i_1__6_n_0\
    );
\nextPWMLow0_carry__1_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[11]\,
      O => \nextPWMLow0_carry__1_i_2__6_n_0\
    );
\nextPWMLow0_carry__1_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      O => \nextPWMLow0_carry__1_i_3__6_n_0\
    );
\nextPWMLow0_carry__1_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[9]\,
      O => \nextPWMLow0_carry__1_i_4__6_n_0\
    );
\nextPWMLow0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__1_n_0\,
      CO(3) => \nextPWMLow0_carry__2_n_0\,
      CO(2) => \nextPWMLow0_carry__2_n_1\,
      CO(1) => \nextPWMLow0_carry__2_n_2\,
      CO(0) => \nextPWMLow0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[16]\,
      DI(2) => \PWMLow_reg_n_0_[15]\,
      DI(1) => \PWMLow_reg_n_0_[14]\,
      DI(0) => \PWMLow_reg_n_0_[13]\,
      O(3) => \nextPWMLow0_carry__2_n_4\,
      O(2) => \nextPWMLow0_carry__2_n_5\,
      O(1) => \nextPWMLow0_carry__2_n_6\,
      O(0) => \nextPWMLow0_carry__2_n_7\,
      S(3) => \nextPWMLow0_carry__2_i_1__6_n_0\,
      S(2) => \nextPWMLow0_carry__2_i_2__6_n_0\,
      S(1) => \nextPWMLow0_carry__2_i_3__6_n_0\,
      S(0) => \nextPWMLow0_carry__2_i_4__6_n_0\
    );
\nextPWMLow0_carry__2_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      O => \nextPWMLow0_carry__2_i_1__6_n_0\
    );
\nextPWMLow0_carry__2_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[15]\,
      O => \nextPWMLow0_carry__2_i_2__6_n_0\
    );
\nextPWMLow0_carry__2_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[14]\,
      O => \nextPWMLow0_carry__2_i_3__6_n_0\
    );
\nextPWMLow0_carry__2_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[13]\,
      O => \nextPWMLow0_carry__2_i_4__6_n_0\
    );
\nextPWMLow0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__2_n_0\,
      CO(3) => \nextPWMLow0_carry__3_n_0\,
      CO(2) => \nextPWMLow0_carry__3_n_1\,
      CO(1) => \nextPWMLow0_carry__3_n_2\,
      CO(0) => \nextPWMLow0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[20]\,
      DI(2) => \PWMLow_reg_n_0_[19]\,
      DI(1) => \PWMLow_reg_n_0_[18]\,
      DI(0) => \PWMLow_reg_n_0_[17]\,
      O(3) => \nextPWMLow0_carry__3_n_4\,
      O(2) => \nextPWMLow0_carry__3_n_5\,
      O(1) => \nextPWMLow0_carry__3_n_6\,
      O(0) => \nextPWMLow0_carry__3_n_7\,
      S(3) => \nextPWMLow0_carry__3_i_1__6_n_0\,
      S(2) => \nextPWMLow0_carry__3_i_2__6_n_0\,
      S(1) => \nextPWMLow0_carry__3_i_3__6_n_0\,
      S(0) => \nextPWMLow0_carry__3_i_4__6_n_0\
    );
\nextPWMLow0_carry__3_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[20]\,
      O => \nextPWMLow0_carry__3_i_1__6_n_0\
    );
\nextPWMLow0_carry__3_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[19]\,
      O => \nextPWMLow0_carry__3_i_2__6_n_0\
    );
\nextPWMLow0_carry__3_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[18]\,
      O => \nextPWMLow0_carry__3_i_3__6_n_0\
    );
\nextPWMLow0_carry__3_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[17]\,
      O => \nextPWMLow0_carry__3_i_4__6_n_0\
    );
\nextPWMLow0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__3_n_0\,
      CO(3) => \nextPWMLow0_carry__4_n_0\,
      CO(2) => \nextPWMLow0_carry__4_n_1\,
      CO(1) => \nextPWMLow0_carry__4_n_2\,
      CO(0) => \nextPWMLow0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[24]\,
      DI(2) => \PWMLow_reg_n_0_[23]\,
      DI(1) => \PWMLow_reg_n_0_[22]\,
      DI(0) => \PWMLow_reg_n_0_[21]\,
      O(3) => \nextPWMLow0_carry__4_n_4\,
      O(2) => \nextPWMLow0_carry__4_n_5\,
      O(1) => \nextPWMLow0_carry__4_n_6\,
      O(0) => \nextPWMLow0_carry__4_n_7\,
      S(3) => \nextPWMLow0_carry__4_i_1__6_n_0\,
      S(2) => \nextPWMLow0_carry__4_i_2__6_n_0\,
      S(1) => \nextPWMLow0_carry__4_i_3__6_n_0\,
      S(0) => \nextPWMLow0_carry__4_i_4__6_n_0\
    );
\nextPWMLow0_carry__4_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[24]\,
      O => \nextPWMLow0_carry__4_i_1__6_n_0\
    );
\nextPWMLow0_carry__4_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[23]\,
      O => \nextPWMLow0_carry__4_i_2__6_n_0\
    );
\nextPWMLow0_carry__4_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      O => \nextPWMLow0_carry__4_i_3__6_n_0\
    );
\nextPWMLow0_carry__4_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[21]\,
      O => \nextPWMLow0_carry__4_i_4__6_n_0\
    );
\nextPWMLow0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__4_n_0\,
      CO(3) => \nextPWMLow0_carry__5_n_0\,
      CO(2) => \nextPWMLow0_carry__5_n_1\,
      CO(1) => \nextPWMLow0_carry__5_n_2\,
      CO(0) => \nextPWMLow0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[28]\,
      DI(2) => \PWMLow_reg_n_0_[27]\,
      DI(1) => \PWMLow_reg_n_0_[26]\,
      DI(0) => \PWMLow_reg_n_0_[25]\,
      O(3) => \nextPWMLow0_carry__5_n_4\,
      O(2) => \nextPWMLow0_carry__5_n_5\,
      O(1) => \nextPWMLow0_carry__5_n_6\,
      O(0) => \nextPWMLow0_carry__5_n_7\,
      S(3) => \nextPWMLow0_carry__5_i_1__6_n_0\,
      S(2) => \nextPWMLow0_carry__5_i_2__6_n_0\,
      S(1) => \nextPWMLow0_carry__5_i_3__6_n_0\,
      S(0) => \nextPWMLow0_carry__5_i_4__6_n_0\
    );
\nextPWMLow0_carry__5_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      O => \nextPWMLow0_carry__5_i_1__6_n_0\
    );
\nextPWMLow0_carry__5_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[27]\,
      O => \nextPWMLow0_carry__5_i_2__6_n_0\
    );
\nextPWMLow0_carry__5_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[26]\,
      O => \nextPWMLow0_carry__5_i_3__6_n_0\
    );
\nextPWMLow0_carry__5_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[25]\,
      O => \nextPWMLow0_carry__5_i_4__6_n_0\
    );
\nextPWMLow0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMLow0_carry__6_n_2\,
      CO(0) => \nextPWMLow0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMLow_reg_n_0_[30]\,
      DI(0) => \PWMLow_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMLow0_carry__6_n_5\,
      O(1) => \nextPWMLow0_carry__6_n_6\,
      O(0) => \nextPWMLow0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMLow0_carry__6_i_1__6_n_0\,
      S(1) => \nextPWMLow0_carry__6_i_2__6_n_0\,
      S(0) => \nextPWMLow0_carry__6_i_3__6_n_0\
    );
\nextPWMLow0_carry__6_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[31]\,
      O => \nextPWMLow0_carry__6_i_1__6_n_0\
    );
\nextPWMLow0_carry__6_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[30]\,
      O => \nextPWMLow0_carry__6_i_2__6_n_0\
    );
\nextPWMLow0_carry__6_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[29]\,
      O => \nextPWMLow0_carry__6_i_3__6_n_0\
    );
\nextPWMLow0_carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      O => \nextPWMLow0_carry_i_1__6_n_0\
    );
\nextPWMLow0_carry_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[3]\,
      O => \nextPWMLow0_carry_i_2__6_n_0\
    );
\nextPWMLow0_carry_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[2]\,
      O => \nextPWMLow0_carry_i_3__6_n_0\
    );
\nextPWMLow0_carry_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      O => \nextPWMLow0_carry_i_4__6_n_0\
    );
\pwm[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F020"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(2),
      O => pwm(0)
    );
\state[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F150E150A"
    )
        port map (
      I0 => \state[1]_i_2__6_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[0]_i_2__6_n_0\,
      I5 => \state[1]_i_3__6_n_0\,
      O => \state[0]_i_1__6_n_0\
    );
\state[0]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"46"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      O => \state[0]_i_2__6_n_0\
    );
\state[1]_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      I1 => \PWMHigh_reg_n_0_[23]\,
      I2 => \PWMHigh_reg_n_0_[20]\,
      I3 => \PWMHigh_reg_n_0_[21]\,
      I4 => \PWMHigh_reg_n_0_[25]\,
      I5 => \PWMHigh_reg_n_0_[24]\,
      O => \state[1]_i_10__6_n_0\
    );
\state[1]_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      I1 => \PWMHigh_reg_n_0_[29]\,
      I2 => \PWMHigh_reg_n_0_[26]\,
      I3 => \PWMHigh_reg_n_0_[27]\,
      I4 => \PWMHigh_reg_n_0_[31]\,
      I5 => \PWMHigh_reg_n_0_[30]\,
      O => \state[1]_i_11__6_n_0\
    );
\state[1]_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      I1 => \PWMHigh_reg_n_0_[17]\,
      I2 => \PWMHigh_reg_n_0_[14]\,
      I3 => \PWMHigh_reg_n_0_[15]\,
      I4 => \PWMHigh_reg_n_0_[19]\,
      I5 => \PWMHigh_reg_n_0_[18]\,
      O => \state[1]_i_12__6_n_0\
    );
\state[1]_i_13__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      I1 => \PWMHigh_reg_n_0_[11]\,
      I2 => \PWMHigh_reg_n_0_[8]\,
      I3 => \PWMHigh_reg_n_0_[9]\,
      I4 => \PWMHigh_reg_n_0_[13]\,
      I5 => \PWMHigh_reg_n_0_[12]\,
      O => \state[1]_i_13__6_n_0\
    );
\state[1]_i_14__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \PWMHigh_reg_n_0_[1]\,
      I3 => s00_axi_aresetn,
      O => \state[1]_i_14__6_n_0\
    );
\state[1]_i_15__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      I1 => \PWMHigh_reg_n_0_[5]\,
      I2 => \PWMHigh_reg_n_0_[2]\,
      I3 => \PWMHigh_reg_n_0_[3]\,
      I4 => \PWMHigh_reg_n_0_[7]\,
      I5 => \PWMHigh_reg_n_0_[6]\,
      O => \state[1]_i_15__6_n_0\
    );
\state[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001A50"
    )
        port map (
      I0 => \state[1]_i_2__6_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[1]_i_3__6_n_0\,
      O => \state[1]_i_1__6_n_0\
    );
\state[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_4__6_n_0\,
      I1 => \state[1]_i_5__6_n_0\,
      I2 => \state[1]_i_6__6_n_0\,
      I3 => \state[1]_i_7__6_n_0\,
      I4 => \state[1]_i_8__6_n_0\,
      I5 => \state[1]_i_9__6_n_0\,
      O => \state[1]_i_2__6_n_0\
    );
\state[1]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_10__6_n_0\,
      I1 => \state[1]_i_11__6_n_0\,
      I2 => \state[1]_i_12__6_n_0\,
      I3 => \state[1]_i_13__6_n_0\,
      I4 => \state[1]_i_14__6_n_0\,
      I5 => \state[1]_i_15__6_n_0\,
      O => \state[1]_i_3__6_n_0\
    );
\state[1]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      I1 => \PWMLow_reg_n_0_[23]\,
      I2 => \PWMLow_reg_n_0_[20]\,
      I3 => \PWMLow_reg_n_0_[21]\,
      I4 => \PWMLow_reg_n_0_[25]\,
      I5 => \PWMLow_reg_n_0_[24]\,
      O => \state[1]_i_4__6_n_0\
    );
\state[1]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      I1 => \PWMLow_reg_n_0_[29]\,
      I2 => \PWMLow_reg_n_0_[26]\,
      I3 => \PWMLow_reg_n_0_[27]\,
      I4 => \PWMLow_reg_n_0_[31]\,
      I5 => \PWMLow_reg_n_0_[30]\,
      O => \state[1]_i_5__6_n_0\
    );
\state[1]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      I1 => \PWMLow_reg_n_0_[17]\,
      I2 => \PWMLow_reg_n_0_[14]\,
      I3 => \PWMLow_reg_n_0_[15]\,
      I4 => \PWMLow_reg_n_0_[19]\,
      I5 => \PWMLow_reg_n_0_[18]\,
      O => \state[1]_i_6__6_n_0\
    );
\state[1]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      I1 => \PWMLow_reg_n_0_[11]\,
      I2 => \PWMLow_reg_n_0_[8]\,
      I3 => \PWMLow_reg_n_0_[9]\,
      I4 => \PWMLow_reg_n_0_[13]\,
      I5 => \PWMLow_reg_n_0_[12]\,
      O => \state[1]_i_7__6_n_0\
    );
\state[1]_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      I1 => \PWMLow_reg_n_0_[0]\,
      I2 => s00_axi_aresetn,
      I3 => \state_reg_n_0_[1]\,
      O => \state[1]_i_8__6_n_0\
    );
\state[1]_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      I1 => \PWMLow_reg_n_0_[5]\,
      I2 => \PWMLow_reg_n_0_[2]\,
      I3 => \PWMLow_reg_n_0_[3]\,
      I4 => \PWMLow_reg_n_0_[7]\,
      I5 => \PWMLow_reg_n_0_[6]\,
      O => \state[1]_i_9__6_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1__6_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1__6_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_10 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \PWMCount_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    nextPWMCount : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \slv_reg0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \PWMCount_reg[0]\ : in STD_LOGIC;
    \countCycle_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_10 : entity is "pwm";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_10 is
  signal \FSM_sequential_state[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[9]\ : STD_LOGIC;
  signal \PWMLow[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \PWMLow[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[9]\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal nextPWMHigh0_carry_n_0 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_1 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_2 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_3 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_4 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_5 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_6 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_7 : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal nextPWMLow0_carry_n_0 : STD_LOGIC;
  signal nextPWMLow0_carry_n_1 : STD_LOGIC;
  signal nextPWMLow0_carry_n_2 : STD_LOGIC;
  signal nextPWMLow0_carry_n_3 : STD_LOGIC;
  signal nextPWMLow0_carry_n_4 : STD_LOGIC;
  signal nextPWMLow0_carry_n_5 : STD_LOGIC;
  signal nextPWMLow0_carry_n_6 : STD_LOGIC;
  signal nextPWMLow0_carry_n_7 : STD_LOGIC;
  signal \state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_10__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_11__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_12__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_13__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_14__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_15__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_7__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_8__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_9__2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \PWMHigh[0]_i_1__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \PWMHigh[10]_i_1__2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \PWMHigh[11]_i_1__2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \PWMHigh[12]_i_1__2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \PWMHigh[13]_i_1__2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \PWMHigh[14]_i_1__2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \PWMHigh[15]_i_1__2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \PWMHigh[16]_i_1__2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \PWMHigh[17]_i_1__2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \PWMHigh[18]_i_1__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \PWMHigh[19]_i_1__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \PWMHigh[20]_i_1__2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \PWMHigh[21]_i_1__2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \PWMHigh[22]_i_1__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \PWMHigh[23]_i_1__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \PWMHigh[24]_i_1__2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \PWMHigh[25]_i_1__2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \PWMHigh[26]_i_1__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \PWMHigh[27]_i_1__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \PWMHigh[28]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \PWMHigh[29]_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \PWMHigh[2]_i_1__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \PWMHigh[30]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \PWMHigh[31]_i_2__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \PWMHigh[3]_i_1__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \PWMHigh[4]_i_1__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \PWMHigh[5]_i_1__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \PWMHigh[6]_i_1__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \PWMHigh[7]_i_1__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \PWMHigh[8]_i_1__2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \PWMHigh[9]_i_1__2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \PWMLow[0]_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \PWMLow[10]_i_1__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \PWMLow[11]_i_1__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \PWMLow[12]_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \PWMLow[13]_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \PWMLow[14]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \PWMLow[15]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \PWMLow[16]_i_1__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \PWMLow[17]_i_1__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \PWMLow[18]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \PWMLow[19]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \PWMLow[20]_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \PWMLow[21]_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \PWMLow[22]_i_1__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \PWMLow[23]_i_1__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \PWMLow[24]_i_1__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \PWMLow[25]_i_1__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \PWMLow[26]_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \PWMLow[27]_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \PWMLow[28]_i_1__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \PWMLow[29]_i_1__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \PWMLow[2]_i_1__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \PWMLow[30]_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \PWMLow[31]_i_2__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \PWMLow[3]_i_1__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \PWMLow[4]_i_1__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \PWMLow[5]_i_1__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \PWMLow[6]_i_1__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \PWMLow[7]_i_1__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \PWMLow[8]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \PWMLow[9]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \pwm[3]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \state[0]_i_2__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \state[1]_i_14__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \state[1]_i_1__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \state[1]_i_8__2\ : label is "soft_lutpair105";
begin
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(0),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__2_n_0\,
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[3]\(0),
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(1),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__2_n_0\,
      I3 => \FSM_sequential_state_reg[2]_1\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[3]\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(2),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__2_n_0\,
      I3 => \FSM_sequential_state_reg[2]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[3]\(0),
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55541110"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \FSM_sequential_state[2]_i_4__2_n_0\,
      I3 => \PWMCount_reg[0]\,
      I4 => \countCycle_reg[0]\,
      I5 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state[2]_i_2__2_n_0\
    );
\FSM_sequential_state[2]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_4__2_n_0\
    );
\PWMHigh[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(0),
      O => \PWMHigh[0]_i_1__2_n_0\
    );
\PWMHigh[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(2),
      O => \PWMHigh[10]_i_1__2_n_0\
    );
\PWMHigh[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(3),
      O => \PWMHigh[11]_i_1__2_n_0\
    );
\PWMHigh[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(0),
      O => \PWMHigh[12]_i_1__2_n_0\
    );
\PWMHigh[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(1),
      O => \PWMHigh[13]_i_1__2_n_0\
    );
\PWMHigh[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(2),
      O => \PWMHigh[14]_i_1__2_n_0\
    );
\PWMHigh[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(3),
      O => \PWMHigh[15]_i_1__2_n_0\
    );
\PWMHigh[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(0),
      O => \PWMHigh[16]_i_1__2_n_0\
    );
\PWMHigh[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(1),
      O => \PWMHigh[17]_i_1__2_n_0\
    );
\PWMHigh[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(2),
      O => \PWMHigh[18]_i_1__2_n_0\
    );
\PWMHigh[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(3),
      O => \PWMHigh[19]_i_1__2_n_0\
    );
\PWMHigh[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_7,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(1),
      O => \PWMHigh[1]_i_1__2_n_0\
    );
\PWMHigh[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(0),
      O => \PWMHigh[20]_i_1__2_n_0\
    );
\PWMHigh[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(1),
      O => \PWMHigh[21]_i_1__2_n_0\
    );
\PWMHigh[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(2),
      O => \PWMHigh[22]_i_1__2_n_0\
    );
\PWMHigh[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(3),
      O => \PWMHigh[23]_i_1__2_n_0\
    );
\PWMHigh[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(0),
      O => \PWMHigh[24]_i_1__2_n_0\
    );
\PWMHigh[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(1),
      O => \PWMHigh[25]_i_1__2_n_0\
    );
\PWMHigh[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(2),
      O => \PWMHigh[26]_i_1__2_n_0\
    );
\PWMHigh[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(3),
      O => \PWMHigh[27]_i_1__2_n_0\
    );
\PWMHigh[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(0),
      O => \PWMHigh[28]_i_1__2_n_0\
    );
\PWMHigh[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(1),
      O => \PWMHigh[29]_i_1__2_n_0\
    );
\PWMHigh[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_6,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(2),
      O => \PWMHigh[2]_i_1__2_n_0\
    );
\PWMHigh[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(2),
      O => \PWMHigh[30]_i_1__2_n_0\
    );
\PWMHigh[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \PWMHigh[31]_i_1__2_n_0\
    );
\PWMHigh[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(3),
      O => \PWMHigh[31]_i_2__2_n_0\
    );
\PWMHigh[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_5,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(3),
      O => \PWMHigh[3]_i_1__2_n_0\
    );
\PWMHigh[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_4,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(0),
      O => \PWMHigh[4]_i_1__2_n_0\
    );
\PWMHigh[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(1),
      O => \PWMHigh[5]_i_1__2_n_0\
    );
\PWMHigh[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(2),
      O => \PWMHigh[6]_i_1__2_n_0\
    );
\PWMHigh[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(3),
      O => \PWMHigh[7]_i_1__2_n_0\
    );
\PWMHigh[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(0),
      O => \PWMHigh[8]_i_1__2_n_0\
    );
\PWMHigh[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(1),
      O => \PWMHigh[9]_i_1__2_n_0\
    );
\PWMHigh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[0]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[0]\,
      R => SR(0)
    );
\PWMHigh_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[10]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[10]\,
      R => SR(0)
    );
\PWMHigh_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[11]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[11]\,
      R => SR(0)
    );
\PWMHigh_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[12]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[12]\,
      R => SR(0)
    );
\PWMHigh_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[13]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[13]\,
      R => SR(0)
    );
\PWMHigh_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[14]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[14]\,
      R => SR(0)
    );
\PWMHigh_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[15]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[15]\,
      R => SR(0)
    );
\PWMHigh_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[16]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[16]\,
      R => SR(0)
    );
\PWMHigh_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[17]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[17]\,
      R => SR(0)
    );
\PWMHigh_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[18]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[18]\,
      R => SR(0)
    );
\PWMHigh_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[19]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[19]\,
      R => SR(0)
    );
\PWMHigh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[1]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[1]\,
      R => SR(0)
    );
\PWMHigh_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[20]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[20]\,
      R => SR(0)
    );
\PWMHigh_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[21]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[21]\,
      R => SR(0)
    );
\PWMHigh_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[22]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[22]\,
      R => SR(0)
    );
\PWMHigh_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[23]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[23]\,
      R => SR(0)
    );
\PWMHigh_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[24]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[24]\,
      R => SR(0)
    );
\PWMHigh_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[25]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[25]\,
      R => SR(0)
    );
\PWMHigh_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[26]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[26]\,
      R => SR(0)
    );
\PWMHigh_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[27]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[27]\,
      R => SR(0)
    );
\PWMHigh_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[28]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[28]\,
      R => SR(0)
    );
\PWMHigh_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[29]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[29]\,
      R => SR(0)
    );
\PWMHigh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[2]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[2]\,
      R => SR(0)
    );
\PWMHigh_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[30]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[30]\,
      R => SR(0)
    );
\PWMHigh_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[31]_i_2__2_n_0\,
      Q => \PWMHigh_reg_n_0_[31]\,
      R => SR(0)
    );
\PWMHigh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[3]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[3]\,
      R => SR(0)
    );
\PWMHigh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[4]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[4]\,
      R => SR(0)
    );
\PWMHigh_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[5]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[5]\,
      R => SR(0)
    );
\PWMHigh_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[6]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[6]\,
      R => SR(0)
    );
\PWMHigh_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[7]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[7]\,
      R => SR(0)
    );
\PWMHigh_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[8]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[8]\,
      R => SR(0)
    );
\PWMHigh_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__2_n_0\,
      D => \PWMHigh[9]_i_1__2_n_0\,
      Q => \PWMHigh_reg_n_0_[9]\,
      R => SR(0)
    );
\PWMLow[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(0),
      O => \PWMLow[0]_i_1__2_n_0\
    );
\PWMLow[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(10),
      O => \PWMLow[10]_i_1__2_n_0\
    );
\PWMLow[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(11),
      O => \PWMLow[11]_i_1__2_n_0\
    );
\PWMLow[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(12),
      O => \PWMLow[12]_i_1__2_n_0\
    );
\PWMLow[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(13),
      O => \PWMLow[13]_i_1__2_n_0\
    );
\PWMLow[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(14),
      O => \PWMLow[14]_i_1__2_n_0\
    );
\PWMLow[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(15),
      O => \PWMLow[15]_i_1__2_n_0\
    );
\PWMLow[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(16),
      O => \PWMLow[16]_i_1__2_n_0\
    );
\PWMLow[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(17),
      O => \PWMLow[17]_i_1__2_n_0\
    );
\PWMLow[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(18),
      O => \PWMLow[18]_i_1__2_n_0\
    );
\PWMLow[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(19),
      O => \PWMLow[19]_i_1__2_n_0\
    );
\PWMLow[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_7,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(1),
      O => \PWMLow[1]_i_1__2_n_0\
    );
\PWMLow[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(20),
      O => \PWMLow[20]_i_1__2_n_0\
    );
\PWMLow[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(21),
      O => \PWMLow[21]_i_1__2_n_0\
    );
\PWMLow[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(22),
      O => \PWMLow[22]_i_1__2_n_0\
    );
\PWMLow[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(23),
      O => \PWMLow[23]_i_1__2_n_0\
    );
\PWMLow[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(24),
      O => \PWMLow[24]_i_1__2_n_0\
    );
\PWMLow[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(25),
      O => \PWMLow[25]_i_1__2_n_0\
    );
\PWMLow[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(26),
      O => \PWMLow[26]_i_1__2_n_0\
    );
\PWMLow[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(27),
      O => \PWMLow[27]_i_1__2_n_0\
    );
\PWMLow[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(28),
      O => \PWMLow[28]_i_1__2_n_0\
    );
\PWMLow[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(29),
      O => \PWMLow[29]_i_1__2_n_0\
    );
\PWMLow[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_6,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(2),
      O => \PWMLow[2]_i_1__2_n_0\
    );
\PWMLow[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(30),
      O => \PWMLow[30]_i_1__2_n_0\
    );
\PWMLow[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => \PWMLow[31]_i_1__2_n_0\
    );
\PWMLow[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(31),
      O => \PWMLow[31]_i_2__2_n_0\
    );
\PWMLow[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_5,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(3),
      O => \PWMLow[3]_i_1__2_n_0\
    );
\PWMLow[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_4,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(4),
      O => \PWMLow[4]_i_1__2_n_0\
    );
\PWMLow[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(5),
      O => \PWMLow[5]_i_1__2_n_0\
    );
\PWMLow[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(6),
      O => \PWMLow[6]_i_1__2_n_0\
    );
\PWMLow[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(7),
      O => \PWMLow[7]_i_1__2_n_0\
    );
\PWMLow[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(8),
      O => \PWMLow[8]_i_1__2_n_0\
    );
\PWMLow[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(9),
      O => \PWMLow[9]_i_1__2_n_0\
    );
\PWMLow_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[0]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[0]\,
      R => SR(0)
    );
\PWMLow_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[10]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[10]\,
      R => SR(0)
    );
\PWMLow_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[11]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[11]\,
      R => SR(0)
    );
\PWMLow_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[12]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[12]\,
      R => SR(0)
    );
\PWMLow_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[13]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[13]\,
      R => SR(0)
    );
\PWMLow_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[14]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[14]\,
      R => SR(0)
    );
\PWMLow_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[15]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[15]\,
      R => SR(0)
    );
\PWMLow_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[16]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[16]\,
      R => SR(0)
    );
\PWMLow_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[17]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[17]\,
      R => SR(0)
    );
\PWMLow_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[18]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[18]\,
      R => SR(0)
    );
\PWMLow_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[19]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[19]\,
      R => SR(0)
    );
\PWMLow_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[1]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[1]\,
      R => SR(0)
    );
\PWMLow_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[20]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[20]\,
      R => SR(0)
    );
\PWMLow_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[21]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[21]\,
      R => SR(0)
    );
\PWMLow_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[22]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[22]\,
      R => SR(0)
    );
\PWMLow_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[23]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[23]\,
      R => SR(0)
    );
\PWMLow_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[24]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[24]\,
      R => SR(0)
    );
\PWMLow_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[25]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[25]\,
      R => SR(0)
    );
\PWMLow_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[26]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[26]\,
      R => SR(0)
    );
\PWMLow_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[27]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[27]\,
      R => SR(0)
    );
\PWMLow_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[28]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[28]\,
      R => SR(0)
    );
\PWMLow_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[29]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[29]\,
      R => SR(0)
    );
\PWMLow_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[2]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[2]\,
      R => SR(0)
    );
\PWMLow_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[30]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[30]\,
      R => SR(0)
    );
\PWMLow_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[31]_i_2__2_n_0\,
      Q => \PWMLow_reg_n_0_[31]\,
      R => SR(0)
    );
\PWMLow_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[3]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[3]\,
      R => SR(0)
    );
\PWMLow_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[4]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[4]\,
      R => SR(0)
    );
\PWMLow_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[5]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[5]\,
      R => SR(0)
    );
\PWMLow_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[6]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[6]\,
      R => SR(0)
    );
\PWMLow_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[7]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[7]\,
      R => SR(0)
    );
\PWMLow_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[8]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[8]\,
      R => SR(0)
    );
\PWMLow_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__2_n_0\,
      D => \PWMLow[9]_i_1__2_n_0\,
      Q => \PWMLow_reg_n_0_[9]\,
      R => SR(0)
    );
\highCount_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \PWMCount_reg[31]\(7),
      O => \PWMHigh_reg[7]_0\(3)
    );
\highCount_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \PWMCount_reg[31]\(6),
      O => \PWMHigh_reg[7]_0\(2)
    );
\highCount_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \PWMCount_reg[31]\(5),
      O => \PWMHigh_reg[7]_0\(1)
    );
\highCount_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \PWMCount_reg[31]\(4),
      O => \PWMHigh_reg[7]_0\(0)
    );
\highCount_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \PWMCount_reg[31]\(11),
      O => \PWMHigh_reg[11]_0\(3)
    );
\highCount_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \PWMCount_reg[31]\(10),
      O => \PWMHigh_reg[11]_0\(2)
    );
\highCount_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \PWMCount_reg[31]\(9),
      O => \PWMHigh_reg[11]_0\(1)
    );
\highCount_carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \PWMCount_reg[31]\(8),
      O => \PWMHigh_reg[11]_0\(0)
    );
\highCount_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \PWMCount_reg[31]\(15),
      O => \PWMHigh_reg[15]_0\(3)
    );
\highCount_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \PWMCount_reg[31]\(14),
      O => \PWMHigh_reg[15]_0\(2)
    );
\highCount_carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \PWMCount_reg[31]\(13),
      O => \PWMHigh_reg[15]_0\(1)
    );
\highCount_carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \PWMCount_reg[31]\(12),
      O => \PWMHigh_reg[15]_0\(0)
    );
\highCount_carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => \PWMCount_reg[31]\(19),
      O => \PWMHigh_reg[19]_0\(3)
    );
\highCount_carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => \PWMCount_reg[31]\(18),
      O => \PWMHigh_reg[19]_0\(2)
    );
\highCount_carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => \PWMCount_reg[31]\(17),
      O => \PWMHigh_reg[19]_0\(1)
    );
\highCount_carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => \PWMCount_reg[31]\(16),
      O => \PWMHigh_reg[19]_0\(0)
    );
\highCount_carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => \PWMCount_reg[31]\(23),
      O => \PWMHigh_reg[23]_0\(3)
    );
\highCount_carry__4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => \PWMCount_reg[31]\(22),
      O => \PWMHigh_reg[23]_0\(2)
    );
\highCount_carry__4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => \PWMCount_reg[31]\(21),
      O => \PWMHigh_reg[23]_0\(1)
    );
\highCount_carry__4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => \PWMCount_reg[31]\(20),
      O => \PWMHigh_reg[23]_0\(0)
    );
\highCount_carry__5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(27),
      I1 => \PWMCount_reg[31]\(27),
      O => \PWMHigh_reg[27]_0\(3)
    );
\highCount_carry__5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(26),
      I1 => \PWMCount_reg[31]\(26),
      O => \PWMHigh_reg[27]_0\(2)
    );
\highCount_carry__5_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => \PWMCount_reg[31]\(25),
      O => \PWMHigh_reg[27]_0\(1)
    );
\highCount_carry__5_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(24),
      I1 => \PWMCount_reg[31]\(24),
      O => \PWMHigh_reg[27]_0\(0)
    );
\highCount_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(31),
      I1 => \PWMCount_reg[31]\(31),
      O => S(3)
    );
\highCount_carry__6_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(30),
      I1 => \PWMCount_reg[31]\(30),
      O => S(2)
    );
\highCount_carry__6_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(29),
      I1 => \PWMCount_reg[31]\(29),
      O => S(1)
    );
\highCount_carry__6_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(28),
      I1 => \PWMCount_reg[31]\(28),
      O => S(0)
    );
\highCount_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \PWMCount_reg[31]\(3),
      O => \PWMHigh_reg[3]_0\(3)
    );
\highCount_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \PWMCount_reg[31]\(2),
      O => \PWMHigh_reg[3]_0\(2)
    );
\highCount_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \PWMCount_reg[31]\(1),
      O => \PWMHigh_reg[3]_0\(1)
    );
\highCount_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \PWMCount_reg[31]\(0),
      O => \PWMHigh_reg[3]_0\(0)
    );
nextPWMHigh0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMHigh0_carry_n_0,
      CO(2) => nextPWMHigh0_carry_n_1,
      CO(1) => nextPWMHigh0_carry_n_2,
      CO(0) => nextPWMHigh0_carry_n_3,
      CYINIT => \PWMHigh_reg_n_0_[0]\,
      DI(3) => \PWMHigh_reg_n_0_[4]\,
      DI(2) => \PWMHigh_reg_n_0_[3]\,
      DI(1) => \PWMHigh_reg_n_0_[2]\,
      DI(0) => \PWMHigh_reg_n_0_[1]\,
      O(3) => nextPWMHigh0_carry_n_4,
      O(2) => nextPWMHigh0_carry_n_5,
      O(1) => nextPWMHigh0_carry_n_6,
      O(0) => nextPWMHigh0_carry_n_7,
      S(3) => \nextPWMHigh0_carry_i_1__2_n_0\,
      S(2) => \nextPWMHigh0_carry_i_2__2_n_0\,
      S(1) => \nextPWMHigh0_carry_i_3__2_n_0\,
      S(0) => \nextPWMHigh0_carry_i_4__2_n_0\
    );
\nextPWMHigh0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMHigh0_carry_n_0,
      CO(3) => \nextPWMHigh0_carry__0_n_0\,
      CO(2) => \nextPWMHigh0_carry__0_n_1\,
      CO(1) => \nextPWMHigh0_carry__0_n_2\,
      CO(0) => \nextPWMHigh0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[8]\,
      DI(2) => \PWMHigh_reg_n_0_[7]\,
      DI(1) => \PWMHigh_reg_n_0_[6]\,
      DI(0) => \PWMHigh_reg_n_0_[5]\,
      O(3) => \nextPWMHigh0_carry__0_n_4\,
      O(2) => \nextPWMHigh0_carry__0_n_5\,
      O(1) => \nextPWMHigh0_carry__0_n_6\,
      O(0) => \nextPWMHigh0_carry__0_n_7\,
      S(3) => \nextPWMHigh0_carry__0_i_1__2_n_0\,
      S(2) => \nextPWMHigh0_carry__0_i_2__2_n_0\,
      S(1) => \nextPWMHigh0_carry__0_i_3__2_n_0\,
      S(0) => \nextPWMHigh0_carry__0_i_4__2_n_0\
    );
\nextPWMHigh0_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[8]\,
      O => \nextPWMHigh0_carry__0_i_1__2_n_0\
    );
\nextPWMHigh0_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[7]\,
      O => \nextPWMHigh0_carry__0_i_2__2_n_0\
    );
\nextPWMHigh0_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[6]\,
      O => \nextPWMHigh0_carry__0_i_3__2_n_0\
    );
\nextPWMHigh0_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[5]\,
      O => \nextPWMHigh0_carry__0_i_4__2_n_0\
    );
\nextPWMHigh0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__0_n_0\,
      CO(3) => \nextPWMHigh0_carry__1_n_0\,
      CO(2) => \nextPWMHigh0_carry__1_n_1\,
      CO(1) => \nextPWMHigh0_carry__1_n_2\,
      CO(0) => \nextPWMHigh0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[12]\,
      DI(2) => \PWMHigh_reg_n_0_[11]\,
      DI(1) => \PWMHigh_reg_n_0_[10]\,
      DI(0) => \PWMHigh_reg_n_0_[9]\,
      O(3) => \nextPWMHigh0_carry__1_n_4\,
      O(2) => \nextPWMHigh0_carry__1_n_5\,
      O(1) => \nextPWMHigh0_carry__1_n_6\,
      O(0) => \nextPWMHigh0_carry__1_n_7\,
      S(3) => \nextPWMHigh0_carry__1_i_1__2_n_0\,
      S(2) => \nextPWMHigh0_carry__1_i_2__2_n_0\,
      S(1) => \nextPWMHigh0_carry__1_i_3__2_n_0\,
      S(0) => \nextPWMHigh0_carry__1_i_4__2_n_0\
    );
\nextPWMHigh0_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[12]\,
      O => \nextPWMHigh0_carry__1_i_1__2_n_0\
    );
\nextPWMHigh0_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[11]\,
      O => \nextPWMHigh0_carry__1_i_2__2_n_0\
    );
\nextPWMHigh0_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      O => \nextPWMHigh0_carry__1_i_3__2_n_0\
    );
\nextPWMHigh0_carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[9]\,
      O => \nextPWMHigh0_carry__1_i_4__2_n_0\
    );
\nextPWMHigh0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__1_n_0\,
      CO(3) => \nextPWMHigh0_carry__2_n_0\,
      CO(2) => \nextPWMHigh0_carry__2_n_1\,
      CO(1) => \nextPWMHigh0_carry__2_n_2\,
      CO(0) => \nextPWMHigh0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[16]\,
      DI(2) => \PWMHigh_reg_n_0_[15]\,
      DI(1) => \PWMHigh_reg_n_0_[14]\,
      DI(0) => \PWMHigh_reg_n_0_[13]\,
      O(3) => \nextPWMHigh0_carry__2_n_4\,
      O(2) => \nextPWMHigh0_carry__2_n_5\,
      O(1) => \nextPWMHigh0_carry__2_n_6\,
      O(0) => \nextPWMHigh0_carry__2_n_7\,
      S(3) => \nextPWMHigh0_carry__2_i_1__2_n_0\,
      S(2) => \nextPWMHigh0_carry__2_i_2__2_n_0\,
      S(1) => \nextPWMHigh0_carry__2_i_3__2_n_0\,
      S(0) => \nextPWMHigh0_carry__2_i_4__2_n_0\
    );
\nextPWMHigh0_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      O => \nextPWMHigh0_carry__2_i_1__2_n_0\
    );
\nextPWMHigh0_carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[15]\,
      O => \nextPWMHigh0_carry__2_i_2__2_n_0\
    );
\nextPWMHigh0_carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[14]\,
      O => \nextPWMHigh0_carry__2_i_3__2_n_0\
    );
\nextPWMHigh0_carry__2_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[13]\,
      O => \nextPWMHigh0_carry__2_i_4__2_n_0\
    );
\nextPWMHigh0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__2_n_0\,
      CO(3) => \nextPWMHigh0_carry__3_n_0\,
      CO(2) => \nextPWMHigh0_carry__3_n_1\,
      CO(1) => \nextPWMHigh0_carry__3_n_2\,
      CO(0) => \nextPWMHigh0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[20]\,
      DI(2) => \PWMHigh_reg_n_0_[19]\,
      DI(1) => \PWMHigh_reg_n_0_[18]\,
      DI(0) => \PWMHigh_reg_n_0_[17]\,
      O(3) => \nextPWMHigh0_carry__3_n_4\,
      O(2) => \nextPWMHigh0_carry__3_n_5\,
      O(1) => \nextPWMHigh0_carry__3_n_6\,
      O(0) => \nextPWMHigh0_carry__3_n_7\,
      S(3) => \nextPWMHigh0_carry__3_i_1__2_n_0\,
      S(2) => \nextPWMHigh0_carry__3_i_2__2_n_0\,
      S(1) => \nextPWMHigh0_carry__3_i_3__2_n_0\,
      S(0) => \nextPWMHigh0_carry__3_i_4__2_n_0\
    );
\nextPWMHigh0_carry__3_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[20]\,
      O => \nextPWMHigh0_carry__3_i_1__2_n_0\
    );
\nextPWMHigh0_carry__3_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[19]\,
      O => \nextPWMHigh0_carry__3_i_2__2_n_0\
    );
\nextPWMHigh0_carry__3_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[18]\,
      O => \nextPWMHigh0_carry__3_i_3__2_n_0\
    );
\nextPWMHigh0_carry__3_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[17]\,
      O => \nextPWMHigh0_carry__3_i_4__2_n_0\
    );
\nextPWMHigh0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__3_n_0\,
      CO(3) => \nextPWMHigh0_carry__4_n_0\,
      CO(2) => \nextPWMHigh0_carry__4_n_1\,
      CO(1) => \nextPWMHigh0_carry__4_n_2\,
      CO(0) => \nextPWMHigh0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[24]\,
      DI(2) => \PWMHigh_reg_n_0_[23]\,
      DI(1) => \PWMHigh_reg_n_0_[22]\,
      DI(0) => \PWMHigh_reg_n_0_[21]\,
      O(3) => \nextPWMHigh0_carry__4_n_4\,
      O(2) => \nextPWMHigh0_carry__4_n_5\,
      O(1) => \nextPWMHigh0_carry__4_n_6\,
      O(0) => \nextPWMHigh0_carry__4_n_7\,
      S(3) => \nextPWMHigh0_carry__4_i_1__2_n_0\,
      S(2) => \nextPWMHigh0_carry__4_i_2__2_n_0\,
      S(1) => \nextPWMHigh0_carry__4_i_3__2_n_0\,
      S(0) => \nextPWMHigh0_carry__4_i_4__2_n_0\
    );
\nextPWMHigh0_carry__4_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[24]\,
      O => \nextPWMHigh0_carry__4_i_1__2_n_0\
    );
\nextPWMHigh0_carry__4_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[23]\,
      O => \nextPWMHigh0_carry__4_i_2__2_n_0\
    );
\nextPWMHigh0_carry__4_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      O => \nextPWMHigh0_carry__4_i_3__2_n_0\
    );
\nextPWMHigh0_carry__4_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[21]\,
      O => \nextPWMHigh0_carry__4_i_4__2_n_0\
    );
\nextPWMHigh0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__4_n_0\,
      CO(3) => \nextPWMHigh0_carry__5_n_0\,
      CO(2) => \nextPWMHigh0_carry__5_n_1\,
      CO(1) => \nextPWMHigh0_carry__5_n_2\,
      CO(0) => \nextPWMHigh0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[28]\,
      DI(2) => \PWMHigh_reg_n_0_[27]\,
      DI(1) => \PWMHigh_reg_n_0_[26]\,
      DI(0) => \PWMHigh_reg_n_0_[25]\,
      O(3) => \nextPWMHigh0_carry__5_n_4\,
      O(2) => \nextPWMHigh0_carry__5_n_5\,
      O(1) => \nextPWMHigh0_carry__5_n_6\,
      O(0) => \nextPWMHigh0_carry__5_n_7\,
      S(3) => \nextPWMHigh0_carry__5_i_1__2_n_0\,
      S(2) => \nextPWMHigh0_carry__5_i_2__2_n_0\,
      S(1) => \nextPWMHigh0_carry__5_i_3__2_n_0\,
      S(0) => \nextPWMHigh0_carry__5_i_4__2_n_0\
    );
\nextPWMHigh0_carry__5_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      O => \nextPWMHigh0_carry__5_i_1__2_n_0\
    );
\nextPWMHigh0_carry__5_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[27]\,
      O => \nextPWMHigh0_carry__5_i_2__2_n_0\
    );
\nextPWMHigh0_carry__5_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[26]\,
      O => \nextPWMHigh0_carry__5_i_3__2_n_0\
    );
\nextPWMHigh0_carry__5_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[25]\,
      O => \nextPWMHigh0_carry__5_i_4__2_n_0\
    );
\nextPWMHigh0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMHigh0_carry__6_n_2\,
      CO(0) => \nextPWMHigh0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMHigh_reg_n_0_[30]\,
      DI(0) => \PWMHigh_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMHigh0_carry__6_n_5\,
      O(1) => \nextPWMHigh0_carry__6_n_6\,
      O(0) => \nextPWMHigh0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMHigh0_carry__6_i_1__2_n_0\,
      S(1) => \nextPWMHigh0_carry__6_i_2__2_n_0\,
      S(0) => \nextPWMHigh0_carry__6_i_3__2_n_0\
    );
\nextPWMHigh0_carry__6_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[31]\,
      O => \nextPWMHigh0_carry__6_i_1__2_n_0\
    );
\nextPWMHigh0_carry__6_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[30]\,
      O => \nextPWMHigh0_carry__6_i_2__2_n_0\
    );
\nextPWMHigh0_carry__6_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[29]\,
      O => \nextPWMHigh0_carry__6_i_3__2_n_0\
    );
\nextPWMHigh0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      O => \nextPWMHigh0_carry_i_1__2_n_0\
    );
\nextPWMHigh0_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[3]\,
      O => \nextPWMHigh0_carry_i_2__2_n_0\
    );
\nextPWMHigh0_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[2]\,
      O => \nextPWMHigh0_carry_i_3__2_n_0\
    );
\nextPWMHigh0_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[1]\,
      O => \nextPWMHigh0_carry_i_4__2_n_0\
    );
nextPWMLow0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMLow0_carry_n_0,
      CO(2) => nextPWMLow0_carry_n_1,
      CO(1) => nextPWMLow0_carry_n_2,
      CO(0) => nextPWMLow0_carry_n_3,
      CYINIT => \PWMLow_reg_n_0_[0]\,
      DI(3) => \PWMLow_reg_n_0_[4]\,
      DI(2) => \PWMLow_reg_n_0_[3]\,
      DI(1) => \PWMLow_reg_n_0_[2]\,
      DI(0) => \PWMLow_reg_n_0_[1]\,
      O(3) => nextPWMLow0_carry_n_4,
      O(2) => nextPWMLow0_carry_n_5,
      O(1) => nextPWMLow0_carry_n_6,
      O(0) => nextPWMLow0_carry_n_7,
      S(3) => \nextPWMLow0_carry_i_1__2_n_0\,
      S(2) => \nextPWMLow0_carry_i_2__2_n_0\,
      S(1) => \nextPWMLow0_carry_i_3__2_n_0\,
      S(0) => \nextPWMLow0_carry_i_4__2_n_0\
    );
\nextPWMLow0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMLow0_carry_n_0,
      CO(3) => \nextPWMLow0_carry__0_n_0\,
      CO(2) => \nextPWMLow0_carry__0_n_1\,
      CO(1) => \nextPWMLow0_carry__0_n_2\,
      CO(0) => \nextPWMLow0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[8]\,
      DI(2) => \PWMLow_reg_n_0_[7]\,
      DI(1) => \PWMLow_reg_n_0_[6]\,
      DI(0) => \PWMLow_reg_n_0_[5]\,
      O(3) => \nextPWMLow0_carry__0_n_4\,
      O(2) => \nextPWMLow0_carry__0_n_5\,
      O(1) => \nextPWMLow0_carry__0_n_6\,
      O(0) => \nextPWMLow0_carry__0_n_7\,
      S(3) => \nextPWMLow0_carry__0_i_1__2_n_0\,
      S(2) => \nextPWMLow0_carry__0_i_2__2_n_0\,
      S(1) => \nextPWMLow0_carry__0_i_3__2_n_0\,
      S(0) => \nextPWMLow0_carry__0_i_4__2_n_0\
    );
\nextPWMLow0_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[8]\,
      O => \nextPWMLow0_carry__0_i_1__2_n_0\
    );
\nextPWMLow0_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[7]\,
      O => \nextPWMLow0_carry__0_i_2__2_n_0\
    );
\nextPWMLow0_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[6]\,
      O => \nextPWMLow0_carry__0_i_3__2_n_0\
    );
\nextPWMLow0_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[5]\,
      O => \nextPWMLow0_carry__0_i_4__2_n_0\
    );
\nextPWMLow0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__0_n_0\,
      CO(3) => \nextPWMLow0_carry__1_n_0\,
      CO(2) => \nextPWMLow0_carry__1_n_1\,
      CO(1) => \nextPWMLow0_carry__1_n_2\,
      CO(0) => \nextPWMLow0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[12]\,
      DI(2) => \PWMLow_reg_n_0_[11]\,
      DI(1) => \PWMLow_reg_n_0_[10]\,
      DI(0) => \PWMLow_reg_n_0_[9]\,
      O(3) => \nextPWMLow0_carry__1_n_4\,
      O(2) => \nextPWMLow0_carry__1_n_5\,
      O(1) => \nextPWMLow0_carry__1_n_6\,
      O(0) => \nextPWMLow0_carry__1_n_7\,
      S(3) => \nextPWMLow0_carry__1_i_1__2_n_0\,
      S(2) => \nextPWMLow0_carry__1_i_2__2_n_0\,
      S(1) => \nextPWMLow0_carry__1_i_3__2_n_0\,
      S(0) => \nextPWMLow0_carry__1_i_4__2_n_0\
    );
\nextPWMLow0_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[12]\,
      O => \nextPWMLow0_carry__1_i_1__2_n_0\
    );
\nextPWMLow0_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[11]\,
      O => \nextPWMLow0_carry__1_i_2__2_n_0\
    );
\nextPWMLow0_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      O => \nextPWMLow0_carry__1_i_3__2_n_0\
    );
\nextPWMLow0_carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[9]\,
      O => \nextPWMLow0_carry__1_i_4__2_n_0\
    );
\nextPWMLow0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__1_n_0\,
      CO(3) => \nextPWMLow0_carry__2_n_0\,
      CO(2) => \nextPWMLow0_carry__2_n_1\,
      CO(1) => \nextPWMLow0_carry__2_n_2\,
      CO(0) => \nextPWMLow0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[16]\,
      DI(2) => \PWMLow_reg_n_0_[15]\,
      DI(1) => \PWMLow_reg_n_0_[14]\,
      DI(0) => \PWMLow_reg_n_0_[13]\,
      O(3) => \nextPWMLow0_carry__2_n_4\,
      O(2) => \nextPWMLow0_carry__2_n_5\,
      O(1) => \nextPWMLow0_carry__2_n_6\,
      O(0) => \nextPWMLow0_carry__2_n_7\,
      S(3) => \nextPWMLow0_carry__2_i_1__2_n_0\,
      S(2) => \nextPWMLow0_carry__2_i_2__2_n_0\,
      S(1) => \nextPWMLow0_carry__2_i_3__2_n_0\,
      S(0) => \nextPWMLow0_carry__2_i_4__2_n_0\
    );
\nextPWMLow0_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      O => \nextPWMLow0_carry__2_i_1__2_n_0\
    );
\nextPWMLow0_carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[15]\,
      O => \nextPWMLow0_carry__2_i_2__2_n_0\
    );
\nextPWMLow0_carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[14]\,
      O => \nextPWMLow0_carry__2_i_3__2_n_0\
    );
\nextPWMLow0_carry__2_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[13]\,
      O => \nextPWMLow0_carry__2_i_4__2_n_0\
    );
\nextPWMLow0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__2_n_0\,
      CO(3) => \nextPWMLow0_carry__3_n_0\,
      CO(2) => \nextPWMLow0_carry__3_n_1\,
      CO(1) => \nextPWMLow0_carry__3_n_2\,
      CO(0) => \nextPWMLow0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[20]\,
      DI(2) => \PWMLow_reg_n_0_[19]\,
      DI(1) => \PWMLow_reg_n_0_[18]\,
      DI(0) => \PWMLow_reg_n_0_[17]\,
      O(3) => \nextPWMLow0_carry__3_n_4\,
      O(2) => \nextPWMLow0_carry__3_n_5\,
      O(1) => \nextPWMLow0_carry__3_n_6\,
      O(0) => \nextPWMLow0_carry__3_n_7\,
      S(3) => \nextPWMLow0_carry__3_i_1__2_n_0\,
      S(2) => \nextPWMLow0_carry__3_i_2__2_n_0\,
      S(1) => \nextPWMLow0_carry__3_i_3__2_n_0\,
      S(0) => \nextPWMLow0_carry__3_i_4__2_n_0\
    );
\nextPWMLow0_carry__3_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[20]\,
      O => \nextPWMLow0_carry__3_i_1__2_n_0\
    );
\nextPWMLow0_carry__3_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[19]\,
      O => \nextPWMLow0_carry__3_i_2__2_n_0\
    );
\nextPWMLow0_carry__3_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[18]\,
      O => \nextPWMLow0_carry__3_i_3__2_n_0\
    );
\nextPWMLow0_carry__3_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[17]\,
      O => \nextPWMLow0_carry__3_i_4__2_n_0\
    );
\nextPWMLow0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__3_n_0\,
      CO(3) => \nextPWMLow0_carry__4_n_0\,
      CO(2) => \nextPWMLow0_carry__4_n_1\,
      CO(1) => \nextPWMLow0_carry__4_n_2\,
      CO(0) => \nextPWMLow0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[24]\,
      DI(2) => \PWMLow_reg_n_0_[23]\,
      DI(1) => \PWMLow_reg_n_0_[22]\,
      DI(0) => \PWMLow_reg_n_0_[21]\,
      O(3) => \nextPWMLow0_carry__4_n_4\,
      O(2) => \nextPWMLow0_carry__4_n_5\,
      O(1) => \nextPWMLow0_carry__4_n_6\,
      O(0) => \nextPWMLow0_carry__4_n_7\,
      S(3) => \nextPWMLow0_carry__4_i_1__2_n_0\,
      S(2) => \nextPWMLow0_carry__4_i_2__2_n_0\,
      S(1) => \nextPWMLow0_carry__4_i_3__2_n_0\,
      S(0) => \nextPWMLow0_carry__4_i_4__2_n_0\
    );
\nextPWMLow0_carry__4_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[24]\,
      O => \nextPWMLow0_carry__4_i_1__2_n_0\
    );
\nextPWMLow0_carry__4_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[23]\,
      O => \nextPWMLow0_carry__4_i_2__2_n_0\
    );
\nextPWMLow0_carry__4_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      O => \nextPWMLow0_carry__4_i_3__2_n_0\
    );
\nextPWMLow0_carry__4_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[21]\,
      O => \nextPWMLow0_carry__4_i_4__2_n_0\
    );
\nextPWMLow0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__4_n_0\,
      CO(3) => \nextPWMLow0_carry__5_n_0\,
      CO(2) => \nextPWMLow0_carry__5_n_1\,
      CO(1) => \nextPWMLow0_carry__5_n_2\,
      CO(0) => \nextPWMLow0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[28]\,
      DI(2) => \PWMLow_reg_n_0_[27]\,
      DI(1) => \PWMLow_reg_n_0_[26]\,
      DI(0) => \PWMLow_reg_n_0_[25]\,
      O(3) => \nextPWMLow0_carry__5_n_4\,
      O(2) => \nextPWMLow0_carry__5_n_5\,
      O(1) => \nextPWMLow0_carry__5_n_6\,
      O(0) => \nextPWMLow0_carry__5_n_7\,
      S(3) => \nextPWMLow0_carry__5_i_1__2_n_0\,
      S(2) => \nextPWMLow0_carry__5_i_2__2_n_0\,
      S(1) => \nextPWMLow0_carry__5_i_3__2_n_0\,
      S(0) => \nextPWMLow0_carry__5_i_4__2_n_0\
    );
\nextPWMLow0_carry__5_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      O => \nextPWMLow0_carry__5_i_1__2_n_0\
    );
\nextPWMLow0_carry__5_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[27]\,
      O => \nextPWMLow0_carry__5_i_2__2_n_0\
    );
\nextPWMLow0_carry__5_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[26]\,
      O => \nextPWMLow0_carry__5_i_3__2_n_0\
    );
\nextPWMLow0_carry__5_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[25]\,
      O => \nextPWMLow0_carry__5_i_4__2_n_0\
    );
\nextPWMLow0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMLow0_carry__6_n_2\,
      CO(0) => \nextPWMLow0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMLow_reg_n_0_[30]\,
      DI(0) => \PWMLow_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMLow0_carry__6_n_5\,
      O(1) => \nextPWMLow0_carry__6_n_6\,
      O(0) => \nextPWMLow0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMLow0_carry__6_i_1__2_n_0\,
      S(1) => \nextPWMLow0_carry__6_i_2__2_n_0\,
      S(0) => \nextPWMLow0_carry__6_i_3__2_n_0\
    );
\nextPWMLow0_carry__6_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[31]\,
      O => \nextPWMLow0_carry__6_i_1__2_n_0\
    );
\nextPWMLow0_carry__6_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[30]\,
      O => \nextPWMLow0_carry__6_i_2__2_n_0\
    );
\nextPWMLow0_carry__6_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[29]\,
      O => \nextPWMLow0_carry__6_i_3__2_n_0\
    );
\nextPWMLow0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      O => \nextPWMLow0_carry_i_1__2_n_0\
    );
\nextPWMLow0_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[3]\,
      O => \nextPWMLow0_carry_i_2__2_n_0\
    );
\nextPWMLow0_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[2]\,
      O => \nextPWMLow0_carry_i_3__2_n_0\
    );
\nextPWMLow0_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      O => \nextPWMLow0_carry_i_4__2_n_0\
    );
\pwm[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F020"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(2),
      O => pwm(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F150E150A"
    )
        port map (
      I0 => \state[1]_i_2__2_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[0]_i_2__2_n_0\,
      I5 => \state[1]_i_3__2_n_0\,
      O => \state[0]_i_1__2_n_0\
    );
\state[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"46"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      O => \state[0]_i_2__2_n_0\
    );
\state[1]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      I1 => \PWMHigh_reg_n_0_[23]\,
      I2 => \PWMHigh_reg_n_0_[20]\,
      I3 => \PWMHigh_reg_n_0_[21]\,
      I4 => \PWMHigh_reg_n_0_[25]\,
      I5 => \PWMHigh_reg_n_0_[24]\,
      O => \state[1]_i_10__2_n_0\
    );
\state[1]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      I1 => \PWMHigh_reg_n_0_[29]\,
      I2 => \PWMHigh_reg_n_0_[26]\,
      I3 => \PWMHigh_reg_n_0_[27]\,
      I4 => \PWMHigh_reg_n_0_[31]\,
      I5 => \PWMHigh_reg_n_0_[30]\,
      O => \state[1]_i_11__2_n_0\
    );
\state[1]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      I1 => \PWMHigh_reg_n_0_[17]\,
      I2 => \PWMHigh_reg_n_0_[14]\,
      I3 => \PWMHigh_reg_n_0_[15]\,
      I4 => \PWMHigh_reg_n_0_[19]\,
      I5 => \PWMHigh_reg_n_0_[18]\,
      O => \state[1]_i_12__2_n_0\
    );
\state[1]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      I1 => \PWMHigh_reg_n_0_[11]\,
      I2 => \PWMHigh_reg_n_0_[8]\,
      I3 => \PWMHigh_reg_n_0_[9]\,
      I4 => \PWMHigh_reg_n_0_[13]\,
      I5 => \PWMHigh_reg_n_0_[12]\,
      O => \state[1]_i_13__2_n_0\
    );
\state[1]_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \PWMHigh_reg_n_0_[1]\,
      I3 => s00_axi_aresetn,
      O => \state[1]_i_14__2_n_0\
    );
\state[1]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      I1 => \PWMHigh_reg_n_0_[5]\,
      I2 => \PWMHigh_reg_n_0_[2]\,
      I3 => \PWMHigh_reg_n_0_[3]\,
      I4 => \PWMHigh_reg_n_0_[7]\,
      I5 => \PWMHigh_reg_n_0_[6]\,
      O => \state[1]_i_15__2_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001A50"
    )
        port map (
      I0 => \state[1]_i_2__2_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[1]_i_3__2_n_0\,
      O => \state[1]_i_1__2_n_0\
    );
\state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_4__2_n_0\,
      I1 => \state[1]_i_5__2_n_0\,
      I2 => \state[1]_i_6__2_n_0\,
      I3 => \state[1]_i_7__2_n_0\,
      I4 => \state[1]_i_8__2_n_0\,
      I5 => \state[1]_i_9__2_n_0\,
      O => \state[1]_i_2__2_n_0\
    );
\state[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_10__2_n_0\,
      I1 => \state[1]_i_11__2_n_0\,
      I2 => \state[1]_i_12__2_n_0\,
      I3 => \state[1]_i_13__2_n_0\,
      I4 => \state[1]_i_14__2_n_0\,
      I5 => \state[1]_i_15__2_n_0\,
      O => \state[1]_i_3__2_n_0\
    );
\state[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      I1 => \PWMLow_reg_n_0_[23]\,
      I2 => \PWMLow_reg_n_0_[20]\,
      I3 => \PWMLow_reg_n_0_[21]\,
      I4 => \PWMLow_reg_n_0_[25]\,
      I5 => \PWMLow_reg_n_0_[24]\,
      O => \state[1]_i_4__2_n_0\
    );
\state[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      I1 => \PWMLow_reg_n_0_[29]\,
      I2 => \PWMLow_reg_n_0_[26]\,
      I3 => \PWMLow_reg_n_0_[27]\,
      I4 => \PWMLow_reg_n_0_[31]\,
      I5 => \PWMLow_reg_n_0_[30]\,
      O => \state[1]_i_5__2_n_0\
    );
\state[1]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      I1 => \PWMLow_reg_n_0_[17]\,
      I2 => \PWMLow_reg_n_0_[14]\,
      I3 => \PWMLow_reg_n_0_[15]\,
      I4 => \PWMLow_reg_n_0_[19]\,
      I5 => \PWMLow_reg_n_0_[18]\,
      O => \state[1]_i_6__2_n_0\
    );
\state[1]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      I1 => \PWMLow_reg_n_0_[11]\,
      I2 => \PWMLow_reg_n_0_[8]\,
      I3 => \PWMLow_reg_n_0_[9]\,
      I4 => \PWMLow_reg_n_0_[13]\,
      I5 => \PWMLow_reg_n_0_[12]\,
      O => \state[1]_i_7__2_n_0\
    );
\state[1]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      I1 => \PWMLow_reg_n_0_[0]\,
      I2 => s00_axi_aresetn,
      I3 => \state_reg_n_0_[1]\,
      O => \state[1]_i_8__2_n_0\
    );
\state[1]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      I1 => \PWMLow_reg_n_0_[5]\,
      I2 => \PWMLow_reg_n_0_[2]\,
      I3 => \PWMLow_reg_n_0_[3]\,
      I4 => \PWMLow_reg_n_0_[7]\,
      I5 => \PWMLow_reg_n_0_[6]\,
      O => \state[1]_i_9__2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1__2_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1__2_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_11 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \PWMCount_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    nextPWMCount : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \slv_reg0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \PWMCount_reg[0]\ : in STD_LOGIC;
    \countCycle_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_11 : entity is "pwm";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_11 is
  signal \FSM_sequential_state[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[9]\ : STD_LOGIC;
  signal \PWMLow[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \PWMLow[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[9]\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal nextPWMHigh0_carry_n_0 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_1 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_2 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_3 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_4 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_5 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_6 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_7 : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal nextPWMLow0_carry_n_0 : STD_LOGIC;
  signal nextPWMLow0_carry_n_1 : STD_LOGIC;
  signal nextPWMLow0_carry_n_2 : STD_LOGIC;
  signal nextPWMLow0_carry_n_3 : STD_LOGIC;
  signal nextPWMLow0_carry_n_4 : STD_LOGIC;
  signal nextPWMLow0_carry_n_5 : STD_LOGIC;
  signal nextPWMLow0_carry_n_6 : STD_LOGIC;
  signal nextPWMLow0_carry_n_7 : STD_LOGIC;
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_10__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_11__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_12__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_13__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_14__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_15__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_8__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_9__1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \PWMHigh[0]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \PWMHigh[10]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \PWMHigh[11]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \PWMHigh[12]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \PWMHigh[13]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \PWMHigh[14]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \PWMHigh[15]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \PWMHigh[16]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \PWMHigh[17]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \PWMHigh[18]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \PWMHigh[19]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \PWMHigh[20]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \PWMHigh[21]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \PWMHigh[22]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \PWMHigh[23]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \PWMHigh[24]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \PWMHigh[25]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \PWMHigh[26]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \PWMHigh[27]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \PWMHigh[28]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \PWMHigh[29]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \PWMHigh[2]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \PWMHigh[30]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \PWMHigh[31]_i_2__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \PWMHigh[3]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \PWMHigh[4]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \PWMHigh[5]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \PWMHigh[6]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \PWMHigh[7]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \PWMHigh[8]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \PWMHigh[9]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \PWMLow[0]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \PWMLow[10]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \PWMLow[11]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \PWMLow[12]_i_1__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \PWMLow[13]_i_1__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \PWMLow[14]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \PWMLow[15]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \PWMLow[16]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \PWMLow[17]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \PWMLow[18]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \PWMLow[19]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \PWMLow[20]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \PWMLow[21]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \PWMLow[22]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \PWMLow[23]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \PWMLow[24]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \PWMLow[25]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \PWMLow[26]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \PWMLow[27]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \PWMLow[28]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \PWMLow[29]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \PWMLow[2]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \PWMLow[30]_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \PWMLow[31]_i_2__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \PWMLow[3]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \PWMLow[4]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \PWMLow[5]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \PWMLow[6]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \PWMLow[7]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \PWMLow[8]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \PWMLow[9]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \pwm[2]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \state[0]_i_2__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \state[1]_i_14__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \state[1]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \state[1]_i_8__1\ : label is "soft_lutpair71";
begin
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(0),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__1_n_0\,
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[2]\(0),
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(1),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__1_n_0\,
      I3 => \FSM_sequential_state_reg[2]_1\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[2]\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(2),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__1_n_0\,
      I3 => \FSM_sequential_state_reg[2]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[2]\(0),
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55541110"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \FSM_sequential_state[2]_i_4__1_n_0\,
      I3 => \PWMCount_reg[0]\,
      I4 => \countCycle_reg[0]\,
      I5 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state[2]_i_2__1_n_0\
    );
\FSM_sequential_state[2]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_4__1_n_0\
    );
\PWMHigh[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(0),
      O => \PWMHigh[0]_i_1__1_n_0\
    );
\PWMHigh[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(2),
      O => \PWMHigh[10]_i_1__1_n_0\
    );
\PWMHigh[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(3),
      O => \PWMHigh[11]_i_1__1_n_0\
    );
\PWMHigh[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(0),
      O => \PWMHigh[12]_i_1__1_n_0\
    );
\PWMHigh[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(1),
      O => \PWMHigh[13]_i_1__1_n_0\
    );
\PWMHigh[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(2),
      O => \PWMHigh[14]_i_1__1_n_0\
    );
\PWMHigh[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(3),
      O => \PWMHigh[15]_i_1__1_n_0\
    );
\PWMHigh[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(0),
      O => \PWMHigh[16]_i_1__1_n_0\
    );
\PWMHigh[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(1),
      O => \PWMHigh[17]_i_1__1_n_0\
    );
\PWMHigh[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(2),
      O => \PWMHigh[18]_i_1__1_n_0\
    );
\PWMHigh[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(3),
      O => \PWMHigh[19]_i_1__1_n_0\
    );
\PWMHigh[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_7,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(1),
      O => \PWMHigh[1]_i_1__1_n_0\
    );
\PWMHigh[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(0),
      O => \PWMHigh[20]_i_1__1_n_0\
    );
\PWMHigh[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(1),
      O => \PWMHigh[21]_i_1__1_n_0\
    );
\PWMHigh[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(2),
      O => \PWMHigh[22]_i_1__1_n_0\
    );
\PWMHigh[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(3),
      O => \PWMHigh[23]_i_1__1_n_0\
    );
\PWMHigh[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(0),
      O => \PWMHigh[24]_i_1__1_n_0\
    );
\PWMHigh[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(1),
      O => \PWMHigh[25]_i_1__1_n_0\
    );
\PWMHigh[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(2),
      O => \PWMHigh[26]_i_1__1_n_0\
    );
\PWMHigh[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(3),
      O => \PWMHigh[27]_i_1__1_n_0\
    );
\PWMHigh[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(0),
      O => \PWMHigh[28]_i_1__1_n_0\
    );
\PWMHigh[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(1),
      O => \PWMHigh[29]_i_1__1_n_0\
    );
\PWMHigh[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_6,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(2),
      O => \PWMHigh[2]_i_1__1_n_0\
    );
\PWMHigh[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(2),
      O => \PWMHigh[30]_i_1__1_n_0\
    );
\PWMHigh[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \PWMHigh[31]_i_1__1_n_0\
    );
\PWMHigh[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(3),
      O => \PWMHigh[31]_i_2__1_n_0\
    );
\PWMHigh[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_5,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(3),
      O => \PWMHigh[3]_i_1__1_n_0\
    );
\PWMHigh[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_4,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(0),
      O => \PWMHigh[4]_i_1__1_n_0\
    );
\PWMHigh[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(1),
      O => \PWMHigh[5]_i_1__1_n_0\
    );
\PWMHigh[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(2),
      O => \PWMHigh[6]_i_1__1_n_0\
    );
\PWMHigh[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(3),
      O => \PWMHigh[7]_i_1__1_n_0\
    );
\PWMHigh[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(0),
      O => \PWMHigh[8]_i_1__1_n_0\
    );
\PWMHigh[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(1),
      O => \PWMHigh[9]_i_1__1_n_0\
    );
\PWMHigh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[0]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[0]\,
      R => SR(0)
    );
\PWMHigh_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[10]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[10]\,
      R => SR(0)
    );
\PWMHigh_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[11]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[11]\,
      R => SR(0)
    );
\PWMHigh_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[12]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[12]\,
      R => SR(0)
    );
\PWMHigh_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[13]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[13]\,
      R => SR(0)
    );
\PWMHigh_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[14]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[14]\,
      R => SR(0)
    );
\PWMHigh_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[15]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[15]\,
      R => SR(0)
    );
\PWMHigh_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[16]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[16]\,
      R => SR(0)
    );
\PWMHigh_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[17]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[17]\,
      R => SR(0)
    );
\PWMHigh_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[18]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[18]\,
      R => SR(0)
    );
\PWMHigh_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[19]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[19]\,
      R => SR(0)
    );
\PWMHigh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[1]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[1]\,
      R => SR(0)
    );
\PWMHigh_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[20]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[20]\,
      R => SR(0)
    );
\PWMHigh_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[21]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[21]\,
      R => SR(0)
    );
\PWMHigh_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[22]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[22]\,
      R => SR(0)
    );
\PWMHigh_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[23]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[23]\,
      R => SR(0)
    );
\PWMHigh_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[24]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[24]\,
      R => SR(0)
    );
\PWMHigh_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[25]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[25]\,
      R => SR(0)
    );
\PWMHigh_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[26]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[26]\,
      R => SR(0)
    );
\PWMHigh_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[27]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[27]\,
      R => SR(0)
    );
\PWMHigh_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[28]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[28]\,
      R => SR(0)
    );
\PWMHigh_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[29]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[29]\,
      R => SR(0)
    );
\PWMHigh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[2]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[2]\,
      R => SR(0)
    );
\PWMHigh_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[30]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[30]\,
      R => SR(0)
    );
\PWMHigh_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[31]_i_2__1_n_0\,
      Q => \PWMHigh_reg_n_0_[31]\,
      R => SR(0)
    );
\PWMHigh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[3]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[3]\,
      R => SR(0)
    );
\PWMHigh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[4]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[4]\,
      R => SR(0)
    );
\PWMHigh_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[5]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[5]\,
      R => SR(0)
    );
\PWMHigh_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[6]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[6]\,
      R => SR(0)
    );
\PWMHigh_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[7]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[7]\,
      R => SR(0)
    );
\PWMHigh_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[8]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[8]\,
      R => SR(0)
    );
\PWMHigh_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__1_n_0\,
      D => \PWMHigh[9]_i_1__1_n_0\,
      Q => \PWMHigh_reg_n_0_[9]\,
      R => SR(0)
    );
\PWMLow[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(0),
      O => \PWMLow[0]_i_1__1_n_0\
    );
\PWMLow[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(10),
      O => \PWMLow[10]_i_1__1_n_0\
    );
\PWMLow[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(11),
      O => \PWMLow[11]_i_1__1_n_0\
    );
\PWMLow[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(12),
      O => \PWMLow[12]_i_1__1_n_0\
    );
\PWMLow[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(13),
      O => \PWMLow[13]_i_1__1_n_0\
    );
\PWMLow[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(14),
      O => \PWMLow[14]_i_1__1_n_0\
    );
\PWMLow[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(15),
      O => \PWMLow[15]_i_1__1_n_0\
    );
\PWMLow[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(16),
      O => \PWMLow[16]_i_1__1_n_0\
    );
\PWMLow[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(17),
      O => \PWMLow[17]_i_1__1_n_0\
    );
\PWMLow[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(18),
      O => \PWMLow[18]_i_1__1_n_0\
    );
\PWMLow[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(19),
      O => \PWMLow[19]_i_1__1_n_0\
    );
\PWMLow[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_7,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(1),
      O => \PWMLow[1]_i_1__1_n_0\
    );
\PWMLow[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(20),
      O => \PWMLow[20]_i_1__1_n_0\
    );
\PWMLow[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(21),
      O => \PWMLow[21]_i_1__1_n_0\
    );
\PWMLow[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(22),
      O => \PWMLow[22]_i_1__1_n_0\
    );
\PWMLow[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(23),
      O => \PWMLow[23]_i_1__1_n_0\
    );
\PWMLow[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(24),
      O => \PWMLow[24]_i_1__1_n_0\
    );
\PWMLow[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(25),
      O => \PWMLow[25]_i_1__1_n_0\
    );
\PWMLow[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(26),
      O => \PWMLow[26]_i_1__1_n_0\
    );
\PWMLow[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(27),
      O => \PWMLow[27]_i_1__1_n_0\
    );
\PWMLow[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(28),
      O => \PWMLow[28]_i_1__1_n_0\
    );
\PWMLow[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(29),
      O => \PWMLow[29]_i_1__1_n_0\
    );
\PWMLow[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_6,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(2),
      O => \PWMLow[2]_i_1__1_n_0\
    );
\PWMLow[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(30),
      O => \PWMLow[30]_i_1__1_n_0\
    );
\PWMLow[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => \PWMLow[31]_i_1__1_n_0\
    );
\PWMLow[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(31),
      O => \PWMLow[31]_i_2__1_n_0\
    );
\PWMLow[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_5,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(3),
      O => \PWMLow[3]_i_1__1_n_0\
    );
\PWMLow[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_4,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(4),
      O => \PWMLow[4]_i_1__1_n_0\
    );
\PWMLow[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(5),
      O => \PWMLow[5]_i_1__1_n_0\
    );
\PWMLow[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(6),
      O => \PWMLow[6]_i_1__1_n_0\
    );
\PWMLow[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(7),
      O => \PWMLow[7]_i_1__1_n_0\
    );
\PWMLow[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(8),
      O => \PWMLow[8]_i_1__1_n_0\
    );
\PWMLow[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(9),
      O => \PWMLow[9]_i_1__1_n_0\
    );
\PWMLow_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[0]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[0]\,
      R => SR(0)
    );
\PWMLow_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[10]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[10]\,
      R => SR(0)
    );
\PWMLow_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[11]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[11]\,
      R => SR(0)
    );
\PWMLow_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[12]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[12]\,
      R => SR(0)
    );
\PWMLow_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[13]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[13]\,
      R => SR(0)
    );
\PWMLow_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[14]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[14]\,
      R => SR(0)
    );
\PWMLow_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[15]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[15]\,
      R => SR(0)
    );
\PWMLow_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[16]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[16]\,
      R => SR(0)
    );
\PWMLow_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[17]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[17]\,
      R => SR(0)
    );
\PWMLow_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[18]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[18]\,
      R => SR(0)
    );
\PWMLow_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[19]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[19]\,
      R => SR(0)
    );
\PWMLow_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[1]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[1]\,
      R => SR(0)
    );
\PWMLow_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[20]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[20]\,
      R => SR(0)
    );
\PWMLow_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[21]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[21]\,
      R => SR(0)
    );
\PWMLow_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[22]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[22]\,
      R => SR(0)
    );
\PWMLow_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[23]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[23]\,
      R => SR(0)
    );
\PWMLow_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[24]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[24]\,
      R => SR(0)
    );
\PWMLow_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[25]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[25]\,
      R => SR(0)
    );
\PWMLow_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[26]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[26]\,
      R => SR(0)
    );
\PWMLow_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[27]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[27]\,
      R => SR(0)
    );
\PWMLow_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[28]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[28]\,
      R => SR(0)
    );
\PWMLow_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[29]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[29]\,
      R => SR(0)
    );
\PWMLow_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[2]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[2]\,
      R => SR(0)
    );
\PWMLow_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[30]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[30]\,
      R => SR(0)
    );
\PWMLow_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[31]_i_2__1_n_0\,
      Q => \PWMLow_reg_n_0_[31]\,
      R => SR(0)
    );
\PWMLow_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[3]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[3]\,
      R => SR(0)
    );
\PWMLow_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[4]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[4]\,
      R => SR(0)
    );
\PWMLow_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[5]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[5]\,
      R => SR(0)
    );
\PWMLow_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[6]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[6]\,
      R => SR(0)
    );
\PWMLow_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[7]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[7]\,
      R => SR(0)
    );
\PWMLow_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[8]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[8]\,
      R => SR(0)
    );
\PWMLow_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__1_n_0\,
      D => \PWMLow[9]_i_1__1_n_0\,
      Q => \PWMLow_reg_n_0_[9]\,
      R => SR(0)
    );
\highCount_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \PWMCount_reg[31]\(7),
      O => \PWMHigh_reg[7]_0\(3)
    );
\highCount_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \PWMCount_reg[31]\(6),
      O => \PWMHigh_reg[7]_0\(2)
    );
\highCount_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \PWMCount_reg[31]\(5),
      O => \PWMHigh_reg[7]_0\(1)
    );
\highCount_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \PWMCount_reg[31]\(4),
      O => \PWMHigh_reg[7]_0\(0)
    );
\highCount_carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \PWMCount_reg[31]\(11),
      O => \PWMHigh_reg[11]_0\(3)
    );
\highCount_carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \PWMCount_reg[31]\(10),
      O => \PWMHigh_reg[11]_0\(2)
    );
\highCount_carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \PWMCount_reg[31]\(9),
      O => \PWMHigh_reg[11]_0\(1)
    );
\highCount_carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \PWMCount_reg[31]\(8),
      O => \PWMHigh_reg[11]_0\(0)
    );
\highCount_carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \PWMCount_reg[31]\(15),
      O => \PWMHigh_reg[15]_0\(3)
    );
\highCount_carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \PWMCount_reg[31]\(14),
      O => \PWMHigh_reg[15]_0\(2)
    );
\highCount_carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \PWMCount_reg[31]\(13),
      O => \PWMHigh_reg[15]_0\(1)
    );
\highCount_carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \PWMCount_reg[31]\(12),
      O => \PWMHigh_reg[15]_0\(0)
    );
\highCount_carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => \PWMCount_reg[31]\(19),
      O => \PWMHigh_reg[19]_0\(3)
    );
\highCount_carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => \PWMCount_reg[31]\(18),
      O => \PWMHigh_reg[19]_0\(2)
    );
\highCount_carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => \PWMCount_reg[31]\(17),
      O => \PWMHigh_reg[19]_0\(1)
    );
\highCount_carry__3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => \PWMCount_reg[31]\(16),
      O => \PWMHigh_reg[19]_0\(0)
    );
\highCount_carry__4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => \PWMCount_reg[31]\(23),
      O => \PWMHigh_reg[23]_0\(3)
    );
\highCount_carry__4_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => \PWMCount_reg[31]\(22),
      O => \PWMHigh_reg[23]_0\(2)
    );
\highCount_carry__4_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => \PWMCount_reg[31]\(21),
      O => \PWMHigh_reg[23]_0\(1)
    );
\highCount_carry__4_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => \PWMCount_reg[31]\(20),
      O => \PWMHigh_reg[23]_0\(0)
    );
\highCount_carry__5_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(27),
      I1 => \PWMCount_reg[31]\(27),
      O => \PWMHigh_reg[27]_0\(3)
    );
\highCount_carry__5_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(26),
      I1 => \PWMCount_reg[31]\(26),
      O => \PWMHigh_reg[27]_0\(2)
    );
\highCount_carry__5_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => \PWMCount_reg[31]\(25),
      O => \PWMHigh_reg[27]_0\(1)
    );
\highCount_carry__5_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(24),
      I1 => \PWMCount_reg[31]\(24),
      O => \PWMHigh_reg[27]_0\(0)
    );
\highCount_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(31),
      I1 => \PWMCount_reg[31]\(31),
      O => S(3)
    );
\highCount_carry__6_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(30),
      I1 => \PWMCount_reg[31]\(30),
      O => S(2)
    );
\highCount_carry__6_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(29),
      I1 => \PWMCount_reg[31]\(29),
      O => S(1)
    );
\highCount_carry__6_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(28),
      I1 => \PWMCount_reg[31]\(28),
      O => S(0)
    );
\highCount_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \PWMCount_reg[31]\(3),
      O => \PWMHigh_reg[3]_0\(3)
    );
\highCount_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \PWMCount_reg[31]\(2),
      O => \PWMHigh_reg[3]_0\(2)
    );
\highCount_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \PWMCount_reg[31]\(1),
      O => \PWMHigh_reg[3]_0\(1)
    );
\highCount_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \PWMCount_reg[31]\(0),
      O => \PWMHigh_reg[3]_0\(0)
    );
nextPWMHigh0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMHigh0_carry_n_0,
      CO(2) => nextPWMHigh0_carry_n_1,
      CO(1) => nextPWMHigh0_carry_n_2,
      CO(0) => nextPWMHigh0_carry_n_3,
      CYINIT => \PWMHigh_reg_n_0_[0]\,
      DI(3) => \PWMHigh_reg_n_0_[4]\,
      DI(2) => \PWMHigh_reg_n_0_[3]\,
      DI(1) => \PWMHigh_reg_n_0_[2]\,
      DI(0) => \PWMHigh_reg_n_0_[1]\,
      O(3) => nextPWMHigh0_carry_n_4,
      O(2) => nextPWMHigh0_carry_n_5,
      O(1) => nextPWMHigh0_carry_n_6,
      O(0) => nextPWMHigh0_carry_n_7,
      S(3) => \nextPWMHigh0_carry_i_1__1_n_0\,
      S(2) => \nextPWMHigh0_carry_i_2__1_n_0\,
      S(1) => \nextPWMHigh0_carry_i_3__1_n_0\,
      S(0) => \nextPWMHigh0_carry_i_4__1_n_0\
    );
\nextPWMHigh0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMHigh0_carry_n_0,
      CO(3) => \nextPWMHigh0_carry__0_n_0\,
      CO(2) => \nextPWMHigh0_carry__0_n_1\,
      CO(1) => \nextPWMHigh0_carry__0_n_2\,
      CO(0) => \nextPWMHigh0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[8]\,
      DI(2) => \PWMHigh_reg_n_0_[7]\,
      DI(1) => \PWMHigh_reg_n_0_[6]\,
      DI(0) => \PWMHigh_reg_n_0_[5]\,
      O(3) => \nextPWMHigh0_carry__0_n_4\,
      O(2) => \nextPWMHigh0_carry__0_n_5\,
      O(1) => \nextPWMHigh0_carry__0_n_6\,
      O(0) => \nextPWMHigh0_carry__0_n_7\,
      S(3) => \nextPWMHigh0_carry__0_i_1__1_n_0\,
      S(2) => \nextPWMHigh0_carry__0_i_2__1_n_0\,
      S(1) => \nextPWMHigh0_carry__0_i_3__1_n_0\,
      S(0) => \nextPWMHigh0_carry__0_i_4__1_n_0\
    );
\nextPWMHigh0_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[8]\,
      O => \nextPWMHigh0_carry__0_i_1__1_n_0\
    );
\nextPWMHigh0_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[7]\,
      O => \nextPWMHigh0_carry__0_i_2__1_n_0\
    );
\nextPWMHigh0_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[6]\,
      O => \nextPWMHigh0_carry__0_i_3__1_n_0\
    );
\nextPWMHigh0_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[5]\,
      O => \nextPWMHigh0_carry__0_i_4__1_n_0\
    );
\nextPWMHigh0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__0_n_0\,
      CO(3) => \nextPWMHigh0_carry__1_n_0\,
      CO(2) => \nextPWMHigh0_carry__1_n_1\,
      CO(1) => \nextPWMHigh0_carry__1_n_2\,
      CO(0) => \nextPWMHigh0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[12]\,
      DI(2) => \PWMHigh_reg_n_0_[11]\,
      DI(1) => \PWMHigh_reg_n_0_[10]\,
      DI(0) => \PWMHigh_reg_n_0_[9]\,
      O(3) => \nextPWMHigh0_carry__1_n_4\,
      O(2) => \nextPWMHigh0_carry__1_n_5\,
      O(1) => \nextPWMHigh0_carry__1_n_6\,
      O(0) => \nextPWMHigh0_carry__1_n_7\,
      S(3) => \nextPWMHigh0_carry__1_i_1__1_n_0\,
      S(2) => \nextPWMHigh0_carry__1_i_2__1_n_0\,
      S(1) => \nextPWMHigh0_carry__1_i_3__1_n_0\,
      S(0) => \nextPWMHigh0_carry__1_i_4__1_n_0\
    );
\nextPWMHigh0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[12]\,
      O => \nextPWMHigh0_carry__1_i_1__1_n_0\
    );
\nextPWMHigh0_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[11]\,
      O => \nextPWMHigh0_carry__1_i_2__1_n_0\
    );
\nextPWMHigh0_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      O => \nextPWMHigh0_carry__1_i_3__1_n_0\
    );
\nextPWMHigh0_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[9]\,
      O => \nextPWMHigh0_carry__1_i_4__1_n_0\
    );
\nextPWMHigh0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__1_n_0\,
      CO(3) => \nextPWMHigh0_carry__2_n_0\,
      CO(2) => \nextPWMHigh0_carry__2_n_1\,
      CO(1) => \nextPWMHigh0_carry__2_n_2\,
      CO(0) => \nextPWMHigh0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[16]\,
      DI(2) => \PWMHigh_reg_n_0_[15]\,
      DI(1) => \PWMHigh_reg_n_0_[14]\,
      DI(0) => \PWMHigh_reg_n_0_[13]\,
      O(3) => \nextPWMHigh0_carry__2_n_4\,
      O(2) => \nextPWMHigh0_carry__2_n_5\,
      O(1) => \nextPWMHigh0_carry__2_n_6\,
      O(0) => \nextPWMHigh0_carry__2_n_7\,
      S(3) => \nextPWMHigh0_carry__2_i_1__1_n_0\,
      S(2) => \nextPWMHigh0_carry__2_i_2__1_n_0\,
      S(1) => \nextPWMHigh0_carry__2_i_3__1_n_0\,
      S(0) => \nextPWMHigh0_carry__2_i_4__1_n_0\
    );
\nextPWMHigh0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      O => \nextPWMHigh0_carry__2_i_1__1_n_0\
    );
\nextPWMHigh0_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[15]\,
      O => \nextPWMHigh0_carry__2_i_2__1_n_0\
    );
\nextPWMHigh0_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[14]\,
      O => \nextPWMHigh0_carry__2_i_3__1_n_0\
    );
\nextPWMHigh0_carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[13]\,
      O => \nextPWMHigh0_carry__2_i_4__1_n_0\
    );
\nextPWMHigh0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__2_n_0\,
      CO(3) => \nextPWMHigh0_carry__3_n_0\,
      CO(2) => \nextPWMHigh0_carry__3_n_1\,
      CO(1) => \nextPWMHigh0_carry__3_n_2\,
      CO(0) => \nextPWMHigh0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[20]\,
      DI(2) => \PWMHigh_reg_n_0_[19]\,
      DI(1) => \PWMHigh_reg_n_0_[18]\,
      DI(0) => \PWMHigh_reg_n_0_[17]\,
      O(3) => \nextPWMHigh0_carry__3_n_4\,
      O(2) => \nextPWMHigh0_carry__3_n_5\,
      O(1) => \nextPWMHigh0_carry__3_n_6\,
      O(0) => \nextPWMHigh0_carry__3_n_7\,
      S(3) => \nextPWMHigh0_carry__3_i_1__1_n_0\,
      S(2) => \nextPWMHigh0_carry__3_i_2__1_n_0\,
      S(1) => \nextPWMHigh0_carry__3_i_3__1_n_0\,
      S(0) => \nextPWMHigh0_carry__3_i_4__1_n_0\
    );
\nextPWMHigh0_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[20]\,
      O => \nextPWMHigh0_carry__3_i_1__1_n_0\
    );
\nextPWMHigh0_carry__3_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[19]\,
      O => \nextPWMHigh0_carry__3_i_2__1_n_0\
    );
\nextPWMHigh0_carry__3_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[18]\,
      O => \nextPWMHigh0_carry__3_i_3__1_n_0\
    );
\nextPWMHigh0_carry__3_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[17]\,
      O => \nextPWMHigh0_carry__3_i_4__1_n_0\
    );
\nextPWMHigh0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__3_n_0\,
      CO(3) => \nextPWMHigh0_carry__4_n_0\,
      CO(2) => \nextPWMHigh0_carry__4_n_1\,
      CO(1) => \nextPWMHigh0_carry__4_n_2\,
      CO(0) => \nextPWMHigh0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[24]\,
      DI(2) => \PWMHigh_reg_n_0_[23]\,
      DI(1) => \PWMHigh_reg_n_0_[22]\,
      DI(0) => \PWMHigh_reg_n_0_[21]\,
      O(3) => \nextPWMHigh0_carry__4_n_4\,
      O(2) => \nextPWMHigh0_carry__4_n_5\,
      O(1) => \nextPWMHigh0_carry__4_n_6\,
      O(0) => \nextPWMHigh0_carry__4_n_7\,
      S(3) => \nextPWMHigh0_carry__4_i_1__1_n_0\,
      S(2) => \nextPWMHigh0_carry__4_i_2__1_n_0\,
      S(1) => \nextPWMHigh0_carry__4_i_3__1_n_0\,
      S(0) => \nextPWMHigh0_carry__4_i_4__1_n_0\
    );
\nextPWMHigh0_carry__4_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[24]\,
      O => \nextPWMHigh0_carry__4_i_1__1_n_0\
    );
\nextPWMHigh0_carry__4_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[23]\,
      O => \nextPWMHigh0_carry__4_i_2__1_n_0\
    );
\nextPWMHigh0_carry__4_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      O => \nextPWMHigh0_carry__4_i_3__1_n_0\
    );
\nextPWMHigh0_carry__4_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[21]\,
      O => \nextPWMHigh0_carry__4_i_4__1_n_0\
    );
\nextPWMHigh0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__4_n_0\,
      CO(3) => \nextPWMHigh0_carry__5_n_0\,
      CO(2) => \nextPWMHigh0_carry__5_n_1\,
      CO(1) => \nextPWMHigh0_carry__5_n_2\,
      CO(0) => \nextPWMHigh0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[28]\,
      DI(2) => \PWMHigh_reg_n_0_[27]\,
      DI(1) => \PWMHigh_reg_n_0_[26]\,
      DI(0) => \PWMHigh_reg_n_0_[25]\,
      O(3) => \nextPWMHigh0_carry__5_n_4\,
      O(2) => \nextPWMHigh0_carry__5_n_5\,
      O(1) => \nextPWMHigh0_carry__5_n_6\,
      O(0) => \nextPWMHigh0_carry__5_n_7\,
      S(3) => \nextPWMHigh0_carry__5_i_1__1_n_0\,
      S(2) => \nextPWMHigh0_carry__5_i_2__1_n_0\,
      S(1) => \nextPWMHigh0_carry__5_i_3__1_n_0\,
      S(0) => \nextPWMHigh0_carry__5_i_4__1_n_0\
    );
\nextPWMHigh0_carry__5_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      O => \nextPWMHigh0_carry__5_i_1__1_n_0\
    );
\nextPWMHigh0_carry__5_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[27]\,
      O => \nextPWMHigh0_carry__5_i_2__1_n_0\
    );
\nextPWMHigh0_carry__5_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[26]\,
      O => \nextPWMHigh0_carry__5_i_3__1_n_0\
    );
\nextPWMHigh0_carry__5_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[25]\,
      O => \nextPWMHigh0_carry__5_i_4__1_n_0\
    );
\nextPWMHigh0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMHigh0_carry__6_n_2\,
      CO(0) => \nextPWMHigh0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMHigh_reg_n_0_[30]\,
      DI(0) => \PWMHigh_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMHigh0_carry__6_n_5\,
      O(1) => \nextPWMHigh0_carry__6_n_6\,
      O(0) => \nextPWMHigh0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMHigh0_carry__6_i_1__1_n_0\,
      S(1) => \nextPWMHigh0_carry__6_i_2__1_n_0\,
      S(0) => \nextPWMHigh0_carry__6_i_3__1_n_0\
    );
\nextPWMHigh0_carry__6_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[31]\,
      O => \nextPWMHigh0_carry__6_i_1__1_n_0\
    );
\nextPWMHigh0_carry__6_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[30]\,
      O => \nextPWMHigh0_carry__6_i_2__1_n_0\
    );
\nextPWMHigh0_carry__6_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[29]\,
      O => \nextPWMHigh0_carry__6_i_3__1_n_0\
    );
\nextPWMHigh0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      O => \nextPWMHigh0_carry_i_1__1_n_0\
    );
\nextPWMHigh0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[3]\,
      O => \nextPWMHigh0_carry_i_2__1_n_0\
    );
\nextPWMHigh0_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[2]\,
      O => \nextPWMHigh0_carry_i_3__1_n_0\
    );
\nextPWMHigh0_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[1]\,
      O => \nextPWMHigh0_carry_i_4__1_n_0\
    );
nextPWMLow0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMLow0_carry_n_0,
      CO(2) => nextPWMLow0_carry_n_1,
      CO(1) => nextPWMLow0_carry_n_2,
      CO(0) => nextPWMLow0_carry_n_3,
      CYINIT => \PWMLow_reg_n_0_[0]\,
      DI(3) => \PWMLow_reg_n_0_[4]\,
      DI(2) => \PWMLow_reg_n_0_[3]\,
      DI(1) => \PWMLow_reg_n_0_[2]\,
      DI(0) => \PWMLow_reg_n_0_[1]\,
      O(3) => nextPWMLow0_carry_n_4,
      O(2) => nextPWMLow0_carry_n_5,
      O(1) => nextPWMLow0_carry_n_6,
      O(0) => nextPWMLow0_carry_n_7,
      S(3) => \nextPWMLow0_carry_i_1__1_n_0\,
      S(2) => \nextPWMLow0_carry_i_2__1_n_0\,
      S(1) => \nextPWMLow0_carry_i_3__1_n_0\,
      S(0) => \nextPWMLow0_carry_i_4__1_n_0\
    );
\nextPWMLow0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMLow0_carry_n_0,
      CO(3) => \nextPWMLow0_carry__0_n_0\,
      CO(2) => \nextPWMLow0_carry__0_n_1\,
      CO(1) => \nextPWMLow0_carry__0_n_2\,
      CO(0) => \nextPWMLow0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[8]\,
      DI(2) => \PWMLow_reg_n_0_[7]\,
      DI(1) => \PWMLow_reg_n_0_[6]\,
      DI(0) => \PWMLow_reg_n_0_[5]\,
      O(3) => \nextPWMLow0_carry__0_n_4\,
      O(2) => \nextPWMLow0_carry__0_n_5\,
      O(1) => \nextPWMLow0_carry__0_n_6\,
      O(0) => \nextPWMLow0_carry__0_n_7\,
      S(3) => \nextPWMLow0_carry__0_i_1__1_n_0\,
      S(2) => \nextPWMLow0_carry__0_i_2__1_n_0\,
      S(1) => \nextPWMLow0_carry__0_i_3__1_n_0\,
      S(0) => \nextPWMLow0_carry__0_i_4__1_n_0\
    );
\nextPWMLow0_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[8]\,
      O => \nextPWMLow0_carry__0_i_1__1_n_0\
    );
\nextPWMLow0_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[7]\,
      O => \nextPWMLow0_carry__0_i_2__1_n_0\
    );
\nextPWMLow0_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[6]\,
      O => \nextPWMLow0_carry__0_i_3__1_n_0\
    );
\nextPWMLow0_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[5]\,
      O => \nextPWMLow0_carry__0_i_4__1_n_0\
    );
\nextPWMLow0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__0_n_0\,
      CO(3) => \nextPWMLow0_carry__1_n_0\,
      CO(2) => \nextPWMLow0_carry__1_n_1\,
      CO(1) => \nextPWMLow0_carry__1_n_2\,
      CO(0) => \nextPWMLow0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[12]\,
      DI(2) => \PWMLow_reg_n_0_[11]\,
      DI(1) => \PWMLow_reg_n_0_[10]\,
      DI(0) => \PWMLow_reg_n_0_[9]\,
      O(3) => \nextPWMLow0_carry__1_n_4\,
      O(2) => \nextPWMLow0_carry__1_n_5\,
      O(1) => \nextPWMLow0_carry__1_n_6\,
      O(0) => \nextPWMLow0_carry__1_n_7\,
      S(3) => \nextPWMLow0_carry__1_i_1__1_n_0\,
      S(2) => \nextPWMLow0_carry__1_i_2__1_n_0\,
      S(1) => \nextPWMLow0_carry__1_i_3__1_n_0\,
      S(0) => \nextPWMLow0_carry__1_i_4__1_n_0\
    );
\nextPWMLow0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[12]\,
      O => \nextPWMLow0_carry__1_i_1__1_n_0\
    );
\nextPWMLow0_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[11]\,
      O => \nextPWMLow0_carry__1_i_2__1_n_0\
    );
\nextPWMLow0_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      O => \nextPWMLow0_carry__1_i_3__1_n_0\
    );
\nextPWMLow0_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[9]\,
      O => \nextPWMLow0_carry__1_i_4__1_n_0\
    );
\nextPWMLow0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__1_n_0\,
      CO(3) => \nextPWMLow0_carry__2_n_0\,
      CO(2) => \nextPWMLow0_carry__2_n_1\,
      CO(1) => \nextPWMLow0_carry__2_n_2\,
      CO(0) => \nextPWMLow0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[16]\,
      DI(2) => \PWMLow_reg_n_0_[15]\,
      DI(1) => \PWMLow_reg_n_0_[14]\,
      DI(0) => \PWMLow_reg_n_0_[13]\,
      O(3) => \nextPWMLow0_carry__2_n_4\,
      O(2) => \nextPWMLow0_carry__2_n_5\,
      O(1) => \nextPWMLow0_carry__2_n_6\,
      O(0) => \nextPWMLow0_carry__2_n_7\,
      S(3) => \nextPWMLow0_carry__2_i_1__1_n_0\,
      S(2) => \nextPWMLow0_carry__2_i_2__1_n_0\,
      S(1) => \nextPWMLow0_carry__2_i_3__1_n_0\,
      S(0) => \nextPWMLow0_carry__2_i_4__1_n_0\
    );
\nextPWMLow0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      O => \nextPWMLow0_carry__2_i_1__1_n_0\
    );
\nextPWMLow0_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[15]\,
      O => \nextPWMLow0_carry__2_i_2__1_n_0\
    );
\nextPWMLow0_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[14]\,
      O => \nextPWMLow0_carry__2_i_3__1_n_0\
    );
\nextPWMLow0_carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[13]\,
      O => \nextPWMLow0_carry__2_i_4__1_n_0\
    );
\nextPWMLow0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__2_n_0\,
      CO(3) => \nextPWMLow0_carry__3_n_0\,
      CO(2) => \nextPWMLow0_carry__3_n_1\,
      CO(1) => \nextPWMLow0_carry__3_n_2\,
      CO(0) => \nextPWMLow0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[20]\,
      DI(2) => \PWMLow_reg_n_0_[19]\,
      DI(1) => \PWMLow_reg_n_0_[18]\,
      DI(0) => \PWMLow_reg_n_0_[17]\,
      O(3) => \nextPWMLow0_carry__3_n_4\,
      O(2) => \nextPWMLow0_carry__3_n_5\,
      O(1) => \nextPWMLow0_carry__3_n_6\,
      O(0) => \nextPWMLow0_carry__3_n_7\,
      S(3) => \nextPWMLow0_carry__3_i_1__1_n_0\,
      S(2) => \nextPWMLow0_carry__3_i_2__1_n_0\,
      S(1) => \nextPWMLow0_carry__3_i_3__1_n_0\,
      S(0) => \nextPWMLow0_carry__3_i_4__1_n_0\
    );
\nextPWMLow0_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[20]\,
      O => \nextPWMLow0_carry__3_i_1__1_n_0\
    );
\nextPWMLow0_carry__3_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[19]\,
      O => \nextPWMLow0_carry__3_i_2__1_n_0\
    );
\nextPWMLow0_carry__3_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[18]\,
      O => \nextPWMLow0_carry__3_i_3__1_n_0\
    );
\nextPWMLow0_carry__3_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[17]\,
      O => \nextPWMLow0_carry__3_i_4__1_n_0\
    );
\nextPWMLow0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__3_n_0\,
      CO(3) => \nextPWMLow0_carry__4_n_0\,
      CO(2) => \nextPWMLow0_carry__4_n_1\,
      CO(1) => \nextPWMLow0_carry__4_n_2\,
      CO(0) => \nextPWMLow0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[24]\,
      DI(2) => \PWMLow_reg_n_0_[23]\,
      DI(1) => \PWMLow_reg_n_0_[22]\,
      DI(0) => \PWMLow_reg_n_0_[21]\,
      O(3) => \nextPWMLow0_carry__4_n_4\,
      O(2) => \nextPWMLow0_carry__4_n_5\,
      O(1) => \nextPWMLow0_carry__4_n_6\,
      O(0) => \nextPWMLow0_carry__4_n_7\,
      S(3) => \nextPWMLow0_carry__4_i_1__1_n_0\,
      S(2) => \nextPWMLow0_carry__4_i_2__1_n_0\,
      S(1) => \nextPWMLow0_carry__4_i_3__1_n_0\,
      S(0) => \nextPWMLow0_carry__4_i_4__1_n_0\
    );
\nextPWMLow0_carry__4_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[24]\,
      O => \nextPWMLow0_carry__4_i_1__1_n_0\
    );
\nextPWMLow0_carry__4_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[23]\,
      O => \nextPWMLow0_carry__4_i_2__1_n_0\
    );
\nextPWMLow0_carry__4_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      O => \nextPWMLow0_carry__4_i_3__1_n_0\
    );
\nextPWMLow0_carry__4_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[21]\,
      O => \nextPWMLow0_carry__4_i_4__1_n_0\
    );
\nextPWMLow0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__4_n_0\,
      CO(3) => \nextPWMLow0_carry__5_n_0\,
      CO(2) => \nextPWMLow0_carry__5_n_1\,
      CO(1) => \nextPWMLow0_carry__5_n_2\,
      CO(0) => \nextPWMLow0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[28]\,
      DI(2) => \PWMLow_reg_n_0_[27]\,
      DI(1) => \PWMLow_reg_n_0_[26]\,
      DI(0) => \PWMLow_reg_n_0_[25]\,
      O(3) => \nextPWMLow0_carry__5_n_4\,
      O(2) => \nextPWMLow0_carry__5_n_5\,
      O(1) => \nextPWMLow0_carry__5_n_6\,
      O(0) => \nextPWMLow0_carry__5_n_7\,
      S(3) => \nextPWMLow0_carry__5_i_1__1_n_0\,
      S(2) => \nextPWMLow0_carry__5_i_2__1_n_0\,
      S(1) => \nextPWMLow0_carry__5_i_3__1_n_0\,
      S(0) => \nextPWMLow0_carry__5_i_4__1_n_0\
    );
\nextPWMLow0_carry__5_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      O => \nextPWMLow0_carry__5_i_1__1_n_0\
    );
\nextPWMLow0_carry__5_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[27]\,
      O => \nextPWMLow0_carry__5_i_2__1_n_0\
    );
\nextPWMLow0_carry__5_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[26]\,
      O => \nextPWMLow0_carry__5_i_3__1_n_0\
    );
\nextPWMLow0_carry__5_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[25]\,
      O => \nextPWMLow0_carry__5_i_4__1_n_0\
    );
\nextPWMLow0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMLow0_carry__6_n_2\,
      CO(0) => \nextPWMLow0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMLow_reg_n_0_[30]\,
      DI(0) => \PWMLow_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMLow0_carry__6_n_5\,
      O(1) => \nextPWMLow0_carry__6_n_6\,
      O(0) => \nextPWMLow0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMLow0_carry__6_i_1__1_n_0\,
      S(1) => \nextPWMLow0_carry__6_i_2__1_n_0\,
      S(0) => \nextPWMLow0_carry__6_i_3__1_n_0\
    );
\nextPWMLow0_carry__6_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[31]\,
      O => \nextPWMLow0_carry__6_i_1__1_n_0\
    );
\nextPWMLow0_carry__6_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[30]\,
      O => \nextPWMLow0_carry__6_i_2__1_n_0\
    );
\nextPWMLow0_carry__6_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[29]\,
      O => \nextPWMLow0_carry__6_i_3__1_n_0\
    );
\nextPWMLow0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      O => \nextPWMLow0_carry_i_1__1_n_0\
    );
\nextPWMLow0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[3]\,
      O => \nextPWMLow0_carry_i_2__1_n_0\
    );
\nextPWMLow0_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[2]\,
      O => \nextPWMLow0_carry_i_3__1_n_0\
    );
\nextPWMLow0_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      O => \nextPWMLow0_carry_i_4__1_n_0\
    );
\pwm[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F020"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(2),
      O => pwm(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F150E150A"
    )
        port map (
      I0 => \state[1]_i_2__1_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[0]_i_2__1_n_0\,
      I5 => \state[1]_i_3__1_n_0\,
      O => \state[0]_i_1__1_n_0\
    );
\state[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"46"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      O => \state[0]_i_2__1_n_0\
    );
\state[1]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      I1 => \PWMHigh_reg_n_0_[23]\,
      I2 => \PWMHigh_reg_n_0_[20]\,
      I3 => \PWMHigh_reg_n_0_[21]\,
      I4 => \PWMHigh_reg_n_0_[25]\,
      I5 => \PWMHigh_reg_n_0_[24]\,
      O => \state[1]_i_10__1_n_0\
    );
\state[1]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      I1 => \PWMHigh_reg_n_0_[29]\,
      I2 => \PWMHigh_reg_n_0_[26]\,
      I3 => \PWMHigh_reg_n_0_[27]\,
      I4 => \PWMHigh_reg_n_0_[31]\,
      I5 => \PWMHigh_reg_n_0_[30]\,
      O => \state[1]_i_11__1_n_0\
    );
\state[1]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      I1 => \PWMHigh_reg_n_0_[17]\,
      I2 => \PWMHigh_reg_n_0_[14]\,
      I3 => \PWMHigh_reg_n_0_[15]\,
      I4 => \PWMHigh_reg_n_0_[19]\,
      I5 => \PWMHigh_reg_n_0_[18]\,
      O => \state[1]_i_12__1_n_0\
    );
\state[1]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      I1 => \PWMHigh_reg_n_0_[11]\,
      I2 => \PWMHigh_reg_n_0_[8]\,
      I3 => \PWMHigh_reg_n_0_[9]\,
      I4 => \PWMHigh_reg_n_0_[13]\,
      I5 => \PWMHigh_reg_n_0_[12]\,
      O => \state[1]_i_13__1_n_0\
    );
\state[1]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \PWMHigh_reg_n_0_[1]\,
      I3 => s00_axi_aresetn,
      O => \state[1]_i_14__1_n_0\
    );
\state[1]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      I1 => \PWMHigh_reg_n_0_[5]\,
      I2 => \PWMHigh_reg_n_0_[2]\,
      I3 => \PWMHigh_reg_n_0_[3]\,
      I4 => \PWMHigh_reg_n_0_[7]\,
      I5 => \PWMHigh_reg_n_0_[6]\,
      O => \state[1]_i_15__1_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001A50"
    )
        port map (
      I0 => \state[1]_i_2__1_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[1]_i_3__1_n_0\,
      O => \state[1]_i_1__1_n_0\
    );
\state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_4__1_n_0\,
      I1 => \state[1]_i_5__1_n_0\,
      I2 => \state[1]_i_6__1_n_0\,
      I3 => \state[1]_i_7__1_n_0\,
      I4 => \state[1]_i_8__1_n_0\,
      I5 => \state[1]_i_9__1_n_0\,
      O => \state[1]_i_2__1_n_0\
    );
\state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_10__1_n_0\,
      I1 => \state[1]_i_11__1_n_0\,
      I2 => \state[1]_i_12__1_n_0\,
      I3 => \state[1]_i_13__1_n_0\,
      I4 => \state[1]_i_14__1_n_0\,
      I5 => \state[1]_i_15__1_n_0\,
      O => \state[1]_i_3__1_n_0\
    );
\state[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      I1 => \PWMLow_reg_n_0_[23]\,
      I2 => \PWMLow_reg_n_0_[20]\,
      I3 => \PWMLow_reg_n_0_[21]\,
      I4 => \PWMLow_reg_n_0_[25]\,
      I5 => \PWMLow_reg_n_0_[24]\,
      O => \state[1]_i_4__1_n_0\
    );
\state[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      I1 => \PWMLow_reg_n_0_[29]\,
      I2 => \PWMLow_reg_n_0_[26]\,
      I3 => \PWMLow_reg_n_0_[27]\,
      I4 => \PWMLow_reg_n_0_[31]\,
      I5 => \PWMLow_reg_n_0_[30]\,
      O => \state[1]_i_5__1_n_0\
    );
\state[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      I1 => \PWMLow_reg_n_0_[17]\,
      I2 => \PWMLow_reg_n_0_[14]\,
      I3 => \PWMLow_reg_n_0_[15]\,
      I4 => \PWMLow_reg_n_0_[19]\,
      I5 => \PWMLow_reg_n_0_[18]\,
      O => \state[1]_i_6__1_n_0\
    );
\state[1]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      I1 => \PWMLow_reg_n_0_[11]\,
      I2 => \PWMLow_reg_n_0_[8]\,
      I3 => \PWMLow_reg_n_0_[9]\,
      I4 => \PWMLow_reg_n_0_[13]\,
      I5 => \PWMLow_reg_n_0_[12]\,
      O => \state[1]_i_7__1_n_0\
    );
\state[1]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      I1 => \PWMLow_reg_n_0_[0]\,
      I2 => s00_axi_aresetn,
      I3 => \state_reg_n_0_[1]\,
      O => \state[1]_i_8__1_n_0\
    );
\state[1]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      I1 => \PWMLow_reg_n_0_[5]\,
      I2 => \PWMLow_reg_n_0_[2]\,
      I3 => \PWMLow_reg_n_0_[3]\,
      I4 => \PWMLow_reg_n_0_[7]\,
      I5 => \PWMLow_reg_n_0_[6]\,
      O => \state[1]_i_9__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_12 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \PWMCount_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    nextPWMCount : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \slv_reg0_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \PWMCount_reg[0]\ : in STD_LOGIC;
    \countCycle_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_12 : entity is "pwm";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_12 is
  signal \FSM_sequential_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[9]\ : STD_LOGIC;
  signal \PWMLow[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \PWMLow[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[9]\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal nextPWMHigh0_carry_n_0 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_1 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_2 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_3 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_4 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_5 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_6 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_7 : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal nextPWMLow0_carry_n_0 : STD_LOGIC;
  signal nextPWMLow0_carry_n_1 : STD_LOGIC;
  signal nextPWMLow0_carry_n_2 : STD_LOGIC;
  signal nextPWMLow0_carry_n_3 : STD_LOGIC;
  signal nextPWMLow0_carry_n_4 : STD_LOGIC;
  signal nextPWMLow0_carry_n_5 : STD_LOGIC;
  signal nextPWMLow0_carry_n_6 : STD_LOGIC;
  signal nextPWMLow0_carry_n_7 : STD_LOGIC;
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_13__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_14__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_15__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \PWMHigh[0]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \PWMHigh[10]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \PWMHigh[11]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \PWMHigh[12]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \PWMHigh[13]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \PWMHigh[14]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \PWMHigh[15]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \PWMHigh[16]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \PWMHigh[17]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \PWMHigh[18]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \PWMHigh[19]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \PWMHigh[20]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \PWMHigh[21]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \PWMHigh[22]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \PWMHigh[23]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \PWMHigh[24]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \PWMHigh[25]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \PWMHigh[26]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \PWMHigh[27]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \PWMHigh[28]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \PWMHigh[29]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \PWMHigh[2]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \PWMHigh[30]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \PWMHigh[31]_i_2__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \PWMHigh[3]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \PWMHigh[4]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \PWMHigh[5]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \PWMHigh[6]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \PWMHigh[7]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \PWMHigh[8]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \PWMHigh[9]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \PWMLow[0]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \PWMLow[10]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \PWMLow[11]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \PWMLow[12]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \PWMLow[13]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \PWMLow[14]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \PWMLow[15]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \PWMLow[16]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \PWMLow[17]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \PWMLow[18]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \PWMLow[19]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \PWMLow[20]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \PWMLow[21]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \PWMLow[22]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \PWMLow[23]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \PWMLow[24]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \PWMLow[25]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \PWMLow[26]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \PWMLow[27]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \PWMLow[28]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \PWMLow[29]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \PWMLow[2]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \PWMLow[30]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \PWMLow[31]_i_2__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \PWMLow[3]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \PWMLow[4]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \PWMLow[5]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \PWMLow[6]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \PWMLow[7]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \PWMLow[8]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \PWMLow[9]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pwm[1]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \state[0]_i_2__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \state[1]_i_14__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \state[1]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \state[1]_i_8__0\ : label is "soft_lutpair37";
begin
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(0),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__0_n_0\,
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[1]\(0),
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(1),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__0_n_0\,
      I3 => \FSM_sequential_state_reg[2]_1\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[1]\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(2),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__0_n_0\,
      I3 => \FSM_sequential_state_reg[2]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[1]\(0),
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55541110"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \FSM_sequential_state[2]_i_4__0_n_0\,
      I3 => \PWMCount_reg[0]\,
      I4 => \countCycle_reg[0]\,
      I5 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state[2]_i_2__0_n_0\
    );
\FSM_sequential_state[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_4__0_n_0\
    );
\PWMHigh[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(0),
      O => \PWMHigh[0]_i_1__0_n_0\
    );
\PWMHigh[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(2),
      O => \PWMHigh[10]_i_1__0_n_0\
    );
\PWMHigh[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(3),
      O => \PWMHigh[11]_i_1__0_n_0\
    );
\PWMHigh[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(0),
      O => \PWMHigh[12]_i_1__0_n_0\
    );
\PWMHigh[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(1),
      O => \PWMHigh[13]_i_1__0_n_0\
    );
\PWMHigh[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(2),
      O => \PWMHigh[14]_i_1__0_n_0\
    );
\PWMHigh[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(3),
      O => \PWMHigh[15]_i_1__0_n_0\
    );
\PWMHigh[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(0),
      O => \PWMHigh[16]_i_1__0_n_0\
    );
\PWMHigh[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(1),
      O => \PWMHigh[17]_i_1__0_n_0\
    );
\PWMHigh[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(2),
      O => \PWMHigh[18]_i_1__0_n_0\
    );
\PWMHigh[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(3),
      O => \PWMHigh[19]_i_1__0_n_0\
    );
\PWMHigh[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_7,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(1),
      O => \PWMHigh[1]_i_1__0_n_0\
    );
\PWMHigh[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(0),
      O => \PWMHigh[20]_i_1__0_n_0\
    );
\PWMHigh[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(1),
      O => \PWMHigh[21]_i_1__0_n_0\
    );
\PWMHigh[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(2),
      O => \PWMHigh[22]_i_1__0_n_0\
    );
\PWMHigh[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(3),
      O => \PWMHigh[23]_i_1__0_n_0\
    );
\PWMHigh[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(0),
      O => \PWMHigh[24]_i_1__0_n_0\
    );
\PWMHigh[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(1),
      O => \PWMHigh[25]_i_1__0_n_0\
    );
\PWMHigh[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(2),
      O => \PWMHigh[26]_i_1__0_n_0\
    );
\PWMHigh[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(3),
      O => \PWMHigh[27]_i_1__0_n_0\
    );
\PWMHigh[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(0),
      O => \PWMHigh[28]_i_1__0_n_0\
    );
\PWMHigh[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(1),
      O => \PWMHigh[29]_i_1__0_n_0\
    );
\PWMHigh[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_6,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(2),
      O => \PWMHigh[2]_i_1__0_n_0\
    );
\PWMHigh[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(2),
      O => \PWMHigh[30]_i_1__0_n_0\
    );
\PWMHigh[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \PWMHigh[31]_i_1__0_n_0\
    );
\PWMHigh[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(3),
      O => \PWMHigh[31]_i_2__0_n_0\
    );
\PWMHigh[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_5,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(3),
      O => \PWMHigh[3]_i_1__0_n_0\
    );
\PWMHigh[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_4,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(0),
      O => \PWMHigh[4]_i_1__0_n_0\
    );
\PWMHigh[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(1),
      O => \PWMHigh[5]_i_1__0_n_0\
    );
\PWMHigh[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(2),
      O => \PWMHigh[6]_i_1__0_n_0\
    );
\PWMHigh[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(3),
      O => \PWMHigh[7]_i_1__0_n_0\
    );
\PWMHigh[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(0),
      O => \PWMHigh[8]_i_1__0_n_0\
    );
\PWMHigh[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(1),
      O => \PWMHigh[9]_i_1__0_n_0\
    );
\PWMHigh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[0]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[0]\,
      R => SR(0)
    );
\PWMHigh_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[10]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[10]\,
      R => SR(0)
    );
\PWMHigh_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[11]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[11]\,
      R => SR(0)
    );
\PWMHigh_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[12]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[12]\,
      R => SR(0)
    );
\PWMHigh_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[13]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[13]\,
      R => SR(0)
    );
\PWMHigh_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[14]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[14]\,
      R => SR(0)
    );
\PWMHigh_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[15]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[15]\,
      R => SR(0)
    );
\PWMHigh_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[16]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[16]\,
      R => SR(0)
    );
\PWMHigh_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[17]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[17]\,
      R => SR(0)
    );
\PWMHigh_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[18]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[18]\,
      R => SR(0)
    );
\PWMHigh_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[19]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[19]\,
      R => SR(0)
    );
\PWMHigh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[1]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[1]\,
      R => SR(0)
    );
\PWMHigh_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[20]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[20]\,
      R => SR(0)
    );
\PWMHigh_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[21]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[21]\,
      R => SR(0)
    );
\PWMHigh_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[22]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[22]\,
      R => SR(0)
    );
\PWMHigh_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[23]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[23]\,
      R => SR(0)
    );
\PWMHigh_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[24]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[24]\,
      R => SR(0)
    );
\PWMHigh_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[25]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[25]\,
      R => SR(0)
    );
\PWMHigh_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[26]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[26]\,
      R => SR(0)
    );
\PWMHigh_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[27]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[27]\,
      R => SR(0)
    );
\PWMHigh_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[28]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[28]\,
      R => SR(0)
    );
\PWMHigh_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[29]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[29]\,
      R => SR(0)
    );
\PWMHigh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[2]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[2]\,
      R => SR(0)
    );
\PWMHigh_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[30]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[30]\,
      R => SR(0)
    );
\PWMHigh_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[31]_i_2__0_n_0\,
      Q => \PWMHigh_reg_n_0_[31]\,
      R => SR(0)
    );
\PWMHigh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[3]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[3]\,
      R => SR(0)
    );
\PWMHigh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[4]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[4]\,
      R => SR(0)
    );
\PWMHigh_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[5]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[5]\,
      R => SR(0)
    );
\PWMHigh_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[6]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[6]\,
      R => SR(0)
    );
\PWMHigh_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[7]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[7]\,
      R => SR(0)
    );
\PWMHigh_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[8]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[8]\,
      R => SR(0)
    );
\PWMHigh_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__0_n_0\,
      D => \PWMHigh[9]_i_1__0_n_0\,
      Q => \PWMHigh_reg_n_0_[9]\,
      R => SR(0)
    );
\PWMLow[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(0),
      O => \PWMLow[0]_i_1__0_n_0\
    );
\PWMLow[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(10),
      O => \PWMLow[10]_i_1__0_n_0\
    );
\PWMLow[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(11),
      O => \PWMLow[11]_i_1__0_n_0\
    );
\PWMLow[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(12),
      O => \PWMLow[12]_i_1__0_n_0\
    );
\PWMLow[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(13),
      O => \PWMLow[13]_i_1__0_n_0\
    );
\PWMLow[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(14),
      O => \PWMLow[14]_i_1__0_n_0\
    );
\PWMLow[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(15),
      O => \PWMLow[15]_i_1__0_n_0\
    );
\PWMLow[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(16),
      O => \PWMLow[16]_i_1__0_n_0\
    );
\PWMLow[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(17),
      O => \PWMLow[17]_i_1__0_n_0\
    );
\PWMLow[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(18),
      O => \PWMLow[18]_i_1__0_n_0\
    );
\PWMLow[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(19),
      O => \PWMLow[19]_i_1__0_n_0\
    );
\PWMLow[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_7,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(1),
      O => \PWMLow[1]_i_1__0_n_0\
    );
\PWMLow[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(20),
      O => \PWMLow[20]_i_1__0_n_0\
    );
\PWMLow[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(21),
      O => \PWMLow[21]_i_1__0_n_0\
    );
\PWMLow[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(22),
      O => \PWMLow[22]_i_1__0_n_0\
    );
\PWMLow[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(23),
      O => \PWMLow[23]_i_1__0_n_0\
    );
\PWMLow[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(24),
      O => \PWMLow[24]_i_1__0_n_0\
    );
\PWMLow[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(25),
      O => \PWMLow[25]_i_1__0_n_0\
    );
\PWMLow[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(26),
      O => \PWMLow[26]_i_1__0_n_0\
    );
\PWMLow[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(27),
      O => \PWMLow[27]_i_1__0_n_0\
    );
\PWMLow[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(28),
      O => \PWMLow[28]_i_1__0_n_0\
    );
\PWMLow[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(29),
      O => \PWMLow[29]_i_1__0_n_0\
    );
\PWMLow[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_6,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(2),
      O => \PWMLow[2]_i_1__0_n_0\
    );
\PWMLow[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(30),
      O => \PWMLow[30]_i_1__0_n_0\
    );
\PWMLow[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => \PWMLow[31]_i_1__0_n_0\
    );
\PWMLow[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(31),
      O => \PWMLow[31]_i_2__0_n_0\
    );
\PWMLow[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_5,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(3),
      O => \PWMLow[3]_i_1__0_n_0\
    );
\PWMLow[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_4,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(4),
      O => \PWMLow[4]_i_1__0_n_0\
    );
\PWMLow[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(5),
      O => \PWMLow[5]_i_1__0_n_0\
    );
\PWMLow[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(6),
      O => \PWMLow[6]_i_1__0_n_0\
    );
\PWMLow[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(7),
      O => \PWMLow[7]_i_1__0_n_0\
    );
\PWMLow[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(8),
      O => \PWMLow[8]_i_1__0_n_0\
    );
\PWMLow[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(9),
      O => \PWMLow[9]_i_1__0_n_0\
    );
\PWMLow_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[0]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[0]\,
      R => SR(0)
    );
\PWMLow_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[10]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[10]\,
      R => SR(0)
    );
\PWMLow_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[11]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[11]\,
      R => SR(0)
    );
\PWMLow_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[12]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[12]\,
      R => SR(0)
    );
\PWMLow_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[13]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[13]\,
      R => SR(0)
    );
\PWMLow_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[14]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[14]\,
      R => SR(0)
    );
\PWMLow_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[15]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[15]\,
      R => SR(0)
    );
\PWMLow_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[16]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[16]\,
      R => SR(0)
    );
\PWMLow_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[17]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[17]\,
      R => SR(0)
    );
\PWMLow_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[18]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[18]\,
      R => SR(0)
    );
\PWMLow_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[19]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[19]\,
      R => SR(0)
    );
\PWMLow_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[1]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[1]\,
      R => SR(0)
    );
\PWMLow_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[20]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[20]\,
      R => SR(0)
    );
\PWMLow_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[21]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[21]\,
      R => SR(0)
    );
\PWMLow_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[22]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[22]\,
      R => SR(0)
    );
\PWMLow_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[23]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[23]\,
      R => SR(0)
    );
\PWMLow_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[24]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[24]\,
      R => SR(0)
    );
\PWMLow_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[25]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[25]\,
      R => SR(0)
    );
\PWMLow_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[26]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[26]\,
      R => SR(0)
    );
\PWMLow_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[27]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[27]\,
      R => SR(0)
    );
\PWMLow_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[28]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[28]\,
      R => SR(0)
    );
\PWMLow_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[29]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[29]\,
      R => SR(0)
    );
\PWMLow_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[2]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[2]\,
      R => SR(0)
    );
\PWMLow_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[30]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[30]\,
      R => SR(0)
    );
\PWMLow_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[31]_i_2__0_n_0\,
      Q => \PWMLow_reg_n_0_[31]\,
      R => SR(0)
    );
\PWMLow_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[3]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[3]\,
      R => SR(0)
    );
\PWMLow_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[4]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[4]\,
      R => SR(0)
    );
\PWMLow_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[5]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[5]\,
      R => SR(0)
    );
\PWMLow_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[6]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[6]\,
      R => SR(0)
    );
\PWMLow_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[7]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[7]\,
      R => SR(0)
    );
\PWMLow_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[8]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[8]\,
      R => SR(0)
    );
\PWMLow_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__0_n_0\,
      D => \PWMLow[9]_i_1__0_n_0\,
      Q => \PWMLow_reg_n_0_[9]\,
      R => SR(0)
    );
\highCount_carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \PWMCount_reg[31]\(7),
      O => \PWMHigh_reg[7]_0\(3)
    );
\highCount_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \PWMCount_reg[31]\(6),
      O => \PWMHigh_reg[7]_0\(2)
    );
\highCount_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \PWMCount_reg[31]\(5),
      O => \PWMHigh_reg[7]_0\(1)
    );
\highCount_carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \PWMCount_reg[31]\(4),
      O => \PWMHigh_reg[7]_0\(0)
    );
\highCount_carry__1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \PWMCount_reg[31]\(11),
      O => \PWMHigh_reg[11]_0\(3)
    );
\highCount_carry__1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \PWMCount_reg[31]\(10),
      O => \PWMHigh_reg[11]_0\(2)
    );
\highCount_carry__1_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \PWMCount_reg[31]\(9),
      O => \PWMHigh_reg[11]_0\(1)
    );
\highCount_carry__1_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \PWMCount_reg[31]\(8),
      O => \PWMHigh_reg[11]_0\(0)
    );
\highCount_carry__2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \PWMCount_reg[31]\(15),
      O => \PWMHigh_reg[15]_0\(3)
    );
\highCount_carry__2_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \PWMCount_reg[31]\(14),
      O => \PWMHigh_reg[15]_0\(2)
    );
\highCount_carry__2_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \PWMCount_reg[31]\(13),
      O => \PWMHigh_reg[15]_0\(1)
    );
\highCount_carry__2_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \PWMCount_reg[31]\(12),
      O => \PWMHigh_reg[15]_0\(0)
    );
\highCount_carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => \PWMCount_reg[31]\(19),
      O => \PWMHigh_reg[19]_0\(3)
    );
\highCount_carry__3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => \PWMCount_reg[31]\(18),
      O => \PWMHigh_reg[19]_0\(2)
    );
\highCount_carry__3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => \PWMCount_reg[31]\(17),
      O => \PWMHigh_reg[19]_0\(1)
    );
\highCount_carry__3_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => \PWMCount_reg[31]\(16),
      O => \PWMHigh_reg[19]_0\(0)
    );
\highCount_carry__4_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => \PWMCount_reg[31]\(23),
      O => \PWMHigh_reg[23]_0\(3)
    );
\highCount_carry__4_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => \PWMCount_reg[31]\(22),
      O => \PWMHigh_reg[23]_0\(2)
    );
\highCount_carry__4_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => \PWMCount_reg[31]\(21),
      O => \PWMHigh_reg[23]_0\(1)
    );
\highCount_carry__4_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => \PWMCount_reg[31]\(20),
      O => \PWMHigh_reg[23]_0\(0)
    );
\highCount_carry__5_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(27),
      I1 => \PWMCount_reg[31]\(27),
      O => \PWMHigh_reg[27]_0\(3)
    );
\highCount_carry__5_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(26),
      I1 => \PWMCount_reg[31]\(26),
      O => \PWMHigh_reg[27]_0\(2)
    );
\highCount_carry__5_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => \PWMCount_reg[31]\(25),
      O => \PWMHigh_reg[27]_0\(1)
    );
\highCount_carry__5_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(24),
      I1 => \PWMCount_reg[31]\(24),
      O => \PWMHigh_reg[27]_0\(0)
    );
\highCount_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(31),
      I1 => \PWMCount_reg[31]\(31),
      O => S(3)
    );
\highCount_carry__6_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(30),
      I1 => \PWMCount_reg[31]\(30),
      O => S(2)
    );
\highCount_carry__6_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(29),
      I1 => \PWMCount_reg[31]\(29),
      O => S(1)
    );
\highCount_carry__6_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(28),
      I1 => \PWMCount_reg[31]\(28),
      O => S(0)
    );
\highCount_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \PWMCount_reg[31]\(3),
      O => \PWMHigh_reg[3]_0\(3)
    );
\highCount_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \PWMCount_reg[31]\(2),
      O => \PWMHigh_reg[3]_0\(2)
    );
\highCount_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \PWMCount_reg[31]\(1),
      O => \PWMHigh_reg[3]_0\(1)
    );
\highCount_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \PWMCount_reg[31]\(0),
      O => \PWMHigh_reg[3]_0\(0)
    );
nextPWMHigh0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMHigh0_carry_n_0,
      CO(2) => nextPWMHigh0_carry_n_1,
      CO(1) => nextPWMHigh0_carry_n_2,
      CO(0) => nextPWMHigh0_carry_n_3,
      CYINIT => \PWMHigh_reg_n_0_[0]\,
      DI(3) => \PWMHigh_reg_n_0_[4]\,
      DI(2) => \PWMHigh_reg_n_0_[3]\,
      DI(1) => \PWMHigh_reg_n_0_[2]\,
      DI(0) => \PWMHigh_reg_n_0_[1]\,
      O(3) => nextPWMHigh0_carry_n_4,
      O(2) => nextPWMHigh0_carry_n_5,
      O(1) => nextPWMHigh0_carry_n_6,
      O(0) => nextPWMHigh0_carry_n_7,
      S(3) => \nextPWMHigh0_carry_i_1__0_n_0\,
      S(2) => \nextPWMHigh0_carry_i_2__0_n_0\,
      S(1) => \nextPWMHigh0_carry_i_3__0_n_0\,
      S(0) => \nextPWMHigh0_carry_i_4__0_n_0\
    );
\nextPWMHigh0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMHigh0_carry_n_0,
      CO(3) => \nextPWMHigh0_carry__0_n_0\,
      CO(2) => \nextPWMHigh0_carry__0_n_1\,
      CO(1) => \nextPWMHigh0_carry__0_n_2\,
      CO(0) => \nextPWMHigh0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[8]\,
      DI(2) => \PWMHigh_reg_n_0_[7]\,
      DI(1) => \PWMHigh_reg_n_0_[6]\,
      DI(0) => \PWMHigh_reg_n_0_[5]\,
      O(3) => \nextPWMHigh0_carry__0_n_4\,
      O(2) => \nextPWMHigh0_carry__0_n_5\,
      O(1) => \nextPWMHigh0_carry__0_n_6\,
      O(0) => \nextPWMHigh0_carry__0_n_7\,
      S(3) => \nextPWMHigh0_carry__0_i_1__0_n_0\,
      S(2) => \nextPWMHigh0_carry__0_i_2__0_n_0\,
      S(1) => \nextPWMHigh0_carry__0_i_3__0_n_0\,
      S(0) => \nextPWMHigh0_carry__0_i_4__0_n_0\
    );
\nextPWMHigh0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[8]\,
      O => \nextPWMHigh0_carry__0_i_1__0_n_0\
    );
\nextPWMHigh0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[7]\,
      O => \nextPWMHigh0_carry__0_i_2__0_n_0\
    );
\nextPWMHigh0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[6]\,
      O => \nextPWMHigh0_carry__0_i_3__0_n_0\
    );
\nextPWMHigh0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[5]\,
      O => \nextPWMHigh0_carry__0_i_4__0_n_0\
    );
\nextPWMHigh0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__0_n_0\,
      CO(3) => \nextPWMHigh0_carry__1_n_0\,
      CO(2) => \nextPWMHigh0_carry__1_n_1\,
      CO(1) => \nextPWMHigh0_carry__1_n_2\,
      CO(0) => \nextPWMHigh0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[12]\,
      DI(2) => \PWMHigh_reg_n_0_[11]\,
      DI(1) => \PWMHigh_reg_n_0_[10]\,
      DI(0) => \PWMHigh_reg_n_0_[9]\,
      O(3) => \nextPWMHigh0_carry__1_n_4\,
      O(2) => \nextPWMHigh0_carry__1_n_5\,
      O(1) => \nextPWMHigh0_carry__1_n_6\,
      O(0) => \nextPWMHigh0_carry__1_n_7\,
      S(3) => \nextPWMHigh0_carry__1_i_1__0_n_0\,
      S(2) => \nextPWMHigh0_carry__1_i_2__0_n_0\,
      S(1) => \nextPWMHigh0_carry__1_i_3__0_n_0\,
      S(0) => \nextPWMHigh0_carry__1_i_4__0_n_0\
    );
\nextPWMHigh0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[12]\,
      O => \nextPWMHigh0_carry__1_i_1__0_n_0\
    );
\nextPWMHigh0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[11]\,
      O => \nextPWMHigh0_carry__1_i_2__0_n_0\
    );
\nextPWMHigh0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      O => \nextPWMHigh0_carry__1_i_3__0_n_0\
    );
\nextPWMHigh0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[9]\,
      O => \nextPWMHigh0_carry__1_i_4__0_n_0\
    );
\nextPWMHigh0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__1_n_0\,
      CO(3) => \nextPWMHigh0_carry__2_n_0\,
      CO(2) => \nextPWMHigh0_carry__2_n_1\,
      CO(1) => \nextPWMHigh0_carry__2_n_2\,
      CO(0) => \nextPWMHigh0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[16]\,
      DI(2) => \PWMHigh_reg_n_0_[15]\,
      DI(1) => \PWMHigh_reg_n_0_[14]\,
      DI(0) => \PWMHigh_reg_n_0_[13]\,
      O(3) => \nextPWMHigh0_carry__2_n_4\,
      O(2) => \nextPWMHigh0_carry__2_n_5\,
      O(1) => \nextPWMHigh0_carry__2_n_6\,
      O(0) => \nextPWMHigh0_carry__2_n_7\,
      S(3) => \nextPWMHigh0_carry__2_i_1__0_n_0\,
      S(2) => \nextPWMHigh0_carry__2_i_2__0_n_0\,
      S(1) => \nextPWMHigh0_carry__2_i_3__0_n_0\,
      S(0) => \nextPWMHigh0_carry__2_i_4__0_n_0\
    );
\nextPWMHigh0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      O => \nextPWMHigh0_carry__2_i_1__0_n_0\
    );
\nextPWMHigh0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[15]\,
      O => \nextPWMHigh0_carry__2_i_2__0_n_0\
    );
\nextPWMHigh0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[14]\,
      O => \nextPWMHigh0_carry__2_i_3__0_n_0\
    );
\nextPWMHigh0_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[13]\,
      O => \nextPWMHigh0_carry__2_i_4__0_n_0\
    );
\nextPWMHigh0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__2_n_0\,
      CO(3) => \nextPWMHigh0_carry__3_n_0\,
      CO(2) => \nextPWMHigh0_carry__3_n_1\,
      CO(1) => \nextPWMHigh0_carry__3_n_2\,
      CO(0) => \nextPWMHigh0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[20]\,
      DI(2) => \PWMHigh_reg_n_0_[19]\,
      DI(1) => \PWMHigh_reg_n_0_[18]\,
      DI(0) => \PWMHigh_reg_n_0_[17]\,
      O(3) => \nextPWMHigh0_carry__3_n_4\,
      O(2) => \nextPWMHigh0_carry__3_n_5\,
      O(1) => \nextPWMHigh0_carry__3_n_6\,
      O(0) => \nextPWMHigh0_carry__3_n_7\,
      S(3) => \nextPWMHigh0_carry__3_i_1__0_n_0\,
      S(2) => \nextPWMHigh0_carry__3_i_2__0_n_0\,
      S(1) => \nextPWMHigh0_carry__3_i_3__0_n_0\,
      S(0) => \nextPWMHigh0_carry__3_i_4__0_n_0\
    );
\nextPWMHigh0_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[20]\,
      O => \nextPWMHigh0_carry__3_i_1__0_n_0\
    );
\nextPWMHigh0_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[19]\,
      O => \nextPWMHigh0_carry__3_i_2__0_n_0\
    );
\nextPWMHigh0_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[18]\,
      O => \nextPWMHigh0_carry__3_i_3__0_n_0\
    );
\nextPWMHigh0_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[17]\,
      O => \nextPWMHigh0_carry__3_i_4__0_n_0\
    );
\nextPWMHigh0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__3_n_0\,
      CO(3) => \nextPWMHigh0_carry__4_n_0\,
      CO(2) => \nextPWMHigh0_carry__4_n_1\,
      CO(1) => \nextPWMHigh0_carry__4_n_2\,
      CO(0) => \nextPWMHigh0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[24]\,
      DI(2) => \PWMHigh_reg_n_0_[23]\,
      DI(1) => \PWMHigh_reg_n_0_[22]\,
      DI(0) => \PWMHigh_reg_n_0_[21]\,
      O(3) => \nextPWMHigh0_carry__4_n_4\,
      O(2) => \nextPWMHigh0_carry__4_n_5\,
      O(1) => \nextPWMHigh0_carry__4_n_6\,
      O(0) => \nextPWMHigh0_carry__4_n_7\,
      S(3) => \nextPWMHigh0_carry__4_i_1__0_n_0\,
      S(2) => \nextPWMHigh0_carry__4_i_2__0_n_0\,
      S(1) => \nextPWMHigh0_carry__4_i_3__0_n_0\,
      S(0) => \nextPWMHigh0_carry__4_i_4__0_n_0\
    );
\nextPWMHigh0_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[24]\,
      O => \nextPWMHigh0_carry__4_i_1__0_n_0\
    );
\nextPWMHigh0_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[23]\,
      O => \nextPWMHigh0_carry__4_i_2__0_n_0\
    );
\nextPWMHigh0_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      O => \nextPWMHigh0_carry__4_i_3__0_n_0\
    );
\nextPWMHigh0_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[21]\,
      O => \nextPWMHigh0_carry__4_i_4__0_n_0\
    );
\nextPWMHigh0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__4_n_0\,
      CO(3) => \nextPWMHigh0_carry__5_n_0\,
      CO(2) => \nextPWMHigh0_carry__5_n_1\,
      CO(1) => \nextPWMHigh0_carry__5_n_2\,
      CO(0) => \nextPWMHigh0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[28]\,
      DI(2) => \PWMHigh_reg_n_0_[27]\,
      DI(1) => \PWMHigh_reg_n_0_[26]\,
      DI(0) => \PWMHigh_reg_n_0_[25]\,
      O(3) => \nextPWMHigh0_carry__5_n_4\,
      O(2) => \nextPWMHigh0_carry__5_n_5\,
      O(1) => \nextPWMHigh0_carry__5_n_6\,
      O(0) => \nextPWMHigh0_carry__5_n_7\,
      S(3) => \nextPWMHigh0_carry__5_i_1__0_n_0\,
      S(2) => \nextPWMHigh0_carry__5_i_2__0_n_0\,
      S(1) => \nextPWMHigh0_carry__5_i_3__0_n_0\,
      S(0) => \nextPWMHigh0_carry__5_i_4__0_n_0\
    );
\nextPWMHigh0_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      O => \nextPWMHigh0_carry__5_i_1__0_n_0\
    );
\nextPWMHigh0_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[27]\,
      O => \nextPWMHigh0_carry__5_i_2__0_n_0\
    );
\nextPWMHigh0_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[26]\,
      O => \nextPWMHigh0_carry__5_i_3__0_n_0\
    );
\nextPWMHigh0_carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[25]\,
      O => \nextPWMHigh0_carry__5_i_4__0_n_0\
    );
\nextPWMHigh0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMHigh0_carry__6_n_2\,
      CO(0) => \nextPWMHigh0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMHigh_reg_n_0_[30]\,
      DI(0) => \PWMHigh_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMHigh0_carry__6_n_5\,
      O(1) => \nextPWMHigh0_carry__6_n_6\,
      O(0) => \nextPWMHigh0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMHigh0_carry__6_i_1__0_n_0\,
      S(1) => \nextPWMHigh0_carry__6_i_2__0_n_0\,
      S(0) => \nextPWMHigh0_carry__6_i_3__0_n_0\
    );
\nextPWMHigh0_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[31]\,
      O => \nextPWMHigh0_carry__6_i_1__0_n_0\
    );
\nextPWMHigh0_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[30]\,
      O => \nextPWMHigh0_carry__6_i_2__0_n_0\
    );
\nextPWMHigh0_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[29]\,
      O => \nextPWMHigh0_carry__6_i_3__0_n_0\
    );
\nextPWMHigh0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      O => \nextPWMHigh0_carry_i_1__0_n_0\
    );
\nextPWMHigh0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[3]\,
      O => \nextPWMHigh0_carry_i_2__0_n_0\
    );
\nextPWMHigh0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[2]\,
      O => \nextPWMHigh0_carry_i_3__0_n_0\
    );
\nextPWMHigh0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[1]\,
      O => \nextPWMHigh0_carry_i_4__0_n_0\
    );
nextPWMLow0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMLow0_carry_n_0,
      CO(2) => nextPWMLow0_carry_n_1,
      CO(1) => nextPWMLow0_carry_n_2,
      CO(0) => nextPWMLow0_carry_n_3,
      CYINIT => \PWMLow_reg_n_0_[0]\,
      DI(3) => \PWMLow_reg_n_0_[4]\,
      DI(2) => \PWMLow_reg_n_0_[3]\,
      DI(1) => \PWMLow_reg_n_0_[2]\,
      DI(0) => \PWMLow_reg_n_0_[1]\,
      O(3) => nextPWMLow0_carry_n_4,
      O(2) => nextPWMLow0_carry_n_5,
      O(1) => nextPWMLow0_carry_n_6,
      O(0) => nextPWMLow0_carry_n_7,
      S(3) => \nextPWMLow0_carry_i_1__0_n_0\,
      S(2) => \nextPWMLow0_carry_i_2__0_n_0\,
      S(1) => \nextPWMLow0_carry_i_3__0_n_0\,
      S(0) => \nextPWMLow0_carry_i_4__0_n_0\
    );
\nextPWMLow0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMLow0_carry_n_0,
      CO(3) => \nextPWMLow0_carry__0_n_0\,
      CO(2) => \nextPWMLow0_carry__0_n_1\,
      CO(1) => \nextPWMLow0_carry__0_n_2\,
      CO(0) => \nextPWMLow0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[8]\,
      DI(2) => \PWMLow_reg_n_0_[7]\,
      DI(1) => \PWMLow_reg_n_0_[6]\,
      DI(0) => \PWMLow_reg_n_0_[5]\,
      O(3) => \nextPWMLow0_carry__0_n_4\,
      O(2) => \nextPWMLow0_carry__0_n_5\,
      O(1) => \nextPWMLow0_carry__0_n_6\,
      O(0) => \nextPWMLow0_carry__0_n_7\,
      S(3) => \nextPWMLow0_carry__0_i_1__0_n_0\,
      S(2) => \nextPWMLow0_carry__0_i_2__0_n_0\,
      S(1) => \nextPWMLow0_carry__0_i_3__0_n_0\,
      S(0) => \nextPWMLow0_carry__0_i_4__0_n_0\
    );
\nextPWMLow0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[8]\,
      O => \nextPWMLow0_carry__0_i_1__0_n_0\
    );
\nextPWMLow0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[7]\,
      O => \nextPWMLow0_carry__0_i_2__0_n_0\
    );
\nextPWMLow0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[6]\,
      O => \nextPWMLow0_carry__0_i_3__0_n_0\
    );
\nextPWMLow0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[5]\,
      O => \nextPWMLow0_carry__0_i_4__0_n_0\
    );
\nextPWMLow0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__0_n_0\,
      CO(3) => \nextPWMLow0_carry__1_n_0\,
      CO(2) => \nextPWMLow0_carry__1_n_1\,
      CO(1) => \nextPWMLow0_carry__1_n_2\,
      CO(0) => \nextPWMLow0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[12]\,
      DI(2) => \PWMLow_reg_n_0_[11]\,
      DI(1) => \PWMLow_reg_n_0_[10]\,
      DI(0) => \PWMLow_reg_n_0_[9]\,
      O(3) => \nextPWMLow0_carry__1_n_4\,
      O(2) => \nextPWMLow0_carry__1_n_5\,
      O(1) => \nextPWMLow0_carry__1_n_6\,
      O(0) => \nextPWMLow0_carry__1_n_7\,
      S(3) => \nextPWMLow0_carry__1_i_1__0_n_0\,
      S(2) => \nextPWMLow0_carry__1_i_2__0_n_0\,
      S(1) => \nextPWMLow0_carry__1_i_3__0_n_0\,
      S(0) => \nextPWMLow0_carry__1_i_4__0_n_0\
    );
\nextPWMLow0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[12]\,
      O => \nextPWMLow0_carry__1_i_1__0_n_0\
    );
\nextPWMLow0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[11]\,
      O => \nextPWMLow0_carry__1_i_2__0_n_0\
    );
\nextPWMLow0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      O => \nextPWMLow0_carry__1_i_3__0_n_0\
    );
\nextPWMLow0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[9]\,
      O => \nextPWMLow0_carry__1_i_4__0_n_0\
    );
\nextPWMLow0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__1_n_0\,
      CO(3) => \nextPWMLow0_carry__2_n_0\,
      CO(2) => \nextPWMLow0_carry__2_n_1\,
      CO(1) => \nextPWMLow0_carry__2_n_2\,
      CO(0) => \nextPWMLow0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[16]\,
      DI(2) => \PWMLow_reg_n_0_[15]\,
      DI(1) => \PWMLow_reg_n_0_[14]\,
      DI(0) => \PWMLow_reg_n_0_[13]\,
      O(3) => \nextPWMLow0_carry__2_n_4\,
      O(2) => \nextPWMLow0_carry__2_n_5\,
      O(1) => \nextPWMLow0_carry__2_n_6\,
      O(0) => \nextPWMLow0_carry__2_n_7\,
      S(3) => \nextPWMLow0_carry__2_i_1__0_n_0\,
      S(2) => \nextPWMLow0_carry__2_i_2__0_n_0\,
      S(1) => \nextPWMLow0_carry__2_i_3__0_n_0\,
      S(0) => \nextPWMLow0_carry__2_i_4__0_n_0\
    );
\nextPWMLow0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      O => \nextPWMLow0_carry__2_i_1__0_n_0\
    );
\nextPWMLow0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[15]\,
      O => \nextPWMLow0_carry__2_i_2__0_n_0\
    );
\nextPWMLow0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[14]\,
      O => \nextPWMLow0_carry__2_i_3__0_n_0\
    );
\nextPWMLow0_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[13]\,
      O => \nextPWMLow0_carry__2_i_4__0_n_0\
    );
\nextPWMLow0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__2_n_0\,
      CO(3) => \nextPWMLow0_carry__3_n_0\,
      CO(2) => \nextPWMLow0_carry__3_n_1\,
      CO(1) => \nextPWMLow0_carry__3_n_2\,
      CO(0) => \nextPWMLow0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[20]\,
      DI(2) => \PWMLow_reg_n_0_[19]\,
      DI(1) => \PWMLow_reg_n_0_[18]\,
      DI(0) => \PWMLow_reg_n_0_[17]\,
      O(3) => \nextPWMLow0_carry__3_n_4\,
      O(2) => \nextPWMLow0_carry__3_n_5\,
      O(1) => \nextPWMLow0_carry__3_n_6\,
      O(0) => \nextPWMLow0_carry__3_n_7\,
      S(3) => \nextPWMLow0_carry__3_i_1__0_n_0\,
      S(2) => \nextPWMLow0_carry__3_i_2__0_n_0\,
      S(1) => \nextPWMLow0_carry__3_i_3__0_n_0\,
      S(0) => \nextPWMLow0_carry__3_i_4__0_n_0\
    );
\nextPWMLow0_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[20]\,
      O => \nextPWMLow0_carry__3_i_1__0_n_0\
    );
\nextPWMLow0_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[19]\,
      O => \nextPWMLow0_carry__3_i_2__0_n_0\
    );
\nextPWMLow0_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[18]\,
      O => \nextPWMLow0_carry__3_i_3__0_n_0\
    );
\nextPWMLow0_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[17]\,
      O => \nextPWMLow0_carry__3_i_4__0_n_0\
    );
\nextPWMLow0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__3_n_0\,
      CO(3) => \nextPWMLow0_carry__4_n_0\,
      CO(2) => \nextPWMLow0_carry__4_n_1\,
      CO(1) => \nextPWMLow0_carry__4_n_2\,
      CO(0) => \nextPWMLow0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[24]\,
      DI(2) => \PWMLow_reg_n_0_[23]\,
      DI(1) => \PWMLow_reg_n_0_[22]\,
      DI(0) => \PWMLow_reg_n_0_[21]\,
      O(3) => \nextPWMLow0_carry__4_n_4\,
      O(2) => \nextPWMLow0_carry__4_n_5\,
      O(1) => \nextPWMLow0_carry__4_n_6\,
      O(0) => \nextPWMLow0_carry__4_n_7\,
      S(3) => \nextPWMLow0_carry__4_i_1__0_n_0\,
      S(2) => \nextPWMLow0_carry__4_i_2__0_n_0\,
      S(1) => \nextPWMLow0_carry__4_i_3__0_n_0\,
      S(0) => \nextPWMLow0_carry__4_i_4__0_n_0\
    );
\nextPWMLow0_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[24]\,
      O => \nextPWMLow0_carry__4_i_1__0_n_0\
    );
\nextPWMLow0_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[23]\,
      O => \nextPWMLow0_carry__4_i_2__0_n_0\
    );
\nextPWMLow0_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      O => \nextPWMLow0_carry__4_i_3__0_n_0\
    );
\nextPWMLow0_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[21]\,
      O => \nextPWMLow0_carry__4_i_4__0_n_0\
    );
\nextPWMLow0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__4_n_0\,
      CO(3) => \nextPWMLow0_carry__5_n_0\,
      CO(2) => \nextPWMLow0_carry__5_n_1\,
      CO(1) => \nextPWMLow0_carry__5_n_2\,
      CO(0) => \nextPWMLow0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[28]\,
      DI(2) => \PWMLow_reg_n_0_[27]\,
      DI(1) => \PWMLow_reg_n_0_[26]\,
      DI(0) => \PWMLow_reg_n_0_[25]\,
      O(3) => \nextPWMLow0_carry__5_n_4\,
      O(2) => \nextPWMLow0_carry__5_n_5\,
      O(1) => \nextPWMLow0_carry__5_n_6\,
      O(0) => \nextPWMLow0_carry__5_n_7\,
      S(3) => \nextPWMLow0_carry__5_i_1__0_n_0\,
      S(2) => \nextPWMLow0_carry__5_i_2__0_n_0\,
      S(1) => \nextPWMLow0_carry__5_i_3__0_n_0\,
      S(0) => \nextPWMLow0_carry__5_i_4__0_n_0\
    );
\nextPWMLow0_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      O => \nextPWMLow0_carry__5_i_1__0_n_0\
    );
\nextPWMLow0_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[27]\,
      O => \nextPWMLow0_carry__5_i_2__0_n_0\
    );
\nextPWMLow0_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[26]\,
      O => \nextPWMLow0_carry__5_i_3__0_n_0\
    );
\nextPWMLow0_carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[25]\,
      O => \nextPWMLow0_carry__5_i_4__0_n_0\
    );
\nextPWMLow0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMLow0_carry__6_n_2\,
      CO(0) => \nextPWMLow0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMLow_reg_n_0_[30]\,
      DI(0) => \PWMLow_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMLow0_carry__6_n_5\,
      O(1) => \nextPWMLow0_carry__6_n_6\,
      O(0) => \nextPWMLow0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMLow0_carry__6_i_1__0_n_0\,
      S(1) => \nextPWMLow0_carry__6_i_2__0_n_0\,
      S(0) => \nextPWMLow0_carry__6_i_3__0_n_0\
    );
\nextPWMLow0_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[31]\,
      O => \nextPWMLow0_carry__6_i_1__0_n_0\
    );
\nextPWMLow0_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[30]\,
      O => \nextPWMLow0_carry__6_i_2__0_n_0\
    );
\nextPWMLow0_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[29]\,
      O => \nextPWMLow0_carry__6_i_3__0_n_0\
    );
\nextPWMLow0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      O => \nextPWMLow0_carry_i_1__0_n_0\
    );
\nextPWMLow0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[3]\,
      O => \nextPWMLow0_carry_i_2__0_n_0\
    );
\nextPWMLow0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[2]\,
      O => \nextPWMLow0_carry_i_3__0_n_0\
    );
\nextPWMLow0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      O => \nextPWMLow0_carry_i_4__0_n_0\
    );
\pwm[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F020"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(2),
      O => pwm(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F150E150A"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[0]_i_2__0_n_0\,
      I5 => \state[1]_i_3__0_n_0\,
      O => \state[0]_i_1__0_n_0\
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"46"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      O => \state[0]_i_2__0_n_0\
    );
\state[1]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      I1 => \PWMHigh_reg_n_0_[23]\,
      I2 => \PWMHigh_reg_n_0_[20]\,
      I3 => \PWMHigh_reg_n_0_[21]\,
      I4 => \PWMHigh_reg_n_0_[25]\,
      I5 => \PWMHigh_reg_n_0_[24]\,
      O => \state[1]_i_10__0_n_0\
    );
\state[1]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      I1 => \PWMHigh_reg_n_0_[29]\,
      I2 => \PWMHigh_reg_n_0_[26]\,
      I3 => \PWMHigh_reg_n_0_[27]\,
      I4 => \PWMHigh_reg_n_0_[31]\,
      I5 => \PWMHigh_reg_n_0_[30]\,
      O => \state[1]_i_11__0_n_0\
    );
\state[1]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      I1 => \PWMHigh_reg_n_0_[17]\,
      I2 => \PWMHigh_reg_n_0_[14]\,
      I3 => \PWMHigh_reg_n_0_[15]\,
      I4 => \PWMHigh_reg_n_0_[19]\,
      I5 => \PWMHigh_reg_n_0_[18]\,
      O => \state[1]_i_12__0_n_0\
    );
\state[1]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      I1 => \PWMHigh_reg_n_0_[11]\,
      I2 => \PWMHigh_reg_n_0_[8]\,
      I3 => \PWMHigh_reg_n_0_[9]\,
      I4 => \PWMHigh_reg_n_0_[13]\,
      I5 => \PWMHigh_reg_n_0_[12]\,
      O => \state[1]_i_13__0_n_0\
    );
\state[1]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \PWMHigh_reg_n_0_[1]\,
      I3 => s00_axi_aresetn,
      O => \state[1]_i_14__0_n_0\
    );
\state[1]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      I1 => \PWMHigh_reg_n_0_[5]\,
      I2 => \PWMHigh_reg_n_0_[2]\,
      I3 => \PWMHigh_reg_n_0_[3]\,
      I4 => \PWMHigh_reg_n_0_[7]\,
      I5 => \PWMHigh_reg_n_0_[6]\,
      O => \state[1]_i_15__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001A50"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[1]_i_3__0_n_0\,
      O => \state[1]_i_1__0_n_0\
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_4__0_n_0\,
      I1 => \state[1]_i_5__0_n_0\,
      I2 => \state[1]_i_6__0_n_0\,
      I3 => \state[1]_i_7__0_n_0\,
      I4 => \state[1]_i_8__0_n_0\,
      I5 => \state[1]_i_9__0_n_0\,
      O => \state[1]_i_2__0_n_0\
    );
\state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_10__0_n_0\,
      I1 => \state[1]_i_11__0_n_0\,
      I2 => \state[1]_i_12__0_n_0\,
      I3 => \state[1]_i_13__0_n_0\,
      I4 => \state[1]_i_14__0_n_0\,
      I5 => \state[1]_i_15__0_n_0\,
      O => \state[1]_i_3__0_n_0\
    );
\state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      I1 => \PWMLow_reg_n_0_[23]\,
      I2 => \PWMLow_reg_n_0_[20]\,
      I3 => \PWMLow_reg_n_0_[21]\,
      I4 => \PWMLow_reg_n_0_[25]\,
      I5 => \PWMLow_reg_n_0_[24]\,
      O => \state[1]_i_4__0_n_0\
    );
\state[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      I1 => \PWMLow_reg_n_0_[29]\,
      I2 => \PWMLow_reg_n_0_[26]\,
      I3 => \PWMLow_reg_n_0_[27]\,
      I4 => \PWMLow_reg_n_0_[31]\,
      I5 => \PWMLow_reg_n_0_[30]\,
      O => \state[1]_i_5__0_n_0\
    );
\state[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      I1 => \PWMLow_reg_n_0_[17]\,
      I2 => \PWMLow_reg_n_0_[14]\,
      I3 => \PWMLow_reg_n_0_[15]\,
      I4 => \PWMLow_reg_n_0_[19]\,
      I5 => \PWMLow_reg_n_0_[18]\,
      O => \state[1]_i_6__0_n_0\
    );
\state[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      I1 => \PWMLow_reg_n_0_[11]\,
      I2 => \PWMLow_reg_n_0_[8]\,
      I3 => \PWMLow_reg_n_0_[9]\,
      I4 => \PWMLow_reg_n_0_[13]\,
      I5 => \PWMLow_reg_n_0_[12]\,
      O => \state[1]_i_7__0_n_0\
    );
\state[1]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      I1 => \PWMLow_reg_n_0_[0]\,
      I2 => s00_axi_aresetn,
      I3 => \state_reg_n_0_[1]\,
      O => \state[1]_i_8__0_n_0\
    );
\state[1]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      I1 => \PWMLow_reg_n_0_[5]\,
      I2 => \PWMLow_reg_n_0_[2]\,
      I3 => \PWMLow_reg_n_0_[3]\,
      I4 => \PWMLow_reg_n_0_[7]\,
      I5 => \PWMLow_reg_n_0_[6]\,
      O => \state[1]_i_9__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_13 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \PWMCount_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    highCount : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    nextPWMCount : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \slv_reg0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \PWMCount_reg[0]\ : in STD_LOGIC;
    \countCycle_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_13 : entity is "pwm";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_13 is
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal PWMHigh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PWMHigh[31]_i_1_n_0\ : STD_LOGIC;
  signal PWMLow : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PWMLow[31]_i_1_n_0\ : STD_LOGIC;
  signal nextPWMHigh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal nextPWMHigh0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \nextPWMHigh0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_3\ : STD_LOGIC;
  signal nextPWMHigh0_carry_i_1_n_0 : STD_LOGIC;
  signal nextPWMHigh0_carry_i_2_n_0 : STD_LOGIC;
  signal nextPWMHigh0_carry_i_3_n_0 : STD_LOGIC;
  signal nextPWMHigh0_carry_i_4_n_0 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_0 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_1 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_2 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_3 : STD_LOGIC;
  signal nextPWMLow : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal nextPWMLow0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \nextPWMLow0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_3\ : STD_LOGIC;
  signal nextPWMLow0_carry_i_1_n_0 : STD_LOGIC;
  signal nextPWMLow0_carry_i_2_n_0 : STD_LOGIC;
  signal nextPWMLow0_carry_i_3_n_0 : STD_LOGIC;
  signal nextPWMLow0_carry_i_4_n_0 : STD_LOGIC;
  signal nextPWMLow0_carry_n_0 : STD_LOGIC;
  signal nextPWMLow0_carry_n_1 : STD_LOGIC;
  signal nextPWMLow0_carry_n_2 : STD_LOGIC;
  signal nextPWMLow0_carry_n_3 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_10_n_0\ : STD_LOGIC;
  signal \state[1]_i_11_n_0\ : STD_LOGIC;
  signal \state[1]_i_12_n_0\ : STD_LOGIC;
  signal \state[1]_i_13_n_0\ : STD_LOGIC;
  signal \state[1]_i_14_n_0\ : STD_LOGIC;
  signal \state[1]_i_15_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[1]_i_5_n_0\ : STD_LOGIC;
  signal \state[1]_i_6_n_0\ : STD_LOGIC;
  signal \state[1]_i_7_n_0\ : STD_LOGIC;
  signal \state[1]_i_8_n_0\ : STD_LOGIC;
  signal \state[1]_i_9_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \PWMHigh[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \PWMHigh[10]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \PWMHigh[11]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \PWMHigh[12]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \PWMHigh[13]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \PWMHigh[14]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \PWMHigh[15]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \PWMHigh[16]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \PWMHigh[17]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \PWMHigh[18]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \PWMHigh[19]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \PWMHigh[20]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \PWMHigh[21]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \PWMHigh[22]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \PWMHigh[23]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \PWMHigh[24]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \PWMHigh[25]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \PWMHigh[26]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \PWMHigh[27]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \PWMHigh[28]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \PWMHigh[29]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \PWMHigh[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \PWMHigh[30]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \PWMHigh[31]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \PWMHigh[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \PWMHigh[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \PWMHigh[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \PWMHigh[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \PWMHigh[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \PWMHigh[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \PWMHigh[9]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \PWMLow[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \PWMLow[10]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \PWMLow[11]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \PWMLow[12]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \PWMLow[13]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \PWMLow[14]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \PWMLow[15]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \PWMLow[16]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \PWMLow[17]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \PWMLow[18]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \PWMLow[19]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \PWMLow[20]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \PWMLow[21]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \PWMLow[22]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \PWMLow[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \PWMLow[24]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \PWMLow[25]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \PWMLow[26]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \PWMLow[27]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \PWMLow[28]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \PWMLow[29]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \PWMLow[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \PWMLow[30]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \PWMLow[31]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \PWMLow[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \PWMLow[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \PWMLow[5]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \PWMLow[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \PWMLow[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \PWMLow[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \PWMLow[9]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pwm[0]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \state[1]_i_14\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state[1]_i_8\ : label is "soft_lutpair3";
begin
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(0),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2_n_0\,
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[0]\(0),
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(1),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2_n_0\,
      I3 => \FSM_sequential_state_reg[2]_1\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[0]\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(2),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2_n_0\,
      I3 => \FSM_sequential_state_reg[2]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[0]\(0),
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55541110"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \FSM_sequential_state[2]_i_4_n_0\,
      I3 => \PWMCount_reg[0]\,
      I4 => \countCycle_reg[0]\,
      I5 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\PWMHigh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => PWMHigh(0),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(0),
      O => nextPWMHigh(0)
    );
\PWMHigh[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(10),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(10),
      O => nextPWMHigh(10)
    );
\PWMHigh[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(11),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(11),
      O => nextPWMHigh(11)
    );
\PWMHigh[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(12),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(12),
      O => nextPWMHigh(12)
    );
\PWMHigh[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(13),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(13),
      O => nextPWMHigh(13)
    );
\PWMHigh[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(14),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(14),
      O => nextPWMHigh(14)
    );
\PWMHigh[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(15),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(15),
      O => nextPWMHigh(15)
    );
\PWMHigh[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(16),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(16),
      O => nextPWMHigh(16)
    );
\PWMHigh[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(17),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(17),
      O => nextPWMHigh(17)
    );
\PWMHigh[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(18),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(18),
      O => nextPWMHigh(18)
    );
\PWMHigh[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(19),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(19),
      O => nextPWMHigh(19)
    );
\PWMHigh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(1),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(1),
      O => nextPWMHigh(1)
    );
\PWMHigh[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(20),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(20),
      O => nextPWMHigh(20)
    );
\PWMHigh[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(21),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(21),
      O => nextPWMHigh(21)
    );
\PWMHigh[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(22),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(22),
      O => nextPWMHigh(22)
    );
\PWMHigh[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(23),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(23),
      O => nextPWMHigh(23)
    );
\PWMHigh[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(24),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(24),
      O => nextPWMHigh(24)
    );
\PWMHigh[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(25),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(25),
      O => nextPWMHigh(25)
    );
\PWMHigh[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(26),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(26),
      O => nextPWMHigh(26)
    );
\PWMHigh[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(27),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(27),
      O => nextPWMHigh(27)
    );
\PWMHigh[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(28),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(28),
      O => nextPWMHigh(28)
    );
\PWMHigh[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(29),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(29),
      O => nextPWMHigh(29)
    );
\PWMHigh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(2),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(2),
      O => nextPWMHigh(2)
    );
\PWMHigh[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(30),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(30),
      O => nextPWMHigh(30)
    );
\PWMHigh[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \PWMHigh[31]_i_1_n_0\
    );
\PWMHigh[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(31),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(31),
      O => nextPWMHigh(31)
    );
\PWMHigh[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(3),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(3),
      O => nextPWMHigh(3)
    );
\PWMHigh[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(4),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(4),
      O => nextPWMHigh(4)
    );
\PWMHigh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(5),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(5),
      O => nextPWMHigh(5)
    );
\PWMHigh[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(6),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(6),
      O => nextPWMHigh(6)
    );
\PWMHigh[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(7),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(7),
      O => nextPWMHigh(7)
    );
\PWMHigh[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(8),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(8),
      O => nextPWMHigh(8)
    );
\PWMHigh[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0(9),
      I1 => \state_reg_n_0_[0]\,
      I2 => highCount(9),
      O => nextPWMHigh(9)
    );
\PWMHigh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(0),
      Q => PWMHigh(0),
      R => SR(0)
    );
\PWMHigh_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(10),
      Q => PWMHigh(10),
      R => SR(0)
    );
\PWMHigh_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(11),
      Q => PWMHigh(11),
      R => SR(0)
    );
\PWMHigh_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(12),
      Q => PWMHigh(12),
      R => SR(0)
    );
\PWMHigh_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(13),
      Q => PWMHigh(13),
      R => SR(0)
    );
\PWMHigh_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(14),
      Q => PWMHigh(14),
      R => SR(0)
    );
\PWMHigh_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(15),
      Q => PWMHigh(15),
      R => SR(0)
    );
\PWMHigh_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(16),
      Q => PWMHigh(16),
      R => SR(0)
    );
\PWMHigh_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(17),
      Q => PWMHigh(17),
      R => SR(0)
    );
\PWMHigh_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(18),
      Q => PWMHigh(18),
      R => SR(0)
    );
\PWMHigh_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(19),
      Q => PWMHigh(19),
      R => SR(0)
    );
\PWMHigh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(1),
      Q => PWMHigh(1),
      R => SR(0)
    );
\PWMHigh_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(20),
      Q => PWMHigh(20),
      R => SR(0)
    );
\PWMHigh_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(21),
      Q => PWMHigh(21),
      R => SR(0)
    );
\PWMHigh_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(22),
      Q => PWMHigh(22),
      R => SR(0)
    );
\PWMHigh_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(23),
      Q => PWMHigh(23),
      R => SR(0)
    );
\PWMHigh_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(24),
      Q => PWMHigh(24),
      R => SR(0)
    );
\PWMHigh_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(25),
      Q => PWMHigh(25),
      R => SR(0)
    );
\PWMHigh_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(26),
      Q => PWMHigh(26),
      R => SR(0)
    );
\PWMHigh_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(27),
      Q => PWMHigh(27),
      R => SR(0)
    );
\PWMHigh_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(28),
      Q => PWMHigh(28),
      R => SR(0)
    );
\PWMHigh_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(29),
      Q => PWMHigh(29),
      R => SR(0)
    );
\PWMHigh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(2),
      Q => PWMHigh(2),
      R => SR(0)
    );
\PWMHigh_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(30),
      Q => PWMHigh(30),
      R => SR(0)
    );
\PWMHigh_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(31),
      Q => PWMHigh(31),
      R => SR(0)
    );
\PWMHigh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(3),
      Q => PWMHigh(3),
      R => SR(0)
    );
\PWMHigh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(4),
      Q => PWMHigh(4),
      R => SR(0)
    );
\PWMHigh_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(5),
      Q => PWMHigh(5),
      R => SR(0)
    );
\PWMHigh_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(6),
      Q => PWMHigh(6),
      R => SR(0)
    );
\PWMHigh_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(7),
      Q => PWMHigh(7),
      R => SR(0)
    );
\PWMHigh_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(8),
      Q => PWMHigh(8),
      R => SR(0)
    );
\PWMHigh_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1_n_0\,
      D => nextPWMHigh(9),
      Q => PWMHigh(9),
      R => SR(0)
    );
\PWMLow[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => PWMLow(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(0),
      O => nextPWMLow(0)
    );
\PWMLow[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(10),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(10),
      O => nextPWMLow(10)
    );
\PWMLow[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(11),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(11),
      O => nextPWMLow(11)
    );
\PWMLow[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(12),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(12),
      O => nextPWMLow(12)
    );
\PWMLow[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(13),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(13),
      O => nextPWMLow(13)
    );
\PWMLow[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(14),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(14),
      O => nextPWMLow(14)
    );
\PWMLow[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(15),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(15),
      O => nextPWMLow(15)
    );
\PWMLow[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(16),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(16),
      O => nextPWMLow(16)
    );
\PWMLow[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(17),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(17),
      O => nextPWMLow(17)
    );
\PWMLow[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(18),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(18),
      O => nextPWMLow(18)
    );
\PWMLow[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(19),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(19),
      O => nextPWMLow(19)
    );
\PWMLow[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(1),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(1),
      O => nextPWMLow(1)
    );
\PWMLow[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(20),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(20),
      O => nextPWMLow(20)
    );
\PWMLow[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(21),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(21),
      O => nextPWMLow(21)
    );
\PWMLow[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(22),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(22),
      O => nextPWMLow(22)
    );
\PWMLow[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(23),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(23),
      O => nextPWMLow(23)
    );
\PWMLow[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(24),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(24),
      O => nextPWMLow(24)
    );
\PWMLow[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(25),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(25),
      O => nextPWMLow(25)
    );
\PWMLow[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(26),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(26),
      O => nextPWMLow(26)
    );
\PWMLow[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(27),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(27),
      O => nextPWMLow(27)
    );
\PWMLow[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(28),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(28),
      O => nextPWMLow(28)
    );
\PWMLow[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(29),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(29),
      O => nextPWMLow(29)
    );
\PWMLow[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(2),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(2),
      O => nextPWMLow(2)
    );
\PWMLow[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(30),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(30),
      O => nextPWMLow(30)
    );
\PWMLow[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => \PWMLow[31]_i_1_n_0\
    );
\PWMLow[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(31),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(31),
      O => nextPWMLow(31)
    );
\PWMLow[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(3),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(3),
      O => nextPWMLow(3)
    );
\PWMLow[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(4),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(4),
      O => nextPWMLow(4)
    );
\PWMLow[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(5),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(5),
      O => nextPWMLow(5)
    );
\PWMLow[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(6),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(6),
      O => nextPWMLow(6)
    );
\PWMLow[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(7),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(7),
      O => nextPWMLow(7)
    );
\PWMLow[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(8),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(8),
      O => nextPWMLow(8)
    );
\PWMLow[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0(9),
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(9),
      O => nextPWMLow(9)
    );
\PWMLow_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(0),
      Q => PWMLow(0),
      R => SR(0)
    );
\PWMLow_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(10),
      Q => PWMLow(10),
      R => SR(0)
    );
\PWMLow_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(11),
      Q => PWMLow(11),
      R => SR(0)
    );
\PWMLow_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(12),
      Q => PWMLow(12),
      R => SR(0)
    );
\PWMLow_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(13),
      Q => PWMLow(13),
      R => SR(0)
    );
\PWMLow_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(14),
      Q => PWMLow(14),
      R => SR(0)
    );
\PWMLow_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(15),
      Q => PWMLow(15),
      R => SR(0)
    );
\PWMLow_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(16),
      Q => PWMLow(16),
      R => SR(0)
    );
\PWMLow_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(17),
      Q => PWMLow(17),
      R => SR(0)
    );
\PWMLow_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(18),
      Q => PWMLow(18),
      R => SR(0)
    );
\PWMLow_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(19),
      Q => PWMLow(19),
      R => SR(0)
    );
\PWMLow_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(1),
      Q => PWMLow(1),
      R => SR(0)
    );
\PWMLow_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(20),
      Q => PWMLow(20),
      R => SR(0)
    );
\PWMLow_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(21),
      Q => PWMLow(21),
      R => SR(0)
    );
\PWMLow_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(22),
      Q => PWMLow(22),
      R => SR(0)
    );
\PWMLow_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(23),
      Q => PWMLow(23),
      R => SR(0)
    );
\PWMLow_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(24),
      Q => PWMLow(24),
      R => SR(0)
    );
\PWMLow_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(25),
      Q => PWMLow(25),
      R => SR(0)
    );
\PWMLow_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(26),
      Q => PWMLow(26),
      R => SR(0)
    );
\PWMLow_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(27),
      Q => PWMLow(27),
      R => SR(0)
    );
\PWMLow_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(28),
      Q => PWMLow(28),
      R => SR(0)
    );
\PWMLow_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(29),
      Q => PWMLow(29),
      R => SR(0)
    );
\PWMLow_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(2),
      Q => PWMLow(2),
      R => SR(0)
    );
\PWMLow_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(30),
      Q => PWMLow(30),
      R => SR(0)
    );
\PWMLow_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(31),
      Q => PWMLow(31),
      R => SR(0)
    );
\PWMLow_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(3),
      Q => PWMLow(3),
      R => SR(0)
    );
\PWMLow_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(4),
      Q => PWMLow(4),
      R => SR(0)
    );
\PWMLow_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(5),
      Q => PWMLow(5),
      R => SR(0)
    );
\PWMLow_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(6),
      Q => PWMLow(6),
      R => SR(0)
    );
\PWMLow_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(7),
      Q => PWMLow(7),
      R => SR(0)
    );
\PWMLow_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(8),
      Q => PWMLow(8),
      R => SR(0)
    );
\PWMLow_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1_n_0\,
      D => nextPWMLow(9),
      Q => PWMLow(9),
      R => SR(0)
    );
\highCount_carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \PWMCount_reg[31]\(7),
      O => \PWMHigh_reg[7]_0\(3)
    );
\highCount_carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \PWMCount_reg[31]\(6),
      O => \PWMHigh_reg[7]_0\(2)
    );
\highCount_carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \PWMCount_reg[31]\(5),
      O => \PWMHigh_reg[7]_0\(1)
    );
\highCount_carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \PWMCount_reg[31]\(4),
      O => \PWMHigh_reg[7]_0\(0)
    );
\highCount_carry__1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \PWMCount_reg[31]\(11),
      O => \PWMHigh_reg[11]_0\(3)
    );
\highCount_carry__1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \PWMCount_reg[31]\(10),
      O => \PWMHigh_reg[11]_0\(2)
    );
\highCount_carry__1_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \PWMCount_reg[31]\(9),
      O => \PWMHigh_reg[11]_0\(1)
    );
\highCount_carry__1_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \PWMCount_reg[31]\(8),
      O => \PWMHigh_reg[11]_0\(0)
    );
\highCount_carry__2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \PWMCount_reg[31]\(15),
      O => \PWMHigh_reg[15]_0\(3)
    );
\highCount_carry__2_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \PWMCount_reg[31]\(14),
      O => \PWMHigh_reg[15]_0\(2)
    );
\highCount_carry__2_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \PWMCount_reg[31]\(13),
      O => \PWMHigh_reg[15]_0\(1)
    );
\highCount_carry__2_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \PWMCount_reg[31]\(12),
      O => \PWMHigh_reg[15]_0\(0)
    );
\highCount_carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => \PWMCount_reg[31]\(19),
      O => \PWMHigh_reg[19]_0\(3)
    );
\highCount_carry__3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => \PWMCount_reg[31]\(18),
      O => \PWMHigh_reg[19]_0\(2)
    );
\highCount_carry__3_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => \PWMCount_reg[31]\(17),
      O => \PWMHigh_reg[19]_0\(1)
    );
\highCount_carry__3_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => \PWMCount_reg[31]\(16),
      O => \PWMHigh_reg[19]_0\(0)
    );
\highCount_carry__4_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => \PWMCount_reg[31]\(23),
      O => \PWMHigh_reg[23]_0\(3)
    );
\highCount_carry__4_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => \PWMCount_reg[31]\(22),
      O => \PWMHigh_reg[23]_0\(2)
    );
\highCount_carry__4_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => \PWMCount_reg[31]\(21),
      O => \PWMHigh_reg[23]_0\(1)
    );
\highCount_carry__4_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => \PWMCount_reg[31]\(20),
      O => \PWMHigh_reg[23]_0\(0)
    );
\highCount_carry__5_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(27),
      I1 => \PWMCount_reg[31]\(27),
      O => \PWMHigh_reg[27]_0\(3)
    );
\highCount_carry__5_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(26),
      I1 => \PWMCount_reg[31]\(26),
      O => \PWMHigh_reg[27]_0\(2)
    );
\highCount_carry__5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => \PWMCount_reg[31]\(25),
      O => \PWMHigh_reg[27]_0\(1)
    );
\highCount_carry__5_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(24),
      I1 => \PWMCount_reg[31]\(24),
      O => \PWMHigh_reg[27]_0\(0)
    );
\highCount_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(31),
      I1 => \PWMCount_reg[31]\(31),
      O => S(3)
    );
\highCount_carry__6_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(30),
      I1 => \PWMCount_reg[31]\(30),
      O => S(2)
    );
\highCount_carry__6_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(29),
      I1 => \PWMCount_reg[31]\(29),
      O => S(1)
    );
\highCount_carry__6_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(28),
      I1 => \PWMCount_reg[31]\(28),
      O => S(0)
    );
\highCount_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \PWMCount_reg[31]\(3),
      O => \PWMHigh_reg[3]_0\(3)
    );
\highCount_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \PWMCount_reg[31]\(2),
      O => \PWMHigh_reg[3]_0\(2)
    );
\highCount_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \PWMCount_reg[31]\(1),
      O => \PWMHigh_reg[3]_0\(1)
    );
highCount_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \PWMCount_reg[31]\(0),
      O => \PWMHigh_reg[3]_0\(0)
    );
nextPWMHigh0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMHigh0_carry_n_0,
      CO(2) => nextPWMHigh0_carry_n_1,
      CO(1) => nextPWMHigh0_carry_n_2,
      CO(0) => nextPWMHigh0_carry_n_3,
      CYINIT => PWMHigh(0),
      DI(3 downto 0) => PWMHigh(4 downto 1),
      O(3 downto 0) => nextPWMHigh0(4 downto 1),
      S(3) => nextPWMHigh0_carry_i_1_n_0,
      S(2) => nextPWMHigh0_carry_i_2_n_0,
      S(1) => nextPWMHigh0_carry_i_3_n_0,
      S(0) => nextPWMHigh0_carry_i_4_n_0
    );
\nextPWMHigh0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMHigh0_carry_n_0,
      CO(3) => \nextPWMHigh0_carry__0_n_0\,
      CO(2) => \nextPWMHigh0_carry__0_n_1\,
      CO(1) => \nextPWMHigh0_carry__0_n_2\,
      CO(0) => \nextPWMHigh0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMHigh(8 downto 5),
      O(3 downto 0) => nextPWMHigh0(8 downto 5),
      S(3) => \nextPWMHigh0_carry__0_i_1_n_0\,
      S(2) => \nextPWMHigh0_carry__0_i_2_n_0\,
      S(1) => \nextPWMHigh0_carry__0_i_3_n_0\,
      S(0) => \nextPWMHigh0_carry__0_i_4_n_0\
    );
\nextPWMHigh0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(8),
      O => \nextPWMHigh0_carry__0_i_1_n_0\
    );
\nextPWMHigh0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(7),
      O => \nextPWMHigh0_carry__0_i_2_n_0\
    );
\nextPWMHigh0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(6),
      O => \nextPWMHigh0_carry__0_i_3_n_0\
    );
\nextPWMHigh0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(5),
      O => \nextPWMHigh0_carry__0_i_4_n_0\
    );
\nextPWMHigh0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__0_n_0\,
      CO(3) => \nextPWMHigh0_carry__1_n_0\,
      CO(2) => \nextPWMHigh0_carry__1_n_1\,
      CO(1) => \nextPWMHigh0_carry__1_n_2\,
      CO(0) => \nextPWMHigh0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMHigh(12 downto 9),
      O(3 downto 0) => nextPWMHigh0(12 downto 9),
      S(3) => \nextPWMHigh0_carry__1_i_1_n_0\,
      S(2) => \nextPWMHigh0_carry__1_i_2_n_0\,
      S(1) => \nextPWMHigh0_carry__1_i_3_n_0\,
      S(0) => \nextPWMHigh0_carry__1_i_4_n_0\
    );
\nextPWMHigh0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(12),
      O => \nextPWMHigh0_carry__1_i_1_n_0\
    );
\nextPWMHigh0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(11),
      O => \nextPWMHigh0_carry__1_i_2_n_0\
    );
\nextPWMHigh0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(10),
      O => \nextPWMHigh0_carry__1_i_3_n_0\
    );
\nextPWMHigh0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(9),
      O => \nextPWMHigh0_carry__1_i_4_n_0\
    );
\nextPWMHigh0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__1_n_0\,
      CO(3) => \nextPWMHigh0_carry__2_n_0\,
      CO(2) => \nextPWMHigh0_carry__2_n_1\,
      CO(1) => \nextPWMHigh0_carry__2_n_2\,
      CO(0) => \nextPWMHigh0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMHigh(16 downto 13),
      O(3 downto 0) => nextPWMHigh0(16 downto 13),
      S(3) => \nextPWMHigh0_carry__2_i_1_n_0\,
      S(2) => \nextPWMHigh0_carry__2_i_2_n_0\,
      S(1) => \nextPWMHigh0_carry__2_i_3_n_0\,
      S(0) => \nextPWMHigh0_carry__2_i_4_n_0\
    );
\nextPWMHigh0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(16),
      O => \nextPWMHigh0_carry__2_i_1_n_0\
    );
\nextPWMHigh0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(15),
      O => \nextPWMHigh0_carry__2_i_2_n_0\
    );
\nextPWMHigh0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(14),
      O => \nextPWMHigh0_carry__2_i_3_n_0\
    );
\nextPWMHigh0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(13),
      O => \nextPWMHigh0_carry__2_i_4_n_0\
    );
\nextPWMHigh0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__2_n_0\,
      CO(3) => \nextPWMHigh0_carry__3_n_0\,
      CO(2) => \nextPWMHigh0_carry__3_n_1\,
      CO(1) => \nextPWMHigh0_carry__3_n_2\,
      CO(0) => \nextPWMHigh0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMHigh(20 downto 17),
      O(3 downto 0) => nextPWMHigh0(20 downto 17),
      S(3) => \nextPWMHigh0_carry__3_i_1_n_0\,
      S(2) => \nextPWMHigh0_carry__3_i_2_n_0\,
      S(1) => \nextPWMHigh0_carry__3_i_3_n_0\,
      S(0) => \nextPWMHigh0_carry__3_i_4_n_0\
    );
\nextPWMHigh0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(20),
      O => \nextPWMHigh0_carry__3_i_1_n_0\
    );
\nextPWMHigh0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(19),
      O => \nextPWMHigh0_carry__3_i_2_n_0\
    );
\nextPWMHigh0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(18),
      O => \nextPWMHigh0_carry__3_i_3_n_0\
    );
\nextPWMHigh0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(17),
      O => \nextPWMHigh0_carry__3_i_4_n_0\
    );
\nextPWMHigh0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__3_n_0\,
      CO(3) => \nextPWMHigh0_carry__4_n_0\,
      CO(2) => \nextPWMHigh0_carry__4_n_1\,
      CO(1) => \nextPWMHigh0_carry__4_n_2\,
      CO(0) => \nextPWMHigh0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMHigh(24 downto 21),
      O(3 downto 0) => nextPWMHigh0(24 downto 21),
      S(3) => \nextPWMHigh0_carry__4_i_1_n_0\,
      S(2) => \nextPWMHigh0_carry__4_i_2_n_0\,
      S(1) => \nextPWMHigh0_carry__4_i_3_n_0\,
      S(0) => \nextPWMHigh0_carry__4_i_4_n_0\
    );
\nextPWMHigh0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(24),
      O => \nextPWMHigh0_carry__4_i_1_n_0\
    );
\nextPWMHigh0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(23),
      O => \nextPWMHigh0_carry__4_i_2_n_0\
    );
\nextPWMHigh0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(22),
      O => \nextPWMHigh0_carry__4_i_3_n_0\
    );
\nextPWMHigh0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(21),
      O => \nextPWMHigh0_carry__4_i_4_n_0\
    );
\nextPWMHigh0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__4_n_0\,
      CO(3) => \nextPWMHigh0_carry__5_n_0\,
      CO(2) => \nextPWMHigh0_carry__5_n_1\,
      CO(1) => \nextPWMHigh0_carry__5_n_2\,
      CO(0) => \nextPWMHigh0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMHigh(28 downto 25),
      O(3 downto 0) => nextPWMHigh0(28 downto 25),
      S(3) => \nextPWMHigh0_carry__5_i_1_n_0\,
      S(2) => \nextPWMHigh0_carry__5_i_2_n_0\,
      S(1) => \nextPWMHigh0_carry__5_i_3_n_0\,
      S(0) => \nextPWMHigh0_carry__5_i_4_n_0\
    );
\nextPWMHigh0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(28),
      O => \nextPWMHigh0_carry__5_i_1_n_0\
    );
\nextPWMHigh0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(27),
      O => \nextPWMHigh0_carry__5_i_2_n_0\
    );
\nextPWMHigh0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(26),
      O => \nextPWMHigh0_carry__5_i_3_n_0\
    );
\nextPWMHigh0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(25),
      O => \nextPWMHigh0_carry__5_i_4_n_0\
    );
\nextPWMHigh0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMHigh0_carry__6_n_2\,
      CO(0) => \nextPWMHigh0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => PWMHigh(30 downto 29),
      O(3) => \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => nextPWMHigh0(31 downto 29),
      S(3) => '0',
      S(2) => \nextPWMHigh0_carry__6_i_1_n_0\,
      S(1) => \nextPWMHigh0_carry__6_i_2_n_0\,
      S(0) => \nextPWMHigh0_carry__6_i_3_n_0\
    );
\nextPWMHigh0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(31),
      O => \nextPWMHigh0_carry__6_i_1_n_0\
    );
\nextPWMHigh0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(30),
      O => \nextPWMHigh0_carry__6_i_2_n_0\
    );
\nextPWMHigh0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(29),
      O => \nextPWMHigh0_carry__6_i_3_n_0\
    );
nextPWMHigh0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(4),
      O => nextPWMHigh0_carry_i_1_n_0
    );
nextPWMHigh0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(3),
      O => nextPWMHigh0_carry_i_2_n_0
    );
nextPWMHigh0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(2),
      O => nextPWMHigh0_carry_i_3_n_0
    );
nextPWMHigh0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMHigh(1),
      O => nextPWMHigh0_carry_i_4_n_0
    );
nextPWMLow0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMLow0_carry_n_0,
      CO(2) => nextPWMLow0_carry_n_1,
      CO(1) => nextPWMLow0_carry_n_2,
      CO(0) => nextPWMLow0_carry_n_3,
      CYINIT => PWMLow(0),
      DI(3 downto 0) => PWMLow(4 downto 1),
      O(3 downto 0) => nextPWMLow0(4 downto 1),
      S(3) => nextPWMLow0_carry_i_1_n_0,
      S(2) => nextPWMLow0_carry_i_2_n_0,
      S(1) => nextPWMLow0_carry_i_3_n_0,
      S(0) => nextPWMLow0_carry_i_4_n_0
    );
\nextPWMLow0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMLow0_carry_n_0,
      CO(3) => \nextPWMLow0_carry__0_n_0\,
      CO(2) => \nextPWMLow0_carry__0_n_1\,
      CO(1) => \nextPWMLow0_carry__0_n_2\,
      CO(0) => \nextPWMLow0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMLow(8 downto 5),
      O(3 downto 0) => nextPWMLow0(8 downto 5),
      S(3) => \nextPWMLow0_carry__0_i_1_n_0\,
      S(2) => \nextPWMLow0_carry__0_i_2_n_0\,
      S(1) => \nextPWMLow0_carry__0_i_3_n_0\,
      S(0) => \nextPWMLow0_carry__0_i_4_n_0\
    );
\nextPWMLow0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(8),
      O => \nextPWMLow0_carry__0_i_1_n_0\
    );
\nextPWMLow0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(7),
      O => \nextPWMLow0_carry__0_i_2_n_0\
    );
\nextPWMLow0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(6),
      O => \nextPWMLow0_carry__0_i_3_n_0\
    );
\nextPWMLow0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(5),
      O => \nextPWMLow0_carry__0_i_4_n_0\
    );
\nextPWMLow0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__0_n_0\,
      CO(3) => \nextPWMLow0_carry__1_n_0\,
      CO(2) => \nextPWMLow0_carry__1_n_1\,
      CO(1) => \nextPWMLow0_carry__1_n_2\,
      CO(0) => \nextPWMLow0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMLow(12 downto 9),
      O(3 downto 0) => nextPWMLow0(12 downto 9),
      S(3) => \nextPWMLow0_carry__1_i_1_n_0\,
      S(2) => \nextPWMLow0_carry__1_i_2_n_0\,
      S(1) => \nextPWMLow0_carry__1_i_3_n_0\,
      S(0) => \nextPWMLow0_carry__1_i_4_n_0\
    );
\nextPWMLow0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(12),
      O => \nextPWMLow0_carry__1_i_1_n_0\
    );
\nextPWMLow0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(11),
      O => \nextPWMLow0_carry__1_i_2_n_0\
    );
\nextPWMLow0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(10),
      O => \nextPWMLow0_carry__1_i_3_n_0\
    );
\nextPWMLow0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(9),
      O => \nextPWMLow0_carry__1_i_4_n_0\
    );
\nextPWMLow0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__1_n_0\,
      CO(3) => \nextPWMLow0_carry__2_n_0\,
      CO(2) => \nextPWMLow0_carry__2_n_1\,
      CO(1) => \nextPWMLow0_carry__2_n_2\,
      CO(0) => \nextPWMLow0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMLow(16 downto 13),
      O(3 downto 0) => nextPWMLow0(16 downto 13),
      S(3) => \nextPWMLow0_carry__2_i_1_n_0\,
      S(2) => \nextPWMLow0_carry__2_i_2_n_0\,
      S(1) => \nextPWMLow0_carry__2_i_3_n_0\,
      S(0) => \nextPWMLow0_carry__2_i_4_n_0\
    );
\nextPWMLow0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(16),
      O => \nextPWMLow0_carry__2_i_1_n_0\
    );
\nextPWMLow0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(15),
      O => \nextPWMLow0_carry__2_i_2_n_0\
    );
\nextPWMLow0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(14),
      O => \nextPWMLow0_carry__2_i_3_n_0\
    );
\nextPWMLow0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(13),
      O => \nextPWMLow0_carry__2_i_4_n_0\
    );
\nextPWMLow0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__2_n_0\,
      CO(3) => \nextPWMLow0_carry__3_n_0\,
      CO(2) => \nextPWMLow0_carry__3_n_1\,
      CO(1) => \nextPWMLow0_carry__3_n_2\,
      CO(0) => \nextPWMLow0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMLow(20 downto 17),
      O(3 downto 0) => nextPWMLow0(20 downto 17),
      S(3) => \nextPWMLow0_carry__3_i_1_n_0\,
      S(2) => \nextPWMLow0_carry__3_i_2_n_0\,
      S(1) => \nextPWMLow0_carry__3_i_3_n_0\,
      S(0) => \nextPWMLow0_carry__3_i_4_n_0\
    );
\nextPWMLow0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(20),
      O => \nextPWMLow0_carry__3_i_1_n_0\
    );
\nextPWMLow0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(19),
      O => \nextPWMLow0_carry__3_i_2_n_0\
    );
\nextPWMLow0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(18),
      O => \nextPWMLow0_carry__3_i_3_n_0\
    );
\nextPWMLow0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(17),
      O => \nextPWMLow0_carry__3_i_4_n_0\
    );
\nextPWMLow0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__3_n_0\,
      CO(3) => \nextPWMLow0_carry__4_n_0\,
      CO(2) => \nextPWMLow0_carry__4_n_1\,
      CO(1) => \nextPWMLow0_carry__4_n_2\,
      CO(0) => \nextPWMLow0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMLow(24 downto 21),
      O(3 downto 0) => nextPWMLow0(24 downto 21),
      S(3) => \nextPWMLow0_carry__4_i_1_n_0\,
      S(2) => \nextPWMLow0_carry__4_i_2_n_0\,
      S(1) => \nextPWMLow0_carry__4_i_3_n_0\,
      S(0) => \nextPWMLow0_carry__4_i_4_n_0\
    );
\nextPWMLow0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(24),
      O => \nextPWMLow0_carry__4_i_1_n_0\
    );
\nextPWMLow0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(23),
      O => \nextPWMLow0_carry__4_i_2_n_0\
    );
\nextPWMLow0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(22),
      O => \nextPWMLow0_carry__4_i_3_n_0\
    );
\nextPWMLow0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(21),
      O => \nextPWMLow0_carry__4_i_4_n_0\
    );
\nextPWMLow0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__4_n_0\,
      CO(3) => \nextPWMLow0_carry__5_n_0\,
      CO(2) => \nextPWMLow0_carry__5_n_1\,
      CO(1) => \nextPWMLow0_carry__5_n_2\,
      CO(0) => \nextPWMLow0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMLow(28 downto 25),
      O(3 downto 0) => nextPWMLow0(28 downto 25),
      S(3) => \nextPWMLow0_carry__5_i_1_n_0\,
      S(2) => \nextPWMLow0_carry__5_i_2_n_0\,
      S(1) => \nextPWMLow0_carry__5_i_3_n_0\,
      S(0) => \nextPWMLow0_carry__5_i_4_n_0\
    );
\nextPWMLow0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(28),
      O => \nextPWMLow0_carry__5_i_1_n_0\
    );
\nextPWMLow0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(27),
      O => \nextPWMLow0_carry__5_i_2_n_0\
    );
\nextPWMLow0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(26),
      O => \nextPWMLow0_carry__5_i_3_n_0\
    );
\nextPWMLow0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(25),
      O => \nextPWMLow0_carry__5_i_4_n_0\
    );
\nextPWMLow0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMLow0_carry__6_n_2\,
      CO(0) => \nextPWMLow0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => PWMLow(30 downto 29),
      O(3) => \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => nextPWMLow0(31 downto 29),
      S(3) => '0',
      S(2) => \nextPWMLow0_carry__6_i_1_n_0\,
      S(1) => \nextPWMLow0_carry__6_i_2_n_0\,
      S(0) => \nextPWMLow0_carry__6_i_3_n_0\
    );
\nextPWMLow0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(31),
      O => \nextPWMLow0_carry__6_i_1_n_0\
    );
\nextPWMLow0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(30),
      O => \nextPWMLow0_carry__6_i_2_n_0\
    );
\nextPWMLow0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(29),
      O => \nextPWMLow0_carry__6_i_3_n_0\
    );
nextPWMLow0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(4),
      O => nextPWMLow0_carry_i_1_n_0
    );
nextPWMLow0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(3),
      O => nextPWMLow0_carry_i_2_n_0
    );
nextPWMLow0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(2),
      O => nextPWMLow0_carry_i_3_n_0
    );
nextPWMLow0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMLow(1),
      O => nextPWMLow0_carry_i_4_n_0
    );
\pwm[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F020"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(2),
      O => pwm(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F150E150A"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[0]_i_2_n_0\,
      I5 => \state[1]_i_3_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"46"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001A50"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[1]_i_3_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMHigh(22),
      I1 => PWMHigh(23),
      I2 => PWMHigh(20),
      I3 => PWMHigh(21),
      I4 => PWMHigh(25),
      I5 => PWMHigh(24),
      O => \state[1]_i_10_n_0\
    );
\state[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMHigh(28),
      I1 => PWMHigh(29),
      I2 => PWMHigh(26),
      I3 => PWMHigh(27),
      I4 => PWMHigh(31),
      I5 => PWMHigh(30),
      O => \state[1]_i_11_n_0\
    );
\state[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMHigh(16),
      I1 => PWMHigh(17),
      I2 => PWMHigh(14),
      I3 => PWMHigh(15),
      I4 => PWMHigh(19),
      I5 => PWMHigh(18),
      O => \state[1]_i_12_n_0\
    );
\state[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMHigh(10),
      I1 => PWMHigh(11),
      I2 => PWMHigh(8),
      I3 => PWMHigh(9),
      I4 => PWMHigh(13),
      I5 => PWMHigh(12),
      O => \state[1]_i_13_n_0\
    );
\state[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => PWMHigh(0),
      I1 => \state_reg_n_0_[0]\,
      I2 => PWMHigh(1),
      I3 => s00_axi_aresetn,
      O => \state[1]_i_14_n_0\
    );
\state[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMHigh(4),
      I1 => PWMHigh(5),
      I2 => PWMHigh(2),
      I3 => PWMHigh(3),
      I4 => PWMHigh(7),
      I5 => PWMHigh(6),
      O => \state[1]_i_15_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_4_n_0\,
      I1 => \state[1]_i_5_n_0\,
      I2 => \state[1]_i_6_n_0\,
      I3 => \state[1]_i_7_n_0\,
      I4 => \state[1]_i_8_n_0\,
      I5 => \state[1]_i_9_n_0\,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_10_n_0\,
      I1 => \state[1]_i_11_n_0\,
      I2 => \state[1]_i_12_n_0\,
      I3 => \state[1]_i_13_n_0\,
      I4 => \state[1]_i_14_n_0\,
      I5 => \state[1]_i_15_n_0\,
      O => \state[1]_i_3_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMLow(22),
      I1 => PWMLow(23),
      I2 => PWMLow(20),
      I3 => PWMLow(21),
      I4 => PWMLow(25),
      I5 => PWMLow(24),
      O => \state[1]_i_4_n_0\
    );
\state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMLow(28),
      I1 => PWMLow(29),
      I2 => PWMLow(26),
      I3 => PWMLow(27),
      I4 => PWMLow(31),
      I5 => PWMLow(30),
      O => \state[1]_i_5_n_0\
    );
\state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMLow(16),
      I1 => PWMLow(17),
      I2 => PWMLow(14),
      I3 => PWMLow(15),
      I4 => PWMLow(19),
      I5 => PWMLow(18),
      O => \state[1]_i_6_n_0\
    );
\state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMLow(10),
      I1 => PWMLow(11),
      I2 => PWMLow(8),
      I3 => PWMLow(9),
      I4 => PWMLow(13),
      I5 => PWMLow(12),
      O => \state[1]_i_7_n_0\
    );
\state[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => PWMLow(1),
      I1 => PWMLow(0),
      I2 => s00_axi_aresetn,
      I3 => \state_reg_n_0_[1]\,
      O => \state[1]_i_8_n_0\
    );
\state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMLow(4),
      I1 => PWMLow(5),
      I2 => PWMLow(2),
      I3 => PWMLow(3),
      I4 => PWMLow(7),
      I5 => PWMLow(6),
      O => \state[1]_i_9_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_7 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \PWMCount_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    nextPWMCount : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \slv_reg0_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \PWMCount_reg[0]\ : in STD_LOGIC;
    \countCycle_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_7 : entity is "pwm";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_7 is
  signal \FSM_sequential_state[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_2__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[9]\ : STD_LOGIC;
  signal \PWMLow[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_2__5_n_0\ : STD_LOGIC;
  signal \PWMLow[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[9]\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal nextPWMHigh0_carry_n_0 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_1 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_2 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_3 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_4 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_5 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_6 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_7 : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal nextPWMLow0_carry_n_0 : STD_LOGIC;
  signal nextPWMLow0_carry_n_1 : STD_LOGIC;
  signal nextPWMLow0_carry_n_2 : STD_LOGIC;
  signal nextPWMLow0_carry_n_3 : STD_LOGIC;
  signal nextPWMLow0_carry_n_4 : STD_LOGIC;
  signal nextPWMLow0_carry_n_5 : STD_LOGIC;
  signal nextPWMLow0_carry_n_6 : STD_LOGIC;
  signal nextPWMLow0_carry_n_7 : STD_LOGIC;
  signal \state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_10__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_11__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_12__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_13__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_14__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_15__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_5__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_6__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_7__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_8__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_9__5_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \PWMHigh[0]_i_1__5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \PWMHigh[10]_i_1__5\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \PWMHigh[11]_i_1__5\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \PWMHigh[12]_i_1__5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \PWMHigh[13]_i_1__5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \PWMHigh[14]_i_1__5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \PWMHigh[15]_i_1__5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \PWMHigh[16]_i_1__5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \PWMHigh[17]_i_1__5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \PWMHigh[18]_i_1__5\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \PWMHigh[19]_i_1__5\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \PWMHigh[20]_i_1__5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \PWMHigh[21]_i_1__5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \PWMHigh[22]_i_1__5\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \PWMHigh[23]_i_1__5\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \PWMHigh[24]_i_1__5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \PWMHigh[25]_i_1__5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \PWMHigh[26]_i_1__5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \PWMHigh[27]_i_1__5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \PWMHigh[28]_i_1__5\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \PWMHigh[29]_i_1__5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \PWMHigh[2]_i_1__5\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \PWMHigh[30]_i_1__5\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \PWMHigh[31]_i_2__5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \PWMHigh[3]_i_1__5\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \PWMHigh[4]_i_1__5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \PWMHigh[5]_i_1__5\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \PWMHigh[6]_i_1__5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \PWMHigh[7]_i_1__5\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \PWMHigh[8]_i_1__5\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \PWMHigh[9]_i_1__5\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \PWMLow[0]_i_1__5\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \PWMLow[10]_i_1__5\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \PWMLow[11]_i_1__5\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \PWMLow[12]_i_1__5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \PWMLow[13]_i_1__5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \PWMLow[14]_i_1__5\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \PWMLow[15]_i_1__5\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \PWMLow[16]_i_1__5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \PWMLow[17]_i_1__5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \PWMLow[18]_i_1__5\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \PWMLow[19]_i_1__5\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \PWMLow[20]_i_1__5\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \PWMLow[21]_i_1__5\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \PWMLow[22]_i_1__5\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \PWMLow[23]_i_1__5\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \PWMLow[24]_i_1__5\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \PWMLow[25]_i_1__5\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \PWMLow[26]_i_1__5\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \PWMLow[27]_i_1__5\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \PWMLow[28]_i_1__5\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \PWMLow[29]_i_1__5\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \PWMLow[2]_i_1__5\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \PWMLow[30]_i_1__5\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \PWMLow[31]_i_2__5\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \PWMLow[3]_i_1__5\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \PWMLow[4]_i_1__5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \PWMLow[5]_i_1__5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \PWMLow[6]_i_1__5\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \PWMLow[7]_i_1__5\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \PWMLow[8]_i_1__5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \PWMLow[9]_i_1__5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \pwm[6]_INST_0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \state[0]_i_2__5\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \state[1]_i_14__5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \state[1]_i_1__5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \state[1]_i_8__5\ : label is "soft_lutpair207";
begin
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(0),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__5_n_0\,
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[6]\(0),
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(1),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__5_n_0\,
      I3 => \FSM_sequential_state_reg[2]_1\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[6]\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(2),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__5_n_0\,
      I3 => \FSM_sequential_state_reg[2]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[6]\(0),
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55541110"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \FSM_sequential_state[2]_i_4__5_n_0\,
      I3 => \PWMCount_reg[0]\,
      I4 => \countCycle_reg[0]\,
      I5 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state[2]_i_2__5_n_0\
    );
\FSM_sequential_state[2]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_4__5_n_0\
    );
\PWMHigh[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(0),
      O => \PWMHigh[0]_i_1__5_n_0\
    );
\PWMHigh[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(2),
      O => \PWMHigh[10]_i_1__5_n_0\
    );
\PWMHigh[11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(3),
      O => \PWMHigh[11]_i_1__5_n_0\
    );
\PWMHigh[12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(0),
      O => \PWMHigh[12]_i_1__5_n_0\
    );
\PWMHigh[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(1),
      O => \PWMHigh[13]_i_1__5_n_0\
    );
\PWMHigh[14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(2),
      O => \PWMHigh[14]_i_1__5_n_0\
    );
\PWMHigh[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(3),
      O => \PWMHigh[15]_i_1__5_n_0\
    );
\PWMHigh[16]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(0),
      O => \PWMHigh[16]_i_1__5_n_0\
    );
\PWMHigh[17]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(1),
      O => \PWMHigh[17]_i_1__5_n_0\
    );
\PWMHigh[18]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(2),
      O => \PWMHigh[18]_i_1__5_n_0\
    );
\PWMHigh[19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(3),
      O => \PWMHigh[19]_i_1__5_n_0\
    );
\PWMHigh[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_7,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(1),
      O => \PWMHigh[1]_i_1__5_n_0\
    );
\PWMHigh[20]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(0),
      O => \PWMHigh[20]_i_1__5_n_0\
    );
\PWMHigh[21]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(1),
      O => \PWMHigh[21]_i_1__5_n_0\
    );
\PWMHigh[22]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(2),
      O => \PWMHigh[22]_i_1__5_n_0\
    );
\PWMHigh[23]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(3),
      O => \PWMHigh[23]_i_1__5_n_0\
    );
\PWMHigh[24]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(0),
      O => \PWMHigh[24]_i_1__5_n_0\
    );
\PWMHigh[25]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(1),
      O => \PWMHigh[25]_i_1__5_n_0\
    );
\PWMHigh[26]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(2),
      O => \PWMHigh[26]_i_1__5_n_0\
    );
\PWMHigh[27]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(3),
      O => \PWMHigh[27]_i_1__5_n_0\
    );
\PWMHigh[28]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(0),
      O => \PWMHigh[28]_i_1__5_n_0\
    );
\PWMHigh[29]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(1),
      O => \PWMHigh[29]_i_1__5_n_0\
    );
\PWMHigh[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_6,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(2),
      O => \PWMHigh[2]_i_1__5_n_0\
    );
\PWMHigh[30]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(2),
      O => \PWMHigh[30]_i_1__5_n_0\
    );
\PWMHigh[31]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \PWMHigh[31]_i_1__5_n_0\
    );
\PWMHigh[31]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(3),
      O => \PWMHigh[31]_i_2__5_n_0\
    );
\PWMHigh[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_5,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(3),
      O => \PWMHigh[3]_i_1__5_n_0\
    );
\PWMHigh[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_4,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(0),
      O => \PWMHigh[4]_i_1__5_n_0\
    );
\PWMHigh[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(1),
      O => \PWMHigh[5]_i_1__5_n_0\
    );
\PWMHigh[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(2),
      O => \PWMHigh[6]_i_1__5_n_0\
    );
\PWMHigh[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(3),
      O => \PWMHigh[7]_i_1__5_n_0\
    );
\PWMHigh[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(0),
      O => \PWMHigh[8]_i_1__5_n_0\
    );
\PWMHigh[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(1),
      O => \PWMHigh[9]_i_1__5_n_0\
    );
\PWMHigh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[0]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[0]\,
      R => SR(0)
    );
\PWMHigh_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[10]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[10]\,
      R => SR(0)
    );
\PWMHigh_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[11]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[11]\,
      R => SR(0)
    );
\PWMHigh_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[12]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[12]\,
      R => SR(0)
    );
\PWMHigh_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[13]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[13]\,
      R => SR(0)
    );
\PWMHigh_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[14]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[14]\,
      R => SR(0)
    );
\PWMHigh_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[15]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[15]\,
      R => SR(0)
    );
\PWMHigh_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[16]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[16]\,
      R => SR(0)
    );
\PWMHigh_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[17]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[17]\,
      R => SR(0)
    );
\PWMHigh_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[18]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[18]\,
      R => SR(0)
    );
\PWMHigh_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[19]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[19]\,
      R => SR(0)
    );
\PWMHigh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[1]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[1]\,
      R => SR(0)
    );
\PWMHigh_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[20]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[20]\,
      R => SR(0)
    );
\PWMHigh_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[21]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[21]\,
      R => SR(0)
    );
\PWMHigh_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[22]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[22]\,
      R => SR(0)
    );
\PWMHigh_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[23]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[23]\,
      R => SR(0)
    );
\PWMHigh_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[24]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[24]\,
      R => SR(0)
    );
\PWMHigh_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[25]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[25]\,
      R => SR(0)
    );
\PWMHigh_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[26]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[26]\,
      R => SR(0)
    );
\PWMHigh_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[27]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[27]\,
      R => SR(0)
    );
\PWMHigh_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[28]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[28]\,
      R => SR(0)
    );
\PWMHigh_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[29]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[29]\,
      R => SR(0)
    );
\PWMHigh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[2]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[2]\,
      R => SR(0)
    );
\PWMHigh_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[30]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[30]\,
      R => SR(0)
    );
\PWMHigh_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[31]_i_2__5_n_0\,
      Q => \PWMHigh_reg_n_0_[31]\,
      R => SR(0)
    );
\PWMHigh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[3]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[3]\,
      R => SR(0)
    );
\PWMHigh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[4]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[4]\,
      R => SR(0)
    );
\PWMHigh_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[5]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[5]\,
      R => SR(0)
    );
\PWMHigh_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[6]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[6]\,
      R => SR(0)
    );
\PWMHigh_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[7]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[7]\,
      R => SR(0)
    );
\PWMHigh_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[8]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[8]\,
      R => SR(0)
    );
\PWMHigh_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__5_n_0\,
      D => \PWMHigh[9]_i_1__5_n_0\,
      Q => \PWMHigh_reg_n_0_[9]\,
      R => SR(0)
    );
\PWMLow[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(0),
      O => \PWMLow[0]_i_1__5_n_0\
    );
\PWMLow[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(10),
      O => \PWMLow[10]_i_1__5_n_0\
    );
\PWMLow[11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(11),
      O => \PWMLow[11]_i_1__5_n_0\
    );
\PWMLow[12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(12),
      O => \PWMLow[12]_i_1__5_n_0\
    );
\PWMLow[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(13),
      O => \PWMLow[13]_i_1__5_n_0\
    );
\PWMLow[14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(14),
      O => \PWMLow[14]_i_1__5_n_0\
    );
\PWMLow[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(15),
      O => \PWMLow[15]_i_1__5_n_0\
    );
\PWMLow[16]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(16),
      O => \PWMLow[16]_i_1__5_n_0\
    );
\PWMLow[17]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(17),
      O => \PWMLow[17]_i_1__5_n_0\
    );
\PWMLow[18]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(18),
      O => \PWMLow[18]_i_1__5_n_0\
    );
\PWMLow[19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(19),
      O => \PWMLow[19]_i_1__5_n_0\
    );
\PWMLow[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_7,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(1),
      O => \PWMLow[1]_i_1__5_n_0\
    );
\PWMLow[20]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(20),
      O => \PWMLow[20]_i_1__5_n_0\
    );
\PWMLow[21]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(21),
      O => \PWMLow[21]_i_1__5_n_0\
    );
\PWMLow[22]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(22),
      O => \PWMLow[22]_i_1__5_n_0\
    );
\PWMLow[23]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(23),
      O => \PWMLow[23]_i_1__5_n_0\
    );
\PWMLow[24]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(24),
      O => \PWMLow[24]_i_1__5_n_0\
    );
\PWMLow[25]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(25),
      O => \PWMLow[25]_i_1__5_n_0\
    );
\PWMLow[26]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(26),
      O => \PWMLow[26]_i_1__5_n_0\
    );
\PWMLow[27]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(27),
      O => \PWMLow[27]_i_1__5_n_0\
    );
\PWMLow[28]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(28),
      O => \PWMLow[28]_i_1__5_n_0\
    );
\PWMLow[29]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(29),
      O => \PWMLow[29]_i_1__5_n_0\
    );
\PWMLow[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_6,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(2),
      O => \PWMLow[2]_i_1__5_n_0\
    );
\PWMLow[30]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(30),
      O => \PWMLow[30]_i_1__5_n_0\
    );
\PWMLow[31]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => \PWMLow[31]_i_1__5_n_0\
    );
\PWMLow[31]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(31),
      O => \PWMLow[31]_i_2__5_n_0\
    );
\PWMLow[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_5,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(3),
      O => \PWMLow[3]_i_1__5_n_0\
    );
\PWMLow[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_4,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(4),
      O => \PWMLow[4]_i_1__5_n_0\
    );
\PWMLow[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(5),
      O => \PWMLow[5]_i_1__5_n_0\
    );
\PWMLow[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(6),
      O => \PWMLow[6]_i_1__5_n_0\
    );
\PWMLow[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(7),
      O => \PWMLow[7]_i_1__5_n_0\
    );
\PWMLow[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(8),
      O => \PWMLow[8]_i_1__5_n_0\
    );
\PWMLow[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(9),
      O => \PWMLow[9]_i_1__5_n_0\
    );
\PWMLow_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[0]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[0]\,
      R => SR(0)
    );
\PWMLow_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[10]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[10]\,
      R => SR(0)
    );
\PWMLow_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[11]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[11]\,
      R => SR(0)
    );
\PWMLow_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[12]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[12]\,
      R => SR(0)
    );
\PWMLow_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[13]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[13]\,
      R => SR(0)
    );
\PWMLow_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[14]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[14]\,
      R => SR(0)
    );
\PWMLow_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[15]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[15]\,
      R => SR(0)
    );
\PWMLow_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[16]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[16]\,
      R => SR(0)
    );
\PWMLow_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[17]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[17]\,
      R => SR(0)
    );
\PWMLow_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[18]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[18]\,
      R => SR(0)
    );
\PWMLow_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[19]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[19]\,
      R => SR(0)
    );
\PWMLow_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[1]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[1]\,
      R => SR(0)
    );
\PWMLow_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[20]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[20]\,
      R => SR(0)
    );
\PWMLow_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[21]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[21]\,
      R => SR(0)
    );
\PWMLow_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[22]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[22]\,
      R => SR(0)
    );
\PWMLow_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[23]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[23]\,
      R => SR(0)
    );
\PWMLow_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[24]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[24]\,
      R => SR(0)
    );
\PWMLow_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[25]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[25]\,
      R => SR(0)
    );
\PWMLow_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[26]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[26]\,
      R => SR(0)
    );
\PWMLow_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[27]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[27]\,
      R => SR(0)
    );
\PWMLow_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[28]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[28]\,
      R => SR(0)
    );
\PWMLow_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[29]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[29]\,
      R => SR(0)
    );
\PWMLow_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[2]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[2]\,
      R => SR(0)
    );
\PWMLow_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[30]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[30]\,
      R => SR(0)
    );
\PWMLow_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[31]_i_2__5_n_0\,
      Q => \PWMLow_reg_n_0_[31]\,
      R => SR(0)
    );
\PWMLow_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[3]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[3]\,
      R => SR(0)
    );
\PWMLow_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[4]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[4]\,
      R => SR(0)
    );
\PWMLow_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[5]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[5]\,
      R => SR(0)
    );
\PWMLow_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[6]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[6]\,
      R => SR(0)
    );
\PWMLow_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[7]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[7]\,
      R => SR(0)
    );
\PWMLow_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[8]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[8]\,
      R => SR(0)
    );
\PWMLow_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__5_n_0\,
      D => \PWMLow[9]_i_1__5_n_0\,
      Q => \PWMLow_reg_n_0_[9]\,
      R => SR(0)
    );
\highCount_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \PWMCount_reg[31]\(7),
      O => \PWMHigh_reg[7]_0\(3)
    );
\highCount_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \PWMCount_reg[31]\(6),
      O => \PWMHigh_reg[7]_0\(2)
    );
\highCount_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \PWMCount_reg[31]\(5),
      O => \PWMHigh_reg[7]_0\(1)
    );
\highCount_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \PWMCount_reg[31]\(4),
      O => \PWMHigh_reg[7]_0\(0)
    );
\highCount_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \PWMCount_reg[31]\(11),
      O => \PWMHigh_reg[11]_0\(3)
    );
\highCount_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \PWMCount_reg[31]\(10),
      O => \PWMHigh_reg[11]_0\(2)
    );
\highCount_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \PWMCount_reg[31]\(9),
      O => \PWMHigh_reg[11]_0\(1)
    );
\highCount_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \PWMCount_reg[31]\(8),
      O => \PWMHigh_reg[11]_0\(0)
    );
\highCount_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \PWMCount_reg[31]\(15),
      O => \PWMHigh_reg[15]_0\(3)
    );
\highCount_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \PWMCount_reg[31]\(14),
      O => \PWMHigh_reg[15]_0\(2)
    );
\highCount_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \PWMCount_reg[31]\(13),
      O => \PWMHigh_reg[15]_0\(1)
    );
\highCount_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \PWMCount_reg[31]\(12),
      O => \PWMHigh_reg[15]_0\(0)
    );
\highCount_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => \PWMCount_reg[31]\(19),
      O => \PWMHigh_reg[19]_0\(3)
    );
\highCount_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => \PWMCount_reg[31]\(18),
      O => \PWMHigh_reg[19]_0\(2)
    );
\highCount_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => \PWMCount_reg[31]\(17),
      O => \PWMHigh_reg[19]_0\(1)
    );
\highCount_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => \PWMCount_reg[31]\(16),
      O => \PWMHigh_reg[19]_0\(0)
    );
\highCount_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => \PWMCount_reg[31]\(23),
      O => \PWMHigh_reg[23]_0\(3)
    );
\highCount_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => \PWMCount_reg[31]\(22),
      O => \PWMHigh_reg[23]_0\(2)
    );
\highCount_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => \PWMCount_reg[31]\(21),
      O => \PWMHigh_reg[23]_0\(1)
    );
\highCount_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => \PWMCount_reg[31]\(20),
      O => \PWMHigh_reg[23]_0\(0)
    );
\highCount_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(27),
      I1 => \PWMCount_reg[31]\(27),
      O => \PWMHigh_reg[27]_0\(3)
    );
\highCount_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(26),
      I1 => \PWMCount_reg[31]\(26),
      O => \PWMHigh_reg[27]_0\(2)
    );
\highCount_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => \PWMCount_reg[31]\(25),
      O => \PWMHigh_reg[27]_0\(1)
    );
\highCount_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(24),
      I1 => \PWMCount_reg[31]\(24),
      O => \PWMHigh_reg[27]_0\(0)
    );
\highCount_carry__6_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(31),
      I1 => \PWMCount_reg[31]\(31),
      O => S(3)
    );
\highCount_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(30),
      I1 => \PWMCount_reg[31]\(30),
      O => S(2)
    );
\highCount_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(29),
      I1 => \PWMCount_reg[31]\(29),
      O => S(1)
    );
\highCount_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(28),
      I1 => \PWMCount_reg[31]\(28),
      O => S(0)
    );
\highCount_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \PWMCount_reg[31]\(3),
      O => \PWMHigh_reg[3]_0\(3)
    );
\highCount_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \PWMCount_reg[31]\(2),
      O => \PWMHigh_reg[3]_0\(2)
    );
\highCount_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \PWMCount_reg[31]\(1),
      O => \PWMHigh_reg[3]_0\(1)
    );
\highCount_carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \PWMCount_reg[31]\(0),
      O => \PWMHigh_reg[3]_0\(0)
    );
nextPWMHigh0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMHigh0_carry_n_0,
      CO(2) => nextPWMHigh0_carry_n_1,
      CO(1) => nextPWMHigh0_carry_n_2,
      CO(0) => nextPWMHigh0_carry_n_3,
      CYINIT => \PWMHigh_reg_n_0_[0]\,
      DI(3) => \PWMHigh_reg_n_0_[4]\,
      DI(2) => \PWMHigh_reg_n_0_[3]\,
      DI(1) => \PWMHigh_reg_n_0_[2]\,
      DI(0) => \PWMHigh_reg_n_0_[1]\,
      O(3) => nextPWMHigh0_carry_n_4,
      O(2) => nextPWMHigh0_carry_n_5,
      O(1) => nextPWMHigh0_carry_n_6,
      O(0) => nextPWMHigh0_carry_n_7,
      S(3) => \nextPWMHigh0_carry_i_1__5_n_0\,
      S(2) => \nextPWMHigh0_carry_i_2__5_n_0\,
      S(1) => \nextPWMHigh0_carry_i_3__5_n_0\,
      S(0) => \nextPWMHigh0_carry_i_4__5_n_0\
    );
\nextPWMHigh0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMHigh0_carry_n_0,
      CO(3) => \nextPWMHigh0_carry__0_n_0\,
      CO(2) => \nextPWMHigh0_carry__0_n_1\,
      CO(1) => \nextPWMHigh0_carry__0_n_2\,
      CO(0) => \nextPWMHigh0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[8]\,
      DI(2) => \PWMHigh_reg_n_0_[7]\,
      DI(1) => \PWMHigh_reg_n_0_[6]\,
      DI(0) => \PWMHigh_reg_n_0_[5]\,
      O(3) => \nextPWMHigh0_carry__0_n_4\,
      O(2) => \nextPWMHigh0_carry__0_n_5\,
      O(1) => \nextPWMHigh0_carry__0_n_6\,
      O(0) => \nextPWMHigh0_carry__0_n_7\,
      S(3) => \nextPWMHigh0_carry__0_i_1__5_n_0\,
      S(2) => \nextPWMHigh0_carry__0_i_2__5_n_0\,
      S(1) => \nextPWMHigh0_carry__0_i_3__5_n_0\,
      S(0) => \nextPWMHigh0_carry__0_i_4__5_n_0\
    );
\nextPWMHigh0_carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[8]\,
      O => \nextPWMHigh0_carry__0_i_1__5_n_0\
    );
\nextPWMHigh0_carry__0_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[7]\,
      O => \nextPWMHigh0_carry__0_i_2__5_n_0\
    );
\nextPWMHigh0_carry__0_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[6]\,
      O => \nextPWMHigh0_carry__0_i_3__5_n_0\
    );
\nextPWMHigh0_carry__0_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[5]\,
      O => \nextPWMHigh0_carry__0_i_4__5_n_0\
    );
\nextPWMHigh0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__0_n_0\,
      CO(3) => \nextPWMHigh0_carry__1_n_0\,
      CO(2) => \nextPWMHigh0_carry__1_n_1\,
      CO(1) => \nextPWMHigh0_carry__1_n_2\,
      CO(0) => \nextPWMHigh0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[12]\,
      DI(2) => \PWMHigh_reg_n_0_[11]\,
      DI(1) => \PWMHigh_reg_n_0_[10]\,
      DI(0) => \PWMHigh_reg_n_0_[9]\,
      O(3) => \nextPWMHigh0_carry__1_n_4\,
      O(2) => \nextPWMHigh0_carry__1_n_5\,
      O(1) => \nextPWMHigh0_carry__1_n_6\,
      O(0) => \nextPWMHigh0_carry__1_n_7\,
      S(3) => \nextPWMHigh0_carry__1_i_1__5_n_0\,
      S(2) => \nextPWMHigh0_carry__1_i_2__5_n_0\,
      S(1) => \nextPWMHigh0_carry__1_i_3__5_n_0\,
      S(0) => \nextPWMHigh0_carry__1_i_4__5_n_0\
    );
\nextPWMHigh0_carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[12]\,
      O => \nextPWMHigh0_carry__1_i_1__5_n_0\
    );
\nextPWMHigh0_carry__1_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[11]\,
      O => \nextPWMHigh0_carry__1_i_2__5_n_0\
    );
\nextPWMHigh0_carry__1_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      O => \nextPWMHigh0_carry__1_i_3__5_n_0\
    );
\nextPWMHigh0_carry__1_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[9]\,
      O => \nextPWMHigh0_carry__1_i_4__5_n_0\
    );
\nextPWMHigh0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__1_n_0\,
      CO(3) => \nextPWMHigh0_carry__2_n_0\,
      CO(2) => \nextPWMHigh0_carry__2_n_1\,
      CO(1) => \nextPWMHigh0_carry__2_n_2\,
      CO(0) => \nextPWMHigh0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[16]\,
      DI(2) => \PWMHigh_reg_n_0_[15]\,
      DI(1) => \PWMHigh_reg_n_0_[14]\,
      DI(0) => \PWMHigh_reg_n_0_[13]\,
      O(3) => \nextPWMHigh0_carry__2_n_4\,
      O(2) => \nextPWMHigh0_carry__2_n_5\,
      O(1) => \nextPWMHigh0_carry__2_n_6\,
      O(0) => \nextPWMHigh0_carry__2_n_7\,
      S(3) => \nextPWMHigh0_carry__2_i_1__5_n_0\,
      S(2) => \nextPWMHigh0_carry__2_i_2__5_n_0\,
      S(1) => \nextPWMHigh0_carry__2_i_3__5_n_0\,
      S(0) => \nextPWMHigh0_carry__2_i_4__5_n_0\
    );
\nextPWMHigh0_carry__2_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      O => \nextPWMHigh0_carry__2_i_1__5_n_0\
    );
\nextPWMHigh0_carry__2_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[15]\,
      O => \nextPWMHigh0_carry__2_i_2__5_n_0\
    );
\nextPWMHigh0_carry__2_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[14]\,
      O => \nextPWMHigh0_carry__2_i_3__5_n_0\
    );
\nextPWMHigh0_carry__2_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[13]\,
      O => \nextPWMHigh0_carry__2_i_4__5_n_0\
    );
\nextPWMHigh0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__2_n_0\,
      CO(3) => \nextPWMHigh0_carry__3_n_0\,
      CO(2) => \nextPWMHigh0_carry__3_n_1\,
      CO(1) => \nextPWMHigh0_carry__3_n_2\,
      CO(0) => \nextPWMHigh0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[20]\,
      DI(2) => \PWMHigh_reg_n_0_[19]\,
      DI(1) => \PWMHigh_reg_n_0_[18]\,
      DI(0) => \PWMHigh_reg_n_0_[17]\,
      O(3) => \nextPWMHigh0_carry__3_n_4\,
      O(2) => \nextPWMHigh0_carry__3_n_5\,
      O(1) => \nextPWMHigh0_carry__3_n_6\,
      O(0) => \nextPWMHigh0_carry__3_n_7\,
      S(3) => \nextPWMHigh0_carry__3_i_1__5_n_0\,
      S(2) => \nextPWMHigh0_carry__3_i_2__5_n_0\,
      S(1) => \nextPWMHigh0_carry__3_i_3__5_n_0\,
      S(0) => \nextPWMHigh0_carry__3_i_4__5_n_0\
    );
\nextPWMHigh0_carry__3_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[20]\,
      O => \nextPWMHigh0_carry__3_i_1__5_n_0\
    );
\nextPWMHigh0_carry__3_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[19]\,
      O => \nextPWMHigh0_carry__3_i_2__5_n_0\
    );
\nextPWMHigh0_carry__3_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[18]\,
      O => \nextPWMHigh0_carry__3_i_3__5_n_0\
    );
\nextPWMHigh0_carry__3_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[17]\,
      O => \nextPWMHigh0_carry__3_i_4__5_n_0\
    );
\nextPWMHigh0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__3_n_0\,
      CO(3) => \nextPWMHigh0_carry__4_n_0\,
      CO(2) => \nextPWMHigh0_carry__4_n_1\,
      CO(1) => \nextPWMHigh0_carry__4_n_2\,
      CO(0) => \nextPWMHigh0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[24]\,
      DI(2) => \PWMHigh_reg_n_0_[23]\,
      DI(1) => \PWMHigh_reg_n_0_[22]\,
      DI(0) => \PWMHigh_reg_n_0_[21]\,
      O(3) => \nextPWMHigh0_carry__4_n_4\,
      O(2) => \nextPWMHigh0_carry__4_n_5\,
      O(1) => \nextPWMHigh0_carry__4_n_6\,
      O(0) => \nextPWMHigh0_carry__4_n_7\,
      S(3) => \nextPWMHigh0_carry__4_i_1__5_n_0\,
      S(2) => \nextPWMHigh0_carry__4_i_2__5_n_0\,
      S(1) => \nextPWMHigh0_carry__4_i_3__5_n_0\,
      S(0) => \nextPWMHigh0_carry__4_i_4__5_n_0\
    );
\nextPWMHigh0_carry__4_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[24]\,
      O => \nextPWMHigh0_carry__4_i_1__5_n_0\
    );
\nextPWMHigh0_carry__4_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[23]\,
      O => \nextPWMHigh0_carry__4_i_2__5_n_0\
    );
\nextPWMHigh0_carry__4_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      O => \nextPWMHigh0_carry__4_i_3__5_n_0\
    );
\nextPWMHigh0_carry__4_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[21]\,
      O => \nextPWMHigh0_carry__4_i_4__5_n_0\
    );
\nextPWMHigh0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__4_n_0\,
      CO(3) => \nextPWMHigh0_carry__5_n_0\,
      CO(2) => \nextPWMHigh0_carry__5_n_1\,
      CO(1) => \nextPWMHigh0_carry__5_n_2\,
      CO(0) => \nextPWMHigh0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[28]\,
      DI(2) => \PWMHigh_reg_n_0_[27]\,
      DI(1) => \PWMHigh_reg_n_0_[26]\,
      DI(0) => \PWMHigh_reg_n_0_[25]\,
      O(3) => \nextPWMHigh0_carry__5_n_4\,
      O(2) => \nextPWMHigh0_carry__5_n_5\,
      O(1) => \nextPWMHigh0_carry__5_n_6\,
      O(0) => \nextPWMHigh0_carry__5_n_7\,
      S(3) => \nextPWMHigh0_carry__5_i_1__5_n_0\,
      S(2) => \nextPWMHigh0_carry__5_i_2__5_n_0\,
      S(1) => \nextPWMHigh0_carry__5_i_3__5_n_0\,
      S(0) => \nextPWMHigh0_carry__5_i_4__5_n_0\
    );
\nextPWMHigh0_carry__5_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      O => \nextPWMHigh0_carry__5_i_1__5_n_0\
    );
\nextPWMHigh0_carry__5_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[27]\,
      O => \nextPWMHigh0_carry__5_i_2__5_n_0\
    );
\nextPWMHigh0_carry__5_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[26]\,
      O => \nextPWMHigh0_carry__5_i_3__5_n_0\
    );
\nextPWMHigh0_carry__5_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[25]\,
      O => \nextPWMHigh0_carry__5_i_4__5_n_0\
    );
\nextPWMHigh0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMHigh0_carry__6_n_2\,
      CO(0) => \nextPWMHigh0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMHigh_reg_n_0_[30]\,
      DI(0) => \PWMHigh_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMHigh0_carry__6_n_5\,
      O(1) => \nextPWMHigh0_carry__6_n_6\,
      O(0) => \nextPWMHigh0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMHigh0_carry__6_i_1__5_n_0\,
      S(1) => \nextPWMHigh0_carry__6_i_2__5_n_0\,
      S(0) => \nextPWMHigh0_carry__6_i_3__5_n_0\
    );
\nextPWMHigh0_carry__6_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[31]\,
      O => \nextPWMHigh0_carry__6_i_1__5_n_0\
    );
\nextPWMHigh0_carry__6_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[30]\,
      O => \nextPWMHigh0_carry__6_i_2__5_n_0\
    );
\nextPWMHigh0_carry__6_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[29]\,
      O => \nextPWMHigh0_carry__6_i_3__5_n_0\
    );
\nextPWMHigh0_carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      O => \nextPWMHigh0_carry_i_1__5_n_0\
    );
\nextPWMHigh0_carry_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[3]\,
      O => \nextPWMHigh0_carry_i_2__5_n_0\
    );
\nextPWMHigh0_carry_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[2]\,
      O => \nextPWMHigh0_carry_i_3__5_n_0\
    );
\nextPWMHigh0_carry_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[1]\,
      O => \nextPWMHigh0_carry_i_4__5_n_0\
    );
nextPWMLow0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMLow0_carry_n_0,
      CO(2) => nextPWMLow0_carry_n_1,
      CO(1) => nextPWMLow0_carry_n_2,
      CO(0) => nextPWMLow0_carry_n_3,
      CYINIT => \PWMLow_reg_n_0_[0]\,
      DI(3) => \PWMLow_reg_n_0_[4]\,
      DI(2) => \PWMLow_reg_n_0_[3]\,
      DI(1) => \PWMLow_reg_n_0_[2]\,
      DI(0) => \PWMLow_reg_n_0_[1]\,
      O(3) => nextPWMLow0_carry_n_4,
      O(2) => nextPWMLow0_carry_n_5,
      O(1) => nextPWMLow0_carry_n_6,
      O(0) => nextPWMLow0_carry_n_7,
      S(3) => \nextPWMLow0_carry_i_1__5_n_0\,
      S(2) => \nextPWMLow0_carry_i_2__5_n_0\,
      S(1) => \nextPWMLow0_carry_i_3__5_n_0\,
      S(0) => \nextPWMLow0_carry_i_4__5_n_0\
    );
\nextPWMLow0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMLow0_carry_n_0,
      CO(3) => \nextPWMLow0_carry__0_n_0\,
      CO(2) => \nextPWMLow0_carry__0_n_1\,
      CO(1) => \nextPWMLow0_carry__0_n_2\,
      CO(0) => \nextPWMLow0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[8]\,
      DI(2) => \PWMLow_reg_n_0_[7]\,
      DI(1) => \PWMLow_reg_n_0_[6]\,
      DI(0) => \PWMLow_reg_n_0_[5]\,
      O(3) => \nextPWMLow0_carry__0_n_4\,
      O(2) => \nextPWMLow0_carry__0_n_5\,
      O(1) => \nextPWMLow0_carry__0_n_6\,
      O(0) => \nextPWMLow0_carry__0_n_7\,
      S(3) => \nextPWMLow0_carry__0_i_1__5_n_0\,
      S(2) => \nextPWMLow0_carry__0_i_2__5_n_0\,
      S(1) => \nextPWMLow0_carry__0_i_3__5_n_0\,
      S(0) => \nextPWMLow0_carry__0_i_4__5_n_0\
    );
\nextPWMLow0_carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[8]\,
      O => \nextPWMLow0_carry__0_i_1__5_n_0\
    );
\nextPWMLow0_carry__0_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[7]\,
      O => \nextPWMLow0_carry__0_i_2__5_n_0\
    );
\nextPWMLow0_carry__0_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[6]\,
      O => \nextPWMLow0_carry__0_i_3__5_n_0\
    );
\nextPWMLow0_carry__0_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[5]\,
      O => \nextPWMLow0_carry__0_i_4__5_n_0\
    );
\nextPWMLow0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__0_n_0\,
      CO(3) => \nextPWMLow0_carry__1_n_0\,
      CO(2) => \nextPWMLow0_carry__1_n_1\,
      CO(1) => \nextPWMLow0_carry__1_n_2\,
      CO(0) => \nextPWMLow0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[12]\,
      DI(2) => \PWMLow_reg_n_0_[11]\,
      DI(1) => \PWMLow_reg_n_0_[10]\,
      DI(0) => \PWMLow_reg_n_0_[9]\,
      O(3) => \nextPWMLow0_carry__1_n_4\,
      O(2) => \nextPWMLow0_carry__1_n_5\,
      O(1) => \nextPWMLow0_carry__1_n_6\,
      O(0) => \nextPWMLow0_carry__1_n_7\,
      S(3) => \nextPWMLow0_carry__1_i_1__5_n_0\,
      S(2) => \nextPWMLow0_carry__1_i_2__5_n_0\,
      S(1) => \nextPWMLow0_carry__1_i_3__5_n_0\,
      S(0) => \nextPWMLow0_carry__1_i_4__5_n_0\
    );
\nextPWMLow0_carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[12]\,
      O => \nextPWMLow0_carry__1_i_1__5_n_0\
    );
\nextPWMLow0_carry__1_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[11]\,
      O => \nextPWMLow0_carry__1_i_2__5_n_0\
    );
\nextPWMLow0_carry__1_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      O => \nextPWMLow0_carry__1_i_3__5_n_0\
    );
\nextPWMLow0_carry__1_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[9]\,
      O => \nextPWMLow0_carry__1_i_4__5_n_0\
    );
\nextPWMLow0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__1_n_0\,
      CO(3) => \nextPWMLow0_carry__2_n_0\,
      CO(2) => \nextPWMLow0_carry__2_n_1\,
      CO(1) => \nextPWMLow0_carry__2_n_2\,
      CO(0) => \nextPWMLow0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[16]\,
      DI(2) => \PWMLow_reg_n_0_[15]\,
      DI(1) => \PWMLow_reg_n_0_[14]\,
      DI(0) => \PWMLow_reg_n_0_[13]\,
      O(3) => \nextPWMLow0_carry__2_n_4\,
      O(2) => \nextPWMLow0_carry__2_n_5\,
      O(1) => \nextPWMLow0_carry__2_n_6\,
      O(0) => \nextPWMLow0_carry__2_n_7\,
      S(3) => \nextPWMLow0_carry__2_i_1__5_n_0\,
      S(2) => \nextPWMLow0_carry__2_i_2__5_n_0\,
      S(1) => \nextPWMLow0_carry__2_i_3__5_n_0\,
      S(0) => \nextPWMLow0_carry__2_i_4__5_n_0\
    );
\nextPWMLow0_carry__2_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      O => \nextPWMLow0_carry__2_i_1__5_n_0\
    );
\nextPWMLow0_carry__2_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[15]\,
      O => \nextPWMLow0_carry__2_i_2__5_n_0\
    );
\nextPWMLow0_carry__2_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[14]\,
      O => \nextPWMLow0_carry__2_i_3__5_n_0\
    );
\nextPWMLow0_carry__2_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[13]\,
      O => \nextPWMLow0_carry__2_i_4__5_n_0\
    );
\nextPWMLow0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__2_n_0\,
      CO(3) => \nextPWMLow0_carry__3_n_0\,
      CO(2) => \nextPWMLow0_carry__3_n_1\,
      CO(1) => \nextPWMLow0_carry__3_n_2\,
      CO(0) => \nextPWMLow0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[20]\,
      DI(2) => \PWMLow_reg_n_0_[19]\,
      DI(1) => \PWMLow_reg_n_0_[18]\,
      DI(0) => \PWMLow_reg_n_0_[17]\,
      O(3) => \nextPWMLow0_carry__3_n_4\,
      O(2) => \nextPWMLow0_carry__3_n_5\,
      O(1) => \nextPWMLow0_carry__3_n_6\,
      O(0) => \nextPWMLow0_carry__3_n_7\,
      S(3) => \nextPWMLow0_carry__3_i_1__5_n_0\,
      S(2) => \nextPWMLow0_carry__3_i_2__5_n_0\,
      S(1) => \nextPWMLow0_carry__3_i_3__5_n_0\,
      S(0) => \nextPWMLow0_carry__3_i_4__5_n_0\
    );
\nextPWMLow0_carry__3_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[20]\,
      O => \nextPWMLow0_carry__3_i_1__5_n_0\
    );
\nextPWMLow0_carry__3_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[19]\,
      O => \nextPWMLow0_carry__3_i_2__5_n_0\
    );
\nextPWMLow0_carry__3_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[18]\,
      O => \nextPWMLow0_carry__3_i_3__5_n_0\
    );
\nextPWMLow0_carry__3_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[17]\,
      O => \nextPWMLow0_carry__3_i_4__5_n_0\
    );
\nextPWMLow0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__3_n_0\,
      CO(3) => \nextPWMLow0_carry__4_n_0\,
      CO(2) => \nextPWMLow0_carry__4_n_1\,
      CO(1) => \nextPWMLow0_carry__4_n_2\,
      CO(0) => \nextPWMLow0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[24]\,
      DI(2) => \PWMLow_reg_n_0_[23]\,
      DI(1) => \PWMLow_reg_n_0_[22]\,
      DI(0) => \PWMLow_reg_n_0_[21]\,
      O(3) => \nextPWMLow0_carry__4_n_4\,
      O(2) => \nextPWMLow0_carry__4_n_5\,
      O(1) => \nextPWMLow0_carry__4_n_6\,
      O(0) => \nextPWMLow0_carry__4_n_7\,
      S(3) => \nextPWMLow0_carry__4_i_1__5_n_0\,
      S(2) => \nextPWMLow0_carry__4_i_2__5_n_0\,
      S(1) => \nextPWMLow0_carry__4_i_3__5_n_0\,
      S(0) => \nextPWMLow0_carry__4_i_4__5_n_0\
    );
\nextPWMLow0_carry__4_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[24]\,
      O => \nextPWMLow0_carry__4_i_1__5_n_0\
    );
\nextPWMLow0_carry__4_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[23]\,
      O => \nextPWMLow0_carry__4_i_2__5_n_0\
    );
\nextPWMLow0_carry__4_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      O => \nextPWMLow0_carry__4_i_3__5_n_0\
    );
\nextPWMLow0_carry__4_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[21]\,
      O => \nextPWMLow0_carry__4_i_4__5_n_0\
    );
\nextPWMLow0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__4_n_0\,
      CO(3) => \nextPWMLow0_carry__5_n_0\,
      CO(2) => \nextPWMLow0_carry__5_n_1\,
      CO(1) => \nextPWMLow0_carry__5_n_2\,
      CO(0) => \nextPWMLow0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[28]\,
      DI(2) => \PWMLow_reg_n_0_[27]\,
      DI(1) => \PWMLow_reg_n_0_[26]\,
      DI(0) => \PWMLow_reg_n_0_[25]\,
      O(3) => \nextPWMLow0_carry__5_n_4\,
      O(2) => \nextPWMLow0_carry__5_n_5\,
      O(1) => \nextPWMLow0_carry__5_n_6\,
      O(0) => \nextPWMLow0_carry__5_n_7\,
      S(3) => \nextPWMLow0_carry__5_i_1__5_n_0\,
      S(2) => \nextPWMLow0_carry__5_i_2__5_n_0\,
      S(1) => \nextPWMLow0_carry__5_i_3__5_n_0\,
      S(0) => \nextPWMLow0_carry__5_i_4__5_n_0\
    );
\nextPWMLow0_carry__5_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      O => \nextPWMLow0_carry__5_i_1__5_n_0\
    );
\nextPWMLow0_carry__5_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[27]\,
      O => \nextPWMLow0_carry__5_i_2__5_n_0\
    );
\nextPWMLow0_carry__5_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[26]\,
      O => \nextPWMLow0_carry__5_i_3__5_n_0\
    );
\nextPWMLow0_carry__5_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[25]\,
      O => \nextPWMLow0_carry__5_i_4__5_n_0\
    );
\nextPWMLow0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMLow0_carry__6_n_2\,
      CO(0) => \nextPWMLow0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMLow_reg_n_0_[30]\,
      DI(0) => \PWMLow_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMLow0_carry__6_n_5\,
      O(1) => \nextPWMLow0_carry__6_n_6\,
      O(0) => \nextPWMLow0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMLow0_carry__6_i_1__5_n_0\,
      S(1) => \nextPWMLow0_carry__6_i_2__5_n_0\,
      S(0) => \nextPWMLow0_carry__6_i_3__5_n_0\
    );
\nextPWMLow0_carry__6_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[31]\,
      O => \nextPWMLow0_carry__6_i_1__5_n_0\
    );
\nextPWMLow0_carry__6_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[30]\,
      O => \nextPWMLow0_carry__6_i_2__5_n_0\
    );
\nextPWMLow0_carry__6_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[29]\,
      O => \nextPWMLow0_carry__6_i_3__5_n_0\
    );
\nextPWMLow0_carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      O => \nextPWMLow0_carry_i_1__5_n_0\
    );
\nextPWMLow0_carry_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[3]\,
      O => \nextPWMLow0_carry_i_2__5_n_0\
    );
\nextPWMLow0_carry_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[2]\,
      O => \nextPWMLow0_carry_i_3__5_n_0\
    );
\nextPWMLow0_carry_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      O => \nextPWMLow0_carry_i_4__5_n_0\
    );
\pwm[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F020"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(2),
      O => pwm(0)
    );
\state[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F150E150A"
    )
        port map (
      I0 => \state[1]_i_2__5_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[0]_i_2__5_n_0\,
      I5 => \state[1]_i_3__5_n_0\,
      O => \state[0]_i_1__5_n_0\
    );
\state[0]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"46"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      O => \state[0]_i_2__5_n_0\
    );
\state[1]_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      I1 => \PWMHigh_reg_n_0_[23]\,
      I2 => \PWMHigh_reg_n_0_[20]\,
      I3 => \PWMHigh_reg_n_0_[21]\,
      I4 => \PWMHigh_reg_n_0_[25]\,
      I5 => \PWMHigh_reg_n_0_[24]\,
      O => \state[1]_i_10__5_n_0\
    );
\state[1]_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      I1 => \PWMHigh_reg_n_0_[29]\,
      I2 => \PWMHigh_reg_n_0_[26]\,
      I3 => \PWMHigh_reg_n_0_[27]\,
      I4 => \PWMHigh_reg_n_0_[31]\,
      I5 => \PWMHigh_reg_n_0_[30]\,
      O => \state[1]_i_11__5_n_0\
    );
\state[1]_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      I1 => \PWMHigh_reg_n_0_[17]\,
      I2 => \PWMHigh_reg_n_0_[14]\,
      I3 => \PWMHigh_reg_n_0_[15]\,
      I4 => \PWMHigh_reg_n_0_[19]\,
      I5 => \PWMHigh_reg_n_0_[18]\,
      O => \state[1]_i_12__5_n_0\
    );
\state[1]_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      I1 => \PWMHigh_reg_n_0_[11]\,
      I2 => \PWMHigh_reg_n_0_[8]\,
      I3 => \PWMHigh_reg_n_0_[9]\,
      I4 => \PWMHigh_reg_n_0_[13]\,
      I5 => \PWMHigh_reg_n_0_[12]\,
      O => \state[1]_i_13__5_n_0\
    );
\state[1]_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \PWMHigh_reg_n_0_[1]\,
      I3 => s00_axi_aresetn,
      O => \state[1]_i_14__5_n_0\
    );
\state[1]_i_15__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      I1 => \PWMHigh_reg_n_0_[5]\,
      I2 => \PWMHigh_reg_n_0_[2]\,
      I3 => \PWMHigh_reg_n_0_[3]\,
      I4 => \PWMHigh_reg_n_0_[7]\,
      I5 => \PWMHigh_reg_n_0_[6]\,
      O => \state[1]_i_15__5_n_0\
    );
\state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001A50"
    )
        port map (
      I0 => \state[1]_i_2__5_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[1]_i_3__5_n_0\,
      O => \state[1]_i_1__5_n_0\
    );
\state[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_4__5_n_0\,
      I1 => \state[1]_i_5__5_n_0\,
      I2 => \state[1]_i_6__5_n_0\,
      I3 => \state[1]_i_7__5_n_0\,
      I4 => \state[1]_i_8__5_n_0\,
      I5 => \state[1]_i_9__5_n_0\,
      O => \state[1]_i_2__5_n_0\
    );
\state[1]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_10__5_n_0\,
      I1 => \state[1]_i_11__5_n_0\,
      I2 => \state[1]_i_12__5_n_0\,
      I3 => \state[1]_i_13__5_n_0\,
      I4 => \state[1]_i_14__5_n_0\,
      I5 => \state[1]_i_15__5_n_0\,
      O => \state[1]_i_3__5_n_0\
    );
\state[1]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      I1 => \PWMLow_reg_n_0_[23]\,
      I2 => \PWMLow_reg_n_0_[20]\,
      I3 => \PWMLow_reg_n_0_[21]\,
      I4 => \PWMLow_reg_n_0_[25]\,
      I5 => \PWMLow_reg_n_0_[24]\,
      O => \state[1]_i_4__5_n_0\
    );
\state[1]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      I1 => \PWMLow_reg_n_0_[29]\,
      I2 => \PWMLow_reg_n_0_[26]\,
      I3 => \PWMLow_reg_n_0_[27]\,
      I4 => \PWMLow_reg_n_0_[31]\,
      I5 => \PWMLow_reg_n_0_[30]\,
      O => \state[1]_i_5__5_n_0\
    );
\state[1]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      I1 => \PWMLow_reg_n_0_[17]\,
      I2 => \PWMLow_reg_n_0_[14]\,
      I3 => \PWMLow_reg_n_0_[15]\,
      I4 => \PWMLow_reg_n_0_[19]\,
      I5 => \PWMLow_reg_n_0_[18]\,
      O => \state[1]_i_6__5_n_0\
    );
\state[1]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      I1 => \PWMLow_reg_n_0_[11]\,
      I2 => \PWMLow_reg_n_0_[8]\,
      I3 => \PWMLow_reg_n_0_[9]\,
      I4 => \PWMLow_reg_n_0_[13]\,
      I5 => \PWMLow_reg_n_0_[12]\,
      O => \state[1]_i_7__5_n_0\
    );
\state[1]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      I1 => \PWMLow_reg_n_0_[0]\,
      I2 => s00_axi_aresetn,
      I3 => \state_reg_n_0_[1]\,
      O => \state[1]_i_8__5_n_0\
    );
\state[1]_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      I1 => \PWMLow_reg_n_0_[5]\,
      I2 => \PWMLow_reg_n_0_[2]\,
      I3 => \PWMLow_reg_n_0_[3]\,
      I4 => \PWMLow_reg_n_0_[7]\,
      I5 => \PWMLow_reg_n_0_[6]\,
      O => \state[1]_i_9__5_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1__5_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1__5_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \PWMCount_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    nextPWMCount : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \slv_reg0_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \PWMCount_reg[0]\ : in STD_LOGIC;
    \countCycle_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_8 : entity is "pwm";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_8 is
  signal \FSM_sequential_state[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_2__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[9]\ : STD_LOGIC;
  signal \PWMLow[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_2__4_n_0\ : STD_LOGIC;
  signal \PWMLow[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[9]\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal nextPWMHigh0_carry_n_0 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_1 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_2 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_3 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_4 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_5 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_6 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_7 : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal nextPWMLow0_carry_n_0 : STD_LOGIC;
  signal nextPWMLow0_carry_n_1 : STD_LOGIC;
  signal nextPWMLow0_carry_n_2 : STD_LOGIC;
  signal nextPWMLow0_carry_n_3 : STD_LOGIC;
  signal nextPWMLow0_carry_n_4 : STD_LOGIC;
  signal nextPWMLow0_carry_n_5 : STD_LOGIC;
  signal nextPWMLow0_carry_n_6 : STD_LOGIC;
  signal nextPWMLow0_carry_n_7 : STD_LOGIC;
  signal \state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_10__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_11__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_12__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_13__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_14__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_15__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_5__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_6__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_7__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_8__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_9__4_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__4\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \PWMHigh[0]_i_1__4\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \PWMHigh[10]_i_1__4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \PWMHigh[11]_i_1__4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \PWMHigh[12]_i_1__4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \PWMHigh[13]_i_1__4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \PWMHigh[14]_i_1__4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \PWMHigh[15]_i_1__4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \PWMHigh[16]_i_1__4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \PWMHigh[17]_i_1__4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \PWMHigh[18]_i_1__4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \PWMHigh[19]_i_1__4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \PWMHigh[20]_i_1__4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \PWMHigh[21]_i_1__4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \PWMHigh[22]_i_1__4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \PWMHigh[23]_i_1__4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \PWMHigh[24]_i_1__4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \PWMHigh[25]_i_1__4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \PWMHigh[26]_i_1__4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \PWMHigh[27]_i_1__4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \PWMHigh[28]_i_1__4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \PWMHigh[29]_i_1__4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \PWMHigh[2]_i_1__4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \PWMHigh[30]_i_1__4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \PWMHigh[31]_i_2__4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \PWMHigh[3]_i_1__4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \PWMHigh[4]_i_1__4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \PWMHigh[5]_i_1__4\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \PWMHigh[6]_i_1__4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \PWMHigh[7]_i_1__4\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \PWMHigh[8]_i_1__4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \PWMHigh[9]_i_1__4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \PWMLow[0]_i_1__4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \PWMLow[10]_i_1__4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \PWMLow[11]_i_1__4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \PWMLow[12]_i_1__4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \PWMLow[13]_i_1__4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \PWMLow[14]_i_1__4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \PWMLow[15]_i_1__4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \PWMLow[16]_i_1__4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \PWMLow[17]_i_1__4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \PWMLow[18]_i_1__4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \PWMLow[19]_i_1__4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \PWMLow[20]_i_1__4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \PWMLow[21]_i_1__4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \PWMLow[22]_i_1__4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \PWMLow[23]_i_1__4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \PWMLow[24]_i_1__4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \PWMLow[25]_i_1__4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \PWMLow[26]_i_1__4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \PWMLow[27]_i_1__4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \PWMLow[28]_i_1__4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \PWMLow[29]_i_1__4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \PWMLow[2]_i_1__4\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \PWMLow[30]_i_1__4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \PWMLow[31]_i_2__4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \PWMLow[3]_i_1__4\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \PWMLow[4]_i_1__4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \PWMLow[5]_i_1__4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \PWMLow[6]_i_1__4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \PWMLow[7]_i_1__4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \PWMLow[8]_i_1__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \PWMLow[9]_i_1__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \pwm[5]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \state[0]_i_2__4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \state[1]_i_14__4\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \state[1]_i_1__4\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \state[1]_i_8__4\ : label is "soft_lutpair173";
begin
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(0),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__4_n_0\,
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[5]\(0),
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(1),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__4_n_0\,
      I3 => \FSM_sequential_state_reg[2]_1\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[5]\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(2),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__4_n_0\,
      I3 => \FSM_sequential_state_reg[2]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[5]\(0),
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55541110"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \FSM_sequential_state[2]_i_4__4_n_0\,
      I3 => \PWMCount_reg[0]\,
      I4 => \countCycle_reg[0]\,
      I5 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state[2]_i_2__4_n_0\
    );
\FSM_sequential_state[2]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_4__4_n_0\
    );
\PWMHigh[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(0),
      O => \PWMHigh[0]_i_1__4_n_0\
    );
\PWMHigh[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(2),
      O => \PWMHigh[10]_i_1__4_n_0\
    );
\PWMHigh[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(3),
      O => \PWMHigh[11]_i_1__4_n_0\
    );
\PWMHigh[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(0),
      O => \PWMHigh[12]_i_1__4_n_0\
    );
\PWMHigh[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(1),
      O => \PWMHigh[13]_i_1__4_n_0\
    );
\PWMHigh[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(2),
      O => \PWMHigh[14]_i_1__4_n_0\
    );
\PWMHigh[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(3),
      O => \PWMHigh[15]_i_1__4_n_0\
    );
\PWMHigh[16]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(0),
      O => \PWMHigh[16]_i_1__4_n_0\
    );
\PWMHigh[17]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(1),
      O => \PWMHigh[17]_i_1__4_n_0\
    );
\PWMHigh[18]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(2),
      O => \PWMHigh[18]_i_1__4_n_0\
    );
\PWMHigh[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(3),
      O => \PWMHigh[19]_i_1__4_n_0\
    );
\PWMHigh[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_7,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(1),
      O => \PWMHigh[1]_i_1__4_n_0\
    );
\PWMHigh[20]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(0),
      O => \PWMHigh[20]_i_1__4_n_0\
    );
\PWMHigh[21]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(1),
      O => \PWMHigh[21]_i_1__4_n_0\
    );
\PWMHigh[22]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(2),
      O => \PWMHigh[22]_i_1__4_n_0\
    );
\PWMHigh[23]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(3),
      O => \PWMHigh[23]_i_1__4_n_0\
    );
\PWMHigh[24]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(0),
      O => \PWMHigh[24]_i_1__4_n_0\
    );
\PWMHigh[25]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(1),
      O => \PWMHigh[25]_i_1__4_n_0\
    );
\PWMHigh[26]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(2),
      O => \PWMHigh[26]_i_1__4_n_0\
    );
\PWMHigh[27]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(3),
      O => \PWMHigh[27]_i_1__4_n_0\
    );
\PWMHigh[28]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(0),
      O => \PWMHigh[28]_i_1__4_n_0\
    );
\PWMHigh[29]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(1),
      O => \PWMHigh[29]_i_1__4_n_0\
    );
\PWMHigh[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_6,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(2),
      O => \PWMHigh[2]_i_1__4_n_0\
    );
\PWMHigh[30]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(2),
      O => \PWMHigh[30]_i_1__4_n_0\
    );
\PWMHigh[31]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \PWMHigh[31]_i_1__4_n_0\
    );
\PWMHigh[31]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(3),
      O => \PWMHigh[31]_i_2__4_n_0\
    );
\PWMHigh[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_5,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(3),
      O => \PWMHigh[3]_i_1__4_n_0\
    );
\PWMHigh[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_4,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(0),
      O => \PWMHigh[4]_i_1__4_n_0\
    );
\PWMHigh[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(1),
      O => \PWMHigh[5]_i_1__4_n_0\
    );
\PWMHigh[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(2),
      O => \PWMHigh[6]_i_1__4_n_0\
    );
\PWMHigh[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(3),
      O => \PWMHigh[7]_i_1__4_n_0\
    );
\PWMHigh[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(0),
      O => \PWMHigh[8]_i_1__4_n_0\
    );
\PWMHigh[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(1),
      O => \PWMHigh[9]_i_1__4_n_0\
    );
\PWMHigh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[0]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[0]\,
      R => SR(0)
    );
\PWMHigh_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[10]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[10]\,
      R => SR(0)
    );
\PWMHigh_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[11]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[11]\,
      R => SR(0)
    );
\PWMHigh_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[12]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[12]\,
      R => SR(0)
    );
\PWMHigh_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[13]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[13]\,
      R => SR(0)
    );
\PWMHigh_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[14]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[14]\,
      R => SR(0)
    );
\PWMHigh_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[15]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[15]\,
      R => SR(0)
    );
\PWMHigh_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[16]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[16]\,
      R => SR(0)
    );
\PWMHigh_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[17]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[17]\,
      R => SR(0)
    );
\PWMHigh_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[18]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[18]\,
      R => SR(0)
    );
\PWMHigh_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[19]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[19]\,
      R => SR(0)
    );
\PWMHigh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[1]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[1]\,
      R => SR(0)
    );
\PWMHigh_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[20]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[20]\,
      R => SR(0)
    );
\PWMHigh_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[21]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[21]\,
      R => SR(0)
    );
\PWMHigh_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[22]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[22]\,
      R => SR(0)
    );
\PWMHigh_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[23]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[23]\,
      R => SR(0)
    );
\PWMHigh_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[24]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[24]\,
      R => SR(0)
    );
\PWMHigh_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[25]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[25]\,
      R => SR(0)
    );
\PWMHigh_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[26]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[26]\,
      R => SR(0)
    );
\PWMHigh_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[27]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[27]\,
      R => SR(0)
    );
\PWMHigh_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[28]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[28]\,
      R => SR(0)
    );
\PWMHigh_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[29]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[29]\,
      R => SR(0)
    );
\PWMHigh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[2]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[2]\,
      R => SR(0)
    );
\PWMHigh_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[30]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[30]\,
      R => SR(0)
    );
\PWMHigh_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[31]_i_2__4_n_0\,
      Q => \PWMHigh_reg_n_0_[31]\,
      R => SR(0)
    );
\PWMHigh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[3]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[3]\,
      R => SR(0)
    );
\PWMHigh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[4]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[4]\,
      R => SR(0)
    );
\PWMHigh_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[5]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[5]\,
      R => SR(0)
    );
\PWMHigh_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[6]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[6]\,
      R => SR(0)
    );
\PWMHigh_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[7]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[7]\,
      R => SR(0)
    );
\PWMHigh_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[8]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[8]\,
      R => SR(0)
    );
\PWMHigh_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__4_n_0\,
      D => \PWMHigh[9]_i_1__4_n_0\,
      Q => \PWMHigh_reg_n_0_[9]\,
      R => SR(0)
    );
\PWMLow[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(0),
      O => \PWMLow[0]_i_1__4_n_0\
    );
\PWMLow[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(10),
      O => \PWMLow[10]_i_1__4_n_0\
    );
\PWMLow[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(11),
      O => \PWMLow[11]_i_1__4_n_0\
    );
\PWMLow[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(12),
      O => \PWMLow[12]_i_1__4_n_0\
    );
\PWMLow[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(13),
      O => \PWMLow[13]_i_1__4_n_0\
    );
\PWMLow[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(14),
      O => \PWMLow[14]_i_1__4_n_0\
    );
\PWMLow[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(15),
      O => \PWMLow[15]_i_1__4_n_0\
    );
\PWMLow[16]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(16),
      O => \PWMLow[16]_i_1__4_n_0\
    );
\PWMLow[17]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(17),
      O => \PWMLow[17]_i_1__4_n_0\
    );
\PWMLow[18]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(18),
      O => \PWMLow[18]_i_1__4_n_0\
    );
\PWMLow[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(19),
      O => \PWMLow[19]_i_1__4_n_0\
    );
\PWMLow[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_7,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(1),
      O => \PWMLow[1]_i_1__4_n_0\
    );
\PWMLow[20]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(20),
      O => \PWMLow[20]_i_1__4_n_0\
    );
\PWMLow[21]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(21),
      O => \PWMLow[21]_i_1__4_n_0\
    );
\PWMLow[22]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(22),
      O => \PWMLow[22]_i_1__4_n_0\
    );
\PWMLow[23]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(23),
      O => \PWMLow[23]_i_1__4_n_0\
    );
\PWMLow[24]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(24),
      O => \PWMLow[24]_i_1__4_n_0\
    );
\PWMLow[25]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(25),
      O => \PWMLow[25]_i_1__4_n_0\
    );
\PWMLow[26]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(26),
      O => \PWMLow[26]_i_1__4_n_0\
    );
\PWMLow[27]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(27),
      O => \PWMLow[27]_i_1__4_n_0\
    );
\PWMLow[28]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(28),
      O => \PWMLow[28]_i_1__4_n_0\
    );
\PWMLow[29]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(29),
      O => \PWMLow[29]_i_1__4_n_0\
    );
\PWMLow[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_6,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(2),
      O => \PWMLow[2]_i_1__4_n_0\
    );
\PWMLow[30]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(30),
      O => \PWMLow[30]_i_1__4_n_0\
    );
\PWMLow[31]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => \PWMLow[31]_i_1__4_n_0\
    );
\PWMLow[31]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(31),
      O => \PWMLow[31]_i_2__4_n_0\
    );
\PWMLow[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_5,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(3),
      O => \PWMLow[3]_i_1__4_n_0\
    );
\PWMLow[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_4,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(4),
      O => \PWMLow[4]_i_1__4_n_0\
    );
\PWMLow[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(5),
      O => \PWMLow[5]_i_1__4_n_0\
    );
\PWMLow[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(6),
      O => \PWMLow[6]_i_1__4_n_0\
    );
\PWMLow[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(7),
      O => \PWMLow[7]_i_1__4_n_0\
    );
\PWMLow[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(8),
      O => \PWMLow[8]_i_1__4_n_0\
    );
\PWMLow[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(9),
      O => \PWMLow[9]_i_1__4_n_0\
    );
\PWMLow_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[0]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[0]\,
      R => SR(0)
    );
\PWMLow_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[10]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[10]\,
      R => SR(0)
    );
\PWMLow_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[11]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[11]\,
      R => SR(0)
    );
\PWMLow_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[12]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[12]\,
      R => SR(0)
    );
\PWMLow_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[13]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[13]\,
      R => SR(0)
    );
\PWMLow_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[14]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[14]\,
      R => SR(0)
    );
\PWMLow_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[15]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[15]\,
      R => SR(0)
    );
\PWMLow_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[16]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[16]\,
      R => SR(0)
    );
\PWMLow_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[17]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[17]\,
      R => SR(0)
    );
\PWMLow_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[18]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[18]\,
      R => SR(0)
    );
\PWMLow_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[19]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[19]\,
      R => SR(0)
    );
\PWMLow_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[1]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[1]\,
      R => SR(0)
    );
\PWMLow_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[20]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[20]\,
      R => SR(0)
    );
\PWMLow_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[21]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[21]\,
      R => SR(0)
    );
\PWMLow_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[22]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[22]\,
      R => SR(0)
    );
\PWMLow_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[23]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[23]\,
      R => SR(0)
    );
\PWMLow_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[24]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[24]\,
      R => SR(0)
    );
\PWMLow_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[25]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[25]\,
      R => SR(0)
    );
\PWMLow_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[26]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[26]\,
      R => SR(0)
    );
\PWMLow_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[27]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[27]\,
      R => SR(0)
    );
\PWMLow_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[28]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[28]\,
      R => SR(0)
    );
\PWMLow_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[29]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[29]\,
      R => SR(0)
    );
\PWMLow_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[2]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[2]\,
      R => SR(0)
    );
\PWMLow_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[30]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[30]\,
      R => SR(0)
    );
\PWMLow_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[31]_i_2__4_n_0\,
      Q => \PWMLow_reg_n_0_[31]\,
      R => SR(0)
    );
\PWMLow_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[3]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[3]\,
      R => SR(0)
    );
\PWMLow_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[4]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[4]\,
      R => SR(0)
    );
\PWMLow_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[5]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[5]\,
      R => SR(0)
    );
\PWMLow_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[6]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[6]\,
      R => SR(0)
    );
\PWMLow_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[7]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[7]\,
      R => SR(0)
    );
\PWMLow_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[8]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[8]\,
      R => SR(0)
    );
\PWMLow_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__4_n_0\,
      D => \PWMLow[9]_i_1__4_n_0\,
      Q => \PWMLow_reg_n_0_[9]\,
      R => SR(0)
    );
\highCount_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \PWMCount_reg[31]\(7),
      O => \PWMHigh_reg[7]_0\(3)
    );
\highCount_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \PWMCount_reg[31]\(6),
      O => \PWMHigh_reg[7]_0\(2)
    );
\highCount_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \PWMCount_reg[31]\(5),
      O => \PWMHigh_reg[7]_0\(1)
    );
\highCount_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \PWMCount_reg[31]\(4),
      O => \PWMHigh_reg[7]_0\(0)
    );
\highCount_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \PWMCount_reg[31]\(11),
      O => \PWMHigh_reg[11]_0\(3)
    );
\highCount_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \PWMCount_reg[31]\(10),
      O => \PWMHigh_reg[11]_0\(2)
    );
\highCount_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \PWMCount_reg[31]\(9),
      O => \PWMHigh_reg[11]_0\(1)
    );
\highCount_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \PWMCount_reg[31]\(8),
      O => \PWMHigh_reg[11]_0\(0)
    );
\highCount_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \PWMCount_reg[31]\(15),
      O => \PWMHigh_reg[15]_0\(3)
    );
\highCount_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \PWMCount_reg[31]\(14),
      O => \PWMHigh_reg[15]_0\(2)
    );
\highCount_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \PWMCount_reg[31]\(13),
      O => \PWMHigh_reg[15]_0\(1)
    );
\highCount_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \PWMCount_reg[31]\(12),
      O => \PWMHigh_reg[15]_0\(0)
    );
\highCount_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => \PWMCount_reg[31]\(19),
      O => \PWMHigh_reg[19]_0\(3)
    );
\highCount_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => \PWMCount_reg[31]\(18),
      O => \PWMHigh_reg[19]_0\(2)
    );
\highCount_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => \PWMCount_reg[31]\(17),
      O => \PWMHigh_reg[19]_0\(1)
    );
\highCount_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => \PWMCount_reg[31]\(16),
      O => \PWMHigh_reg[19]_0\(0)
    );
\highCount_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => \PWMCount_reg[31]\(23),
      O => \PWMHigh_reg[23]_0\(3)
    );
\highCount_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => \PWMCount_reg[31]\(22),
      O => \PWMHigh_reg[23]_0\(2)
    );
\highCount_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => \PWMCount_reg[31]\(21),
      O => \PWMHigh_reg[23]_0\(1)
    );
\highCount_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => \PWMCount_reg[31]\(20),
      O => \PWMHigh_reg[23]_0\(0)
    );
\highCount_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(27),
      I1 => \PWMCount_reg[31]\(27),
      O => \PWMHigh_reg[27]_0\(3)
    );
\highCount_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(26),
      I1 => \PWMCount_reg[31]\(26),
      O => \PWMHigh_reg[27]_0\(2)
    );
\highCount_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => \PWMCount_reg[31]\(25),
      O => \PWMHigh_reg[27]_0\(1)
    );
\highCount_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(24),
      I1 => \PWMCount_reg[31]\(24),
      O => \PWMHigh_reg[27]_0\(0)
    );
\highCount_carry__6_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(31),
      I1 => \PWMCount_reg[31]\(31),
      O => S(3)
    );
\highCount_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(30),
      I1 => \PWMCount_reg[31]\(30),
      O => S(2)
    );
\highCount_carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(29),
      I1 => \PWMCount_reg[31]\(29),
      O => S(1)
    );
\highCount_carry__6_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(28),
      I1 => \PWMCount_reg[31]\(28),
      O => S(0)
    );
\highCount_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \PWMCount_reg[31]\(3),
      O => \PWMHigh_reg[3]_0\(3)
    );
\highCount_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \PWMCount_reg[31]\(2),
      O => \PWMHigh_reg[3]_0\(2)
    );
\highCount_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \PWMCount_reg[31]\(1),
      O => \PWMHigh_reg[3]_0\(1)
    );
\highCount_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \PWMCount_reg[31]\(0),
      O => \PWMHigh_reg[3]_0\(0)
    );
nextPWMHigh0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMHigh0_carry_n_0,
      CO(2) => nextPWMHigh0_carry_n_1,
      CO(1) => nextPWMHigh0_carry_n_2,
      CO(0) => nextPWMHigh0_carry_n_3,
      CYINIT => \PWMHigh_reg_n_0_[0]\,
      DI(3) => \PWMHigh_reg_n_0_[4]\,
      DI(2) => \PWMHigh_reg_n_0_[3]\,
      DI(1) => \PWMHigh_reg_n_0_[2]\,
      DI(0) => \PWMHigh_reg_n_0_[1]\,
      O(3) => nextPWMHigh0_carry_n_4,
      O(2) => nextPWMHigh0_carry_n_5,
      O(1) => nextPWMHigh0_carry_n_6,
      O(0) => nextPWMHigh0_carry_n_7,
      S(3) => \nextPWMHigh0_carry_i_1__4_n_0\,
      S(2) => \nextPWMHigh0_carry_i_2__4_n_0\,
      S(1) => \nextPWMHigh0_carry_i_3__4_n_0\,
      S(0) => \nextPWMHigh0_carry_i_4__4_n_0\
    );
\nextPWMHigh0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMHigh0_carry_n_0,
      CO(3) => \nextPWMHigh0_carry__0_n_0\,
      CO(2) => \nextPWMHigh0_carry__0_n_1\,
      CO(1) => \nextPWMHigh0_carry__0_n_2\,
      CO(0) => \nextPWMHigh0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[8]\,
      DI(2) => \PWMHigh_reg_n_0_[7]\,
      DI(1) => \PWMHigh_reg_n_0_[6]\,
      DI(0) => \PWMHigh_reg_n_0_[5]\,
      O(3) => \nextPWMHigh0_carry__0_n_4\,
      O(2) => \nextPWMHigh0_carry__0_n_5\,
      O(1) => \nextPWMHigh0_carry__0_n_6\,
      O(0) => \nextPWMHigh0_carry__0_n_7\,
      S(3) => \nextPWMHigh0_carry__0_i_1__4_n_0\,
      S(2) => \nextPWMHigh0_carry__0_i_2__4_n_0\,
      S(1) => \nextPWMHigh0_carry__0_i_3__4_n_0\,
      S(0) => \nextPWMHigh0_carry__0_i_4__4_n_0\
    );
\nextPWMHigh0_carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[8]\,
      O => \nextPWMHigh0_carry__0_i_1__4_n_0\
    );
\nextPWMHigh0_carry__0_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[7]\,
      O => \nextPWMHigh0_carry__0_i_2__4_n_0\
    );
\nextPWMHigh0_carry__0_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[6]\,
      O => \nextPWMHigh0_carry__0_i_3__4_n_0\
    );
\nextPWMHigh0_carry__0_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[5]\,
      O => \nextPWMHigh0_carry__0_i_4__4_n_0\
    );
\nextPWMHigh0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__0_n_0\,
      CO(3) => \nextPWMHigh0_carry__1_n_0\,
      CO(2) => \nextPWMHigh0_carry__1_n_1\,
      CO(1) => \nextPWMHigh0_carry__1_n_2\,
      CO(0) => \nextPWMHigh0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[12]\,
      DI(2) => \PWMHigh_reg_n_0_[11]\,
      DI(1) => \PWMHigh_reg_n_0_[10]\,
      DI(0) => \PWMHigh_reg_n_0_[9]\,
      O(3) => \nextPWMHigh0_carry__1_n_4\,
      O(2) => \nextPWMHigh0_carry__1_n_5\,
      O(1) => \nextPWMHigh0_carry__1_n_6\,
      O(0) => \nextPWMHigh0_carry__1_n_7\,
      S(3) => \nextPWMHigh0_carry__1_i_1__4_n_0\,
      S(2) => \nextPWMHigh0_carry__1_i_2__4_n_0\,
      S(1) => \nextPWMHigh0_carry__1_i_3__4_n_0\,
      S(0) => \nextPWMHigh0_carry__1_i_4__4_n_0\
    );
\nextPWMHigh0_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[12]\,
      O => \nextPWMHigh0_carry__1_i_1__4_n_0\
    );
\nextPWMHigh0_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[11]\,
      O => \nextPWMHigh0_carry__1_i_2__4_n_0\
    );
\nextPWMHigh0_carry__1_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      O => \nextPWMHigh0_carry__1_i_3__4_n_0\
    );
\nextPWMHigh0_carry__1_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[9]\,
      O => \nextPWMHigh0_carry__1_i_4__4_n_0\
    );
\nextPWMHigh0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__1_n_0\,
      CO(3) => \nextPWMHigh0_carry__2_n_0\,
      CO(2) => \nextPWMHigh0_carry__2_n_1\,
      CO(1) => \nextPWMHigh0_carry__2_n_2\,
      CO(0) => \nextPWMHigh0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[16]\,
      DI(2) => \PWMHigh_reg_n_0_[15]\,
      DI(1) => \PWMHigh_reg_n_0_[14]\,
      DI(0) => \PWMHigh_reg_n_0_[13]\,
      O(3) => \nextPWMHigh0_carry__2_n_4\,
      O(2) => \nextPWMHigh0_carry__2_n_5\,
      O(1) => \nextPWMHigh0_carry__2_n_6\,
      O(0) => \nextPWMHigh0_carry__2_n_7\,
      S(3) => \nextPWMHigh0_carry__2_i_1__4_n_0\,
      S(2) => \nextPWMHigh0_carry__2_i_2__4_n_0\,
      S(1) => \nextPWMHigh0_carry__2_i_3__4_n_0\,
      S(0) => \nextPWMHigh0_carry__2_i_4__4_n_0\
    );
\nextPWMHigh0_carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      O => \nextPWMHigh0_carry__2_i_1__4_n_0\
    );
\nextPWMHigh0_carry__2_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[15]\,
      O => \nextPWMHigh0_carry__2_i_2__4_n_0\
    );
\nextPWMHigh0_carry__2_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[14]\,
      O => \nextPWMHigh0_carry__2_i_3__4_n_0\
    );
\nextPWMHigh0_carry__2_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[13]\,
      O => \nextPWMHigh0_carry__2_i_4__4_n_0\
    );
\nextPWMHigh0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__2_n_0\,
      CO(3) => \nextPWMHigh0_carry__3_n_0\,
      CO(2) => \nextPWMHigh0_carry__3_n_1\,
      CO(1) => \nextPWMHigh0_carry__3_n_2\,
      CO(0) => \nextPWMHigh0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[20]\,
      DI(2) => \PWMHigh_reg_n_0_[19]\,
      DI(1) => \PWMHigh_reg_n_0_[18]\,
      DI(0) => \PWMHigh_reg_n_0_[17]\,
      O(3) => \nextPWMHigh0_carry__3_n_4\,
      O(2) => \nextPWMHigh0_carry__3_n_5\,
      O(1) => \nextPWMHigh0_carry__3_n_6\,
      O(0) => \nextPWMHigh0_carry__3_n_7\,
      S(3) => \nextPWMHigh0_carry__3_i_1__4_n_0\,
      S(2) => \nextPWMHigh0_carry__3_i_2__4_n_0\,
      S(1) => \nextPWMHigh0_carry__3_i_3__4_n_0\,
      S(0) => \nextPWMHigh0_carry__3_i_4__4_n_0\
    );
\nextPWMHigh0_carry__3_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[20]\,
      O => \nextPWMHigh0_carry__3_i_1__4_n_0\
    );
\nextPWMHigh0_carry__3_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[19]\,
      O => \nextPWMHigh0_carry__3_i_2__4_n_0\
    );
\nextPWMHigh0_carry__3_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[18]\,
      O => \nextPWMHigh0_carry__3_i_3__4_n_0\
    );
\nextPWMHigh0_carry__3_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[17]\,
      O => \nextPWMHigh0_carry__3_i_4__4_n_0\
    );
\nextPWMHigh0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__3_n_0\,
      CO(3) => \nextPWMHigh0_carry__4_n_0\,
      CO(2) => \nextPWMHigh0_carry__4_n_1\,
      CO(1) => \nextPWMHigh0_carry__4_n_2\,
      CO(0) => \nextPWMHigh0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[24]\,
      DI(2) => \PWMHigh_reg_n_0_[23]\,
      DI(1) => \PWMHigh_reg_n_0_[22]\,
      DI(0) => \PWMHigh_reg_n_0_[21]\,
      O(3) => \nextPWMHigh0_carry__4_n_4\,
      O(2) => \nextPWMHigh0_carry__4_n_5\,
      O(1) => \nextPWMHigh0_carry__4_n_6\,
      O(0) => \nextPWMHigh0_carry__4_n_7\,
      S(3) => \nextPWMHigh0_carry__4_i_1__4_n_0\,
      S(2) => \nextPWMHigh0_carry__4_i_2__4_n_0\,
      S(1) => \nextPWMHigh0_carry__4_i_3__4_n_0\,
      S(0) => \nextPWMHigh0_carry__4_i_4__4_n_0\
    );
\nextPWMHigh0_carry__4_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[24]\,
      O => \nextPWMHigh0_carry__4_i_1__4_n_0\
    );
\nextPWMHigh0_carry__4_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[23]\,
      O => \nextPWMHigh0_carry__4_i_2__4_n_0\
    );
\nextPWMHigh0_carry__4_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      O => \nextPWMHigh0_carry__4_i_3__4_n_0\
    );
\nextPWMHigh0_carry__4_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[21]\,
      O => \nextPWMHigh0_carry__4_i_4__4_n_0\
    );
\nextPWMHigh0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__4_n_0\,
      CO(3) => \nextPWMHigh0_carry__5_n_0\,
      CO(2) => \nextPWMHigh0_carry__5_n_1\,
      CO(1) => \nextPWMHigh0_carry__5_n_2\,
      CO(0) => \nextPWMHigh0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[28]\,
      DI(2) => \PWMHigh_reg_n_0_[27]\,
      DI(1) => \PWMHigh_reg_n_0_[26]\,
      DI(0) => \PWMHigh_reg_n_0_[25]\,
      O(3) => \nextPWMHigh0_carry__5_n_4\,
      O(2) => \nextPWMHigh0_carry__5_n_5\,
      O(1) => \nextPWMHigh0_carry__5_n_6\,
      O(0) => \nextPWMHigh0_carry__5_n_7\,
      S(3) => \nextPWMHigh0_carry__5_i_1__4_n_0\,
      S(2) => \nextPWMHigh0_carry__5_i_2__4_n_0\,
      S(1) => \nextPWMHigh0_carry__5_i_3__4_n_0\,
      S(0) => \nextPWMHigh0_carry__5_i_4__4_n_0\
    );
\nextPWMHigh0_carry__5_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      O => \nextPWMHigh0_carry__5_i_1__4_n_0\
    );
\nextPWMHigh0_carry__5_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[27]\,
      O => \nextPWMHigh0_carry__5_i_2__4_n_0\
    );
\nextPWMHigh0_carry__5_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[26]\,
      O => \nextPWMHigh0_carry__5_i_3__4_n_0\
    );
\nextPWMHigh0_carry__5_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[25]\,
      O => \nextPWMHigh0_carry__5_i_4__4_n_0\
    );
\nextPWMHigh0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMHigh0_carry__6_n_2\,
      CO(0) => \nextPWMHigh0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMHigh_reg_n_0_[30]\,
      DI(0) => \PWMHigh_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMHigh0_carry__6_n_5\,
      O(1) => \nextPWMHigh0_carry__6_n_6\,
      O(0) => \nextPWMHigh0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMHigh0_carry__6_i_1__4_n_0\,
      S(1) => \nextPWMHigh0_carry__6_i_2__4_n_0\,
      S(0) => \nextPWMHigh0_carry__6_i_3__4_n_0\
    );
\nextPWMHigh0_carry__6_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[31]\,
      O => \nextPWMHigh0_carry__6_i_1__4_n_0\
    );
\nextPWMHigh0_carry__6_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[30]\,
      O => \nextPWMHigh0_carry__6_i_2__4_n_0\
    );
\nextPWMHigh0_carry__6_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[29]\,
      O => \nextPWMHigh0_carry__6_i_3__4_n_0\
    );
\nextPWMHigh0_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      O => \nextPWMHigh0_carry_i_1__4_n_0\
    );
\nextPWMHigh0_carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[3]\,
      O => \nextPWMHigh0_carry_i_2__4_n_0\
    );
\nextPWMHigh0_carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[2]\,
      O => \nextPWMHigh0_carry_i_3__4_n_0\
    );
\nextPWMHigh0_carry_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[1]\,
      O => \nextPWMHigh0_carry_i_4__4_n_0\
    );
nextPWMLow0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMLow0_carry_n_0,
      CO(2) => nextPWMLow0_carry_n_1,
      CO(1) => nextPWMLow0_carry_n_2,
      CO(0) => nextPWMLow0_carry_n_3,
      CYINIT => \PWMLow_reg_n_0_[0]\,
      DI(3) => \PWMLow_reg_n_0_[4]\,
      DI(2) => \PWMLow_reg_n_0_[3]\,
      DI(1) => \PWMLow_reg_n_0_[2]\,
      DI(0) => \PWMLow_reg_n_0_[1]\,
      O(3) => nextPWMLow0_carry_n_4,
      O(2) => nextPWMLow0_carry_n_5,
      O(1) => nextPWMLow0_carry_n_6,
      O(0) => nextPWMLow0_carry_n_7,
      S(3) => \nextPWMLow0_carry_i_1__4_n_0\,
      S(2) => \nextPWMLow0_carry_i_2__4_n_0\,
      S(1) => \nextPWMLow0_carry_i_3__4_n_0\,
      S(0) => \nextPWMLow0_carry_i_4__4_n_0\
    );
\nextPWMLow0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMLow0_carry_n_0,
      CO(3) => \nextPWMLow0_carry__0_n_0\,
      CO(2) => \nextPWMLow0_carry__0_n_1\,
      CO(1) => \nextPWMLow0_carry__0_n_2\,
      CO(0) => \nextPWMLow0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[8]\,
      DI(2) => \PWMLow_reg_n_0_[7]\,
      DI(1) => \PWMLow_reg_n_0_[6]\,
      DI(0) => \PWMLow_reg_n_0_[5]\,
      O(3) => \nextPWMLow0_carry__0_n_4\,
      O(2) => \nextPWMLow0_carry__0_n_5\,
      O(1) => \nextPWMLow0_carry__0_n_6\,
      O(0) => \nextPWMLow0_carry__0_n_7\,
      S(3) => \nextPWMLow0_carry__0_i_1__4_n_0\,
      S(2) => \nextPWMLow0_carry__0_i_2__4_n_0\,
      S(1) => \nextPWMLow0_carry__0_i_3__4_n_0\,
      S(0) => \nextPWMLow0_carry__0_i_4__4_n_0\
    );
\nextPWMLow0_carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[8]\,
      O => \nextPWMLow0_carry__0_i_1__4_n_0\
    );
\nextPWMLow0_carry__0_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[7]\,
      O => \nextPWMLow0_carry__0_i_2__4_n_0\
    );
\nextPWMLow0_carry__0_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[6]\,
      O => \nextPWMLow0_carry__0_i_3__4_n_0\
    );
\nextPWMLow0_carry__0_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[5]\,
      O => \nextPWMLow0_carry__0_i_4__4_n_0\
    );
\nextPWMLow0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__0_n_0\,
      CO(3) => \nextPWMLow0_carry__1_n_0\,
      CO(2) => \nextPWMLow0_carry__1_n_1\,
      CO(1) => \nextPWMLow0_carry__1_n_2\,
      CO(0) => \nextPWMLow0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[12]\,
      DI(2) => \PWMLow_reg_n_0_[11]\,
      DI(1) => \PWMLow_reg_n_0_[10]\,
      DI(0) => \PWMLow_reg_n_0_[9]\,
      O(3) => \nextPWMLow0_carry__1_n_4\,
      O(2) => \nextPWMLow0_carry__1_n_5\,
      O(1) => \nextPWMLow0_carry__1_n_6\,
      O(0) => \nextPWMLow0_carry__1_n_7\,
      S(3) => \nextPWMLow0_carry__1_i_1__4_n_0\,
      S(2) => \nextPWMLow0_carry__1_i_2__4_n_0\,
      S(1) => \nextPWMLow0_carry__1_i_3__4_n_0\,
      S(0) => \nextPWMLow0_carry__1_i_4__4_n_0\
    );
\nextPWMLow0_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[12]\,
      O => \nextPWMLow0_carry__1_i_1__4_n_0\
    );
\nextPWMLow0_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[11]\,
      O => \nextPWMLow0_carry__1_i_2__4_n_0\
    );
\nextPWMLow0_carry__1_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      O => \nextPWMLow0_carry__1_i_3__4_n_0\
    );
\nextPWMLow0_carry__1_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[9]\,
      O => \nextPWMLow0_carry__1_i_4__4_n_0\
    );
\nextPWMLow0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__1_n_0\,
      CO(3) => \nextPWMLow0_carry__2_n_0\,
      CO(2) => \nextPWMLow0_carry__2_n_1\,
      CO(1) => \nextPWMLow0_carry__2_n_2\,
      CO(0) => \nextPWMLow0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[16]\,
      DI(2) => \PWMLow_reg_n_0_[15]\,
      DI(1) => \PWMLow_reg_n_0_[14]\,
      DI(0) => \PWMLow_reg_n_0_[13]\,
      O(3) => \nextPWMLow0_carry__2_n_4\,
      O(2) => \nextPWMLow0_carry__2_n_5\,
      O(1) => \nextPWMLow0_carry__2_n_6\,
      O(0) => \nextPWMLow0_carry__2_n_7\,
      S(3) => \nextPWMLow0_carry__2_i_1__4_n_0\,
      S(2) => \nextPWMLow0_carry__2_i_2__4_n_0\,
      S(1) => \nextPWMLow0_carry__2_i_3__4_n_0\,
      S(0) => \nextPWMLow0_carry__2_i_4__4_n_0\
    );
\nextPWMLow0_carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      O => \nextPWMLow0_carry__2_i_1__4_n_0\
    );
\nextPWMLow0_carry__2_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[15]\,
      O => \nextPWMLow0_carry__2_i_2__4_n_0\
    );
\nextPWMLow0_carry__2_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[14]\,
      O => \nextPWMLow0_carry__2_i_3__4_n_0\
    );
\nextPWMLow0_carry__2_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[13]\,
      O => \nextPWMLow0_carry__2_i_4__4_n_0\
    );
\nextPWMLow0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__2_n_0\,
      CO(3) => \nextPWMLow0_carry__3_n_0\,
      CO(2) => \nextPWMLow0_carry__3_n_1\,
      CO(1) => \nextPWMLow0_carry__3_n_2\,
      CO(0) => \nextPWMLow0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[20]\,
      DI(2) => \PWMLow_reg_n_0_[19]\,
      DI(1) => \PWMLow_reg_n_0_[18]\,
      DI(0) => \PWMLow_reg_n_0_[17]\,
      O(3) => \nextPWMLow0_carry__3_n_4\,
      O(2) => \nextPWMLow0_carry__3_n_5\,
      O(1) => \nextPWMLow0_carry__3_n_6\,
      O(0) => \nextPWMLow0_carry__3_n_7\,
      S(3) => \nextPWMLow0_carry__3_i_1__4_n_0\,
      S(2) => \nextPWMLow0_carry__3_i_2__4_n_0\,
      S(1) => \nextPWMLow0_carry__3_i_3__4_n_0\,
      S(0) => \nextPWMLow0_carry__3_i_4__4_n_0\
    );
\nextPWMLow0_carry__3_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[20]\,
      O => \nextPWMLow0_carry__3_i_1__4_n_0\
    );
\nextPWMLow0_carry__3_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[19]\,
      O => \nextPWMLow0_carry__3_i_2__4_n_0\
    );
\nextPWMLow0_carry__3_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[18]\,
      O => \nextPWMLow0_carry__3_i_3__4_n_0\
    );
\nextPWMLow0_carry__3_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[17]\,
      O => \nextPWMLow0_carry__3_i_4__4_n_0\
    );
\nextPWMLow0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__3_n_0\,
      CO(3) => \nextPWMLow0_carry__4_n_0\,
      CO(2) => \nextPWMLow0_carry__4_n_1\,
      CO(1) => \nextPWMLow0_carry__4_n_2\,
      CO(0) => \nextPWMLow0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[24]\,
      DI(2) => \PWMLow_reg_n_0_[23]\,
      DI(1) => \PWMLow_reg_n_0_[22]\,
      DI(0) => \PWMLow_reg_n_0_[21]\,
      O(3) => \nextPWMLow0_carry__4_n_4\,
      O(2) => \nextPWMLow0_carry__4_n_5\,
      O(1) => \nextPWMLow0_carry__4_n_6\,
      O(0) => \nextPWMLow0_carry__4_n_7\,
      S(3) => \nextPWMLow0_carry__4_i_1__4_n_0\,
      S(2) => \nextPWMLow0_carry__4_i_2__4_n_0\,
      S(1) => \nextPWMLow0_carry__4_i_3__4_n_0\,
      S(0) => \nextPWMLow0_carry__4_i_4__4_n_0\
    );
\nextPWMLow0_carry__4_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[24]\,
      O => \nextPWMLow0_carry__4_i_1__4_n_0\
    );
\nextPWMLow0_carry__4_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[23]\,
      O => \nextPWMLow0_carry__4_i_2__4_n_0\
    );
\nextPWMLow0_carry__4_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      O => \nextPWMLow0_carry__4_i_3__4_n_0\
    );
\nextPWMLow0_carry__4_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[21]\,
      O => \nextPWMLow0_carry__4_i_4__4_n_0\
    );
\nextPWMLow0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__4_n_0\,
      CO(3) => \nextPWMLow0_carry__5_n_0\,
      CO(2) => \nextPWMLow0_carry__5_n_1\,
      CO(1) => \nextPWMLow0_carry__5_n_2\,
      CO(0) => \nextPWMLow0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[28]\,
      DI(2) => \PWMLow_reg_n_0_[27]\,
      DI(1) => \PWMLow_reg_n_0_[26]\,
      DI(0) => \PWMLow_reg_n_0_[25]\,
      O(3) => \nextPWMLow0_carry__5_n_4\,
      O(2) => \nextPWMLow0_carry__5_n_5\,
      O(1) => \nextPWMLow0_carry__5_n_6\,
      O(0) => \nextPWMLow0_carry__5_n_7\,
      S(3) => \nextPWMLow0_carry__5_i_1__4_n_0\,
      S(2) => \nextPWMLow0_carry__5_i_2__4_n_0\,
      S(1) => \nextPWMLow0_carry__5_i_3__4_n_0\,
      S(0) => \nextPWMLow0_carry__5_i_4__4_n_0\
    );
\nextPWMLow0_carry__5_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      O => \nextPWMLow0_carry__5_i_1__4_n_0\
    );
\nextPWMLow0_carry__5_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[27]\,
      O => \nextPWMLow0_carry__5_i_2__4_n_0\
    );
\nextPWMLow0_carry__5_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[26]\,
      O => \nextPWMLow0_carry__5_i_3__4_n_0\
    );
\nextPWMLow0_carry__5_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[25]\,
      O => \nextPWMLow0_carry__5_i_4__4_n_0\
    );
\nextPWMLow0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMLow0_carry__6_n_2\,
      CO(0) => \nextPWMLow0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMLow_reg_n_0_[30]\,
      DI(0) => \PWMLow_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMLow0_carry__6_n_5\,
      O(1) => \nextPWMLow0_carry__6_n_6\,
      O(0) => \nextPWMLow0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMLow0_carry__6_i_1__4_n_0\,
      S(1) => \nextPWMLow0_carry__6_i_2__4_n_0\,
      S(0) => \nextPWMLow0_carry__6_i_3__4_n_0\
    );
\nextPWMLow0_carry__6_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[31]\,
      O => \nextPWMLow0_carry__6_i_1__4_n_0\
    );
\nextPWMLow0_carry__6_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[30]\,
      O => \nextPWMLow0_carry__6_i_2__4_n_0\
    );
\nextPWMLow0_carry__6_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[29]\,
      O => \nextPWMLow0_carry__6_i_3__4_n_0\
    );
\nextPWMLow0_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      O => \nextPWMLow0_carry_i_1__4_n_0\
    );
\nextPWMLow0_carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[3]\,
      O => \nextPWMLow0_carry_i_2__4_n_0\
    );
\nextPWMLow0_carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[2]\,
      O => \nextPWMLow0_carry_i_3__4_n_0\
    );
\nextPWMLow0_carry_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      O => \nextPWMLow0_carry_i_4__4_n_0\
    );
\pwm[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F020"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(2),
      O => pwm(0)
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F150E150A"
    )
        port map (
      I0 => \state[1]_i_2__4_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[0]_i_2__4_n_0\,
      I5 => \state[1]_i_3__4_n_0\,
      O => \state[0]_i_1__4_n_0\
    );
\state[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"46"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      O => \state[0]_i_2__4_n_0\
    );
\state[1]_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      I1 => \PWMHigh_reg_n_0_[23]\,
      I2 => \PWMHigh_reg_n_0_[20]\,
      I3 => \PWMHigh_reg_n_0_[21]\,
      I4 => \PWMHigh_reg_n_0_[25]\,
      I5 => \PWMHigh_reg_n_0_[24]\,
      O => \state[1]_i_10__4_n_0\
    );
\state[1]_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      I1 => \PWMHigh_reg_n_0_[29]\,
      I2 => \PWMHigh_reg_n_0_[26]\,
      I3 => \PWMHigh_reg_n_0_[27]\,
      I4 => \PWMHigh_reg_n_0_[31]\,
      I5 => \PWMHigh_reg_n_0_[30]\,
      O => \state[1]_i_11__4_n_0\
    );
\state[1]_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      I1 => \PWMHigh_reg_n_0_[17]\,
      I2 => \PWMHigh_reg_n_0_[14]\,
      I3 => \PWMHigh_reg_n_0_[15]\,
      I4 => \PWMHigh_reg_n_0_[19]\,
      I5 => \PWMHigh_reg_n_0_[18]\,
      O => \state[1]_i_12__4_n_0\
    );
\state[1]_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      I1 => \PWMHigh_reg_n_0_[11]\,
      I2 => \PWMHigh_reg_n_0_[8]\,
      I3 => \PWMHigh_reg_n_0_[9]\,
      I4 => \PWMHigh_reg_n_0_[13]\,
      I5 => \PWMHigh_reg_n_0_[12]\,
      O => \state[1]_i_13__4_n_0\
    );
\state[1]_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \PWMHigh_reg_n_0_[1]\,
      I3 => s00_axi_aresetn,
      O => \state[1]_i_14__4_n_0\
    );
\state[1]_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      I1 => \PWMHigh_reg_n_0_[5]\,
      I2 => \PWMHigh_reg_n_0_[2]\,
      I3 => \PWMHigh_reg_n_0_[3]\,
      I4 => \PWMHigh_reg_n_0_[7]\,
      I5 => \PWMHigh_reg_n_0_[6]\,
      O => \state[1]_i_15__4_n_0\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001A50"
    )
        port map (
      I0 => \state[1]_i_2__4_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[1]_i_3__4_n_0\,
      O => \state[1]_i_1__4_n_0\
    );
\state[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_4__4_n_0\,
      I1 => \state[1]_i_5__4_n_0\,
      I2 => \state[1]_i_6__4_n_0\,
      I3 => \state[1]_i_7__4_n_0\,
      I4 => \state[1]_i_8__4_n_0\,
      I5 => \state[1]_i_9__4_n_0\,
      O => \state[1]_i_2__4_n_0\
    );
\state[1]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_10__4_n_0\,
      I1 => \state[1]_i_11__4_n_0\,
      I2 => \state[1]_i_12__4_n_0\,
      I3 => \state[1]_i_13__4_n_0\,
      I4 => \state[1]_i_14__4_n_0\,
      I5 => \state[1]_i_15__4_n_0\,
      O => \state[1]_i_3__4_n_0\
    );
\state[1]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      I1 => \PWMLow_reg_n_0_[23]\,
      I2 => \PWMLow_reg_n_0_[20]\,
      I3 => \PWMLow_reg_n_0_[21]\,
      I4 => \PWMLow_reg_n_0_[25]\,
      I5 => \PWMLow_reg_n_0_[24]\,
      O => \state[1]_i_4__4_n_0\
    );
\state[1]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      I1 => \PWMLow_reg_n_0_[29]\,
      I2 => \PWMLow_reg_n_0_[26]\,
      I3 => \PWMLow_reg_n_0_[27]\,
      I4 => \PWMLow_reg_n_0_[31]\,
      I5 => \PWMLow_reg_n_0_[30]\,
      O => \state[1]_i_5__4_n_0\
    );
\state[1]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      I1 => \PWMLow_reg_n_0_[17]\,
      I2 => \PWMLow_reg_n_0_[14]\,
      I3 => \PWMLow_reg_n_0_[15]\,
      I4 => \PWMLow_reg_n_0_[19]\,
      I5 => \PWMLow_reg_n_0_[18]\,
      O => \state[1]_i_6__4_n_0\
    );
\state[1]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      I1 => \PWMLow_reg_n_0_[11]\,
      I2 => \PWMLow_reg_n_0_[8]\,
      I3 => \PWMLow_reg_n_0_[9]\,
      I4 => \PWMLow_reg_n_0_[13]\,
      I5 => \PWMLow_reg_n_0_[12]\,
      O => \state[1]_i_7__4_n_0\
    );
\state[1]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      I1 => \PWMLow_reg_n_0_[0]\,
      I2 => s00_axi_aresetn,
      I3 => \state_reg_n_0_[1]\,
      O => \state[1]_i_8__4_n_0\
    );
\state[1]_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      I1 => \PWMLow_reg_n_0_[5]\,
      I2 => \PWMLow_reg_n_0_[2]\,
      I3 => \PWMLow_reg_n_0_[3]\,
      I4 => \PWMLow_reg_n_0_[7]\,
      I5 => \PWMLow_reg_n_0_[6]\,
      O => \state[1]_i_9__4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1__4_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1__4_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PWMHigh_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \PWMCount_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    nextPWMCount : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \slv_reg0_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \PWMCount_reg[0]\ : in STD_LOGIC;
    \countCycle_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_9 : entity is "pwm";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_9 is
  signal \FSM_sequential_state[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[31]_i_2__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMHigh_reg_n_0_[9]\ : STD_LOGIC;
  signal \PWMLow[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[31]_i_2__3_n_0\ : STD_LOGIC;
  signal \PWMLow[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[10]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[11]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[12]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[13]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[14]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[15]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[16]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[17]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[18]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[19]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[20]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[21]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[22]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[23]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[24]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[25]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[26]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[27]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[28]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[29]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[30]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[31]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[3]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[4]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[5]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[6]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[7]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[8]\ : STD_LOGIC;
  signal \PWMLow_reg_n_0_[9]\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMHigh0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMHigh0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal nextPWMHigh0_carry_n_0 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_1 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_2 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_3 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_4 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_5 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_6 : STD_LOGIC;
  signal nextPWMHigh0_carry_n_7 : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMLow0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMLow0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal nextPWMLow0_carry_n_0 : STD_LOGIC;
  signal nextPWMLow0_carry_n_1 : STD_LOGIC;
  signal nextPWMLow0_carry_n_2 : STD_LOGIC;
  signal nextPWMLow0_carry_n_3 : STD_LOGIC;
  signal nextPWMLow0_carry_n_4 : STD_LOGIC;
  signal nextPWMLow0_carry_n_5 : STD_LOGIC;
  signal nextPWMLow0_carry_n_6 : STD_LOGIC;
  signal nextPWMLow0_carry_n_7 : STD_LOGIC;
  signal \state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_10__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_11__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_12__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_13__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_14__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_15__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_5__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_6__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_7__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_8__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_9__3_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4__3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \PWMHigh[0]_i_1__3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \PWMHigh[10]_i_1__3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \PWMHigh[11]_i_1__3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \PWMHigh[12]_i_1__3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \PWMHigh[13]_i_1__3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \PWMHigh[14]_i_1__3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \PWMHigh[15]_i_1__3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \PWMHigh[16]_i_1__3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \PWMHigh[17]_i_1__3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \PWMHigh[18]_i_1__3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \PWMHigh[19]_i_1__3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \PWMHigh[20]_i_1__3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \PWMHigh[21]_i_1__3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \PWMHigh[22]_i_1__3\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \PWMHigh[23]_i_1__3\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \PWMHigh[24]_i_1__3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \PWMHigh[25]_i_1__3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \PWMHigh[26]_i_1__3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \PWMHigh[27]_i_1__3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \PWMHigh[28]_i_1__3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \PWMHigh[29]_i_1__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \PWMHigh[2]_i_1__3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \PWMHigh[30]_i_1__3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \PWMHigh[31]_i_2__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \PWMHigh[3]_i_1__3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \PWMHigh[4]_i_1__3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \PWMHigh[5]_i_1__3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \PWMHigh[6]_i_1__3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \PWMHigh[7]_i_1__3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \PWMHigh[8]_i_1__3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \PWMHigh[9]_i_1__3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \PWMLow[0]_i_1__3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \PWMLow[10]_i_1__3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \PWMLow[11]_i_1__3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \PWMLow[12]_i_1__3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \PWMLow[13]_i_1__3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \PWMLow[14]_i_1__3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \PWMLow[15]_i_1__3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \PWMLow[16]_i_1__3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \PWMLow[17]_i_1__3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \PWMLow[18]_i_1__3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \PWMLow[19]_i_1__3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \PWMLow[20]_i_1__3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \PWMLow[21]_i_1__3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \PWMLow[22]_i_1__3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \PWMLow[23]_i_1__3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \PWMLow[24]_i_1__3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \PWMLow[25]_i_1__3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \PWMLow[26]_i_1__3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \PWMLow[27]_i_1__3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \PWMLow[28]_i_1__3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \PWMLow[29]_i_1__3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \PWMLow[2]_i_1__3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \PWMLow[30]_i_1__3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \PWMLow[31]_i_2__3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \PWMLow[3]_i_1__3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \PWMLow[4]_i_1__3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \PWMLow[5]_i_1__3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \PWMLow[6]_i_1__3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \PWMLow[7]_i_1__3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \PWMLow[8]_i_1__3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \PWMLow[9]_i_1__3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \pwm[4]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \state[0]_i_2__3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \state[1]_i_14__3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \state[1]_i_1__3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \state[1]_i_8__3\ : label is "soft_lutpair139";
begin
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(0),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__3_n_0\,
      I3 => \FSM_sequential_state_reg[1]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[4]\(0),
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(1),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__3_n_0\,
      I3 => \FSM_sequential_state_reg[2]_1\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[4]\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02000000000000"
    )
        port map (
      I0 => in0(2),
      I1 => nextPWMCount,
      I2 => \FSM_sequential_state[2]_i_2__3_n_0\,
      I3 => \FSM_sequential_state_reg[2]_0\,
      I4 => s00_axi_aresetn,
      I5 => \slv_reg0_reg[4]\(0),
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55541110"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \FSM_sequential_state[2]_i_4__3_n_0\,
      I3 => \PWMCount_reg[0]\,
      I4 => \countCycle_reg[0]\,
      I5 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state[2]_i_2__3_n_0\
    );
\FSM_sequential_state[2]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_4__3_n_0\
    );
\PWMHigh[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(0),
      O => \PWMHigh[0]_i_1__3_n_0\
    );
\PWMHigh[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(2),
      O => \PWMHigh[10]_i_1__3_n_0\
    );
\PWMHigh[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(3),
      O => \PWMHigh[11]_i_1__3_n_0\
    );
\PWMHigh[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(0),
      O => \PWMHigh[12]_i_1__3_n_0\
    );
\PWMHigh[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(1),
      O => \PWMHigh[13]_i_1__3_n_0\
    );
\PWMHigh[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(2),
      O => \PWMHigh[14]_i_1__3_n_0\
    );
\PWMHigh[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[15]\(3),
      O => \PWMHigh[15]_i_1__3_n_0\
    );
\PWMHigh[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__2_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(0),
      O => \PWMHigh[16]_i_1__3_n_0\
    );
\PWMHigh[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(1),
      O => \PWMHigh[17]_i_1__3_n_0\
    );
\PWMHigh[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(2),
      O => \PWMHigh[18]_i_1__3_n_0\
    );
\PWMHigh[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[19]\(3),
      O => \PWMHigh[19]_i_1__3_n_0\
    );
\PWMHigh[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_7,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(1),
      O => \PWMHigh[1]_i_1__3_n_0\
    );
\PWMHigh[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__3_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(0),
      O => \PWMHigh[20]_i_1__3_n_0\
    );
\PWMHigh[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(1),
      O => \PWMHigh[21]_i_1__3_n_0\
    );
\PWMHigh[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(2),
      O => \PWMHigh[22]_i_1__3_n_0\
    );
\PWMHigh[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[23]\(3),
      O => \PWMHigh[23]_i_1__3_n_0\
    );
\PWMHigh[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__4_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(0),
      O => \PWMHigh[24]_i_1__3_n_0\
    );
\PWMHigh[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(1),
      O => \PWMHigh[25]_i_1__3_n_0\
    );
\PWMHigh[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(2),
      O => \PWMHigh[26]_i_1__3_n_0\
    );
\PWMHigh[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[27]\(3),
      O => \PWMHigh[27]_i_1__3_n_0\
    );
\PWMHigh[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__5_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(0),
      O => \PWMHigh[28]_i_1__3_n_0\
    );
\PWMHigh[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(1),
      O => \PWMHigh[29]_i_1__3_n_0\
    );
\PWMHigh[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_6,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(2),
      O => \PWMHigh[2]_i_1__3_n_0\
    );
\PWMHigh[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(2),
      O => \PWMHigh[30]_i_1__3_n_0\
    );
\PWMHigh[31]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \PWMHigh[31]_i_1__3_n_0\
    );
\PWMHigh[31]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__6_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => O(3),
      O => \PWMHigh[31]_i_2__3_n_0\
    );
\PWMHigh[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_5,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[3]\(3),
      O => \PWMHigh[3]_i_1__3_n_0\
    );
\PWMHigh[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMHigh0_carry_n_4,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(0),
      O => \PWMHigh[4]_i_1__3_n_0\
    );
\PWMHigh[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(1),
      O => \PWMHigh[5]_i_1__3_n_0\
    );
\PWMHigh[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_6\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(2),
      O => \PWMHigh[6]_i_1__3_n_0\
    );
\PWMHigh[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_5\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[7]\(3),
      O => \PWMHigh[7]_i_1__3_n_0\
    );
\PWMHigh[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__0_n_4\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(0),
      O => \PWMHigh[8]_i_1__3_n_0\
    );
\PWMHigh[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMHigh0_carry__1_n_7\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \slv_reg2_reg[11]\(1),
      O => \PWMHigh[9]_i_1__3_n_0\
    );
\PWMHigh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[0]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[0]\,
      R => SR(0)
    );
\PWMHigh_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[10]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[10]\,
      R => SR(0)
    );
\PWMHigh_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[11]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[11]\,
      R => SR(0)
    );
\PWMHigh_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[12]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[12]\,
      R => SR(0)
    );
\PWMHigh_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[13]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[13]\,
      R => SR(0)
    );
\PWMHigh_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[14]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[14]\,
      R => SR(0)
    );
\PWMHigh_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[15]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[15]\,
      R => SR(0)
    );
\PWMHigh_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[16]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[16]\,
      R => SR(0)
    );
\PWMHigh_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[17]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[17]\,
      R => SR(0)
    );
\PWMHigh_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[18]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[18]\,
      R => SR(0)
    );
\PWMHigh_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[19]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[19]\,
      R => SR(0)
    );
\PWMHigh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[1]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[1]\,
      R => SR(0)
    );
\PWMHigh_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[20]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[20]\,
      R => SR(0)
    );
\PWMHigh_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[21]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[21]\,
      R => SR(0)
    );
\PWMHigh_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[22]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[22]\,
      R => SR(0)
    );
\PWMHigh_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[23]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[23]\,
      R => SR(0)
    );
\PWMHigh_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[24]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[24]\,
      R => SR(0)
    );
\PWMHigh_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[25]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[25]\,
      R => SR(0)
    );
\PWMHigh_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[26]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[26]\,
      R => SR(0)
    );
\PWMHigh_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[27]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[27]\,
      R => SR(0)
    );
\PWMHigh_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[28]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[28]\,
      R => SR(0)
    );
\PWMHigh_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[29]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[29]\,
      R => SR(0)
    );
\PWMHigh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[2]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[2]\,
      R => SR(0)
    );
\PWMHigh_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[30]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[30]\,
      R => SR(0)
    );
\PWMHigh_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[31]_i_2__3_n_0\,
      Q => \PWMHigh_reg_n_0_[31]\,
      R => SR(0)
    );
\PWMHigh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[3]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[3]\,
      R => SR(0)
    );
\PWMHigh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[4]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[4]\,
      R => SR(0)
    );
\PWMHigh_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[5]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[5]\,
      R => SR(0)
    );
\PWMHigh_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[6]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[6]\,
      R => SR(0)
    );
\PWMHigh_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[7]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[7]\,
      R => SR(0)
    );
\PWMHigh_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[8]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[8]\,
      R => SR(0)
    );
\PWMHigh_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMHigh[31]_i_1__3_n_0\,
      D => \PWMHigh[9]_i_1__3_n_0\,
      Q => \PWMHigh_reg_n_0_[9]\,
      R => SR(0)
    );
\PWMLow[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(0),
      O => \PWMLow[0]_i_1__3_n_0\
    );
\PWMLow[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(10),
      O => \PWMLow[10]_i_1__3_n_0\
    );
\PWMLow[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(11),
      O => \PWMLow[11]_i_1__3_n_0\
    );
\PWMLow[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(12),
      O => \PWMLow[12]_i_1__3_n_0\
    );
\PWMLow[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(13),
      O => \PWMLow[13]_i_1__3_n_0\
    );
\PWMLow[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(14),
      O => \PWMLow[14]_i_1__3_n_0\
    );
\PWMLow[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(15),
      O => \PWMLow[15]_i_1__3_n_0\
    );
\PWMLow[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__2_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(16),
      O => \PWMLow[16]_i_1__3_n_0\
    );
\PWMLow[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(17),
      O => \PWMLow[17]_i_1__3_n_0\
    );
\PWMLow[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(18),
      O => \PWMLow[18]_i_1__3_n_0\
    );
\PWMLow[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(19),
      O => \PWMLow[19]_i_1__3_n_0\
    );
\PWMLow[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_7,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(1),
      O => \PWMLow[1]_i_1__3_n_0\
    );
\PWMLow[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__3_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(20),
      O => \PWMLow[20]_i_1__3_n_0\
    );
\PWMLow[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(21),
      O => \PWMLow[21]_i_1__3_n_0\
    );
\PWMLow[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(22),
      O => \PWMLow[22]_i_1__3_n_0\
    );
\PWMLow[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(23),
      O => \PWMLow[23]_i_1__3_n_0\
    );
\PWMLow[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__4_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(24),
      O => \PWMLow[24]_i_1__3_n_0\
    );
\PWMLow[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(25),
      O => \PWMLow[25]_i_1__3_n_0\
    );
\PWMLow[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(26),
      O => \PWMLow[26]_i_1__3_n_0\
    );
\PWMLow[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(27),
      O => \PWMLow[27]_i_1__3_n_0\
    );
\PWMLow[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__5_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(28),
      O => \PWMLow[28]_i_1__3_n_0\
    );
\PWMLow[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(29),
      O => \PWMLow[29]_i_1__3_n_0\
    );
\PWMLow[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_6,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(2),
      O => \PWMLow[2]_i_1__3_n_0\
    );
\PWMLow[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(30),
      O => \PWMLow[30]_i_1__3_n_0\
    );
\PWMLow[31]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0046"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => \PWMLow[31]_i_1__3_n_0\
    );
\PWMLow[31]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__6_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(31),
      O => \PWMLow[31]_i_2__3_n_0\
    );
\PWMLow[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_5,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(3),
      O => \PWMLow[3]_i_1__3_n_0\
    );
\PWMLow[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nextPWMLow0_carry_n_4,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(4),
      O => \PWMLow[4]_i_1__3_n_0\
    );
\PWMLow[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(5),
      O => \PWMLow[5]_i_1__3_n_0\
    );
\PWMLow[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(6),
      O => \PWMLow[6]_i_1__3_n_0\
    );
\PWMLow[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_5\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(7),
      O => \PWMLow[7]_i_1__3_n_0\
    );
\PWMLow[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__0_n_4\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(8),
      O => \PWMLow[8]_i_1__3_n_0\
    );
\PWMLow[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \nextPWMLow0_carry__1_n_7\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \PWMCount_reg[31]\(9),
      O => \PWMLow[9]_i_1__3_n_0\
    );
\PWMLow_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[0]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[0]\,
      R => SR(0)
    );
\PWMLow_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[10]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[10]\,
      R => SR(0)
    );
\PWMLow_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[11]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[11]\,
      R => SR(0)
    );
\PWMLow_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[12]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[12]\,
      R => SR(0)
    );
\PWMLow_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[13]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[13]\,
      R => SR(0)
    );
\PWMLow_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[14]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[14]\,
      R => SR(0)
    );
\PWMLow_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[15]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[15]\,
      R => SR(0)
    );
\PWMLow_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[16]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[16]\,
      R => SR(0)
    );
\PWMLow_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[17]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[17]\,
      R => SR(0)
    );
\PWMLow_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[18]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[18]\,
      R => SR(0)
    );
\PWMLow_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[19]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[19]\,
      R => SR(0)
    );
\PWMLow_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[1]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[1]\,
      R => SR(0)
    );
\PWMLow_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[20]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[20]\,
      R => SR(0)
    );
\PWMLow_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[21]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[21]\,
      R => SR(0)
    );
\PWMLow_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[22]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[22]\,
      R => SR(0)
    );
\PWMLow_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[23]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[23]\,
      R => SR(0)
    );
\PWMLow_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[24]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[24]\,
      R => SR(0)
    );
\PWMLow_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[25]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[25]\,
      R => SR(0)
    );
\PWMLow_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[26]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[26]\,
      R => SR(0)
    );
\PWMLow_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[27]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[27]\,
      R => SR(0)
    );
\PWMLow_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[28]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[28]\,
      R => SR(0)
    );
\PWMLow_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[29]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[29]\,
      R => SR(0)
    );
\PWMLow_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[2]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[2]\,
      R => SR(0)
    );
\PWMLow_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[30]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[30]\,
      R => SR(0)
    );
\PWMLow_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[31]_i_2__3_n_0\,
      Q => \PWMLow_reg_n_0_[31]\,
      R => SR(0)
    );
\PWMLow_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[3]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[3]\,
      R => SR(0)
    );
\PWMLow_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[4]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[4]\,
      R => SR(0)
    );
\PWMLow_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[5]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[5]\,
      R => SR(0)
    );
\PWMLow_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[6]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[6]\,
      R => SR(0)
    );
\PWMLow_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[7]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[7]\,
      R => SR(0)
    );
\PWMLow_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[8]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[8]\,
      R => SR(0)
    );
\PWMLow_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \PWMLow[31]_i_1__3_n_0\,
      D => \PWMLow[9]_i_1__3_n_0\,
      Q => \PWMLow_reg_n_0_[9]\,
      R => SR(0)
    );
\highCount_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \PWMCount_reg[31]\(7),
      O => \PWMHigh_reg[7]_0\(3)
    );
\highCount_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \PWMCount_reg[31]\(6),
      O => \PWMHigh_reg[7]_0\(2)
    );
\highCount_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \PWMCount_reg[31]\(5),
      O => \PWMHigh_reg[7]_0\(1)
    );
\highCount_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \PWMCount_reg[31]\(4),
      O => \PWMHigh_reg[7]_0\(0)
    );
\highCount_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \PWMCount_reg[31]\(11),
      O => \PWMHigh_reg[11]_0\(3)
    );
\highCount_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \PWMCount_reg[31]\(10),
      O => \PWMHigh_reg[11]_0\(2)
    );
\highCount_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \PWMCount_reg[31]\(9),
      O => \PWMHigh_reg[11]_0\(1)
    );
\highCount_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \PWMCount_reg[31]\(8),
      O => \PWMHigh_reg[11]_0\(0)
    );
\highCount_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \PWMCount_reg[31]\(15),
      O => \PWMHigh_reg[15]_0\(3)
    );
\highCount_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \PWMCount_reg[31]\(14),
      O => \PWMHigh_reg[15]_0\(2)
    );
\highCount_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \PWMCount_reg[31]\(13),
      O => \PWMHigh_reg[15]_0\(1)
    );
\highCount_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \PWMCount_reg[31]\(12),
      O => \PWMHigh_reg[15]_0\(0)
    );
\highCount_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => \PWMCount_reg[31]\(19),
      O => \PWMHigh_reg[19]_0\(3)
    );
\highCount_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => \PWMCount_reg[31]\(18),
      O => \PWMHigh_reg[19]_0\(2)
    );
\highCount_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => \PWMCount_reg[31]\(17),
      O => \PWMHigh_reg[19]_0\(1)
    );
\highCount_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => \PWMCount_reg[31]\(16),
      O => \PWMHigh_reg[19]_0\(0)
    );
\highCount_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => \PWMCount_reg[31]\(23),
      O => \PWMHigh_reg[23]_0\(3)
    );
\highCount_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => \PWMCount_reg[31]\(22),
      O => \PWMHigh_reg[23]_0\(2)
    );
\highCount_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => \PWMCount_reg[31]\(21),
      O => \PWMHigh_reg[23]_0\(1)
    );
\highCount_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => \PWMCount_reg[31]\(20),
      O => \PWMHigh_reg[23]_0\(0)
    );
\highCount_carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(27),
      I1 => \PWMCount_reg[31]\(27),
      O => \PWMHigh_reg[27]_0\(3)
    );
\highCount_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(26),
      I1 => \PWMCount_reg[31]\(26),
      O => \PWMHigh_reg[27]_0\(2)
    );
\highCount_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => \PWMCount_reg[31]\(25),
      O => \PWMHigh_reg[27]_0\(1)
    );
\highCount_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(24),
      I1 => \PWMCount_reg[31]\(24),
      O => \PWMHigh_reg[27]_0\(0)
    );
\highCount_carry__6_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(31),
      I1 => \PWMCount_reg[31]\(31),
      O => S(3)
    );
\highCount_carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(30),
      I1 => \PWMCount_reg[31]\(30),
      O => S(2)
    );
\highCount_carry__6_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(29),
      I1 => \PWMCount_reg[31]\(29),
      O => S(1)
    );
\highCount_carry__6_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(28),
      I1 => \PWMCount_reg[31]\(28),
      O => S(0)
    );
\highCount_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \PWMCount_reg[31]\(3),
      O => \PWMHigh_reg[3]_0\(3)
    );
\highCount_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \PWMCount_reg[31]\(2),
      O => \PWMHigh_reg[3]_0\(2)
    );
\highCount_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \PWMCount_reg[31]\(1),
      O => \PWMHigh_reg[3]_0\(1)
    );
\highCount_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \PWMCount_reg[31]\(0),
      O => \PWMHigh_reg[3]_0\(0)
    );
nextPWMHigh0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMHigh0_carry_n_0,
      CO(2) => nextPWMHigh0_carry_n_1,
      CO(1) => nextPWMHigh0_carry_n_2,
      CO(0) => nextPWMHigh0_carry_n_3,
      CYINIT => \PWMHigh_reg_n_0_[0]\,
      DI(3) => \PWMHigh_reg_n_0_[4]\,
      DI(2) => \PWMHigh_reg_n_0_[3]\,
      DI(1) => \PWMHigh_reg_n_0_[2]\,
      DI(0) => \PWMHigh_reg_n_0_[1]\,
      O(3) => nextPWMHigh0_carry_n_4,
      O(2) => nextPWMHigh0_carry_n_5,
      O(1) => nextPWMHigh0_carry_n_6,
      O(0) => nextPWMHigh0_carry_n_7,
      S(3) => \nextPWMHigh0_carry_i_1__3_n_0\,
      S(2) => \nextPWMHigh0_carry_i_2__3_n_0\,
      S(1) => \nextPWMHigh0_carry_i_3__3_n_0\,
      S(0) => \nextPWMHigh0_carry_i_4__3_n_0\
    );
\nextPWMHigh0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMHigh0_carry_n_0,
      CO(3) => \nextPWMHigh0_carry__0_n_0\,
      CO(2) => \nextPWMHigh0_carry__0_n_1\,
      CO(1) => \nextPWMHigh0_carry__0_n_2\,
      CO(0) => \nextPWMHigh0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[8]\,
      DI(2) => \PWMHigh_reg_n_0_[7]\,
      DI(1) => \PWMHigh_reg_n_0_[6]\,
      DI(0) => \PWMHigh_reg_n_0_[5]\,
      O(3) => \nextPWMHigh0_carry__0_n_4\,
      O(2) => \nextPWMHigh0_carry__0_n_5\,
      O(1) => \nextPWMHigh0_carry__0_n_6\,
      O(0) => \nextPWMHigh0_carry__0_n_7\,
      S(3) => \nextPWMHigh0_carry__0_i_1__3_n_0\,
      S(2) => \nextPWMHigh0_carry__0_i_2__3_n_0\,
      S(1) => \nextPWMHigh0_carry__0_i_3__3_n_0\,
      S(0) => \nextPWMHigh0_carry__0_i_4__3_n_0\
    );
\nextPWMHigh0_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[8]\,
      O => \nextPWMHigh0_carry__0_i_1__3_n_0\
    );
\nextPWMHigh0_carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[7]\,
      O => \nextPWMHigh0_carry__0_i_2__3_n_0\
    );
\nextPWMHigh0_carry__0_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[6]\,
      O => \nextPWMHigh0_carry__0_i_3__3_n_0\
    );
\nextPWMHigh0_carry__0_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[5]\,
      O => \nextPWMHigh0_carry__0_i_4__3_n_0\
    );
\nextPWMHigh0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__0_n_0\,
      CO(3) => \nextPWMHigh0_carry__1_n_0\,
      CO(2) => \nextPWMHigh0_carry__1_n_1\,
      CO(1) => \nextPWMHigh0_carry__1_n_2\,
      CO(0) => \nextPWMHigh0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[12]\,
      DI(2) => \PWMHigh_reg_n_0_[11]\,
      DI(1) => \PWMHigh_reg_n_0_[10]\,
      DI(0) => \PWMHigh_reg_n_0_[9]\,
      O(3) => \nextPWMHigh0_carry__1_n_4\,
      O(2) => \nextPWMHigh0_carry__1_n_5\,
      O(1) => \nextPWMHigh0_carry__1_n_6\,
      O(0) => \nextPWMHigh0_carry__1_n_7\,
      S(3) => \nextPWMHigh0_carry__1_i_1__3_n_0\,
      S(2) => \nextPWMHigh0_carry__1_i_2__3_n_0\,
      S(1) => \nextPWMHigh0_carry__1_i_3__3_n_0\,
      S(0) => \nextPWMHigh0_carry__1_i_4__3_n_0\
    );
\nextPWMHigh0_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[12]\,
      O => \nextPWMHigh0_carry__1_i_1__3_n_0\
    );
\nextPWMHigh0_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[11]\,
      O => \nextPWMHigh0_carry__1_i_2__3_n_0\
    );
\nextPWMHigh0_carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      O => \nextPWMHigh0_carry__1_i_3__3_n_0\
    );
\nextPWMHigh0_carry__1_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[9]\,
      O => \nextPWMHigh0_carry__1_i_4__3_n_0\
    );
\nextPWMHigh0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__1_n_0\,
      CO(3) => \nextPWMHigh0_carry__2_n_0\,
      CO(2) => \nextPWMHigh0_carry__2_n_1\,
      CO(1) => \nextPWMHigh0_carry__2_n_2\,
      CO(0) => \nextPWMHigh0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[16]\,
      DI(2) => \PWMHigh_reg_n_0_[15]\,
      DI(1) => \PWMHigh_reg_n_0_[14]\,
      DI(0) => \PWMHigh_reg_n_0_[13]\,
      O(3) => \nextPWMHigh0_carry__2_n_4\,
      O(2) => \nextPWMHigh0_carry__2_n_5\,
      O(1) => \nextPWMHigh0_carry__2_n_6\,
      O(0) => \nextPWMHigh0_carry__2_n_7\,
      S(3) => \nextPWMHigh0_carry__2_i_1__3_n_0\,
      S(2) => \nextPWMHigh0_carry__2_i_2__3_n_0\,
      S(1) => \nextPWMHigh0_carry__2_i_3__3_n_0\,
      S(0) => \nextPWMHigh0_carry__2_i_4__3_n_0\
    );
\nextPWMHigh0_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      O => \nextPWMHigh0_carry__2_i_1__3_n_0\
    );
\nextPWMHigh0_carry__2_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[15]\,
      O => \nextPWMHigh0_carry__2_i_2__3_n_0\
    );
\nextPWMHigh0_carry__2_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[14]\,
      O => \nextPWMHigh0_carry__2_i_3__3_n_0\
    );
\nextPWMHigh0_carry__2_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[13]\,
      O => \nextPWMHigh0_carry__2_i_4__3_n_0\
    );
\nextPWMHigh0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__2_n_0\,
      CO(3) => \nextPWMHigh0_carry__3_n_0\,
      CO(2) => \nextPWMHigh0_carry__3_n_1\,
      CO(1) => \nextPWMHigh0_carry__3_n_2\,
      CO(0) => \nextPWMHigh0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[20]\,
      DI(2) => \PWMHigh_reg_n_0_[19]\,
      DI(1) => \PWMHigh_reg_n_0_[18]\,
      DI(0) => \PWMHigh_reg_n_0_[17]\,
      O(3) => \nextPWMHigh0_carry__3_n_4\,
      O(2) => \nextPWMHigh0_carry__3_n_5\,
      O(1) => \nextPWMHigh0_carry__3_n_6\,
      O(0) => \nextPWMHigh0_carry__3_n_7\,
      S(3) => \nextPWMHigh0_carry__3_i_1__3_n_0\,
      S(2) => \nextPWMHigh0_carry__3_i_2__3_n_0\,
      S(1) => \nextPWMHigh0_carry__3_i_3__3_n_0\,
      S(0) => \nextPWMHigh0_carry__3_i_4__3_n_0\
    );
\nextPWMHigh0_carry__3_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[20]\,
      O => \nextPWMHigh0_carry__3_i_1__3_n_0\
    );
\nextPWMHigh0_carry__3_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[19]\,
      O => \nextPWMHigh0_carry__3_i_2__3_n_0\
    );
\nextPWMHigh0_carry__3_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[18]\,
      O => \nextPWMHigh0_carry__3_i_3__3_n_0\
    );
\nextPWMHigh0_carry__3_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[17]\,
      O => \nextPWMHigh0_carry__3_i_4__3_n_0\
    );
\nextPWMHigh0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__3_n_0\,
      CO(3) => \nextPWMHigh0_carry__4_n_0\,
      CO(2) => \nextPWMHigh0_carry__4_n_1\,
      CO(1) => \nextPWMHigh0_carry__4_n_2\,
      CO(0) => \nextPWMHigh0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[24]\,
      DI(2) => \PWMHigh_reg_n_0_[23]\,
      DI(1) => \PWMHigh_reg_n_0_[22]\,
      DI(0) => \PWMHigh_reg_n_0_[21]\,
      O(3) => \nextPWMHigh0_carry__4_n_4\,
      O(2) => \nextPWMHigh0_carry__4_n_5\,
      O(1) => \nextPWMHigh0_carry__4_n_6\,
      O(0) => \nextPWMHigh0_carry__4_n_7\,
      S(3) => \nextPWMHigh0_carry__4_i_1__3_n_0\,
      S(2) => \nextPWMHigh0_carry__4_i_2__3_n_0\,
      S(1) => \nextPWMHigh0_carry__4_i_3__3_n_0\,
      S(0) => \nextPWMHigh0_carry__4_i_4__3_n_0\
    );
\nextPWMHigh0_carry__4_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[24]\,
      O => \nextPWMHigh0_carry__4_i_1__3_n_0\
    );
\nextPWMHigh0_carry__4_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[23]\,
      O => \nextPWMHigh0_carry__4_i_2__3_n_0\
    );
\nextPWMHigh0_carry__4_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      O => \nextPWMHigh0_carry__4_i_3__3_n_0\
    );
\nextPWMHigh0_carry__4_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[21]\,
      O => \nextPWMHigh0_carry__4_i_4__3_n_0\
    );
\nextPWMHigh0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__4_n_0\,
      CO(3) => \nextPWMHigh0_carry__5_n_0\,
      CO(2) => \nextPWMHigh0_carry__5_n_1\,
      CO(1) => \nextPWMHigh0_carry__5_n_2\,
      CO(0) => \nextPWMHigh0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMHigh_reg_n_0_[28]\,
      DI(2) => \PWMHigh_reg_n_0_[27]\,
      DI(1) => \PWMHigh_reg_n_0_[26]\,
      DI(0) => \PWMHigh_reg_n_0_[25]\,
      O(3) => \nextPWMHigh0_carry__5_n_4\,
      O(2) => \nextPWMHigh0_carry__5_n_5\,
      O(1) => \nextPWMHigh0_carry__5_n_6\,
      O(0) => \nextPWMHigh0_carry__5_n_7\,
      S(3) => \nextPWMHigh0_carry__5_i_1__3_n_0\,
      S(2) => \nextPWMHigh0_carry__5_i_2__3_n_0\,
      S(1) => \nextPWMHigh0_carry__5_i_3__3_n_0\,
      S(0) => \nextPWMHigh0_carry__5_i_4__3_n_0\
    );
\nextPWMHigh0_carry__5_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      O => \nextPWMHigh0_carry__5_i_1__3_n_0\
    );
\nextPWMHigh0_carry__5_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[27]\,
      O => \nextPWMHigh0_carry__5_i_2__3_n_0\
    );
\nextPWMHigh0_carry__5_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[26]\,
      O => \nextPWMHigh0_carry__5_i_3__3_n_0\
    );
\nextPWMHigh0_carry__5_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[25]\,
      O => \nextPWMHigh0_carry__5_i_4__3_n_0\
    );
\nextPWMHigh0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMHigh0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMHigh0_carry__6_n_2\,
      CO(0) => \nextPWMHigh0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMHigh_reg_n_0_[30]\,
      DI(0) => \PWMHigh_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMHigh0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMHigh0_carry__6_n_5\,
      O(1) => \nextPWMHigh0_carry__6_n_6\,
      O(0) => \nextPWMHigh0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMHigh0_carry__6_i_1__3_n_0\,
      S(1) => \nextPWMHigh0_carry__6_i_2__3_n_0\,
      S(0) => \nextPWMHigh0_carry__6_i_3__3_n_0\
    );
\nextPWMHigh0_carry__6_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[31]\,
      O => \nextPWMHigh0_carry__6_i_1__3_n_0\
    );
\nextPWMHigh0_carry__6_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[30]\,
      O => \nextPWMHigh0_carry__6_i_2__3_n_0\
    );
\nextPWMHigh0_carry__6_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[29]\,
      O => \nextPWMHigh0_carry__6_i_3__3_n_0\
    );
\nextPWMHigh0_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      O => \nextPWMHigh0_carry_i_1__3_n_0\
    );
\nextPWMHigh0_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[3]\,
      O => \nextPWMHigh0_carry_i_2__3_n_0\
    );
\nextPWMHigh0_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[2]\,
      O => \nextPWMHigh0_carry_i_3__3_n_0\
    );
\nextPWMHigh0_carry_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[1]\,
      O => \nextPWMHigh0_carry_i_4__3_n_0\
    );
nextPWMLow0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMLow0_carry_n_0,
      CO(2) => nextPWMLow0_carry_n_1,
      CO(1) => nextPWMLow0_carry_n_2,
      CO(0) => nextPWMLow0_carry_n_3,
      CYINIT => \PWMLow_reg_n_0_[0]\,
      DI(3) => \PWMLow_reg_n_0_[4]\,
      DI(2) => \PWMLow_reg_n_0_[3]\,
      DI(1) => \PWMLow_reg_n_0_[2]\,
      DI(0) => \PWMLow_reg_n_0_[1]\,
      O(3) => nextPWMLow0_carry_n_4,
      O(2) => nextPWMLow0_carry_n_5,
      O(1) => nextPWMLow0_carry_n_6,
      O(0) => nextPWMLow0_carry_n_7,
      S(3) => \nextPWMLow0_carry_i_1__3_n_0\,
      S(2) => \nextPWMLow0_carry_i_2__3_n_0\,
      S(1) => \nextPWMLow0_carry_i_3__3_n_0\,
      S(0) => \nextPWMLow0_carry_i_4__3_n_0\
    );
\nextPWMLow0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMLow0_carry_n_0,
      CO(3) => \nextPWMLow0_carry__0_n_0\,
      CO(2) => \nextPWMLow0_carry__0_n_1\,
      CO(1) => \nextPWMLow0_carry__0_n_2\,
      CO(0) => \nextPWMLow0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[8]\,
      DI(2) => \PWMLow_reg_n_0_[7]\,
      DI(1) => \PWMLow_reg_n_0_[6]\,
      DI(0) => \PWMLow_reg_n_0_[5]\,
      O(3) => \nextPWMLow0_carry__0_n_4\,
      O(2) => \nextPWMLow0_carry__0_n_5\,
      O(1) => \nextPWMLow0_carry__0_n_6\,
      O(0) => \nextPWMLow0_carry__0_n_7\,
      S(3) => \nextPWMLow0_carry__0_i_1__3_n_0\,
      S(2) => \nextPWMLow0_carry__0_i_2__3_n_0\,
      S(1) => \nextPWMLow0_carry__0_i_3__3_n_0\,
      S(0) => \nextPWMLow0_carry__0_i_4__3_n_0\
    );
\nextPWMLow0_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[8]\,
      O => \nextPWMLow0_carry__0_i_1__3_n_0\
    );
\nextPWMLow0_carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[7]\,
      O => \nextPWMLow0_carry__0_i_2__3_n_0\
    );
\nextPWMLow0_carry__0_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[6]\,
      O => \nextPWMLow0_carry__0_i_3__3_n_0\
    );
\nextPWMLow0_carry__0_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[5]\,
      O => \nextPWMLow0_carry__0_i_4__3_n_0\
    );
\nextPWMLow0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__0_n_0\,
      CO(3) => \nextPWMLow0_carry__1_n_0\,
      CO(2) => \nextPWMLow0_carry__1_n_1\,
      CO(1) => \nextPWMLow0_carry__1_n_2\,
      CO(0) => \nextPWMLow0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[12]\,
      DI(2) => \PWMLow_reg_n_0_[11]\,
      DI(1) => \PWMLow_reg_n_0_[10]\,
      DI(0) => \PWMLow_reg_n_0_[9]\,
      O(3) => \nextPWMLow0_carry__1_n_4\,
      O(2) => \nextPWMLow0_carry__1_n_5\,
      O(1) => \nextPWMLow0_carry__1_n_6\,
      O(0) => \nextPWMLow0_carry__1_n_7\,
      S(3) => \nextPWMLow0_carry__1_i_1__3_n_0\,
      S(2) => \nextPWMLow0_carry__1_i_2__3_n_0\,
      S(1) => \nextPWMLow0_carry__1_i_3__3_n_0\,
      S(0) => \nextPWMLow0_carry__1_i_4__3_n_0\
    );
\nextPWMLow0_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[12]\,
      O => \nextPWMLow0_carry__1_i_1__3_n_0\
    );
\nextPWMLow0_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[11]\,
      O => \nextPWMLow0_carry__1_i_2__3_n_0\
    );
\nextPWMLow0_carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      O => \nextPWMLow0_carry__1_i_3__3_n_0\
    );
\nextPWMLow0_carry__1_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[9]\,
      O => \nextPWMLow0_carry__1_i_4__3_n_0\
    );
\nextPWMLow0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__1_n_0\,
      CO(3) => \nextPWMLow0_carry__2_n_0\,
      CO(2) => \nextPWMLow0_carry__2_n_1\,
      CO(1) => \nextPWMLow0_carry__2_n_2\,
      CO(0) => \nextPWMLow0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[16]\,
      DI(2) => \PWMLow_reg_n_0_[15]\,
      DI(1) => \PWMLow_reg_n_0_[14]\,
      DI(0) => \PWMLow_reg_n_0_[13]\,
      O(3) => \nextPWMLow0_carry__2_n_4\,
      O(2) => \nextPWMLow0_carry__2_n_5\,
      O(1) => \nextPWMLow0_carry__2_n_6\,
      O(0) => \nextPWMLow0_carry__2_n_7\,
      S(3) => \nextPWMLow0_carry__2_i_1__3_n_0\,
      S(2) => \nextPWMLow0_carry__2_i_2__3_n_0\,
      S(1) => \nextPWMLow0_carry__2_i_3__3_n_0\,
      S(0) => \nextPWMLow0_carry__2_i_4__3_n_0\
    );
\nextPWMLow0_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      O => \nextPWMLow0_carry__2_i_1__3_n_0\
    );
\nextPWMLow0_carry__2_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[15]\,
      O => \nextPWMLow0_carry__2_i_2__3_n_0\
    );
\nextPWMLow0_carry__2_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[14]\,
      O => \nextPWMLow0_carry__2_i_3__3_n_0\
    );
\nextPWMLow0_carry__2_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[13]\,
      O => \nextPWMLow0_carry__2_i_4__3_n_0\
    );
\nextPWMLow0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__2_n_0\,
      CO(3) => \nextPWMLow0_carry__3_n_0\,
      CO(2) => \nextPWMLow0_carry__3_n_1\,
      CO(1) => \nextPWMLow0_carry__3_n_2\,
      CO(0) => \nextPWMLow0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[20]\,
      DI(2) => \PWMLow_reg_n_0_[19]\,
      DI(1) => \PWMLow_reg_n_0_[18]\,
      DI(0) => \PWMLow_reg_n_0_[17]\,
      O(3) => \nextPWMLow0_carry__3_n_4\,
      O(2) => \nextPWMLow0_carry__3_n_5\,
      O(1) => \nextPWMLow0_carry__3_n_6\,
      O(0) => \nextPWMLow0_carry__3_n_7\,
      S(3) => \nextPWMLow0_carry__3_i_1__3_n_0\,
      S(2) => \nextPWMLow0_carry__3_i_2__3_n_0\,
      S(1) => \nextPWMLow0_carry__3_i_3__3_n_0\,
      S(0) => \nextPWMLow0_carry__3_i_4__3_n_0\
    );
\nextPWMLow0_carry__3_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[20]\,
      O => \nextPWMLow0_carry__3_i_1__3_n_0\
    );
\nextPWMLow0_carry__3_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[19]\,
      O => \nextPWMLow0_carry__3_i_2__3_n_0\
    );
\nextPWMLow0_carry__3_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[18]\,
      O => \nextPWMLow0_carry__3_i_3__3_n_0\
    );
\nextPWMLow0_carry__3_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[17]\,
      O => \nextPWMLow0_carry__3_i_4__3_n_0\
    );
\nextPWMLow0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__3_n_0\,
      CO(3) => \nextPWMLow0_carry__4_n_0\,
      CO(2) => \nextPWMLow0_carry__4_n_1\,
      CO(1) => \nextPWMLow0_carry__4_n_2\,
      CO(0) => \nextPWMLow0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[24]\,
      DI(2) => \PWMLow_reg_n_0_[23]\,
      DI(1) => \PWMLow_reg_n_0_[22]\,
      DI(0) => \PWMLow_reg_n_0_[21]\,
      O(3) => \nextPWMLow0_carry__4_n_4\,
      O(2) => \nextPWMLow0_carry__4_n_5\,
      O(1) => \nextPWMLow0_carry__4_n_6\,
      O(0) => \nextPWMLow0_carry__4_n_7\,
      S(3) => \nextPWMLow0_carry__4_i_1__3_n_0\,
      S(2) => \nextPWMLow0_carry__4_i_2__3_n_0\,
      S(1) => \nextPWMLow0_carry__4_i_3__3_n_0\,
      S(0) => \nextPWMLow0_carry__4_i_4__3_n_0\
    );
\nextPWMLow0_carry__4_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[24]\,
      O => \nextPWMLow0_carry__4_i_1__3_n_0\
    );
\nextPWMLow0_carry__4_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[23]\,
      O => \nextPWMLow0_carry__4_i_2__3_n_0\
    );
\nextPWMLow0_carry__4_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      O => \nextPWMLow0_carry__4_i_3__3_n_0\
    );
\nextPWMLow0_carry__4_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[21]\,
      O => \nextPWMLow0_carry__4_i_4__3_n_0\
    );
\nextPWMLow0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__4_n_0\,
      CO(3) => \nextPWMLow0_carry__5_n_0\,
      CO(2) => \nextPWMLow0_carry__5_n_1\,
      CO(1) => \nextPWMLow0_carry__5_n_2\,
      CO(0) => \nextPWMLow0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \PWMLow_reg_n_0_[28]\,
      DI(2) => \PWMLow_reg_n_0_[27]\,
      DI(1) => \PWMLow_reg_n_0_[26]\,
      DI(0) => \PWMLow_reg_n_0_[25]\,
      O(3) => \nextPWMLow0_carry__5_n_4\,
      O(2) => \nextPWMLow0_carry__5_n_5\,
      O(1) => \nextPWMLow0_carry__5_n_6\,
      O(0) => \nextPWMLow0_carry__5_n_7\,
      S(3) => \nextPWMLow0_carry__5_i_1__3_n_0\,
      S(2) => \nextPWMLow0_carry__5_i_2__3_n_0\,
      S(1) => \nextPWMLow0_carry__5_i_3__3_n_0\,
      S(0) => \nextPWMLow0_carry__5_i_4__3_n_0\
    );
\nextPWMLow0_carry__5_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      O => \nextPWMLow0_carry__5_i_1__3_n_0\
    );
\nextPWMLow0_carry__5_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[27]\,
      O => \nextPWMLow0_carry__5_i_2__3_n_0\
    );
\nextPWMLow0_carry__5_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[26]\,
      O => \nextPWMLow0_carry__5_i_3__3_n_0\
    );
\nextPWMLow0_carry__5_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[25]\,
      O => \nextPWMLow0_carry__5_i_4__3_n_0\
    );
\nextPWMLow0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMLow0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMLow0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMLow0_carry__6_n_2\,
      CO(0) => \nextPWMLow0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PWMLow_reg_n_0_[30]\,
      DI(0) => \PWMLow_reg_n_0_[29]\,
      O(3) => \NLW_nextPWMLow0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMLow0_carry__6_n_5\,
      O(1) => \nextPWMLow0_carry__6_n_6\,
      O(0) => \nextPWMLow0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMLow0_carry__6_i_1__3_n_0\,
      S(1) => \nextPWMLow0_carry__6_i_2__3_n_0\,
      S(0) => \nextPWMLow0_carry__6_i_3__3_n_0\
    );
\nextPWMLow0_carry__6_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[31]\,
      O => \nextPWMLow0_carry__6_i_1__3_n_0\
    );
\nextPWMLow0_carry__6_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[30]\,
      O => \nextPWMLow0_carry__6_i_2__3_n_0\
    );
\nextPWMLow0_carry__6_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[29]\,
      O => \nextPWMLow0_carry__6_i_3__3_n_0\
    );
\nextPWMLow0_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      O => \nextPWMLow0_carry_i_1__3_n_0\
    );
\nextPWMLow0_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[3]\,
      O => \nextPWMLow0_carry_i_2__3_n_0\
    );
\nextPWMLow0_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[2]\,
      O => \nextPWMLow0_carry_i_3__3_n_0\
    );
\nextPWMLow0_carry_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      O => \nextPWMLow0_carry_i_4__3_n_0\
    );
\pwm[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F020"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(2),
      O => pwm(0)
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F150E150A"
    )
        port map (
      I0 => \state[1]_i_2__3_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[0]_i_2__3_n_0\,
      I5 => \state[1]_i_3__3_n_0\,
      O => \state[0]_i_1__3_n_0\
    );
\state[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"46"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      O => \state[0]_i_2__3_n_0\
    );
\state[1]_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[22]\,
      I1 => \PWMHigh_reg_n_0_[23]\,
      I2 => \PWMHigh_reg_n_0_[20]\,
      I3 => \PWMHigh_reg_n_0_[21]\,
      I4 => \PWMHigh_reg_n_0_[25]\,
      I5 => \PWMHigh_reg_n_0_[24]\,
      O => \state[1]_i_10__3_n_0\
    );
\state[1]_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[28]\,
      I1 => \PWMHigh_reg_n_0_[29]\,
      I2 => \PWMHigh_reg_n_0_[26]\,
      I3 => \PWMHigh_reg_n_0_[27]\,
      I4 => \PWMHigh_reg_n_0_[31]\,
      I5 => \PWMHigh_reg_n_0_[30]\,
      O => \state[1]_i_11__3_n_0\
    );
\state[1]_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[16]\,
      I1 => \PWMHigh_reg_n_0_[17]\,
      I2 => \PWMHigh_reg_n_0_[14]\,
      I3 => \PWMHigh_reg_n_0_[15]\,
      I4 => \PWMHigh_reg_n_0_[19]\,
      I5 => \PWMHigh_reg_n_0_[18]\,
      O => \state[1]_i_12__3_n_0\
    );
\state[1]_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[10]\,
      I1 => \PWMHigh_reg_n_0_[11]\,
      I2 => \PWMHigh_reg_n_0_[8]\,
      I3 => \PWMHigh_reg_n_0_[9]\,
      I4 => \PWMHigh_reg_n_0_[13]\,
      I5 => \PWMHigh_reg_n_0_[12]\,
      O => \state[1]_i_13__3_n_0\
    );
\state[1]_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \PWMHigh_reg_n_0_[1]\,
      I3 => s00_axi_aresetn,
      O => \state[1]_i_14__3_n_0\
    );
\state[1]_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMHigh_reg_n_0_[4]\,
      I1 => \PWMHigh_reg_n_0_[5]\,
      I2 => \PWMHigh_reg_n_0_[2]\,
      I3 => \PWMHigh_reg_n_0_[3]\,
      I4 => \PWMHigh_reg_n_0_[7]\,
      I5 => \PWMHigh_reg_n_0_[6]\,
      O => \state[1]_i_15__3_n_0\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001A50"
    )
        port map (
      I0 => \state[1]_i_2__3_n_0\,
      I1 => s00_axi_aresetn,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state[1]_i_3__3_n_0\,
      O => \state[1]_i_1__3_n_0\
    );
\state[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_4__3_n_0\,
      I1 => \state[1]_i_5__3_n_0\,
      I2 => \state[1]_i_6__3_n_0\,
      I3 => \state[1]_i_7__3_n_0\,
      I4 => \state[1]_i_8__3_n_0\,
      I5 => \state[1]_i_9__3_n_0\,
      O => \state[1]_i_2__3_n_0\
    );
\state[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[1]_i_10__3_n_0\,
      I1 => \state[1]_i_11__3_n_0\,
      I2 => \state[1]_i_12__3_n_0\,
      I3 => \state[1]_i_13__3_n_0\,
      I4 => \state[1]_i_14__3_n_0\,
      I5 => \state[1]_i_15__3_n_0\,
      O => \state[1]_i_3__3_n_0\
    );
\state[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[22]\,
      I1 => \PWMLow_reg_n_0_[23]\,
      I2 => \PWMLow_reg_n_0_[20]\,
      I3 => \PWMLow_reg_n_0_[21]\,
      I4 => \PWMLow_reg_n_0_[25]\,
      I5 => \PWMLow_reg_n_0_[24]\,
      O => \state[1]_i_4__3_n_0\
    );
\state[1]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[28]\,
      I1 => \PWMLow_reg_n_0_[29]\,
      I2 => \PWMLow_reg_n_0_[26]\,
      I3 => \PWMLow_reg_n_0_[27]\,
      I4 => \PWMLow_reg_n_0_[31]\,
      I5 => \PWMLow_reg_n_0_[30]\,
      O => \state[1]_i_5__3_n_0\
    );
\state[1]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[16]\,
      I1 => \PWMLow_reg_n_0_[17]\,
      I2 => \PWMLow_reg_n_0_[14]\,
      I3 => \PWMLow_reg_n_0_[15]\,
      I4 => \PWMLow_reg_n_0_[19]\,
      I5 => \PWMLow_reg_n_0_[18]\,
      O => \state[1]_i_6__3_n_0\
    );
\state[1]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[10]\,
      I1 => \PWMLow_reg_n_0_[11]\,
      I2 => \PWMLow_reg_n_0_[8]\,
      I3 => \PWMLow_reg_n_0_[9]\,
      I4 => \PWMLow_reg_n_0_[13]\,
      I5 => \PWMLow_reg_n_0_[12]\,
      O => \state[1]_i_7__3_n_0\
    );
\state[1]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[1]\,
      I1 => \PWMLow_reg_n_0_[0]\,
      I2 => s00_axi_aresetn,
      I3 => \state_reg_n_0_[1]\,
      O => \state[1]_i_8__3_n_0\
    );
\state[1]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \PWMLow_reg_n_0_[4]\,
      I1 => \PWMLow_reg_n_0_[5]\,
      I2 => \PWMLow_reg_n_0_[2]\,
      I3 => \PWMLow_reg_n_0_[3]\,
      I4 => \PWMLow_reg_n_0_[7]\,
      I5 => \PWMLow_reg_n_0_[6]\,
      O => \state[1]_i_9__3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[0]_i_1__3_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[1]_i_1__3_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop is
  port (
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop is
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9__6_n_0\ : STD_LOGIC;
  signal PWMCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PWMCount[0]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[10]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[11]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[12]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[13]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[14]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[15]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[16]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[17]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[18]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[19]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[1]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[20]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[21]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[22]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[23]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[24]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[25]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[26]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[27]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[28]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[29]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[2]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[30]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_3_n_0\ : STD_LOGIC;
  signal \PWMCount[3]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[4]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[5]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[6]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[7]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[8]_i_1_n_0\ : STD_LOGIC;
  signal \PWMCount[9]_i_1_n_0\ : STD_LOGIC;
  signal countCycle : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \countCycle[0]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[10]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[11]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[12]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[13]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[14]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[15]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[16]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[17]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[18]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[19]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[1]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[20]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[21]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[22]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[23]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[24]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[25]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[26]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[27]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[28]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[29]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[2]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[30]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_2_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_3_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_4_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_5_n_0\ : STD_LOGIC;
  signal \countCycle[3]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[4]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[5]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[6]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[7]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[8]_i_1_n_0\ : STD_LOGIC;
  signal \countCycle[9]_i_1_n_0\ : STD_LOGIC;
  signal highCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \highCount_carry__0_n_0\ : STD_LOGIC;
  signal \highCount_carry__0_n_1\ : STD_LOGIC;
  signal \highCount_carry__0_n_2\ : STD_LOGIC;
  signal \highCount_carry__0_n_3\ : STD_LOGIC;
  signal \highCount_carry__1_n_0\ : STD_LOGIC;
  signal \highCount_carry__1_n_1\ : STD_LOGIC;
  signal \highCount_carry__1_n_2\ : STD_LOGIC;
  signal \highCount_carry__1_n_3\ : STD_LOGIC;
  signal \highCount_carry__2_n_0\ : STD_LOGIC;
  signal \highCount_carry__2_n_1\ : STD_LOGIC;
  signal \highCount_carry__2_n_2\ : STD_LOGIC;
  signal \highCount_carry__2_n_3\ : STD_LOGIC;
  signal \highCount_carry__3_n_0\ : STD_LOGIC;
  signal \highCount_carry__3_n_1\ : STD_LOGIC;
  signal \highCount_carry__3_n_2\ : STD_LOGIC;
  signal \highCount_carry__3_n_3\ : STD_LOGIC;
  signal \highCount_carry__4_n_0\ : STD_LOGIC;
  signal \highCount_carry__4_n_1\ : STD_LOGIC;
  signal \highCount_carry__4_n_2\ : STD_LOGIC;
  signal \highCount_carry__4_n_3\ : STD_LOGIC;
  signal \highCount_carry__5_n_0\ : STD_LOGIC;
  signal \highCount_carry__5_n_1\ : STD_LOGIC;
  signal \highCount_carry__5_n_2\ : STD_LOGIC;
  signal \highCount_carry__5_n_3\ : STD_LOGIC;
  signal \highCount_carry__6_n_1\ : STD_LOGIC;
  signal \highCount_carry__6_n_2\ : STD_LOGIC;
  signal \highCount_carry__6_n_3\ : STD_LOGIC;
  signal highCount_carry_n_0 : STD_LOGIC;
  signal highCount_carry_n_1 : STD_LOGIC;
  signal highCount_carry_n_2 : STD_LOGIC;
  signal highCount_carry_n_3 : STD_LOGIC;
  signal nextCountCycle : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_7\ : STD_LOGIC;
  signal nextCountCycle0_carry_i_1_n_0 : STD_LOGIC;
  signal nextCountCycle0_carry_i_2_n_0 : STD_LOGIC;
  signal nextCountCycle0_carry_i_3_n_0 : STD_LOGIC;
  signal nextCountCycle0_carry_i_4_n_0 : STD_LOGIC;
  signal nextCountCycle0_carry_n_0 : STD_LOGIC;
  signal nextCountCycle0_carry_n_1 : STD_LOGIC;
  signal nextCountCycle0_carry_n_2 : STD_LOGIC;
  signal nextCountCycle0_carry_n_3 : STD_LOGIC;
  signal nextCountCycle0_carry_n_4 : STD_LOGIC;
  signal nextCountCycle0_carry_n_5 : STD_LOGIC;
  signal nextCountCycle0_carry_n_6 : STD_LOGIC;
  signal nextCountCycle0_carry_n_7 : STD_LOGIC;
  signal nextPWMCount : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_4__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_4__6_n_0\ : STD_LOGIC;
  signal nextPWMCount0_carry_n_0 : STD_LOGIC;
  signal nextPWMCount0_carry_n_1 : STD_LOGIC;
  signal nextPWMCount0_carry_n_2 : STD_LOGIC;
  signal nextPWMCount0_carry_n_3 : STD_LOGIC;
  signal nextPWMCount0_carry_n_4 : STD_LOGIC;
  signal nextPWMCount0_carry_n_5 : STD_LOGIC;
  signal nextPWMCount0_carry_n_6 : STD_LOGIC;
  signal nextPWMCount0_carry_n_7 : STD_LOGIC;
  signal nextSecCount : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_7\ : STD_LOGIC;
  signal nextSecCount0_carry_i_1_n_0 : STD_LOGIC;
  signal nextSecCount0_carry_i_2_n_0 : STD_LOGIC;
  signal nextSecCount0_carry_i_3_n_0 : STD_LOGIC;
  signal nextSecCount0_carry_i_4_n_0 : STD_LOGIC;
  signal nextSecCount0_carry_n_0 : STD_LOGIC;
  signal nextSecCount0_carry_n_1 : STD_LOGIC;
  signal nextSecCount0_carry_n_2 : STD_LOGIC;
  signal nextSecCount0_carry_n_3 : STD_LOGIC;
  signal nextSecCount0_carry_n_4 : STD_LOGIC;
  signal nextSecCount0_carry_n_5 : STD_LOGIC;
  signal nextSecCount0_carry_n_6 : STD_LOGIC;
  signal nextSecCount0_carry_n_7 : STD_LOGIC;
  signal \pwm__n_0\ : STD_LOGIC;
  signal \pwm__n_1\ : STD_LOGIC;
  signal \pwm__n_10\ : STD_LOGIC;
  signal \pwm__n_11\ : STD_LOGIC;
  signal \pwm__n_12\ : STD_LOGIC;
  signal \pwm__n_13\ : STD_LOGIC;
  signal \pwm__n_14\ : STD_LOGIC;
  signal \pwm__n_15\ : STD_LOGIC;
  signal \pwm__n_16\ : STD_LOGIC;
  signal \pwm__n_17\ : STD_LOGIC;
  signal \pwm__n_18\ : STD_LOGIC;
  signal \pwm__n_19\ : STD_LOGIC;
  signal \pwm__n_2\ : STD_LOGIC;
  signal \pwm__n_20\ : STD_LOGIC;
  signal \pwm__n_21\ : STD_LOGIC;
  signal \pwm__n_22\ : STD_LOGIC;
  signal \pwm__n_23\ : STD_LOGIC;
  signal \pwm__n_24\ : STD_LOGIC;
  signal \pwm__n_25\ : STD_LOGIC;
  signal \pwm__n_26\ : STD_LOGIC;
  signal \pwm__n_27\ : STD_LOGIC;
  signal \pwm__n_28\ : STD_LOGIC;
  signal \pwm__n_29\ : STD_LOGIC;
  signal \pwm__n_3\ : STD_LOGIC;
  signal \pwm__n_30\ : STD_LOGIC;
  signal \pwm__n_31\ : STD_LOGIC;
  signal \pwm__n_32\ : STD_LOGIC;
  signal \pwm__n_33\ : STD_LOGIC;
  signal \pwm__n_34\ : STD_LOGIC;
  signal \pwm__n_4\ : STD_LOGIC;
  signal \pwm__n_5\ : STD_LOGIC;
  signal \pwm__n_6\ : STD_LOGIC;
  signal \pwm__n_7\ : STD_LOGIC;
  signal \pwm__n_8\ : STD_LOGIC;
  signal \pwm__n_9\ : STD_LOGIC;
  signal secCount : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \secCount[0]_i_1_n_0\ : STD_LOGIC;
  signal \secCount[10]_i_1_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_2_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_3_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_4_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_5_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_6_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_7_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_8_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_9_n_0\ : STD_LOGIC;
  signal \secCount[1]_i_1_n_0\ : STD_LOGIC;
  signal \secCount[2]_i_1_n_0\ : STD_LOGIC;
  signal \secCount[3]_i_1_n_0\ : STD_LOGIC;
  signal \secCount[4]_i_1_n_0\ : STD_LOGIC;
  signal \secCount[5]_i_1_n_0\ : STD_LOGIC;
  signal \secCount[6]_i_1_n_0\ : STD_LOGIC;
  signal \secCount[7]_i_1_n_0\ : STD_LOGIC;
  signal \secCount[8]_i_1_n_0\ : STD_LOGIC;
  signal \secCount[9]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal \NLW_highCount_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextSecCount0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
begin
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_10__6_n_0\,
      I1 => \FSM_sequential_state[2]_i_11__6_n_0\,
      I2 => \FSM_sequential_state[2]_i_9__6_n_0\,
      I3 => \FSM_sequential_state[2]_i_8__6_n_0\,
      I4 => \FSM_sequential_state[1]_i_4_n_0\,
      I5 => \FSM_sequential_state[2]_i_7__6_n_0\,
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => PWMCount(0),
      I1 => state(1),
      I2 => PWMCount(1),
      I3 => state(2),
      I4 => state(0),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(22),
      I1 => PWMCount(23),
      I2 => PWMCount(20),
      I3 => PWMCount(21),
      I4 => PWMCount(25),
      I5 => PWMCount(24),
      O => \FSM_sequential_state[2]_i_10__6_n_0\
    );
\FSM_sequential_state[2]_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(28),
      I1 => PWMCount(29),
      I2 => PWMCount(26),
      I3 => PWMCount(27),
      I4 => PWMCount(31),
      I5 => PWMCount(30),
      O => \FSM_sequential_state[2]_i_11__6_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_6_n_0\,
      I1 => \FSM_sequential_state[2]_i_7__6_n_0\,
      I2 => \FSM_sequential_state[2]_i_8__6_n_0\,
      I3 => \FSM_sequential_state[2]_i_9__6_n_0\,
      I4 => \FSM_sequential_state[2]_i_10__6_n_0\,
      I5 => \FSM_sequential_state[2]_i_11__6_n_0\,
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(0),
      I1 => PWMCount(1),
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
\FSM_sequential_state[2]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(4),
      I1 => PWMCount(5),
      I2 => PWMCount(2),
      I3 => PWMCount(3),
      I4 => PWMCount(7),
      I5 => PWMCount(6),
      O => \FSM_sequential_state[2]_i_7__6_n_0\
    );
\FSM_sequential_state[2]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(10),
      I1 => PWMCount(11),
      I2 => PWMCount(8),
      I3 => PWMCount(9),
      I4 => PWMCount(13),
      I5 => PWMCount(12),
      O => \FSM_sequential_state[2]_i_8__6_n_0\
    );
\FSM_sequential_state[2]_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(16),
      I1 => PWMCount(17),
      I2 => PWMCount(14),
      I3 => PWMCount(15),
      I4 => PWMCount(19),
      I5 => PWMCount(18),
      O => \FSM_sequential_state[2]_i_9__6_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_34\,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_33\,
      Q => state(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_32\,
      Q => state(2),
      R => '0'
    );
\PWMCount[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => PWMCount(0),
      I1 => Q(0),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[0]_i_1_n_0\
    );
\PWMCount[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_6\,
      I1 => Q(10),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[10]_i_1_n_0\
    );
\PWMCount[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_5\,
      I1 => Q(11),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[11]_i_1_n_0\
    );
\PWMCount[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_4\,
      I1 => Q(12),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[12]_i_1_n_0\
    );
\PWMCount[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_7\,
      I1 => Q(13),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[13]_i_1_n_0\
    );
\PWMCount[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_6\,
      I1 => Q(14),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[14]_i_1_n_0\
    );
\PWMCount[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_5\,
      I1 => Q(15),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[15]_i_1_n_0\
    );
\PWMCount[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_4\,
      I1 => Q(16),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[16]_i_1_n_0\
    );
\PWMCount[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_7\,
      I1 => Q(17),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[17]_i_1_n_0\
    );
\PWMCount[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_6\,
      I1 => Q(18),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[18]_i_1_n_0\
    );
\PWMCount[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_5\,
      I1 => Q(19),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[19]_i_1_n_0\
    );
\PWMCount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_7,
      I1 => Q(1),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[1]_i_1_n_0\
    );
\PWMCount[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_4\,
      I1 => Q(20),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[20]_i_1_n_0\
    );
\PWMCount[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_7\,
      I1 => Q(21),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[21]_i_1_n_0\
    );
\PWMCount[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_6\,
      I1 => Q(22),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[22]_i_1_n_0\
    );
\PWMCount[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_5\,
      I1 => Q(23),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[23]_i_1_n_0\
    );
\PWMCount[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_4\,
      I1 => Q(24),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[24]_i_1_n_0\
    );
\PWMCount[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_7\,
      I1 => Q(25),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[25]_i_1_n_0\
    );
\PWMCount[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_6\,
      I1 => Q(26),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[26]_i_1_n_0\
    );
\PWMCount[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_5\,
      I1 => Q(27),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[27]_i_1_n_0\
    );
\PWMCount[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_4\,
      I1 => Q(28),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[28]_i_1_n_0\
    );
\PWMCount[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_7\,
      I1 => Q(29),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[29]_i_1_n_0\
    );
\PWMCount[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_6,
      I1 => Q(2),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[2]_i_1_n_0\
    );
\PWMCount[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_6\,
      I1 => Q(30),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[30]_i_1_n_0\
    );
\PWMCount[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg[0]\(0),
      I1 => s00_axi_aresetn,
      O => \PWMCount[31]_i_1_n_0\
    );
\PWMCount[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => nextPWMCount
    );
\PWMCount[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_5\,
      I1 => Q(31),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[31]_i_3_n_0\
    );
\PWMCount[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_5,
      I1 => Q(3),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[3]_i_1_n_0\
    );
\PWMCount[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_4,
      I1 => Q(4),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[4]_i_1_n_0\
    );
\PWMCount[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_7\,
      I1 => Q(5),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[5]_i_1_n_0\
    );
\PWMCount[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_6\,
      I1 => Q(6),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[6]_i_1_n_0\
    );
\PWMCount[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_5\,
      I1 => Q(7),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[7]_i_1_n_0\
    );
\PWMCount[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_4\,
      I1 => Q(8),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[8]_i_1_n_0\
    );
\PWMCount[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_7\,
      I1 => Q(9),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[9]_i_1_n_0\
    );
\PWMCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[0]_i_1_n_0\,
      Q => PWMCount(0),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[10]_i_1_n_0\,
      Q => PWMCount(10),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[11]_i_1_n_0\,
      Q => PWMCount(11),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[12]_i_1_n_0\,
      Q => PWMCount(12),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[13]_i_1_n_0\,
      Q => PWMCount(13),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[14]_i_1_n_0\,
      Q => PWMCount(14),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[15]_i_1_n_0\,
      Q => PWMCount(15),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[16]_i_1_n_0\,
      Q => PWMCount(16),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[17]_i_1_n_0\,
      Q => PWMCount(17),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[18]_i_1_n_0\,
      Q => PWMCount(18),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[19]_i_1_n_0\,
      Q => PWMCount(19),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[1]_i_1_n_0\,
      Q => PWMCount(1),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[20]_i_1_n_0\,
      Q => PWMCount(20),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[21]_i_1_n_0\,
      Q => PWMCount(21),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[22]_i_1_n_0\,
      Q => PWMCount(22),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[23]_i_1_n_0\,
      Q => PWMCount(23),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[24]_i_1_n_0\,
      Q => PWMCount(24),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[25]_i_1_n_0\,
      Q => PWMCount(25),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[26]_i_1_n_0\,
      Q => PWMCount(26),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[27]_i_1_n_0\,
      Q => PWMCount(27),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[28]_i_1_n_0\,
      Q => PWMCount(28),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[29]_i_1_n_0\,
      Q => PWMCount(29),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[2]_i_1_n_0\,
      Q => PWMCount(2),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[30]_i_1_n_0\,
      Q => PWMCount(30),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[31]_i_3_n_0\,
      Q => PWMCount(31),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[3]_i_1_n_0\,
      Q => PWMCount(3),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[4]_i_1_n_0\,
      Q => PWMCount(4),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[5]_i_1_n_0\,
      Q => PWMCount(5),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[6]_i_1_n_0\,
      Q => PWMCount(6),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[7]_i_1_n_0\,
      Q => PWMCount(7),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[8]_i_1_n_0\,
      Q => PWMCount(8),
      R => \PWMCount[31]_i_1_n_0\
    );
\PWMCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[9]_i_1_n_0\,
      Q => PWMCount(9),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => state(2),
      I1 => countCycle(0),
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[0]_i_1_n_0\
    );
\countCycle[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_6\,
      O => \countCycle[10]_i_1_n_0\
    );
\countCycle[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_5\,
      O => \countCycle[11]_i_1_n_0\
    );
\countCycle[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__1_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[12]_i_1_n_0\
    );
\countCycle[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_7\,
      O => \countCycle[13]_i_1_n_0\
    );
\countCycle[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_6\,
      O => \countCycle[14]_i_1_n_0\
    );
\countCycle[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[15]_i_1_n_0\
    );
\countCycle[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[16]_i_1_n_0\
    );
\countCycle[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[17]_i_1_n_0\
    );
\countCycle[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[18]_i_1_n_0\
    );
\countCycle[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__3_n_5\,
      O => \countCycle[19]_i_1_n_0\
    );
\countCycle[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_7,
      O => \countCycle[1]_i_1_n_0\
    );
\countCycle[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[20]_i_1_n_0\
    );
\countCycle[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[21]_i_1_n_0\
    );
\countCycle[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[22]_i_1_n_0\
    );
\countCycle[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[23]_i_1_n_0\
    );
\countCycle[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__4_n_4\,
      O => \countCycle[24]_i_1_n_0\
    );
\countCycle[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_7\,
      O => \countCycle[25]_i_1_n_0\
    );
\countCycle[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__5_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[26]_i_1_n_0\
    );
\countCycle[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_5\,
      O => \countCycle[27]_i_1_n_0\
    );
\countCycle[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_4\,
      O => \countCycle[28]_i_1_n_0\
    );
\countCycle[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_7\,
      O => \countCycle[29]_i_1_n_0\
    );
\countCycle[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_6,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[2]_i_1_n_0\
    );
\countCycle[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_6\,
      O => \countCycle[30]_i_1_n_0\
    );
\countCycle[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF41"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => \countCycle[31]_i_3_n_0\,
      O => nextCountCycle
    );
\countCycle[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_5\,
      O => \countCycle[31]_i_2_n_0\
    );
\countCycle[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \countCycle[31]_i_4_n_0\,
      I3 => \countCycle[31]_i_5_n_0\,
      O => \countCycle[31]_i_3_n_0\
    );
\countCycle[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => secCount(10),
      I1 => secCount(9),
      I2 => secCount(11),
      I3 => secCount(6),
      I4 => secCount(7),
      I5 => secCount(8),
      O => \countCycle[31]_i_4_n_0\
    );
\countCycle[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => secCount(5),
      I1 => secCount(3),
      I2 => secCount(4),
      I3 => secCount(0),
      I4 => secCount(1),
      I5 => secCount(2),
      O => \countCycle[31]_i_5_n_0\
    );
\countCycle[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_5,
      O => \countCycle[3]_i_1_n_0\
    );
\countCycle[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_4,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[4]_i_1_n_0\
    );
\countCycle[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_7\,
      O => \countCycle[5]_i_1_n_0\
    );
\countCycle[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[6]_i_1_n_0\
    );
\countCycle[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[7]_i_1_n_0\
    );
\countCycle[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_4\,
      O => \countCycle[8]_i_1_n_0\
    );
\countCycle[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_7\,
      O => \countCycle[9]_i_1_n_0\
    );
\countCycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[0]_i_1_n_0\,
      Q => countCycle(0),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[10]_i_1_n_0\,
      Q => countCycle(10),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[11]_i_1_n_0\,
      Q => countCycle(11),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[12]_i_1_n_0\,
      Q => countCycle(12),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[13]_i_1_n_0\,
      Q => countCycle(13),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[14]_i_1_n_0\,
      Q => countCycle(14),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[15]_i_1_n_0\,
      Q => countCycle(15),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[16]_i_1_n_0\,
      Q => countCycle(16),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[17]_i_1_n_0\,
      Q => countCycle(17),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[18]_i_1_n_0\,
      Q => countCycle(18),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[19]_i_1_n_0\,
      Q => countCycle(19),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[1]_i_1_n_0\,
      Q => countCycle(1),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[20]_i_1_n_0\,
      Q => countCycle(20),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[21]_i_1_n_0\,
      Q => countCycle(21),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[22]_i_1_n_0\,
      Q => countCycle(22),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[23]_i_1_n_0\,
      Q => countCycle(23),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[24]_i_1_n_0\,
      Q => countCycle(24),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[25]_i_1_n_0\,
      Q => countCycle(25),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[26]_i_1_n_0\,
      Q => countCycle(26),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[27]_i_1_n_0\,
      Q => countCycle(27),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[28]_i_1_n_0\,
      Q => countCycle(28),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[29]_i_1_n_0\,
      Q => countCycle(29),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[2]_i_1_n_0\,
      Q => countCycle(2),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[30]_i_1_n_0\,
      Q => countCycle(30),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[31]_i_2_n_0\,
      Q => countCycle(31),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[3]_i_1_n_0\,
      Q => countCycle(3),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[4]_i_1_n_0\,
      Q => countCycle(4),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[5]_i_1_n_0\,
      Q => countCycle(5),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[6]_i_1_n_0\,
      Q => countCycle(6),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[7]_i_1_n_0\,
      Q => countCycle(7),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[8]_i_1_n_0\,
      Q => countCycle(8),
      R => \PWMCount[31]_i_1_n_0\
    );
\countCycle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[9]_i_1_n_0\,
      Q => countCycle(9),
      R => \PWMCount[31]_i_1_n_0\
    );
highCount_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => highCount_carry_n_0,
      CO(2) => highCount_carry_n_1,
      CO(1) => highCount_carry_n_2,
      CO(0) => highCount_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => highCount(3 downto 0),
      S(3) => \pwm__n_4\,
      S(2) => \pwm__n_5\,
      S(1) => \pwm__n_6\,
      S(0) => \pwm__n_7\
    );
\highCount_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => highCount_carry_n_0,
      CO(3) => \highCount_carry__0_n_0\,
      CO(2) => \highCount_carry__0_n_1\,
      CO(1) => \highCount_carry__0_n_2\,
      CO(0) => \highCount_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => highCount(7 downto 4),
      S(3) => \pwm__n_8\,
      S(2) => \pwm__n_9\,
      S(1) => \pwm__n_10\,
      S(0) => \pwm__n_11\
    );
\highCount_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__0_n_0\,
      CO(3) => \highCount_carry__1_n_0\,
      CO(2) => \highCount_carry__1_n_1\,
      CO(1) => \highCount_carry__1_n_2\,
      CO(0) => \highCount_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => highCount(11 downto 8),
      S(3) => \pwm__n_12\,
      S(2) => \pwm__n_13\,
      S(1) => \pwm__n_14\,
      S(0) => \pwm__n_15\
    );
\highCount_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__1_n_0\,
      CO(3) => \highCount_carry__2_n_0\,
      CO(2) => \highCount_carry__2_n_1\,
      CO(1) => \highCount_carry__2_n_2\,
      CO(0) => \highCount_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => highCount(15 downto 12),
      S(3) => \pwm__n_16\,
      S(2) => \pwm__n_17\,
      S(1) => \pwm__n_18\,
      S(0) => \pwm__n_19\
    );
\highCount_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__2_n_0\,
      CO(3) => \highCount_carry__3_n_0\,
      CO(2) => \highCount_carry__3_n_1\,
      CO(1) => \highCount_carry__3_n_2\,
      CO(0) => \highCount_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => highCount(19 downto 16),
      S(3) => \pwm__n_20\,
      S(2) => \pwm__n_21\,
      S(1) => \pwm__n_22\,
      S(0) => \pwm__n_23\
    );
\highCount_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__3_n_0\,
      CO(3) => \highCount_carry__4_n_0\,
      CO(2) => \highCount_carry__4_n_1\,
      CO(1) => \highCount_carry__4_n_2\,
      CO(0) => \highCount_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => highCount(23 downto 20),
      S(3) => \pwm__n_24\,
      S(2) => \pwm__n_25\,
      S(1) => \pwm__n_26\,
      S(0) => \pwm__n_27\
    );
\highCount_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__4_n_0\,
      CO(3) => \highCount_carry__5_n_0\,
      CO(2) => \highCount_carry__5_n_1\,
      CO(1) => \highCount_carry__5_n_2\,
      CO(0) => \highCount_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => highCount(27 downto 24),
      S(3) => \pwm__n_28\,
      S(2) => \pwm__n_29\,
      S(1) => \pwm__n_30\,
      S(0) => \pwm__n_31\
    );
\highCount_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__5_n_0\,
      CO(3) => \NLW_highCount_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \highCount_carry__6_n_1\,
      CO(1) => \highCount_carry__6_n_2\,
      CO(0) => \highCount_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(30 downto 28),
      O(3 downto 0) => highCount(31 downto 28),
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\
    );
nextCountCycle0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextCountCycle0_carry_n_0,
      CO(2) => nextCountCycle0_carry_n_1,
      CO(1) => nextCountCycle0_carry_n_2,
      CO(0) => nextCountCycle0_carry_n_3,
      CYINIT => countCycle(0),
      DI(3 downto 0) => countCycle(4 downto 1),
      O(3) => nextCountCycle0_carry_n_4,
      O(2) => nextCountCycle0_carry_n_5,
      O(1) => nextCountCycle0_carry_n_6,
      O(0) => nextCountCycle0_carry_n_7,
      S(3) => nextCountCycle0_carry_i_1_n_0,
      S(2) => nextCountCycle0_carry_i_2_n_0,
      S(1) => nextCountCycle0_carry_i_3_n_0,
      S(0) => nextCountCycle0_carry_i_4_n_0
    );
\nextCountCycle0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextCountCycle0_carry_n_0,
      CO(3) => \nextCountCycle0_carry__0_n_0\,
      CO(2) => \nextCountCycle0_carry__0_n_1\,
      CO(1) => \nextCountCycle0_carry__0_n_2\,
      CO(0) => \nextCountCycle0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countCycle(8 downto 5),
      O(3) => \nextCountCycle0_carry__0_n_4\,
      O(2) => \nextCountCycle0_carry__0_n_5\,
      O(1) => \nextCountCycle0_carry__0_n_6\,
      O(0) => \nextCountCycle0_carry__0_n_7\,
      S(3) => \nextCountCycle0_carry__0_i_1_n_0\,
      S(2) => \nextCountCycle0_carry__0_i_2_n_0\,
      S(1) => \nextCountCycle0_carry__0_i_3_n_0\,
      S(0) => \nextCountCycle0_carry__0_i_4_n_0\
    );
\nextCountCycle0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(8),
      O => \nextCountCycle0_carry__0_i_1_n_0\
    );
\nextCountCycle0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(7),
      O => \nextCountCycle0_carry__0_i_2_n_0\
    );
\nextCountCycle0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(6),
      O => \nextCountCycle0_carry__0_i_3_n_0\
    );
\nextCountCycle0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(5),
      O => \nextCountCycle0_carry__0_i_4_n_0\
    );
\nextCountCycle0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__0_n_0\,
      CO(3) => \nextCountCycle0_carry__1_n_0\,
      CO(2) => \nextCountCycle0_carry__1_n_1\,
      CO(1) => \nextCountCycle0_carry__1_n_2\,
      CO(0) => \nextCountCycle0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countCycle(12 downto 9),
      O(3) => \nextCountCycle0_carry__1_n_4\,
      O(2) => \nextCountCycle0_carry__1_n_5\,
      O(1) => \nextCountCycle0_carry__1_n_6\,
      O(0) => \nextCountCycle0_carry__1_n_7\,
      S(3) => \nextCountCycle0_carry__1_i_1_n_0\,
      S(2) => \nextCountCycle0_carry__1_i_2_n_0\,
      S(1) => \nextCountCycle0_carry__1_i_3_n_0\,
      S(0) => \nextCountCycle0_carry__1_i_4_n_0\
    );
\nextCountCycle0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(12),
      O => \nextCountCycle0_carry__1_i_1_n_0\
    );
\nextCountCycle0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(11),
      O => \nextCountCycle0_carry__1_i_2_n_0\
    );
\nextCountCycle0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(10),
      O => \nextCountCycle0_carry__1_i_3_n_0\
    );
\nextCountCycle0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(9),
      O => \nextCountCycle0_carry__1_i_4_n_0\
    );
\nextCountCycle0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__1_n_0\,
      CO(3) => \nextCountCycle0_carry__2_n_0\,
      CO(2) => \nextCountCycle0_carry__2_n_1\,
      CO(1) => \nextCountCycle0_carry__2_n_2\,
      CO(0) => \nextCountCycle0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countCycle(16 downto 13),
      O(3) => \nextCountCycle0_carry__2_n_4\,
      O(2) => \nextCountCycle0_carry__2_n_5\,
      O(1) => \nextCountCycle0_carry__2_n_6\,
      O(0) => \nextCountCycle0_carry__2_n_7\,
      S(3) => \nextCountCycle0_carry__2_i_1_n_0\,
      S(2) => \nextCountCycle0_carry__2_i_2_n_0\,
      S(1) => \nextCountCycle0_carry__2_i_3_n_0\,
      S(0) => \nextCountCycle0_carry__2_i_4_n_0\
    );
\nextCountCycle0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(16),
      O => \nextCountCycle0_carry__2_i_1_n_0\
    );
\nextCountCycle0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(15),
      O => \nextCountCycle0_carry__2_i_2_n_0\
    );
\nextCountCycle0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(14),
      O => \nextCountCycle0_carry__2_i_3_n_0\
    );
\nextCountCycle0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(13),
      O => \nextCountCycle0_carry__2_i_4_n_0\
    );
\nextCountCycle0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__2_n_0\,
      CO(3) => \nextCountCycle0_carry__3_n_0\,
      CO(2) => \nextCountCycle0_carry__3_n_1\,
      CO(1) => \nextCountCycle0_carry__3_n_2\,
      CO(0) => \nextCountCycle0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countCycle(20 downto 17),
      O(3) => \nextCountCycle0_carry__3_n_4\,
      O(2) => \nextCountCycle0_carry__3_n_5\,
      O(1) => \nextCountCycle0_carry__3_n_6\,
      O(0) => \nextCountCycle0_carry__3_n_7\,
      S(3) => \nextCountCycle0_carry__3_i_1_n_0\,
      S(2) => \nextCountCycle0_carry__3_i_2_n_0\,
      S(1) => \nextCountCycle0_carry__3_i_3_n_0\,
      S(0) => \nextCountCycle0_carry__3_i_4_n_0\
    );
\nextCountCycle0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(20),
      O => \nextCountCycle0_carry__3_i_1_n_0\
    );
\nextCountCycle0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(19),
      O => \nextCountCycle0_carry__3_i_2_n_0\
    );
\nextCountCycle0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(18),
      O => \nextCountCycle0_carry__3_i_3_n_0\
    );
\nextCountCycle0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(17),
      O => \nextCountCycle0_carry__3_i_4_n_0\
    );
\nextCountCycle0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__3_n_0\,
      CO(3) => \nextCountCycle0_carry__4_n_0\,
      CO(2) => \nextCountCycle0_carry__4_n_1\,
      CO(1) => \nextCountCycle0_carry__4_n_2\,
      CO(0) => \nextCountCycle0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countCycle(24 downto 21),
      O(3) => \nextCountCycle0_carry__4_n_4\,
      O(2) => \nextCountCycle0_carry__4_n_5\,
      O(1) => \nextCountCycle0_carry__4_n_6\,
      O(0) => \nextCountCycle0_carry__4_n_7\,
      S(3) => \nextCountCycle0_carry__4_i_1_n_0\,
      S(2) => \nextCountCycle0_carry__4_i_2_n_0\,
      S(1) => \nextCountCycle0_carry__4_i_3_n_0\,
      S(0) => \nextCountCycle0_carry__4_i_4_n_0\
    );
\nextCountCycle0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(24),
      O => \nextCountCycle0_carry__4_i_1_n_0\
    );
\nextCountCycle0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(23),
      O => \nextCountCycle0_carry__4_i_2_n_0\
    );
\nextCountCycle0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(22),
      O => \nextCountCycle0_carry__4_i_3_n_0\
    );
\nextCountCycle0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(21),
      O => \nextCountCycle0_carry__4_i_4_n_0\
    );
\nextCountCycle0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__4_n_0\,
      CO(3) => \nextCountCycle0_carry__5_n_0\,
      CO(2) => \nextCountCycle0_carry__5_n_1\,
      CO(1) => \nextCountCycle0_carry__5_n_2\,
      CO(0) => \nextCountCycle0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countCycle(28 downto 25),
      O(3) => \nextCountCycle0_carry__5_n_4\,
      O(2) => \nextCountCycle0_carry__5_n_5\,
      O(1) => \nextCountCycle0_carry__5_n_6\,
      O(0) => \nextCountCycle0_carry__5_n_7\,
      S(3) => \nextCountCycle0_carry__5_i_1_n_0\,
      S(2) => \nextCountCycle0_carry__5_i_2_n_0\,
      S(1) => \nextCountCycle0_carry__5_i_3_n_0\,
      S(0) => \nextCountCycle0_carry__5_i_4_n_0\
    );
\nextCountCycle0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(28),
      O => \nextCountCycle0_carry__5_i_1_n_0\
    );
\nextCountCycle0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(27),
      O => \nextCountCycle0_carry__5_i_2_n_0\
    );
\nextCountCycle0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(26),
      O => \nextCountCycle0_carry__5_i_3_n_0\
    );
\nextCountCycle0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(25),
      O => \nextCountCycle0_carry__5_i_4_n_0\
    );
\nextCountCycle0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextCountCycle0_carry__6_n_2\,
      CO(0) => \nextCountCycle0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => countCycle(30 downto 29),
      O(3) => \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextCountCycle0_carry__6_n_5\,
      O(1) => \nextCountCycle0_carry__6_n_6\,
      O(0) => \nextCountCycle0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextCountCycle0_carry__6_i_1_n_0\,
      S(1) => \nextCountCycle0_carry__6_i_2_n_0\,
      S(0) => \nextCountCycle0_carry__6_i_3_n_0\
    );
\nextCountCycle0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(31),
      O => \nextCountCycle0_carry__6_i_1_n_0\
    );
\nextCountCycle0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(30),
      O => \nextCountCycle0_carry__6_i_2_n_0\
    );
\nextCountCycle0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(29),
      O => \nextCountCycle0_carry__6_i_3_n_0\
    );
nextCountCycle0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(4),
      O => nextCountCycle0_carry_i_1_n_0
    );
nextCountCycle0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(3),
      O => nextCountCycle0_carry_i_2_n_0
    );
nextCountCycle0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(2),
      O => nextCountCycle0_carry_i_3_n_0
    );
nextCountCycle0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(1),
      O => nextCountCycle0_carry_i_4_n_0
    );
nextPWMCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMCount0_carry_n_0,
      CO(2) => nextPWMCount0_carry_n_1,
      CO(1) => nextPWMCount0_carry_n_2,
      CO(0) => nextPWMCount0_carry_n_3,
      CYINIT => PWMCount(0),
      DI(3 downto 0) => PWMCount(4 downto 1),
      O(3) => nextPWMCount0_carry_n_4,
      O(2) => nextPWMCount0_carry_n_5,
      O(1) => nextPWMCount0_carry_n_6,
      O(0) => nextPWMCount0_carry_n_7,
      S(3) => \nextPWMCount0_carry_i_1__6_n_0\,
      S(2) => \nextPWMCount0_carry_i_2__6_n_0\,
      S(1) => \nextPWMCount0_carry_i_3__6_n_0\,
      S(0) => \nextPWMCount0_carry_i_4__6_n_0\
    );
\nextPWMCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMCount0_carry_n_0,
      CO(3) => \nextPWMCount0_carry__0_n_0\,
      CO(2) => \nextPWMCount0_carry__0_n_1\,
      CO(1) => \nextPWMCount0_carry__0_n_2\,
      CO(0) => \nextPWMCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(8 downto 5),
      O(3) => \nextPWMCount0_carry__0_n_4\,
      O(2) => \nextPWMCount0_carry__0_n_5\,
      O(1) => \nextPWMCount0_carry__0_n_6\,
      O(0) => \nextPWMCount0_carry__0_n_7\,
      S(3) => \nextPWMCount0_carry__0_i_1__6_n_0\,
      S(2) => \nextPWMCount0_carry__0_i_2__6_n_0\,
      S(1) => \nextPWMCount0_carry__0_i_3__6_n_0\,
      S(0) => \nextPWMCount0_carry__0_i_4__6_n_0\
    );
\nextPWMCount0_carry__0_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(8),
      O => \nextPWMCount0_carry__0_i_1__6_n_0\
    );
\nextPWMCount0_carry__0_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(7),
      O => \nextPWMCount0_carry__0_i_2__6_n_0\
    );
\nextPWMCount0_carry__0_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(6),
      O => \nextPWMCount0_carry__0_i_3__6_n_0\
    );
\nextPWMCount0_carry__0_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(5),
      O => \nextPWMCount0_carry__0_i_4__6_n_0\
    );
\nextPWMCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__0_n_0\,
      CO(3) => \nextPWMCount0_carry__1_n_0\,
      CO(2) => \nextPWMCount0_carry__1_n_1\,
      CO(1) => \nextPWMCount0_carry__1_n_2\,
      CO(0) => \nextPWMCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(12 downto 9),
      O(3) => \nextPWMCount0_carry__1_n_4\,
      O(2) => \nextPWMCount0_carry__1_n_5\,
      O(1) => \nextPWMCount0_carry__1_n_6\,
      O(0) => \nextPWMCount0_carry__1_n_7\,
      S(3) => \nextPWMCount0_carry__1_i_1__6_n_0\,
      S(2) => \nextPWMCount0_carry__1_i_2__6_n_0\,
      S(1) => \nextPWMCount0_carry__1_i_3__6_n_0\,
      S(0) => \nextPWMCount0_carry__1_i_4__6_n_0\
    );
\nextPWMCount0_carry__1_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(12),
      O => \nextPWMCount0_carry__1_i_1__6_n_0\
    );
\nextPWMCount0_carry__1_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(11),
      O => \nextPWMCount0_carry__1_i_2__6_n_0\
    );
\nextPWMCount0_carry__1_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(10),
      O => \nextPWMCount0_carry__1_i_3__6_n_0\
    );
\nextPWMCount0_carry__1_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(9),
      O => \nextPWMCount0_carry__1_i_4__6_n_0\
    );
\nextPWMCount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__1_n_0\,
      CO(3) => \nextPWMCount0_carry__2_n_0\,
      CO(2) => \nextPWMCount0_carry__2_n_1\,
      CO(1) => \nextPWMCount0_carry__2_n_2\,
      CO(0) => \nextPWMCount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(16 downto 13),
      O(3) => \nextPWMCount0_carry__2_n_4\,
      O(2) => \nextPWMCount0_carry__2_n_5\,
      O(1) => \nextPWMCount0_carry__2_n_6\,
      O(0) => \nextPWMCount0_carry__2_n_7\,
      S(3) => \nextPWMCount0_carry__2_i_1__6_n_0\,
      S(2) => \nextPWMCount0_carry__2_i_2__6_n_0\,
      S(1) => \nextPWMCount0_carry__2_i_3__6_n_0\,
      S(0) => \nextPWMCount0_carry__2_i_4__6_n_0\
    );
\nextPWMCount0_carry__2_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(16),
      O => \nextPWMCount0_carry__2_i_1__6_n_0\
    );
\nextPWMCount0_carry__2_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(15),
      O => \nextPWMCount0_carry__2_i_2__6_n_0\
    );
\nextPWMCount0_carry__2_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(14),
      O => \nextPWMCount0_carry__2_i_3__6_n_0\
    );
\nextPWMCount0_carry__2_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(13),
      O => \nextPWMCount0_carry__2_i_4__6_n_0\
    );
\nextPWMCount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__2_n_0\,
      CO(3) => \nextPWMCount0_carry__3_n_0\,
      CO(2) => \nextPWMCount0_carry__3_n_1\,
      CO(1) => \nextPWMCount0_carry__3_n_2\,
      CO(0) => \nextPWMCount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(20 downto 17),
      O(3) => \nextPWMCount0_carry__3_n_4\,
      O(2) => \nextPWMCount0_carry__3_n_5\,
      O(1) => \nextPWMCount0_carry__3_n_6\,
      O(0) => \nextPWMCount0_carry__3_n_7\,
      S(3) => \nextPWMCount0_carry__3_i_1__6_n_0\,
      S(2) => \nextPWMCount0_carry__3_i_2__6_n_0\,
      S(1) => \nextPWMCount0_carry__3_i_3__6_n_0\,
      S(0) => \nextPWMCount0_carry__3_i_4__6_n_0\
    );
\nextPWMCount0_carry__3_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(20),
      O => \nextPWMCount0_carry__3_i_1__6_n_0\
    );
\nextPWMCount0_carry__3_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(19),
      O => \nextPWMCount0_carry__3_i_2__6_n_0\
    );
\nextPWMCount0_carry__3_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(18),
      O => \nextPWMCount0_carry__3_i_3__6_n_0\
    );
\nextPWMCount0_carry__3_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(17),
      O => \nextPWMCount0_carry__3_i_4__6_n_0\
    );
\nextPWMCount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__3_n_0\,
      CO(3) => \nextPWMCount0_carry__4_n_0\,
      CO(2) => \nextPWMCount0_carry__4_n_1\,
      CO(1) => \nextPWMCount0_carry__4_n_2\,
      CO(0) => \nextPWMCount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(24 downto 21),
      O(3) => \nextPWMCount0_carry__4_n_4\,
      O(2) => \nextPWMCount0_carry__4_n_5\,
      O(1) => \nextPWMCount0_carry__4_n_6\,
      O(0) => \nextPWMCount0_carry__4_n_7\,
      S(3) => \nextPWMCount0_carry__4_i_1__6_n_0\,
      S(2) => \nextPWMCount0_carry__4_i_2__6_n_0\,
      S(1) => \nextPWMCount0_carry__4_i_3__6_n_0\,
      S(0) => \nextPWMCount0_carry__4_i_4__6_n_0\
    );
\nextPWMCount0_carry__4_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(24),
      O => \nextPWMCount0_carry__4_i_1__6_n_0\
    );
\nextPWMCount0_carry__4_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(23),
      O => \nextPWMCount0_carry__4_i_2__6_n_0\
    );
\nextPWMCount0_carry__4_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(22),
      O => \nextPWMCount0_carry__4_i_3__6_n_0\
    );
\nextPWMCount0_carry__4_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(21),
      O => \nextPWMCount0_carry__4_i_4__6_n_0\
    );
\nextPWMCount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__4_n_0\,
      CO(3) => \nextPWMCount0_carry__5_n_0\,
      CO(2) => \nextPWMCount0_carry__5_n_1\,
      CO(1) => \nextPWMCount0_carry__5_n_2\,
      CO(0) => \nextPWMCount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(28 downto 25),
      O(3) => \nextPWMCount0_carry__5_n_4\,
      O(2) => \nextPWMCount0_carry__5_n_5\,
      O(1) => \nextPWMCount0_carry__5_n_6\,
      O(0) => \nextPWMCount0_carry__5_n_7\,
      S(3) => \nextPWMCount0_carry__5_i_1__6_n_0\,
      S(2) => \nextPWMCount0_carry__5_i_2__6_n_0\,
      S(1) => \nextPWMCount0_carry__5_i_3__6_n_0\,
      S(0) => \nextPWMCount0_carry__5_i_4__6_n_0\
    );
\nextPWMCount0_carry__5_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(28),
      O => \nextPWMCount0_carry__5_i_1__6_n_0\
    );
\nextPWMCount0_carry__5_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(27),
      O => \nextPWMCount0_carry__5_i_2__6_n_0\
    );
\nextPWMCount0_carry__5_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(26),
      O => \nextPWMCount0_carry__5_i_3__6_n_0\
    );
\nextPWMCount0_carry__5_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(25),
      O => \nextPWMCount0_carry__5_i_4__6_n_0\
    );
\nextPWMCount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMCount0_carry__6_n_2\,
      CO(0) => \nextPWMCount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => PWMCount(30 downto 29),
      O(3) => \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMCount0_carry__6_n_5\,
      O(1) => \nextPWMCount0_carry__6_n_6\,
      O(0) => \nextPWMCount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMCount0_carry__6_i_1_n_0\,
      S(1) => \nextPWMCount0_carry__6_i_2__6_n_0\,
      S(0) => \nextPWMCount0_carry__6_i_3__6_n_0\
    );
\nextPWMCount0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(31),
      O => \nextPWMCount0_carry__6_i_1_n_0\
    );
\nextPWMCount0_carry__6_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(30),
      O => \nextPWMCount0_carry__6_i_2__6_n_0\
    );
\nextPWMCount0_carry__6_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(29),
      O => \nextPWMCount0_carry__6_i_3__6_n_0\
    );
\nextPWMCount0_carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(4),
      O => \nextPWMCount0_carry_i_1__6_n_0\
    );
\nextPWMCount0_carry_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(3),
      O => \nextPWMCount0_carry_i_2__6_n_0\
    );
\nextPWMCount0_carry_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(2),
      O => \nextPWMCount0_carry_i_3__6_n_0\
    );
\nextPWMCount0_carry_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(1),
      O => \nextPWMCount0_carry_i_4__6_n_0\
    );
nextSecCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextSecCount0_carry_n_0,
      CO(2) => nextSecCount0_carry_n_1,
      CO(1) => nextSecCount0_carry_n_2,
      CO(0) => nextSecCount0_carry_n_3,
      CYINIT => secCount(0),
      DI(3 downto 0) => secCount(4 downto 1),
      O(3) => nextSecCount0_carry_n_4,
      O(2) => nextSecCount0_carry_n_5,
      O(1) => nextSecCount0_carry_n_6,
      O(0) => nextSecCount0_carry_n_7,
      S(3) => nextSecCount0_carry_i_1_n_0,
      S(2) => nextSecCount0_carry_i_2_n_0,
      S(1) => nextSecCount0_carry_i_3_n_0,
      S(0) => nextSecCount0_carry_i_4_n_0
    );
\nextSecCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextSecCount0_carry_n_0,
      CO(3) => \nextSecCount0_carry__0_n_0\,
      CO(2) => \nextSecCount0_carry__0_n_1\,
      CO(1) => \nextSecCount0_carry__0_n_2\,
      CO(0) => \nextSecCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => secCount(8 downto 5),
      O(3) => \nextSecCount0_carry__0_n_4\,
      O(2) => \nextSecCount0_carry__0_n_5\,
      O(1) => \nextSecCount0_carry__0_n_6\,
      O(0) => \nextSecCount0_carry__0_n_7\,
      S(3) => \nextSecCount0_carry__0_i_1_n_0\,
      S(2) => \nextSecCount0_carry__0_i_2_n_0\,
      S(1) => \nextSecCount0_carry__0_i_3_n_0\,
      S(0) => \nextSecCount0_carry__0_i_4_n_0\
    );
\nextSecCount0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => secCount(8),
      O => \nextSecCount0_carry__0_i_1_n_0\
    );
\nextSecCount0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => secCount(7),
      O => \nextSecCount0_carry__0_i_2_n_0\
    );
\nextSecCount0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => secCount(6),
      O => \nextSecCount0_carry__0_i_3_n_0\
    );
\nextSecCount0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => secCount(5),
      O => \nextSecCount0_carry__0_i_4_n_0\
    );
\nextSecCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextSecCount0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextSecCount0_carry__1_n_2\,
      CO(0) => \nextSecCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => secCount(10 downto 9),
      O(3) => \NLW_nextSecCount0_carry__1_O_UNCONNECTED\(3),
      O(2) => \nextSecCount0_carry__1_n_5\,
      O(1) => \nextSecCount0_carry__1_n_6\,
      O(0) => \nextSecCount0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \nextSecCount0_carry__1_i_1_n_0\,
      S(1) => \nextSecCount0_carry__1_i_2_n_0\,
      S(0) => \nextSecCount0_carry__1_i_3_n_0\
    );
\nextSecCount0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => secCount(11),
      O => \nextSecCount0_carry__1_i_1_n_0\
    );
\nextSecCount0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => secCount(10),
      O => \nextSecCount0_carry__1_i_2_n_0\
    );
\nextSecCount0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => secCount(9),
      O => \nextSecCount0_carry__1_i_3_n_0\
    );
nextSecCount0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => secCount(4),
      O => nextSecCount0_carry_i_1_n_0
    );
nextSecCount0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => secCount(3),
      O => nextSecCount0_carry_i_2_n_0
    );
nextSecCount0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => secCount(2),
      O => nextSecCount0_carry_i_3_n_0
    );
nextSecCount0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => secCount(1),
      O => nextSecCount0_carry_i_4_n_0
    );
\pwm_\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_13
     port map (
      \FSM_sequential_state_reg[0]\ => \pwm__n_34\,
      \FSM_sequential_state_reg[1]\ => \pwm__n_33\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[0]_i_2_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \countCycle[31]_i_3_n_0\,
      \FSM_sequential_state_reg[2]\ => \pwm__n_32\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3_n_0\,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state[1]_i_2_n_0\,
      \PWMCount_reg[0]\ => \FSM_sequential_state[2]_i_5_n_0\,
      \PWMCount_reg[31]\(31 downto 0) => PWMCount(31 downto 0),
      \PWMHigh_reg[11]_0\(3) => \pwm__n_12\,
      \PWMHigh_reg[11]_0\(2) => \pwm__n_13\,
      \PWMHigh_reg[11]_0\(1) => \pwm__n_14\,
      \PWMHigh_reg[11]_0\(0) => \pwm__n_15\,
      \PWMHigh_reg[15]_0\(3) => \pwm__n_16\,
      \PWMHigh_reg[15]_0\(2) => \pwm__n_17\,
      \PWMHigh_reg[15]_0\(1) => \pwm__n_18\,
      \PWMHigh_reg[15]_0\(0) => \pwm__n_19\,
      \PWMHigh_reg[19]_0\(3) => \pwm__n_20\,
      \PWMHigh_reg[19]_0\(2) => \pwm__n_21\,
      \PWMHigh_reg[19]_0\(1) => \pwm__n_22\,
      \PWMHigh_reg[19]_0\(0) => \pwm__n_23\,
      \PWMHigh_reg[23]_0\(3) => \pwm__n_24\,
      \PWMHigh_reg[23]_0\(2) => \pwm__n_25\,
      \PWMHigh_reg[23]_0\(1) => \pwm__n_26\,
      \PWMHigh_reg[23]_0\(0) => \pwm__n_27\,
      \PWMHigh_reg[27]_0\(3) => \pwm__n_28\,
      \PWMHigh_reg[27]_0\(2) => \pwm__n_29\,
      \PWMHigh_reg[27]_0\(1) => \pwm__n_30\,
      \PWMHigh_reg[27]_0\(0) => \pwm__n_31\,
      \PWMHigh_reg[3]_0\(3) => \pwm__n_4\,
      \PWMHigh_reg[3]_0\(2) => \pwm__n_5\,
      \PWMHigh_reg[3]_0\(1) => \pwm__n_6\,
      \PWMHigh_reg[3]_0\(0) => \pwm__n_7\,
      \PWMHigh_reg[7]_0\(3) => \pwm__n_8\,
      \PWMHigh_reg[7]_0\(2) => \pwm__n_9\,
      \PWMHigh_reg[7]_0\(1) => \pwm__n_10\,
      \PWMHigh_reg[7]_0\(0) => \pwm__n_11\,
      Q(31 downto 0) => Q(31 downto 0),
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\,
      SR(0) => SR(0),
      \countCycle_reg[0]\ => \secCount[11]_i_3_n_0\,
      highCount(31 downto 0) => highCount(31 downto 0),
      in0(2 downto 0) => state(2 downto 0),
      nextPWMCount => nextPWMCount,
      \out\(2 downto 0) => state(2 downto 0),
      pwm(0) => pwm(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[0]\(0) => \slv_reg0_reg[0]\(0)
    );
\secCount[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => secCount(0),
      I1 => \slv_reg1_reg[11]\(0),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[0]_i_1_n_0\
    );
\secCount[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_6\,
      I1 => \slv_reg1_reg[11]\(10),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[10]_i_1_n_0\
    );
\secCount[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0083"
    )
        port map (
      I0 => \secCount[11]_i_3_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => nextSecCount
    );
\secCount[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_5\,
      I1 => \slv_reg1_reg[11]\(11),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[11]_i_2_n_0\
    );
\secCount[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \secCount[11]_i_4_n_0\,
      I1 => \secCount[11]_i_5_n_0\,
      I2 => \secCount[11]_i_6_n_0\,
      I3 => \secCount[11]_i_7_n_0\,
      I4 => \secCount[11]_i_8_n_0\,
      I5 => \secCount[11]_i_9_n_0\,
      O => \secCount[11]_i_3_n_0\
    );
\secCount[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countCycle(0),
      I1 => countCycle(1),
      O => \secCount[11]_i_4_n_0\
    );
\secCount[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => countCycle(4),
      I1 => countCycle(5),
      I2 => countCycle(2),
      I3 => countCycle(3),
      I4 => countCycle(7),
      I5 => countCycle(6),
      O => \secCount[11]_i_5_n_0\
    );
\secCount[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => countCycle(10),
      I1 => countCycle(11),
      I2 => countCycle(8),
      I3 => countCycle(9),
      I4 => countCycle(13),
      I5 => countCycle(12),
      O => \secCount[11]_i_6_n_0\
    );
\secCount[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => countCycle(16),
      I1 => countCycle(17),
      I2 => countCycle(14),
      I3 => countCycle(15),
      I4 => countCycle(19),
      I5 => countCycle(18),
      O => \secCount[11]_i_7_n_0\
    );
\secCount[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => countCycle(22),
      I1 => countCycle(23),
      I2 => countCycle(20),
      I3 => countCycle(21),
      I4 => countCycle(25),
      I5 => countCycle(24),
      O => \secCount[11]_i_8_n_0\
    );
\secCount[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => countCycle(28),
      I1 => countCycle(29),
      I2 => countCycle(26),
      I3 => countCycle(27),
      I4 => countCycle(31),
      I5 => countCycle(30),
      O => \secCount[11]_i_9_n_0\
    );
\secCount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_7,
      I1 => \slv_reg1_reg[11]\(1),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[1]_i_1_n_0\
    );
\secCount[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_6,
      I1 => \slv_reg1_reg[11]\(2),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[2]_i_1_n_0\
    );
\secCount[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_5,
      I1 => \slv_reg1_reg[11]\(3),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[3]_i_1_n_0\
    );
\secCount[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_4,
      I1 => \slv_reg1_reg[11]\(4),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[4]_i_1_n_0\
    );
\secCount[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_7\,
      I1 => \slv_reg1_reg[11]\(5),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[5]_i_1_n_0\
    );
\secCount[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_6\,
      I1 => \slv_reg1_reg[11]\(6),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[6]_i_1_n_0\
    );
\secCount[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_5\,
      I1 => \slv_reg1_reg[11]\(7),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[7]_i_1_n_0\
    );
\secCount[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_4\,
      I1 => \slv_reg1_reg[11]\(8),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[8]_i_1_n_0\
    );
\secCount[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_7\,
      I1 => \slv_reg1_reg[11]\(9),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[9]_i_1_n_0\
    );
\secCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[0]_i_1_n_0\,
      Q => secCount(0),
      R => \PWMCount[31]_i_1_n_0\
    );
\secCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[10]_i_1_n_0\,
      Q => secCount(10),
      R => \PWMCount[31]_i_1_n_0\
    );
\secCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[11]_i_2_n_0\,
      Q => secCount(11),
      R => \PWMCount[31]_i_1_n_0\
    );
\secCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[1]_i_1_n_0\,
      Q => secCount(1),
      R => \PWMCount[31]_i_1_n_0\
    );
\secCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[2]_i_1_n_0\,
      Q => secCount(2),
      R => \PWMCount[31]_i_1_n_0\
    );
\secCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[3]_i_1_n_0\,
      Q => secCount(3),
      R => \PWMCount[31]_i_1_n_0\
    );
\secCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[4]_i_1_n_0\,
      Q => secCount(4),
      R => \PWMCount[31]_i_1_n_0\
    );
\secCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[5]_i_1_n_0\,
      Q => secCount(5),
      R => \PWMCount[31]_i_1_n_0\
    );
\secCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[6]_i_1_n_0\,
      Q => secCount(6),
      R => \PWMCount[31]_i_1_n_0\
    );
\secCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[7]_i_1_n_0\,
      Q => secCount(7),
      R => \PWMCount[31]_i_1_n_0\
    );
\secCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[8]_i_1_n_0\,
      Q => secCount(8),
      R => \PWMCount[31]_i_1_n_0\
    );
\secCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[9]_i_1_n_0\,
      Q => secCount(9),
      R => \PWMCount[31]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_0 is
  port (
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_0 : entity is "pwmTop";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_0 is
  signal \FSM_sequential_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9__5_n_0\ : STD_LOGIC;
  signal PWMCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PWMCount[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \PWMCount[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \PWMCount[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \countCycle[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[0]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[10]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[11]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[12]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[13]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[14]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[15]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[16]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[17]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[18]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[19]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[1]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[20]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[21]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[22]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[23]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[24]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[25]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[26]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[27]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[28]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[29]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[2]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[30]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[31]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[3]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[4]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[5]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[6]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[7]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[8]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[9]\ : STD_LOGIC;
  signal \highCount_carry__0_n_0\ : STD_LOGIC;
  signal \highCount_carry__0_n_1\ : STD_LOGIC;
  signal \highCount_carry__0_n_2\ : STD_LOGIC;
  signal \highCount_carry__0_n_3\ : STD_LOGIC;
  signal \highCount_carry__0_n_4\ : STD_LOGIC;
  signal \highCount_carry__0_n_5\ : STD_LOGIC;
  signal \highCount_carry__0_n_6\ : STD_LOGIC;
  signal \highCount_carry__0_n_7\ : STD_LOGIC;
  signal \highCount_carry__1_n_0\ : STD_LOGIC;
  signal \highCount_carry__1_n_1\ : STD_LOGIC;
  signal \highCount_carry__1_n_2\ : STD_LOGIC;
  signal \highCount_carry__1_n_3\ : STD_LOGIC;
  signal \highCount_carry__1_n_4\ : STD_LOGIC;
  signal \highCount_carry__1_n_5\ : STD_LOGIC;
  signal \highCount_carry__1_n_6\ : STD_LOGIC;
  signal \highCount_carry__1_n_7\ : STD_LOGIC;
  signal \highCount_carry__2_n_0\ : STD_LOGIC;
  signal \highCount_carry__2_n_1\ : STD_LOGIC;
  signal \highCount_carry__2_n_2\ : STD_LOGIC;
  signal \highCount_carry__2_n_3\ : STD_LOGIC;
  signal \highCount_carry__2_n_4\ : STD_LOGIC;
  signal \highCount_carry__2_n_5\ : STD_LOGIC;
  signal \highCount_carry__2_n_6\ : STD_LOGIC;
  signal \highCount_carry__2_n_7\ : STD_LOGIC;
  signal \highCount_carry__3_n_0\ : STD_LOGIC;
  signal \highCount_carry__3_n_1\ : STD_LOGIC;
  signal \highCount_carry__3_n_2\ : STD_LOGIC;
  signal \highCount_carry__3_n_3\ : STD_LOGIC;
  signal \highCount_carry__3_n_4\ : STD_LOGIC;
  signal \highCount_carry__3_n_5\ : STD_LOGIC;
  signal \highCount_carry__3_n_6\ : STD_LOGIC;
  signal \highCount_carry__3_n_7\ : STD_LOGIC;
  signal \highCount_carry__4_n_0\ : STD_LOGIC;
  signal \highCount_carry__4_n_1\ : STD_LOGIC;
  signal \highCount_carry__4_n_2\ : STD_LOGIC;
  signal \highCount_carry__4_n_3\ : STD_LOGIC;
  signal \highCount_carry__4_n_4\ : STD_LOGIC;
  signal \highCount_carry__4_n_5\ : STD_LOGIC;
  signal \highCount_carry__4_n_6\ : STD_LOGIC;
  signal \highCount_carry__4_n_7\ : STD_LOGIC;
  signal \highCount_carry__5_n_0\ : STD_LOGIC;
  signal \highCount_carry__5_n_1\ : STD_LOGIC;
  signal \highCount_carry__5_n_2\ : STD_LOGIC;
  signal \highCount_carry__5_n_3\ : STD_LOGIC;
  signal \highCount_carry__5_n_4\ : STD_LOGIC;
  signal \highCount_carry__5_n_5\ : STD_LOGIC;
  signal \highCount_carry__5_n_6\ : STD_LOGIC;
  signal \highCount_carry__5_n_7\ : STD_LOGIC;
  signal \highCount_carry__6_n_1\ : STD_LOGIC;
  signal \highCount_carry__6_n_2\ : STD_LOGIC;
  signal \highCount_carry__6_n_3\ : STD_LOGIC;
  signal \highCount_carry__6_n_4\ : STD_LOGIC;
  signal \highCount_carry__6_n_5\ : STD_LOGIC;
  signal \highCount_carry__6_n_6\ : STD_LOGIC;
  signal \highCount_carry__6_n_7\ : STD_LOGIC;
  signal highCount_carry_n_0 : STD_LOGIC;
  signal highCount_carry_n_1 : STD_LOGIC;
  signal highCount_carry_n_2 : STD_LOGIC;
  signal highCount_carry_n_3 : STD_LOGIC;
  signal highCount_carry_n_4 : STD_LOGIC;
  signal highCount_carry_n_5 : STD_LOGIC;
  signal highCount_carry_n_6 : STD_LOGIC;
  signal highCount_carry_n_7 : STD_LOGIC;
  signal nextCountCycle : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal nextCountCycle0_carry_n_0 : STD_LOGIC;
  signal nextCountCycle0_carry_n_1 : STD_LOGIC;
  signal nextCountCycle0_carry_n_2 : STD_LOGIC;
  signal nextCountCycle0_carry_n_3 : STD_LOGIC;
  signal nextCountCycle0_carry_n_4 : STD_LOGIC;
  signal nextCountCycle0_carry_n_5 : STD_LOGIC;
  signal nextCountCycle0_carry_n_6 : STD_LOGIC;
  signal nextCountCycle0_carry_n_7 : STD_LOGIC;
  signal nextPWMCount : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_4__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal nextPWMCount0_carry_n_0 : STD_LOGIC;
  signal nextPWMCount0_carry_n_1 : STD_LOGIC;
  signal nextPWMCount0_carry_n_2 : STD_LOGIC;
  signal nextPWMCount0_carry_n_3 : STD_LOGIC;
  signal nextPWMCount0_carry_n_4 : STD_LOGIC;
  signal nextPWMCount0_carry_n_5 : STD_LOGIC;
  signal nextPWMCount0_carry_n_6 : STD_LOGIC;
  signal nextPWMCount0_carry_n_7 : STD_LOGIC;
  signal nextSecCount : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal nextSecCount0_carry_n_0 : STD_LOGIC;
  signal nextSecCount0_carry_n_1 : STD_LOGIC;
  signal nextSecCount0_carry_n_2 : STD_LOGIC;
  signal nextSecCount0_carry_n_3 : STD_LOGIC;
  signal nextSecCount0_carry_n_4 : STD_LOGIC;
  signal nextSecCount0_carry_n_5 : STD_LOGIC;
  signal nextSecCount0_carry_n_6 : STD_LOGIC;
  signal nextSecCount0_carry_n_7 : STD_LOGIC;
  signal \pwm__n_0\ : STD_LOGIC;
  signal \pwm__n_1\ : STD_LOGIC;
  signal \pwm__n_10\ : STD_LOGIC;
  signal \pwm__n_11\ : STD_LOGIC;
  signal \pwm__n_12\ : STD_LOGIC;
  signal \pwm__n_13\ : STD_LOGIC;
  signal \pwm__n_14\ : STD_LOGIC;
  signal \pwm__n_15\ : STD_LOGIC;
  signal \pwm__n_16\ : STD_LOGIC;
  signal \pwm__n_17\ : STD_LOGIC;
  signal \pwm__n_18\ : STD_LOGIC;
  signal \pwm__n_19\ : STD_LOGIC;
  signal \pwm__n_2\ : STD_LOGIC;
  signal \pwm__n_20\ : STD_LOGIC;
  signal \pwm__n_21\ : STD_LOGIC;
  signal \pwm__n_22\ : STD_LOGIC;
  signal \pwm__n_23\ : STD_LOGIC;
  signal \pwm__n_24\ : STD_LOGIC;
  signal \pwm__n_25\ : STD_LOGIC;
  signal \pwm__n_26\ : STD_LOGIC;
  signal \pwm__n_27\ : STD_LOGIC;
  signal \pwm__n_28\ : STD_LOGIC;
  signal \pwm__n_29\ : STD_LOGIC;
  signal \pwm__n_3\ : STD_LOGIC;
  signal \pwm__n_30\ : STD_LOGIC;
  signal \pwm__n_31\ : STD_LOGIC;
  signal \pwm__n_32\ : STD_LOGIC;
  signal \pwm__n_33\ : STD_LOGIC;
  signal \pwm__n_34\ : STD_LOGIC;
  signal \pwm__n_4\ : STD_LOGIC;
  signal \pwm__n_5\ : STD_LOGIC;
  signal \pwm__n_6\ : STD_LOGIC;
  signal \pwm__n_7\ : STD_LOGIC;
  signal \pwm__n_8\ : STD_LOGIC;
  signal \pwm__n_9\ : STD_LOGIC;
  signal \secCount[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \secCount[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \secCount[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \secCount[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \secCount[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \secCount[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \secCount[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \secCount[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \secCount[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \secCount[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \secCount[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \secCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal \NLW_highCount_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextSecCount0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
begin
\FSM_sequential_state[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      O => \FSM_sequential_state[0]_i_2__0_n_0\
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3__0_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => \FSM_sequential_state[1]_i_2__0_n_0\
    );
\FSM_sequential_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_10__5_n_0\,
      I1 => \FSM_sequential_state[2]_i_11__5_n_0\,
      I2 => \FSM_sequential_state[2]_i_9__5_n_0\,
      I3 => \FSM_sequential_state[2]_i_8__5_n_0\,
      I4 => \FSM_sequential_state[1]_i_4__0_n_0\,
      I5 => \FSM_sequential_state[2]_i_7__5_n_0\,
      O => \FSM_sequential_state[1]_i_3__0_n_0\
    );
\FSM_sequential_state[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => PWMCount(0),
      I1 => state(1),
      I2 => PWMCount(1),
      I3 => state(2),
      I4 => state(0),
      O => \FSM_sequential_state[1]_i_4__0_n_0\
    );
\FSM_sequential_state[2]_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(22),
      I1 => PWMCount(23),
      I2 => PWMCount(20),
      I3 => PWMCount(21),
      I4 => PWMCount(25),
      I5 => PWMCount(24),
      O => \FSM_sequential_state[2]_i_10__5_n_0\
    );
\FSM_sequential_state[2]_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(28),
      I1 => PWMCount(29),
      I2 => PWMCount(26),
      I3 => PWMCount(27),
      I4 => PWMCount(31),
      I5 => PWMCount(30),
      O => \FSM_sequential_state[2]_i_11__5_n_0\
    );
\FSM_sequential_state[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      O => \FSM_sequential_state[2]_i_3__0_n_0\
    );
\FSM_sequential_state[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_6__0_n_0\,
      I1 => \FSM_sequential_state[2]_i_7__5_n_0\,
      I2 => \FSM_sequential_state[2]_i_8__5_n_0\,
      I3 => \FSM_sequential_state[2]_i_9__5_n_0\,
      I4 => \FSM_sequential_state[2]_i_10__5_n_0\,
      I5 => \FSM_sequential_state[2]_i_11__5_n_0\,
      O => \FSM_sequential_state[2]_i_5__0_n_0\
    );
\FSM_sequential_state[2]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(0),
      I1 => PWMCount(1),
      O => \FSM_sequential_state[2]_i_6__0_n_0\
    );
\FSM_sequential_state[2]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(4),
      I1 => PWMCount(5),
      I2 => PWMCount(2),
      I3 => PWMCount(3),
      I4 => PWMCount(7),
      I5 => PWMCount(6),
      O => \FSM_sequential_state[2]_i_7__5_n_0\
    );
\FSM_sequential_state[2]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(10),
      I1 => PWMCount(11),
      I2 => PWMCount(8),
      I3 => PWMCount(9),
      I4 => PWMCount(13),
      I5 => PWMCount(12),
      O => \FSM_sequential_state[2]_i_8__5_n_0\
    );
\FSM_sequential_state[2]_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(16),
      I1 => PWMCount(17),
      I2 => PWMCount(14),
      I3 => PWMCount(15),
      I4 => PWMCount(19),
      I5 => PWMCount(18),
      O => \FSM_sequential_state[2]_i_9__5_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_34\,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_33\,
      Q => state(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_32\,
      Q => state(2),
      R => '0'
    );
\PWMCount[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => PWMCount(0),
      I1 => Q(0),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[0]_i_1__0_n_0\
    );
\PWMCount[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_6\,
      I1 => Q(10),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[10]_i_1__0_n_0\
    );
\PWMCount[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_5\,
      I1 => Q(11),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[11]_i_1__0_n_0\
    );
\PWMCount[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_4\,
      I1 => Q(12),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[12]_i_1__0_n_0\
    );
\PWMCount[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_7\,
      I1 => Q(13),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[13]_i_1__0_n_0\
    );
\PWMCount[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_6\,
      I1 => Q(14),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[14]_i_1__0_n_0\
    );
\PWMCount[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_5\,
      I1 => Q(15),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[15]_i_1__0_n_0\
    );
\PWMCount[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_4\,
      I1 => Q(16),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[16]_i_1__0_n_0\
    );
\PWMCount[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_7\,
      I1 => Q(17),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[17]_i_1__0_n_0\
    );
\PWMCount[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_6\,
      I1 => Q(18),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[18]_i_1__0_n_0\
    );
\PWMCount[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_5\,
      I1 => Q(19),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[19]_i_1__0_n_0\
    );
\PWMCount[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_7,
      I1 => Q(1),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[1]_i_1__0_n_0\
    );
\PWMCount[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_4\,
      I1 => Q(20),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[20]_i_1__0_n_0\
    );
\PWMCount[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_7\,
      I1 => Q(21),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[21]_i_1__0_n_0\
    );
\PWMCount[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_6\,
      I1 => Q(22),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[22]_i_1__0_n_0\
    );
\PWMCount[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_5\,
      I1 => Q(23),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[23]_i_1__0_n_0\
    );
\PWMCount[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_4\,
      I1 => Q(24),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[24]_i_1__0_n_0\
    );
\PWMCount[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_7\,
      I1 => Q(25),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[25]_i_1__0_n_0\
    );
\PWMCount[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_6\,
      I1 => Q(26),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[26]_i_1__0_n_0\
    );
\PWMCount[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_5\,
      I1 => Q(27),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[27]_i_1__0_n_0\
    );
\PWMCount[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_4\,
      I1 => Q(28),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[28]_i_1__0_n_0\
    );
\PWMCount[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_7\,
      I1 => Q(29),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[29]_i_1__0_n_0\
    );
\PWMCount[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_6,
      I1 => Q(2),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[2]_i_1__0_n_0\
    );
\PWMCount[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_6\,
      I1 => Q(30),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[30]_i_1__0_n_0\
    );
\PWMCount[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg[1]\(0),
      I1 => s00_axi_aresetn,
      O => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => nextPWMCount
    );
\PWMCount[31]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_5\,
      I1 => Q(31),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[31]_i_3__0_n_0\
    );
\PWMCount[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_5,
      I1 => Q(3),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[3]_i_1__0_n_0\
    );
\PWMCount[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_4,
      I1 => Q(4),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[4]_i_1__0_n_0\
    );
\PWMCount[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_7\,
      I1 => Q(5),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[5]_i_1__0_n_0\
    );
\PWMCount[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_6\,
      I1 => Q(6),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[6]_i_1__0_n_0\
    );
\PWMCount[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_5\,
      I1 => Q(7),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[7]_i_1__0_n_0\
    );
\PWMCount[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_4\,
      I1 => Q(8),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[8]_i_1__0_n_0\
    );
\PWMCount[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_7\,
      I1 => Q(9),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[9]_i_1__0_n_0\
    );
\PWMCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[0]_i_1__0_n_0\,
      Q => PWMCount(0),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[10]_i_1__0_n_0\,
      Q => PWMCount(10),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[11]_i_1__0_n_0\,
      Q => PWMCount(11),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[12]_i_1__0_n_0\,
      Q => PWMCount(12),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[13]_i_1__0_n_0\,
      Q => PWMCount(13),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[14]_i_1__0_n_0\,
      Q => PWMCount(14),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[15]_i_1__0_n_0\,
      Q => PWMCount(15),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[16]_i_1__0_n_0\,
      Q => PWMCount(16),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[17]_i_1__0_n_0\,
      Q => PWMCount(17),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[18]_i_1__0_n_0\,
      Q => PWMCount(18),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[19]_i_1__0_n_0\,
      Q => PWMCount(19),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[1]_i_1__0_n_0\,
      Q => PWMCount(1),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[20]_i_1__0_n_0\,
      Q => PWMCount(20),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[21]_i_1__0_n_0\,
      Q => PWMCount(21),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[22]_i_1__0_n_0\,
      Q => PWMCount(22),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[23]_i_1__0_n_0\,
      Q => PWMCount(23),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[24]_i_1__0_n_0\,
      Q => PWMCount(24),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[25]_i_1__0_n_0\,
      Q => PWMCount(25),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[26]_i_1__0_n_0\,
      Q => PWMCount(26),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[27]_i_1__0_n_0\,
      Q => PWMCount(27),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[28]_i_1__0_n_0\,
      Q => PWMCount(28),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[29]_i_1__0_n_0\,
      Q => PWMCount(29),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[2]_i_1__0_n_0\,
      Q => PWMCount(2),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[30]_i_1__0_n_0\,
      Q => PWMCount(30),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[31]_i_3__0_n_0\,
      Q => PWMCount(31),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[3]_i_1__0_n_0\,
      Q => PWMCount(3),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[4]_i_1__0_n_0\,
      Q => PWMCount(4),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[5]_i_1__0_n_0\,
      Q => PWMCount(5),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[6]_i_1__0_n_0\,
      Q => PWMCount(6),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[7]_i_1__0_n_0\,
      Q => PWMCount(7),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[8]_i_1__0_n_0\,
      Q => PWMCount(8),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\PWMCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[9]_i_1__0_n_0\,
      Q => PWMCount(9),
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => state(2),
      I1 => \countCycle_reg_n_0_[0]\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[0]_i_1__0_n_0\
    );
\countCycle[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_6\,
      O => \countCycle[10]_i_1__0_n_0\
    );
\countCycle[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_5\,
      O => \countCycle[11]_i_1__0_n_0\
    );
\countCycle[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__1_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[12]_i_1__0_n_0\
    );
\countCycle[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_7\,
      O => \countCycle[13]_i_1__0_n_0\
    );
\countCycle[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_6\,
      O => \countCycle[14]_i_1__0_n_0\
    );
\countCycle[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[15]_i_1__0_n_0\
    );
\countCycle[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[16]_i_1__0_n_0\
    );
\countCycle[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[17]_i_1__0_n_0\
    );
\countCycle[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[18]_i_1__0_n_0\
    );
\countCycle[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__3_n_5\,
      O => \countCycle[19]_i_1__0_n_0\
    );
\countCycle[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_7,
      O => \countCycle[1]_i_1__0_n_0\
    );
\countCycle[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[20]_i_1__0_n_0\
    );
\countCycle[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[21]_i_1__0_n_0\
    );
\countCycle[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[22]_i_1__0_n_0\
    );
\countCycle[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[23]_i_1__0_n_0\
    );
\countCycle[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__4_n_4\,
      O => \countCycle[24]_i_1__0_n_0\
    );
\countCycle[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_7\,
      O => \countCycle[25]_i_1__0_n_0\
    );
\countCycle[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__5_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[26]_i_1__0_n_0\
    );
\countCycle[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_5\,
      O => \countCycle[27]_i_1__0_n_0\
    );
\countCycle[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_4\,
      O => \countCycle[28]_i_1__0_n_0\
    );
\countCycle[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_7\,
      O => \countCycle[29]_i_1__0_n_0\
    );
\countCycle[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_6,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[2]_i_1__0_n_0\
    );
\countCycle[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_6\,
      O => \countCycle[30]_i_1__0_n_0\
    );
\countCycle[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF41"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => \countCycle[31]_i_3__0_n_0\,
      O => nextCountCycle
    );
\countCycle[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_5\,
      O => \countCycle[31]_i_2__0_n_0\
    );
\countCycle[31]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \countCycle[31]_i_4__0_n_0\,
      I3 => \countCycle[31]_i_5__0_n_0\,
      O => \countCycle[31]_i_3__0_n_0\
    );
\countCycle[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      I1 => \secCount_reg_n_0_[9]\,
      I2 => \secCount_reg_n_0_[11]\,
      I3 => \secCount_reg_n_0_[6]\,
      I4 => \secCount_reg_n_0_[7]\,
      I5 => \secCount_reg_n_0_[8]\,
      O => \countCycle[31]_i_4__0_n_0\
    );
\countCycle[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      I1 => \secCount_reg_n_0_[3]\,
      I2 => \secCount_reg_n_0_[4]\,
      I3 => \secCount_reg_n_0_[0]\,
      I4 => \secCount_reg_n_0_[1]\,
      I5 => \secCount_reg_n_0_[2]\,
      O => \countCycle[31]_i_5__0_n_0\
    );
\countCycle[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_5,
      O => \countCycle[3]_i_1__0_n_0\
    );
\countCycle[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_4,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[4]_i_1__0_n_0\
    );
\countCycle[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_7\,
      O => \countCycle[5]_i_1__0_n_0\
    );
\countCycle[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[6]_i_1__0_n_0\
    );
\countCycle[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[7]_i_1__0_n_0\
    );
\countCycle[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_4\,
      O => \countCycle[8]_i_1__0_n_0\
    );
\countCycle[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_7\,
      O => \countCycle[9]_i_1__0_n_0\
    );
\countCycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[0]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[10]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[11]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[12]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[12]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[13]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[13]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[14]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[14]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[15]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[15]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[16]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[16]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[17]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[17]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[18]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[18]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[19]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[19]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[1]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[20]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[20]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[21]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[21]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[22]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[22]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[23]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[23]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[24]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[24]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[25]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[25]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[26]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[26]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[27]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[27]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[28]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[28]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[29]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[29]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[2]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[30]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[30]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[31]_i_2__0_n_0\,
      Q => \countCycle_reg_n_0_[31]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[3]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[4]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[5]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[6]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[7]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[8]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\countCycle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[9]_i_1__0_n_0\,
      Q => \countCycle_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
highCount_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => highCount_carry_n_0,
      CO(2) => highCount_carry_n_1,
      CO(1) => highCount_carry_n_2,
      CO(0) => highCount_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => highCount_carry_n_4,
      O(2) => highCount_carry_n_5,
      O(1) => highCount_carry_n_6,
      O(0) => highCount_carry_n_7,
      S(3) => \pwm__n_4\,
      S(2) => \pwm__n_5\,
      S(1) => \pwm__n_6\,
      S(0) => \pwm__n_7\
    );
\highCount_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => highCount_carry_n_0,
      CO(3) => \highCount_carry__0_n_0\,
      CO(2) => \highCount_carry__0_n_1\,
      CO(1) => \highCount_carry__0_n_2\,
      CO(0) => \highCount_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \highCount_carry__0_n_4\,
      O(2) => \highCount_carry__0_n_5\,
      O(1) => \highCount_carry__0_n_6\,
      O(0) => \highCount_carry__0_n_7\,
      S(3) => \pwm__n_8\,
      S(2) => \pwm__n_9\,
      S(1) => \pwm__n_10\,
      S(0) => \pwm__n_11\
    );
\highCount_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__0_n_0\,
      CO(3) => \highCount_carry__1_n_0\,
      CO(2) => \highCount_carry__1_n_1\,
      CO(1) => \highCount_carry__1_n_2\,
      CO(0) => \highCount_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \highCount_carry__1_n_4\,
      O(2) => \highCount_carry__1_n_5\,
      O(1) => \highCount_carry__1_n_6\,
      O(0) => \highCount_carry__1_n_7\,
      S(3) => \pwm__n_12\,
      S(2) => \pwm__n_13\,
      S(1) => \pwm__n_14\,
      S(0) => \pwm__n_15\
    );
\highCount_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__1_n_0\,
      CO(3) => \highCount_carry__2_n_0\,
      CO(2) => \highCount_carry__2_n_1\,
      CO(1) => \highCount_carry__2_n_2\,
      CO(0) => \highCount_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \highCount_carry__2_n_4\,
      O(2) => \highCount_carry__2_n_5\,
      O(1) => \highCount_carry__2_n_6\,
      O(0) => \highCount_carry__2_n_7\,
      S(3) => \pwm__n_16\,
      S(2) => \pwm__n_17\,
      S(1) => \pwm__n_18\,
      S(0) => \pwm__n_19\
    );
\highCount_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__2_n_0\,
      CO(3) => \highCount_carry__3_n_0\,
      CO(2) => \highCount_carry__3_n_1\,
      CO(1) => \highCount_carry__3_n_2\,
      CO(0) => \highCount_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \highCount_carry__3_n_4\,
      O(2) => \highCount_carry__3_n_5\,
      O(1) => \highCount_carry__3_n_6\,
      O(0) => \highCount_carry__3_n_7\,
      S(3) => \pwm__n_20\,
      S(2) => \pwm__n_21\,
      S(1) => \pwm__n_22\,
      S(0) => \pwm__n_23\
    );
\highCount_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__3_n_0\,
      CO(3) => \highCount_carry__4_n_0\,
      CO(2) => \highCount_carry__4_n_1\,
      CO(1) => \highCount_carry__4_n_2\,
      CO(0) => \highCount_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3) => \highCount_carry__4_n_4\,
      O(2) => \highCount_carry__4_n_5\,
      O(1) => \highCount_carry__4_n_6\,
      O(0) => \highCount_carry__4_n_7\,
      S(3) => \pwm__n_24\,
      S(2) => \pwm__n_25\,
      S(1) => \pwm__n_26\,
      S(0) => \pwm__n_27\
    );
\highCount_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__4_n_0\,
      CO(3) => \highCount_carry__5_n_0\,
      CO(2) => \highCount_carry__5_n_1\,
      CO(1) => \highCount_carry__5_n_2\,
      CO(0) => \highCount_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3) => \highCount_carry__5_n_4\,
      O(2) => \highCount_carry__5_n_5\,
      O(1) => \highCount_carry__5_n_6\,
      O(0) => \highCount_carry__5_n_7\,
      S(3) => \pwm__n_28\,
      S(2) => \pwm__n_29\,
      S(1) => \pwm__n_30\,
      S(0) => \pwm__n_31\
    );
\highCount_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__5_n_0\,
      CO(3) => \NLW_highCount_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \highCount_carry__6_n_1\,
      CO(1) => \highCount_carry__6_n_2\,
      CO(0) => \highCount_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(30 downto 28),
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\
    );
nextCountCycle0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextCountCycle0_carry_n_0,
      CO(2) => nextCountCycle0_carry_n_1,
      CO(1) => nextCountCycle0_carry_n_2,
      CO(0) => nextCountCycle0_carry_n_3,
      CYINIT => \countCycle_reg_n_0_[0]\,
      DI(3) => \countCycle_reg_n_0_[4]\,
      DI(2) => \countCycle_reg_n_0_[3]\,
      DI(1) => \countCycle_reg_n_0_[2]\,
      DI(0) => \countCycle_reg_n_0_[1]\,
      O(3) => nextCountCycle0_carry_n_4,
      O(2) => nextCountCycle0_carry_n_5,
      O(1) => nextCountCycle0_carry_n_6,
      O(0) => nextCountCycle0_carry_n_7,
      S(3) => \nextCountCycle0_carry_i_1__0_n_0\,
      S(2) => \nextCountCycle0_carry_i_2__0_n_0\,
      S(1) => \nextCountCycle0_carry_i_3__0_n_0\,
      S(0) => \nextCountCycle0_carry_i_4__0_n_0\
    );
\nextCountCycle0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextCountCycle0_carry_n_0,
      CO(3) => \nextCountCycle0_carry__0_n_0\,
      CO(2) => \nextCountCycle0_carry__0_n_1\,
      CO(1) => \nextCountCycle0_carry__0_n_2\,
      CO(0) => \nextCountCycle0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[8]\,
      DI(2) => \countCycle_reg_n_0_[7]\,
      DI(1) => \countCycle_reg_n_0_[6]\,
      DI(0) => \countCycle_reg_n_0_[5]\,
      O(3) => \nextCountCycle0_carry__0_n_4\,
      O(2) => \nextCountCycle0_carry__0_n_5\,
      O(1) => \nextCountCycle0_carry__0_n_6\,
      O(0) => \nextCountCycle0_carry__0_n_7\,
      S(3) => \nextCountCycle0_carry__0_i_1__0_n_0\,
      S(2) => \nextCountCycle0_carry__0_i_2__0_n_0\,
      S(1) => \nextCountCycle0_carry__0_i_3__0_n_0\,
      S(0) => \nextCountCycle0_carry__0_i_4__0_n_0\
    );
\nextCountCycle0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[8]\,
      O => \nextCountCycle0_carry__0_i_1__0_n_0\
    );
\nextCountCycle0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[7]\,
      O => \nextCountCycle0_carry__0_i_2__0_n_0\
    );
\nextCountCycle0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[6]\,
      O => \nextCountCycle0_carry__0_i_3__0_n_0\
    );
\nextCountCycle0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[5]\,
      O => \nextCountCycle0_carry__0_i_4__0_n_0\
    );
\nextCountCycle0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__0_n_0\,
      CO(3) => \nextCountCycle0_carry__1_n_0\,
      CO(2) => \nextCountCycle0_carry__1_n_1\,
      CO(1) => \nextCountCycle0_carry__1_n_2\,
      CO(0) => \nextCountCycle0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[12]\,
      DI(2) => \countCycle_reg_n_0_[11]\,
      DI(1) => \countCycle_reg_n_0_[10]\,
      DI(0) => \countCycle_reg_n_0_[9]\,
      O(3) => \nextCountCycle0_carry__1_n_4\,
      O(2) => \nextCountCycle0_carry__1_n_5\,
      O(1) => \nextCountCycle0_carry__1_n_6\,
      O(0) => \nextCountCycle0_carry__1_n_7\,
      S(3) => \nextCountCycle0_carry__1_i_1__0_n_0\,
      S(2) => \nextCountCycle0_carry__1_i_2__0_n_0\,
      S(1) => \nextCountCycle0_carry__1_i_3__0_n_0\,
      S(0) => \nextCountCycle0_carry__1_i_4__0_n_0\
    );
\nextCountCycle0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[12]\,
      O => \nextCountCycle0_carry__1_i_1__0_n_0\
    );
\nextCountCycle0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[11]\,
      O => \nextCountCycle0_carry__1_i_2__0_n_0\
    );
\nextCountCycle0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      O => \nextCountCycle0_carry__1_i_3__0_n_0\
    );
\nextCountCycle0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[9]\,
      O => \nextCountCycle0_carry__1_i_4__0_n_0\
    );
\nextCountCycle0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__1_n_0\,
      CO(3) => \nextCountCycle0_carry__2_n_0\,
      CO(2) => \nextCountCycle0_carry__2_n_1\,
      CO(1) => \nextCountCycle0_carry__2_n_2\,
      CO(0) => \nextCountCycle0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[16]\,
      DI(2) => \countCycle_reg_n_0_[15]\,
      DI(1) => \countCycle_reg_n_0_[14]\,
      DI(0) => \countCycle_reg_n_0_[13]\,
      O(3) => \nextCountCycle0_carry__2_n_4\,
      O(2) => \nextCountCycle0_carry__2_n_5\,
      O(1) => \nextCountCycle0_carry__2_n_6\,
      O(0) => \nextCountCycle0_carry__2_n_7\,
      S(3) => \nextCountCycle0_carry__2_i_1__0_n_0\,
      S(2) => \nextCountCycle0_carry__2_i_2__0_n_0\,
      S(1) => \nextCountCycle0_carry__2_i_3__0_n_0\,
      S(0) => \nextCountCycle0_carry__2_i_4__0_n_0\
    );
\nextCountCycle0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      O => \nextCountCycle0_carry__2_i_1__0_n_0\
    );
\nextCountCycle0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[15]\,
      O => \nextCountCycle0_carry__2_i_2__0_n_0\
    );
\nextCountCycle0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[14]\,
      O => \nextCountCycle0_carry__2_i_3__0_n_0\
    );
\nextCountCycle0_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[13]\,
      O => \nextCountCycle0_carry__2_i_4__0_n_0\
    );
\nextCountCycle0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__2_n_0\,
      CO(3) => \nextCountCycle0_carry__3_n_0\,
      CO(2) => \nextCountCycle0_carry__3_n_1\,
      CO(1) => \nextCountCycle0_carry__3_n_2\,
      CO(0) => \nextCountCycle0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[20]\,
      DI(2) => \countCycle_reg_n_0_[19]\,
      DI(1) => \countCycle_reg_n_0_[18]\,
      DI(0) => \countCycle_reg_n_0_[17]\,
      O(3) => \nextCountCycle0_carry__3_n_4\,
      O(2) => \nextCountCycle0_carry__3_n_5\,
      O(1) => \nextCountCycle0_carry__3_n_6\,
      O(0) => \nextCountCycle0_carry__3_n_7\,
      S(3) => \nextCountCycle0_carry__3_i_1__0_n_0\,
      S(2) => \nextCountCycle0_carry__3_i_2__0_n_0\,
      S(1) => \nextCountCycle0_carry__3_i_3__0_n_0\,
      S(0) => \nextCountCycle0_carry__3_i_4__0_n_0\
    );
\nextCountCycle0_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[20]\,
      O => \nextCountCycle0_carry__3_i_1__0_n_0\
    );
\nextCountCycle0_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[19]\,
      O => \nextCountCycle0_carry__3_i_2__0_n_0\
    );
\nextCountCycle0_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[18]\,
      O => \nextCountCycle0_carry__3_i_3__0_n_0\
    );
\nextCountCycle0_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[17]\,
      O => \nextCountCycle0_carry__3_i_4__0_n_0\
    );
\nextCountCycle0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__3_n_0\,
      CO(3) => \nextCountCycle0_carry__4_n_0\,
      CO(2) => \nextCountCycle0_carry__4_n_1\,
      CO(1) => \nextCountCycle0_carry__4_n_2\,
      CO(0) => \nextCountCycle0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[24]\,
      DI(2) => \countCycle_reg_n_0_[23]\,
      DI(1) => \countCycle_reg_n_0_[22]\,
      DI(0) => \countCycle_reg_n_0_[21]\,
      O(3) => \nextCountCycle0_carry__4_n_4\,
      O(2) => \nextCountCycle0_carry__4_n_5\,
      O(1) => \nextCountCycle0_carry__4_n_6\,
      O(0) => \nextCountCycle0_carry__4_n_7\,
      S(3) => \nextCountCycle0_carry__4_i_1__0_n_0\,
      S(2) => \nextCountCycle0_carry__4_i_2__0_n_0\,
      S(1) => \nextCountCycle0_carry__4_i_3__0_n_0\,
      S(0) => \nextCountCycle0_carry__4_i_4__0_n_0\
    );
\nextCountCycle0_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[24]\,
      O => \nextCountCycle0_carry__4_i_1__0_n_0\
    );
\nextCountCycle0_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[23]\,
      O => \nextCountCycle0_carry__4_i_2__0_n_0\
    );
\nextCountCycle0_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      O => \nextCountCycle0_carry__4_i_3__0_n_0\
    );
\nextCountCycle0_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[21]\,
      O => \nextCountCycle0_carry__4_i_4__0_n_0\
    );
\nextCountCycle0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__4_n_0\,
      CO(3) => \nextCountCycle0_carry__5_n_0\,
      CO(2) => \nextCountCycle0_carry__5_n_1\,
      CO(1) => \nextCountCycle0_carry__5_n_2\,
      CO(0) => \nextCountCycle0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[28]\,
      DI(2) => \countCycle_reg_n_0_[27]\,
      DI(1) => \countCycle_reg_n_0_[26]\,
      DI(0) => \countCycle_reg_n_0_[25]\,
      O(3) => \nextCountCycle0_carry__5_n_4\,
      O(2) => \nextCountCycle0_carry__5_n_5\,
      O(1) => \nextCountCycle0_carry__5_n_6\,
      O(0) => \nextCountCycle0_carry__5_n_7\,
      S(3) => \nextCountCycle0_carry__5_i_1__0_n_0\,
      S(2) => \nextCountCycle0_carry__5_i_2__0_n_0\,
      S(1) => \nextCountCycle0_carry__5_i_3__0_n_0\,
      S(0) => \nextCountCycle0_carry__5_i_4__0_n_0\
    );
\nextCountCycle0_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      O => \nextCountCycle0_carry__5_i_1__0_n_0\
    );
\nextCountCycle0_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[27]\,
      O => \nextCountCycle0_carry__5_i_2__0_n_0\
    );
\nextCountCycle0_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[26]\,
      O => \nextCountCycle0_carry__5_i_3__0_n_0\
    );
\nextCountCycle0_carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[25]\,
      O => \nextCountCycle0_carry__5_i_4__0_n_0\
    );
\nextCountCycle0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextCountCycle0_carry__6_n_2\,
      CO(0) => \nextCountCycle0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countCycle_reg_n_0_[30]\,
      DI(0) => \countCycle_reg_n_0_[29]\,
      O(3) => \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextCountCycle0_carry__6_n_5\,
      O(1) => \nextCountCycle0_carry__6_n_6\,
      O(0) => \nextCountCycle0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextCountCycle0_carry__6_i_1__0_n_0\,
      S(1) => \nextCountCycle0_carry__6_i_2__0_n_0\,
      S(0) => \nextCountCycle0_carry__6_i_3__0_n_0\
    );
\nextCountCycle0_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[31]\,
      O => \nextCountCycle0_carry__6_i_1__0_n_0\
    );
\nextCountCycle0_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[30]\,
      O => \nextCountCycle0_carry__6_i_2__0_n_0\
    );
\nextCountCycle0_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[29]\,
      O => \nextCountCycle0_carry__6_i_3__0_n_0\
    );
\nextCountCycle0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      O => \nextCountCycle0_carry_i_1__0_n_0\
    );
\nextCountCycle0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[3]\,
      O => \nextCountCycle0_carry_i_2__0_n_0\
    );
\nextCountCycle0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[2]\,
      O => \nextCountCycle0_carry_i_3__0_n_0\
    );
\nextCountCycle0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[1]\,
      O => \nextCountCycle0_carry_i_4__0_n_0\
    );
nextPWMCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMCount0_carry_n_0,
      CO(2) => nextPWMCount0_carry_n_1,
      CO(1) => nextPWMCount0_carry_n_2,
      CO(0) => nextPWMCount0_carry_n_3,
      CYINIT => PWMCount(0),
      DI(3 downto 0) => PWMCount(4 downto 1),
      O(3) => nextPWMCount0_carry_n_4,
      O(2) => nextPWMCount0_carry_n_5,
      O(1) => nextPWMCount0_carry_n_6,
      O(0) => nextPWMCount0_carry_n_7,
      S(3) => \nextPWMCount0_carry_i_1__5_n_0\,
      S(2) => \nextPWMCount0_carry_i_2__5_n_0\,
      S(1) => \nextPWMCount0_carry_i_3__5_n_0\,
      S(0) => \nextPWMCount0_carry_i_4__5_n_0\
    );
\nextPWMCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMCount0_carry_n_0,
      CO(3) => \nextPWMCount0_carry__0_n_0\,
      CO(2) => \nextPWMCount0_carry__0_n_1\,
      CO(1) => \nextPWMCount0_carry__0_n_2\,
      CO(0) => \nextPWMCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(8 downto 5),
      O(3) => \nextPWMCount0_carry__0_n_4\,
      O(2) => \nextPWMCount0_carry__0_n_5\,
      O(1) => \nextPWMCount0_carry__0_n_6\,
      O(0) => \nextPWMCount0_carry__0_n_7\,
      S(3) => \nextPWMCount0_carry__0_i_1__5_n_0\,
      S(2) => \nextPWMCount0_carry__0_i_2__5_n_0\,
      S(1) => \nextPWMCount0_carry__0_i_3__5_n_0\,
      S(0) => \nextPWMCount0_carry__0_i_4__5_n_0\
    );
\nextPWMCount0_carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(8),
      O => \nextPWMCount0_carry__0_i_1__5_n_0\
    );
\nextPWMCount0_carry__0_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(7),
      O => \nextPWMCount0_carry__0_i_2__5_n_0\
    );
\nextPWMCount0_carry__0_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(6),
      O => \nextPWMCount0_carry__0_i_3__5_n_0\
    );
\nextPWMCount0_carry__0_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(5),
      O => \nextPWMCount0_carry__0_i_4__5_n_0\
    );
\nextPWMCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__0_n_0\,
      CO(3) => \nextPWMCount0_carry__1_n_0\,
      CO(2) => \nextPWMCount0_carry__1_n_1\,
      CO(1) => \nextPWMCount0_carry__1_n_2\,
      CO(0) => \nextPWMCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(12 downto 9),
      O(3) => \nextPWMCount0_carry__1_n_4\,
      O(2) => \nextPWMCount0_carry__1_n_5\,
      O(1) => \nextPWMCount0_carry__1_n_6\,
      O(0) => \nextPWMCount0_carry__1_n_7\,
      S(3) => \nextPWMCount0_carry__1_i_1__5_n_0\,
      S(2) => \nextPWMCount0_carry__1_i_2__5_n_0\,
      S(1) => \nextPWMCount0_carry__1_i_3__5_n_0\,
      S(0) => \nextPWMCount0_carry__1_i_4__5_n_0\
    );
\nextPWMCount0_carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(12),
      O => \nextPWMCount0_carry__1_i_1__5_n_0\
    );
\nextPWMCount0_carry__1_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(11),
      O => \nextPWMCount0_carry__1_i_2__5_n_0\
    );
\nextPWMCount0_carry__1_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(10),
      O => \nextPWMCount0_carry__1_i_3__5_n_0\
    );
\nextPWMCount0_carry__1_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(9),
      O => \nextPWMCount0_carry__1_i_4__5_n_0\
    );
\nextPWMCount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__1_n_0\,
      CO(3) => \nextPWMCount0_carry__2_n_0\,
      CO(2) => \nextPWMCount0_carry__2_n_1\,
      CO(1) => \nextPWMCount0_carry__2_n_2\,
      CO(0) => \nextPWMCount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(16 downto 13),
      O(3) => \nextPWMCount0_carry__2_n_4\,
      O(2) => \nextPWMCount0_carry__2_n_5\,
      O(1) => \nextPWMCount0_carry__2_n_6\,
      O(0) => \nextPWMCount0_carry__2_n_7\,
      S(3) => \nextPWMCount0_carry__2_i_1__5_n_0\,
      S(2) => \nextPWMCount0_carry__2_i_2__5_n_0\,
      S(1) => \nextPWMCount0_carry__2_i_3__5_n_0\,
      S(0) => \nextPWMCount0_carry__2_i_4__5_n_0\
    );
\nextPWMCount0_carry__2_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(16),
      O => \nextPWMCount0_carry__2_i_1__5_n_0\
    );
\nextPWMCount0_carry__2_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(15),
      O => \nextPWMCount0_carry__2_i_2__5_n_0\
    );
\nextPWMCount0_carry__2_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(14),
      O => \nextPWMCount0_carry__2_i_3__5_n_0\
    );
\nextPWMCount0_carry__2_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(13),
      O => \nextPWMCount0_carry__2_i_4__5_n_0\
    );
\nextPWMCount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__2_n_0\,
      CO(3) => \nextPWMCount0_carry__3_n_0\,
      CO(2) => \nextPWMCount0_carry__3_n_1\,
      CO(1) => \nextPWMCount0_carry__3_n_2\,
      CO(0) => \nextPWMCount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(20 downto 17),
      O(3) => \nextPWMCount0_carry__3_n_4\,
      O(2) => \nextPWMCount0_carry__3_n_5\,
      O(1) => \nextPWMCount0_carry__3_n_6\,
      O(0) => \nextPWMCount0_carry__3_n_7\,
      S(3) => \nextPWMCount0_carry__3_i_1__5_n_0\,
      S(2) => \nextPWMCount0_carry__3_i_2__5_n_0\,
      S(1) => \nextPWMCount0_carry__3_i_3__5_n_0\,
      S(0) => \nextPWMCount0_carry__3_i_4__5_n_0\
    );
\nextPWMCount0_carry__3_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(20),
      O => \nextPWMCount0_carry__3_i_1__5_n_0\
    );
\nextPWMCount0_carry__3_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(19),
      O => \nextPWMCount0_carry__3_i_2__5_n_0\
    );
\nextPWMCount0_carry__3_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(18),
      O => \nextPWMCount0_carry__3_i_3__5_n_0\
    );
\nextPWMCount0_carry__3_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(17),
      O => \nextPWMCount0_carry__3_i_4__5_n_0\
    );
\nextPWMCount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__3_n_0\,
      CO(3) => \nextPWMCount0_carry__4_n_0\,
      CO(2) => \nextPWMCount0_carry__4_n_1\,
      CO(1) => \nextPWMCount0_carry__4_n_2\,
      CO(0) => \nextPWMCount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(24 downto 21),
      O(3) => \nextPWMCount0_carry__4_n_4\,
      O(2) => \nextPWMCount0_carry__4_n_5\,
      O(1) => \nextPWMCount0_carry__4_n_6\,
      O(0) => \nextPWMCount0_carry__4_n_7\,
      S(3) => \nextPWMCount0_carry__4_i_1__5_n_0\,
      S(2) => \nextPWMCount0_carry__4_i_2__5_n_0\,
      S(1) => \nextPWMCount0_carry__4_i_3__5_n_0\,
      S(0) => \nextPWMCount0_carry__4_i_4__5_n_0\
    );
\nextPWMCount0_carry__4_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(24),
      O => \nextPWMCount0_carry__4_i_1__5_n_0\
    );
\nextPWMCount0_carry__4_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(23),
      O => \nextPWMCount0_carry__4_i_2__5_n_0\
    );
\nextPWMCount0_carry__4_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(22),
      O => \nextPWMCount0_carry__4_i_3__5_n_0\
    );
\nextPWMCount0_carry__4_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(21),
      O => \nextPWMCount0_carry__4_i_4__5_n_0\
    );
\nextPWMCount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__4_n_0\,
      CO(3) => \nextPWMCount0_carry__5_n_0\,
      CO(2) => \nextPWMCount0_carry__5_n_1\,
      CO(1) => \nextPWMCount0_carry__5_n_2\,
      CO(0) => \nextPWMCount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(28 downto 25),
      O(3) => \nextPWMCount0_carry__5_n_4\,
      O(2) => \nextPWMCount0_carry__5_n_5\,
      O(1) => \nextPWMCount0_carry__5_n_6\,
      O(0) => \nextPWMCount0_carry__5_n_7\,
      S(3) => \nextPWMCount0_carry__5_i_1__5_n_0\,
      S(2) => \nextPWMCount0_carry__5_i_2__5_n_0\,
      S(1) => \nextPWMCount0_carry__5_i_3__5_n_0\,
      S(0) => \nextPWMCount0_carry__5_i_4__5_n_0\
    );
\nextPWMCount0_carry__5_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(28),
      O => \nextPWMCount0_carry__5_i_1__5_n_0\
    );
\nextPWMCount0_carry__5_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(27),
      O => \nextPWMCount0_carry__5_i_2__5_n_0\
    );
\nextPWMCount0_carry__5_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(26),
      O => \nextPWMCount0_carry__5_i_3__5_n_0\
    );
\nextPWMCount0_carry__5_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(25),
      O => \nextPWMCount0_carry__5_i_4__5_n_0\
    );
\nextPWMCount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMCount0_carry__6_n_2\,
      CO(0) => \nextPWMCount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => PWMCount(30 downto 29),
      O(3) => \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMCount0_carry__6_n_5\,
      O(1) => \nextPWMCount0_carry__6_n_6\,
      O(0) => \nextPWMCount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMCount0_carry__6_i_1__0_n_0\,
      S(1) => \nextPWMCount0_carry__6_i_2__5_n_0\,
      S(0) => \nextPWMCount0_carry__6_i_3__5_n_0\
    );
\nextPWMCount0_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(31),
      O => \nextPWMCount0_carry__6_i_1__0_n_0\
    );
\nextPWMCount0_carry__6_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(30),
      O => \nextPWMCount0_carry__6_i_2__5_n_0\
    );
\nextPWMCount0_carry__6_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(29),
      O => \nextPWMCount0_carry__6_i_3__5_n_0\
    );
\nextPWMCount0_carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(4),
      O => \nextPWMCount0_carry_i_1__5_n_0\
    );
\nextPWMCount0_carry_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(3),
      O => \nextPWMCount0_carry_i_2__5_n_0\
    );
\nextPWMCount0_carry_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(2),
      O => \nextPWMCount0_carry_i_3__5_n_0\
    );
\nextPWMCount0_carry_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(1),
      O => \nextPWMCount0_carry_i_4__5_n_0\
    );
nextSecCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextSecCount0_carry_n_0,
      CO(2) => nextSecCount0_carry_n_1,
      CO(1) => nextSecCount0_carry_n_2,
      CO(0) => nextSecCount0_carry_n_3,
      CYINIT => \secCount_reg_n_0_[0]\,
      DI(3) => \secCount_reg_n_0_[4]\,
      DI(2) => \secCount_reg_n_0_[3]\,
      DI(1) => \secCount_reg_n_0_[2]\,
      DI(0) => \secCount_reg_n_0_[1]\,
      O(3) => nextSecCount0_carry_n_4,
      O(2) => nextSecCount0_carry_n_5,
      O(1) => nextSecCount0_carry_n_6,
      O(0) => nextSecCount0_carry_n_7,
      S(3) => \nextSecCount0_carry_i_1__0_n_0\,
      S(2) => \nextSecCount0_carry_i_2__0_n_0\,
      S(1) => \nextSecCount0_carry_i_3__0_n_0\,
      S(0) => \nextSecCount0_carry_i_4__0_n_0\
    );
\nextSecCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextSecCount0_carry_n_0,
      CO(3) => \nextSecCount0_carry__0_n_0\,
      CO(2) => \nextSecCount0_carry__0_n_1\,
      CO(1) => \nextSecCount0_carry__0_n_2\,
      CO(0) => \nextSecCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \secCount_reg_n_0_[8]\,
      DI(2) => \secCount_reg_n_0_[7]\,
      DI(1) => \secCount_reg_n_0_[6]\,
      DI(0) => \secCount_reg_n_0_[5]\,
      O(3) => \nextSecCount0_carry__0_n_4\,
      O(2) => \nextSecCount0_carry__0_n_5\,
      O(1) => \nextSecCount0_carry__0_n_6\,
      O(0) => \nextSecCount0_carry__0_n_7\,
      S(3) => \nextSecCount0_carry__0_i_1__0_n_0\,
      S(2) => \nextSecCount0_carry__0_i_2__0_n_0\,
      S(1) => \nextSecCount0_carry__0_i_3__0_n_0\,
      S(0) => \nextSecCount0_carry__0_i_4__0_n_0\
    );
\nextSecCount0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[8]\,
      O => \nextSecCount0_carry__0_i_1__0_n_0\
    );
\nextSecCount0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[7]\,
      O => \nextSecCount0_carry__0_i_2__0_n_0\
    );
\nextSecCount0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[6]\,
      O => \nextSecCount0_carry__0_i_3__0_n_0\
    );
\nextSecCount0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      O => \nextSecCount0_carry__0_i_4__0_n_0\
    );
\nextSecCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextSecCount0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextSecCount0_carry__1_n_2\,
      CO(0) => \nextSecCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \secCount_reg_n_0_[10]\,
      DI(0) => \secCount_reg_n_0_[9]\,
      O(3) => \NLW_nextSecCount0_carry__1_O_UNCONNECTED\(3),
      O(2) => \nextSecCount0_carry__1_n_5\,
      O(1) => \nextSecCount0_carry__1_n_6\,
      O(0) => \nextSecCount0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \nextSecCount0_carry__1_i_1__0_n_0\,
      S(1) => \nextSecCount0_carry__1_i_2__0_n_0\,
      S(0) => \nextSecCount0_carry__1_i_3__0_n_0\
    );
\nextSecCount0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[11]\,
      O => \nextSecCount0_carry__1_i_1__0_n_0\
    );
\nextSecCount0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      O => \nextSecCount0_carry__1_i_2__0_n_0\
    );
\nextSecCount0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[9]\,
      O => \nextSecCount0_carry__1_i_3__0_n_0\
    );
\nextSecCount0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[4]\,
      O => \nextSecCount0_carry_i_1__0_n_0\
    );
\nextSecCount0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[3]\,
      O => \nextSecCount0_carry_i_2__0_n_0\
    );
\nextSecCount0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[2]\,
      O => \nextSecCount0_carry_i_3__0_n_0\
    );
\nextSecCount0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[1]\,
      O => \nextSecCount0_carry_i_4__0_n_0\
    );
\pwm_\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_12
     port map (
      \FSM_sequential_state_reg[0]\ => \pwm__n_34\,
      \FSM_sequential_state_reg[1]\ => \pwm__n_33\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[0]_i_2__0_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \countCycle[31]_i_3__0_n_0\,
      \FSM_sequential_state_reg[2]\ => \pwm__n_32\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3__0_n_0\,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state[1]_i_2__0_n_0\,
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      \PWMCount_reg[0]\ => \FSM_sequential_state[2]_i_5__0_n_0\,
      \PWMCount_reg[31]\(31 downto 0) => PWMCount(31 downto 0),
      \PWMHigh_reg[11]_0\(3) => \pwm__n_12\,
      \PWMHigh_reg[11]_0\(2) => \pwm__n_13\,
      \PWMHigh_reg[11]_0\(1) => \pwm__n_14\,
      \PWMHigh_reg[11]_0\(0) => \pwm__n_15\,
      \PWMHigh_reg[15]_0\(3) => \pwm__n_16\,
      \PWMHigh_reg[15]_0\(2) => \pwm__n_17\,
      \PWMHigh_reg[15]_0\(1) => \pwm__n_18\,
      \PWMHigh_reg[15]_0\(0) => \pwm__n_19\,
      \PWMHigh_reg[19]_0\(3) => \pwm__n_20\,
      \PWMHigh_reg[19]_0\(2) => \pwm__n_21\,
      \PWMHigh_reg[19]_0\(1) => \pwm__n_22\,
      \PWMHigh_reg[19]_0\(0) => \pwm__n_23\,
      \PWMHigh_reg[23]_0\(3) => \pwm__n_24\,
      \PWMHigh_reg[23]_0\(2) => \pwm__n_25\,
      \PWMHigh_reg[23]_0\(1) => \pwm__n_26\,
      \PWMHigh_reg[23]_0\(0) => \pwm__n_27\,
      \PWMHigh_reg[27]_0\(3) => \pwm__n_28\,
      \PWMHigh_reg[27]_0\(2) => \pwm__n_29\,
      \PWMHigh_reg[27]_0\(1) => \pwm__n_30\,
      \PWMHigh_reg[27]_0\(0) => \pwm__n_31\,
      \PWMHigh_reg[3]_0\(3) => \pwm__n_4\,
      \PWMHigh_reg[3]_0\(2) => \pwm__n_5\,
      \PWMHigh_reg[3]_0\(1) => \pwm__n_6\,
      \PWMHigh_reg[3]_0\(0) => \pwm__n_7\,
      \PWMHigh_reg[7]_0\(3) => \pwm__n_8\,
      \PWMHigh_reg[7]_0\(2) => \pwm__n_9\,
      \PWMHigh_reg[7]_0\(1) => \pwm__n_10\,
      \PWMHigh_reg[7]_0\(0) => \pwm__n_11\,
      Q(31 downto 0) => Q(31 downto 0),
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\,
      SR(0) => SR(0),
      \countCycle_reg[0]\ => \secCount[11]_i_3__0_n_0\,
      in0(2 downto 0) => state(2 downto 0),
      nextPWMCount => nextPWMCount,
      \out\(2 downto 0) => state(2 downto 0),
      pwm(0) => pwm(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[1]\(0) => \slv_reg0_reg[1]\(0),
      \slv_reg2_reg[11]\(3) => \highCount_carry__1_n_4\,
      \slv_reg2_reg[11]\(2) => \highCount_carry__1_n_5\,
      \slv_reg2_reg[11]\(1) => \highCount_carry__1_n_6\,
      \slv_reg2_reg[11]\(0) => \highCount_carry__1_n_7\,
      \slv_reg2_reg[15]\(3) => \highCount_carry__2_n_4\,
      \slv_reg2_reg[15]\(2) => \highCount_carry__2_n_5\,
      \slv_reg2_reg[15]\(1) => \highCount_carry__2_n_6\,
      \slv_reg2_reg[15]\(0) => \highCount_carry__2_n_7\,
      \slv_reg2_reg[19]\(3) => \highCount_carry__3_n_4\,
      \slv_reg2_reg[19]\(2) => \highCount_carry__3_n_5\,
      \slv_reg2_reg[19]\(1) => \highCount_carry__3_n_6\,
      \slv_reg2_reg[19]\(0) => \highCount_carry__3_n_7\,
      \slv_reg2_reg[23]\(3) => \highCount_carry__4_n_4\,
      \slv_reg2_reg[23]\(2) => \highCount_carry__4_n_5\,
      \slv_reg2_reg[23]\(1) => \highCount_carry__4_n_6\,
      \slv_reg2_reg[23]\(0) => \highCount_carry__4_n_7\,
      \slv_reg2_reg[27]\(3) => \highCount_carry__5_n_4\,
      \slv_reg2_reg[27]\(2) => \highCount_carry__5_n_5\,
      \slv_reg2_reg[27]\(1) => \highCount_carry__5_n_6\,
      \slv_reg2_reg[27]\(0) => \highCount_carry__5_n_7\,
      \slv_reg2_reg[3]\(3) => highCount_carry_n_4,
      \slv_reg2_reg[3]\(2) => highCount_carry_n_5,
      \slv_reg2_reg[3]\(1) => highCount_carry_n_6,
      \slv_reg2_reg[3]\(0) => highCount_carry_n_7,
      \slv_reg2_reg[7]\(3) => \highCount_carry__0_n_4\,
      \slv_reg2_reg[7]\(2) => \highCount_carry__0_n_5\,
      \slv_reg2_reg[7]\(1) => \highCount_carry__0_n_6\,
      \slv_reg2_reg[7]\(0) => \highCount_carry__0_n_7\
    );
\secCount[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => \secCount_reg_n_0_[0]\,
      I1 => \slv_reg1_reg[11]\(0),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[0]_i_1__0_n_0\
    );
\secCount[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_6\,
      I1 => \slv_reg1_reg[11]\(10),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[10]_i_1__0_n_0\
    );
\secCount[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0083"
    )
        port map (
      I0 => \secCount[11]_i_3__0_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => nextSecCount
    );
\secCount[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_5\,
      I1 => \slv_reg1_reg[11]\(11),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[11]_i_2__0_n_0\
    );
\secCount[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \secCount[11]_i_4__0_n_0\,
      I1 => \secCount[11]_i_5__0_n_0\,
      I2 => \secCount[11]_i_6__0_n_0\,
      I3 => \secCount[11]_i_7__0_n_0\,
      I4 => \secCount[11]_i_8__0_n_0\,
      I5 => \secCount[11]_i_9__0_n_0\,
      O => \secCount[11]_i_3__0_n_0\
    );
\secCount[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[0]\,
      I1 => \countCycle_reg_n_0_[1]\,
      O => \secCount[11]_i_4__0_n_0\
    );
\secCount[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      I1 => \countCycle_reg_n_0_[5]\,
      I2 => \countCycle_reg_n_0_[2]\,
      I3 => \countCycle_reg_n_0_[3]\,
      I4 => \countCycle_reg_n_0_[7]\,
      I5 => \countCycle_reg_n_0_[6]\,
      O => \secCount[11]_i_5__0_n_0\
    );
\secCount[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      I1 => \countCycle_reg_n_0_[11]\,
      I2 => \countCycle_reg_n_0_[8]\,
      I3 => \countCycle_reg_n_0_[9]\,
      I4 => \countCycle_reg_n_0_[13]\,
      I5 => \countCycle_reg_n_0_[12]\,
      O => \secCount[11]_i_6__0_n_0\
    );
\secCount[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      I1 => \countCycle_reg_n_0_[17]\,
      I2 => \countCycle_reg_n_0_[14]\,
      I3 => \countCycle_reg_n_0_[15]\,
      I4 => \countCycle_reg_n_0_[19]\,
      I5 => \countCycle_reg_n_0_[18]\,
      O => \secCount[11]_i_7__0_n_0\
    );
\secCount[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      I1 => \countCycle_reg_n_0_[23]\,
      I2 => \countCycle_reg_n_0_[20]\,
      I3 => \countCycle_reg_n_0_[21]\,
      I4 => \countCycle_reg_n_0_[25]\,
      I5 => \countCycle_reg_n_0_[24]\,
      O => \secCount[11]_i_8__0_n_0\
    );
\secCount[11]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      I1 => \countCycle_reg_n_0_[29]\,
      I2 => \countCycle_reg_n_0_[26]\,
      I3 => \countCycle_reg_n_0_[27]\,
      I4 => \countCycle_reg_n_0_[31]\,
      I5 => \countCycle_reg_n_0_[30]\,
      O => \secCount[11]_i_9__0_n_0\
    );
\secCount[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_7,
      I1 => \slv_reg1_reg[11]\(1),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[1]_i_1__0_n_0\
    );
\secCount[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_6,
      I1 => \slv_reg1_reg[11]\(2),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[2]_i_1__0_n_0\
    );
\secCount[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_5,
      I1 => \slv_reg1_reg[11]\(3),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[3]_i_1__0_n_0\
    );
\secCount[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_4,
      I1 => \slv_reg1_reg[11]\(4),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[4]_i_1__0_n_0\
    );
\secCount[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_7\,
      I1 => \slv_reg1_reg[11]\(5),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[5]_i_1__0_n_0\
    );
\secCount[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_6\,
      I1 => \slv_reg1_reg[11]\(6),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[6]_i_1__0_n_0\
    );
\secCount[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_5\,
      I1 => \slv_reg1_reg[11]\(7),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[7]_i_1__0_n_0\
    );
\secCount[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_4\,
      I1 => \slv_reg1_reg[11]\(8),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[8]_i_1__0_n_0\
    );
\secCount[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_7\,
      I1 => \slv_reg1_reg[11]\(9),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[9]_i_1__0_n_0\
    );
\secCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[0]_i_1__0_n_0\,
      Q => \secCount_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\secCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[10]_i_1__0_n_0\,
      Q => \secCount_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\secCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[11]_i_2__0_n_0\,
      Q => \secCount_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\secCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[1]_i_1__0_n_0\,
      Q => \secCount_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\secCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[2]_i_1__0_n_0\,
      Q => \secCount_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\secCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[3]_i_1__0_n_0\,
      Q => \secCount_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\secCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[4]_i_1__0_n_0\,
      Q => \secCount_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\secCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[5]_i_1__0_n_0\,
      Q => \secCount_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\secCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[6]_i_1__0_n_0\,
      Q => \secCount_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\secCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[7]_i_1__0_n_0\,
      Q => \secCount_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\secCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[8]_i_1__0_n_0\,
      Q => \secCount_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
\secCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[9]_i_1__0_n_0\,
      Q => \secCount_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_1 is
  port (
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_1 : entity is "pwmTop";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_1 is
  signal \FSM_sequential_state[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9__4_n_0\ : STD_LOGIC;
  signal PWMCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PWMCount[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \PWMCount[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \PWMCount[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \countCycle[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[0]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[10]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[11]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[12]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[13]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[14]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[15]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[16]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[17]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[18]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[19]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[1]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[20]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[21]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[22]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[23]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[24]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[25]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[26]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[27]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[28]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[29]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[2]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[30]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[31]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[3]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[4]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[5]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[6]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[7]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[8]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[9]\ : STD_LOGIC;
  signal \highCount_carry__0_n_0\ : STD_LOGIC;
  signal \highCount_carry__0_n_1\ : STD_LOGIC;
  signal \highCount_carry__0_n_2\ : STD_LOGIC;
  signal \highCount_carry__0_n_3\ : STD_LOGIC;
  signal \highCount_carry__0_n_4\ : STD_LOGIC;
  signal \highCount_carry__0_n_5\ : STD_LOGIC;
  signal \highCount_carry__0_n_6\ : STD_LOGIC;
  signal \highCount_carry__0_n_7\ : STD_LOGIC;
  signal \highCount_carry__1_n_0\ : STD_LOGIC;
  signal \highCount_carry__1_n_1\ : STD_LOGIC;
  signal \highCount_carry__1_n_2\ : STD_LOGIC;
  signal \highCount_carry__1_n_3\ : STD_LOGIC;
  signal \highCount_carry__1_n_4\ : STD_LOGIC;
  signal \highCount_carry__1_n_5\ : STD_LOGIC;
  signal \highCount_carry__1_n_6\ : STD_LOGIC;
  signal \highCount_carry__1_n_7\ : STD_LOGIC;
  signal \highCount_carry__2_n_0\ : STD_LOGIC;
  signal \highCount_carry__2_n_1\ : STD_LOGIC;
  signal \highCount_carry__2_n_2\ : STD_LOGIC;
  signal \highCount_carry__2_n_3\ : STD_LOGIC;
  signal \highCount_carry__2_n_4\ : STD_LOGIC;
  signal \highCount_carry__2_n_5\ : STD_LOGIC;
  signal \highCount_carry__2_n_6\ : STD_LOGIC;
  signal \highCount_carry__2_n_7\ : STD_LOGIC;
  signal \highCount_carry__3_n_0\ : STD_LOGIC;
  signal \highCount_carry__3_n_1\ : STD_LOGIC;
  signal \highCount_carry__3_n_2\ : STD_LOGIC;
  signal \highCount_carry__3_n_3\ : STD_LOGIC;
  signal \highCount_carry__3_n_4\ : STD_LOGIC;
  signal \highCount_carry__3_n_5\ : STD_LOGIC;
  signal \highCount_carry__3_n_6\ : STD_LOGIC;
  signal \highCount_carry__3_n_7\ : STD_LOGIC;
  signal \highCount_carry__4_n_0\ : STD_LOGIC;
  signal \highCount_carry__4_n_1\ : STD_LOGIC;
  signal \highCount_carry__4_n_2\ : STD_LOGIC;
  signal \highCount_carry__4_n_3\ : STD_LOGIC;
  signal \highCount_carry__4_n_4\ : STD_LOGIC;
  signal \highCount_carry__4_n_5\ : STD_LOGIC;
  signal \highCount_carry__4_n_6\ : STD_LOGIC;
  signal \highCount_carry__4_n_7\ : STD_LOGIC;
  signal \highCount_carry__5_n_0\ : STD_LOGIC;
  signal \highCount_carry__5_n_1\ : STD_LOGIC;
  signal \highCount_carry__5_n_2\ : STD_LOGIC;
  signal \highCount_carry__5_n_3\ : STD_LOGIC;
  signal \highCount_carry__5_n_4\ : STD_LOGIC;
  signal \highCount_carry__5_n_5\ : STD_LOGIC;
  signal \highCount_carry__5_n_6\ : STD_LOGIC;
  signal \highCount_carry__5_n_7\ : STD_LOGIC;
  signal \highCount_carry__6_n_1\ : STD_LOGIC;
  signal \highCount_carry__6_n_2\ : STD_LOGIC;
  signal \highCount_carry__6_n_3\ : STD_LOGIC;
  signal \highCount_carry__6_n_4\ : STD_LOGIC;
  signal \highCount_carry__6_n_5\ : STD_LOGIC;
  signal \highCount_carry__6_n_6\ : STD_LOGIC;
  signal \highCount_carry__6_n_7\ : STD_LOGIC;
  signal highCount_carry_n_0 : STD_LOGIC;
  signal highCount_carry_n_1 : STD_LOGIC;
  signal highCount_carry_n_2 : STD_LOGIC;
  signal highCount_carry_n_3 : STD_LOGIC;
  signal highCount_carry_n_4 : STD_LOGIC;
  signal highCount_carry_n_5 : STD_LOGIC;
  signal highCount_carry_n_6 : STD_LOGIC;
  signal highCount_carry_n_7 : STD_LOGIC;
  signal nextCountCycle : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal nextCountCycle0_carry_n_0 : STD_LOGIC;
  signal nextCountCycle0_carry_n_1 : STD_LOGIC;
  signal nextCountCycle0_carry_n_2 : STD_LOGIC;
  signal nextCountCycle0_carry_n_3 : STD_LOGIC;
  signal nextCountCycle0_carry_n_4 : STD_LOGIC;
  signal nextCountCycle0_carry_n_5 : STD_LOGIC;
  signal nextCountCycle0_carry_n_6 : STD_LOGIC;
  signal nextCountCycle0_carry_n_7 : STD_LOGIC;
  signal nextPWMCount : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_4__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal nextPWMCount0_carry_n_0 : STD_LOGIC;
  signal nextPWMCount0_carry_n_1 : STD_LOGIC;
  signal nextPWMCount0_carry_n_2 : STD_LOGIC;
  signal nextPWMCount0_carry_n_3 : STD_LOGIC;
  signal nextPWMCount0_carry_n_4 : STD_LOGIC;
  signal nextPWMCount0_carry_n_5 : STD_LOGIC;
  signal nextPWMCount0_carry_n_6 : STD_LOGIC;
  signal nextPWMCount0_carry_n_7 : STD_LOGIC;
  signal nextSecCount : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal nextSecCount0_carry_n_0 : STD_LOGIC;
  signal nextSecCount0_carry_n_1 : STD_LOGIC;
  signal nextSecCount0_carry_n_2 : STD_LOGIC;
  signal nextSecCount0_carry_n_3 : STD_LOGIC;
  signal nextSecCount0_carry_n_4 : STD_LOGIC;
  signal nextSecCount0_carry_n_5 : STD_LOGIC;
  signal nextSecCount0_carry_n_6 : STD_LOGIC;
  signal nextSecCount0_carry_n_7 : STD_LOGIC;
  signal \pwm__n_0\ : STD_LOGIC;
  signal \pwm__n_1\ : STD_LOGIC;
  signal \pwm__n_10\ : STD_LOGIC;
  signal \pwm__n_11\ : STD_LOGIC;
  signal \pwm__n_12\ : STD_LOGIC;
  signal \pwm__n_13\ : STD_LOGIC;
  signal \pwm__n_14\ : STD_LOGIC;
  signal \pwm__n_15\ : STD_LOGIC;
  signal \pwm__n_16\ : STD_LOGIC;
  signal \pwm__n_17\ : STD_LOGIC;
  signal \pwm__n_18\ : STD_LOGIC;
  signal \pwm__n_19\ : STD_LOGIC;
  signal \pwm__n_2\ : STD_LOGIC;
  signal \pwm__n_20\ : STD_LOGIC;
  signal \pwm__n_21\ : STD_LOGIC;
  signal \pwm__n_22\ : STD_LOGIC;
  signal \pwm__n_23\ : STD_LOGIC;
  signal \pwm__n_24\ : STD_LOGIC;
  signal \pwm__n_25\ : STD_LOGIC;
  signal \pwm__n_26\ : STD_LOGIC;
  signal \pwm__n_27\ : STD_LOGIC;
  signal \pwm__n_28\ : STD_LOGIC;
  signal \pwm__n_29\ : STD_LOGIC;
  signal \pwm__n_3\ : STD_LOGIC;
  signal \pwm__n_30\ : STD_LOGIC;
  signal \pwm__n_31\ : STD_LOGIC;
  signal \pwm__n_32\ : STD_LOGIC;
  signal \pwm__n_33\ : STD_LOGIC;
  signal \pwm__n_34\ : STD_LOGIC;
  signal \pwm__n_4\ : STD_LOGIC;
  signal \pwm__n_5\ : STD_LOGIC;
  signal \pwm__n_6\ : STD_LOGIC;
  signal \pwm__n_7\ : STD_LOGIC;
  signal \pwm__n_8\ : STD_LOGIC;
  signal \pwm__n_9\ : STD_LOGIC;
  signal \secCount[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \secCount[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_6__1_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_7__1_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_8__1_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_9__1_n_0\ : STD_LOGIC;
  signal \secCount[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \secCount[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \secCount[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \secCount[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \secCount[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \secCount[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \secCount[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \secCount[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \secCount[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \secCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal \NLW_highCount_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextSecCount0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
begin
\FSM_sequential_state[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      O => \FSM_sequential_state[0]_i_2__1_n_0\
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3__1_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => \FSM_sequential_state[1]_i_2__1_n_0\
    );
\FSM_sequential_state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_10__4_n_0\,
      I1 => \FSM_sequential_state[2]_i_11__4_n_0\,
      I2 => \FSM_sequential_state[2]_i_9__4_n_0\,
      I3 => \FSM_sequential_state[2]_i_8__4_n_0\,
      I4 => \FSM_sequential_state[1]_i_4__1_n_0\,
      I5 => \FSM_sequential_state[2]_i_7__4_n_0\,
      O => \FSM_sequential_state[1]_i_3__1_n_0\
    );
\FSM_sequential_state[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => PWMCount(0),
      I1 => state(1),
      I2 => PWMCount(1),
      I3 => state(2),
      I4 => state(0),
      O => \FSM_sequential_state[1]_i_4__1_n_0\
    );
\FSM_sequential_state[2]_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(22),
      I1 => PWMCount(23),
      I2 => PWMCount(20),
      I3 => PWMCount(21),
      I4 => PWMCount(25),
      I5 => PWMCount(24),
      O => \FSM_sequential_state[2]_i_10__4_n_0\
    );
\FSM_sequential_state[2]_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(28),
      I1 => PWMCount(29),
      I2 => PWMCount(26),
      I3 => PWMCount(27),
      I4 => PWMCount(31),
      I5 => PWMCount(30),
      O => \FSM_sequential_state[2]_i_11__4_n_0\
    );
\FSM_sequential_state[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      O => \FSM_sequential_state[2]_i_3__1_n_0\
    );
\FSM_sequential_state[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_6__1_n_0\,
      I1 => \FSM_sequential_state[2]_i_7__4_n_0\,
      I2 => \FSM_sequential_state[2]_i_8__4_n_0\,
      I3 => \FSM_sequential_state[2]_i_9__4_n_0\,
      I4 => \FSM_sequential_state[2]_i_10__4_n_0\,
      I5 => \FSM_sequential_state[2]_i_11__4_n_0\,
      O => \FSM_sequential_state[2]_i_5__1_n_0\
    );
\FSM_sequential_state[2]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(0),
      I1 => PWMCount(1),
      O => \FSM_sequential_state[2]_i_6__1_n_0\
    );
\FSM_sequential_state[2]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(4),
      I1 => PWMCount(5),
      I2 => PWMCount(2),
      I3 => PWMCount(3),
      I4 => PWMCount(7),
      I5 => PWMCount(6),
      O => \FSM_sequential_state[2]_i_7__4_n_0\
    );
\FSM_sequential_state[2]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(10),
      I1 => PWMCount(11),
      I2 => PWMCount(8),
      I3 => PWMCount(9),
      I4 => PWMCount(13),
      I5 => PWMCount(12),
      O => \FSM_sequential_state[2]_i_8__4_n_0\
    );
\FSM_sequential_state[2]_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(16),
      I1 => PWMCount(17),
      I2 => PWMCount(14),
      I3 => PWMCount(15),
      I4 => PWMCount(19),
      I5 => PWMCount(18),
      O => \FSM_sequential_state[2]_i_9__4_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_34\,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_33\,
      Q => state(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_32\,
      Q => state(2),
      R => '0'
    );
\PWMCount[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => PWMCount(0),
      I1 => Q(0),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[0]_i_1__1_n_0\
    );
\PWMCount[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_6\,
      I1 => Q(10),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[10]_i_1__1_n_0\
    );
\PWMCount[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_5\,
      I1 => Q(11),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[11]_i_1__1_n_0\
    );
\PWMCount[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_4\,
      I1 => Q(12),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[12]_i_1__1_n_0\
    );
\PWMCount[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_7\,
      I1 => Q(13),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[13]_i_1__1_n_0\
    );
\PWMCount[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_6\,
      I1 => Q(14),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[14]_i_1__1_n_0\
    );
\PWMCount[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_5\,
      I1 => Q(15),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[15]_i_1__1_n_0\
    );
\PWMCount[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_4\,
      I1 => Q(16),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[16]_i_1__1_n_0\
    );
\PWMCount[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_7\,
      I1 => Q(17),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[17]_i_1__1_n_0\
    );
\PWMCount[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_6\,
      I1 => Q(18),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[18]_i_1__1_n_0\
    );
\PWMCount[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_5\,
      I1 => Q(19),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[19]_i_1__1_n_0\
    );
\PWMCount[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_7,
      I1 => Q(1),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[1]_i_1__1_n_0\
    );
\PWMCount[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_4\,
      I1 => Q(20),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[20]_i_1__1_n_0\
    );
\PWMCount[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_7\,
      I1 => Q(21),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[21]_i_1__1_n_0\
    );
\PWMCount[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_6\,
      I1 => Q(22),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[22]_i_1__1_n_0\
    );
\PWMCount[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_5\,
      I1 => Q(23),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[23]_i_1__1_n_0\
    );
\PWMCount[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_4\,
      I1 => Q(24),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[24]_i_1__1_n_0\
    );
\PWMCount[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_7\,
      I1 => Q(25),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[25]_i_1__1_n_0\
    );
\PWMCount[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_6\,
      I1 => Q(26),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[26]_i_1__1_n_0\
    );
\PWMCount[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_5\,
      I1 => Q(27),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[27]_i_1__1_n_0\
    );
\PWMCount[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_4\,
      I1 => Q(28),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[28]_i_1__1_n_0\
    );
\PWMCount[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_7\,
      I1 => Q(29),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[29]_i_1__1_n_0\
    );
\PWMCount[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_6,
      I1 => Q(2),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[2]_i_1__1_n_0\
    );
\PWMCount[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_6\,
      I1 => Q(30),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[30]_i_1__1_n_0\
    );
\PWMCount[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg[2]\(0),
      I1 => s00_axi_aresetn,
      O => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount[31]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => nextPWMCount
    );
\PWMCount[31]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_5\,
      I1 => Q(31),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[31]_i_3__1_n_0\
    );
\PWMCount[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_5,
      I1 => Q(3),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[3]_i_1__1_n_0\
    );
\PWMCount[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_4,
      I1 => Q(4),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[4]_i_1__1_n_0\
    );
\PWMCount[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_7\,
      I1 => Q(5),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[5]_i_1__1_n_0\
    );
\PWMCount[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_6\,
      I1 => Q(6),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[6]_i_1__1_n_0\
    );
\PWMCount[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_5\,
      I1 => Q(7),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[7]_i_1__1_n_0\
    );
\PWMCount[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_4\,
      I1 => Q(8),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[8]_i_1__1_n_0\
    );
\PWMCount[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_7\,
      I1 => Q(9),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[9]_i_1__1_n_0\
    );
\PWMCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[0]_i_1__1_n_0\,
      Q => PWMCount(0),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[10]_i_1__1_n_0\,
      Q => PWMCount(10),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[11]_i_1__1_n_0\,
      Q => PWMCount(11),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[12]_i_1__1_n_0\,
      Q => PWMCount(12),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[13]_i_1__1_n_0\,
      Q => PWMCount(13),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[14]_i_1__1_n_0\,
      Q => PWMCount(14),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[15]_i_1__1_n_0\,
      Q => PWMCount(15),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[16]_i_1__1_n_0\,
      Q => PWMCount(16),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[17]_i_1__1_n_0\,
      Q => PWMCount(17),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[18]_i_1__1_n_0\,
      Q => PWMCount(18),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[19]_i_1__1_n_0\,
      Q => PWMCount(19),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[1]_i_1__1_n_0\,
      Q => PWMCount(1),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[20]_i_1__1_n_0\,
      Q => PWMCount(20),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[21]_i_1__1_n_0\,
      Q => PWMCount(21),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[22]_i_1__1_n_0\,
      Q => PWMCount(22),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[23]_i_1__1_n_0\,
      Q => PWMCount(23),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[24]_i_1__1_n_0\,
      Q => PWMCount(24),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[25]_i_1__1_n_0\,
      Q => PWMCount(25),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[26]_i_1__1_n_0\,
      Q => PWMCount(26),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[27]_i_1__1_n_0\,
      Q => PWMCount(27),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[28]_i_1__1_n_0\,
      Q => PWMCount(28),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[29]_i_1__1_n_0\,
      Q => PWMCount(29),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[2]_i_1__1_n_0\,
      Q => PWMCount(2),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[30]_i_1__1_n_0\,
      Q => PWMCount(30),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[31]_i_3__1_n_0\,
      Q => PWMCount(31),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[3]_i_1__1_n_0\,
      Q => PWMCount(3),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[4]_i_1__1_n_0\,
      Q => PWMCount(4),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[5]_i_1__1_n_0\,
      Q => PWMCount(5),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[6]_i_1__1_n_0\,
      Q => PWMCount(6),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[7]_i_1__1_n_0\,
      Q => PWMCount(7),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[8]_i_1__1_n_0\,
      Q => PWMCount(8),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\PWMCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[9]_i_1__1_n_0\,
      Q => PWMCount(9),
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => state(2),
      I1 => \countCycle_reg_n_0_[0]\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[0]_i_1__1_n_0\
    );
\countCycle[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_6\,
      O => \countCycle[10]_i_1__1_n_0\
    );
\countCycle[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_5\,
      O => \countCycle[11]_i_1__1_n_0\
    );
\countCycle[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__1_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[12]_i_1__1_n_0\
    );
\countCycle[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_7\,
      O => \countCycle[13]_i_1__1_n_0\
    );
\countCycle[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_6\,
      O => \countCycle[14]_i_1__1_n_0\
    );
\countCycle[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[15]_i_1__1_n_0\
    );
\countCycle[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[16]_i_1__1_n_0\
    );
\countCycle[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[17]_i_1__1_n_0\
    );
\countCycle[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[18]_i_1__1_n_0\
    );
\countCycle[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__3_n_5\,
      O => \countCycle[19]_i_1__1_n_0\
    );
\countCycle[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_7,
      O => \countCycle[1]_i_1__1_n_0\
    );
\countCycle[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[20]_i_1__1_n_0\
    );
\countCycle[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[21]_i_1__1_n_0\
    );
\countCycle[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[22]_i_1__1_n_0\
    );
\countCycle[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[23]_i_1__1_n_0\
    );
\countCycle[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__4_n_4\,
      O => \countCycle[24]_i_1__1_n_0\
    );
\countCycle[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_7\,
      O => \countCycle[25]_i_1__1_n_0\
    );
\countCycle[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__5_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[26]_i_1__1_n_0\
    );
\countCycle[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_5\,
      O => \countCycle[27]_i_1__1_n_0\
    );
\countCycle[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_4\,
      O => \countCycle[28]_i_1__1_n_0\
    );
\countCycle[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_7\,
      O => \countCycle[29]_i_1__1_n_0\
    );
\countCycle[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_6,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[2]_i_1__1_n_0\
    );
\countCycle[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_6\,
      O => \countCycle[30]_i_1__1_n_0\
    );
\countCycle[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF41"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => \countCycle[31]_i_3__1_n_0\,
      O => nextCountCycle
    );
\countCycle[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_5\,
      O => \countCycle[31]_i_2__1_n_0\
    );
\countCycle[31]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \countCycle[31]_i_4__1_n_0\,
      I3 => \countCycle[31]_i_5__1_n_0\,
      O => \countCycle[31]_i_3__1_n_0\
    );
\countCycle[31]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      I1 => \secCount_reg_n_0_[9]\,
      I2 => \secCount_reg_n_0_[11]\,
      I3 => \secCount_reg_n_0_[6]\,
      I4 => \secCount_reg_n_0_[7]\,
      I5 => \secCount_reg_n_0_[8]\,
      O => \countCycle[31]_i_4__1_n_0\
    );
\countCycle[31]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      I1 => \secCount_reg_n_0_[3]\,
      I2 => \secCount_reg_n_0_[4]\,
      I3 => \secCount_reg_n_0_[0]\,
      I4 => \secCount_reg_n_0_[1]\,
      I5 => \secCount_reg_n_0_[2]\,
      O => \countCycle[31]_i_5__1_n_0\
    );
\countCycle[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_5,
      O => \countCycle[3]_i_1__1_n_0\
    );
\countCycle[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_4,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[4]_i_1__1_n_0\
    );
\countCycle[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_7\,
      O => \countCycle[5]_i_1__1_n_0\
    );
\countCycle[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[6]_i_1__1_n_0\
    );
\countCycle[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[7]_i_1__1_n_0\
    );
\countCycle[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_4\,
      O => \countCycle[8]_i_1__1_n_0\
    );
\countCycle[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_7\,
      O => \countCycle[9]_i_1__1_n_0\
    );
\countCycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[0]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[10]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[11]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[12]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[12]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[13]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[13]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[14]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[14]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[15]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[15]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[16]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[16]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[17]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[17]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[18]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[18]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[19]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[19]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[1]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[20]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[20]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[21]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[21]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[22]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[22]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[23]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[23]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[24]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[24]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[25]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[25]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[26]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[26]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[27]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[27]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[28]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[28]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[29]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[29]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[2]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[30]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[30]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[31]_i_2__1_n_0\,
      Q => \countCycle_reg_n_0_[31]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[3]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[4]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[5]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[6]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[7]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[8]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\countCycle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[9]_i_1__1_n_0\,
      Q => \countCycle_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
highCount_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => highCount_carry_n_0,
      CO(2) => highCount_carry_n_1,
      CO(1) => highCount_carry_n_2,
      CO(0) => highCount_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => highCount_carry_n_4,
      O(2) => highCount_carry_n_5,
      O(1) => highCount_carry_n_6,
      O(0) => highCount_carry_n_7,
      S(3) => \pwm__n_4\,
      S(2) => \pwm__n_5\,
      S(1) => \pwm__n_6\,
      S(0) => \pwm__n_7\
    );
\highCount_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => highCount_carry_n_0,
      CO(3) => \highCount_carry__0_n_0\,
      CO(2) => \highCount_carry__0_n_1\,
      CO(1) => \highCount_carry__0_n_2\,
      CO(0) => \highCount_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \highCount_carry__0_n_4\,
      O(2) => \highCount_carry__0_n_5\,
      O(1) => \highCount_carry__0_n_6\,
      O(0) => \highCount_carry__0_n_7\,
      S(3) => \pwm__n_8\,
      S(2) => \pwm__n_9\,
      S(1) => \pwm__n_10\,
      S(0) => \pwm__n_11\
    );
\highCount_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__0_n_0\,
      CO(3) => \highCount_carry__1_n_0\,
      CO(2) => \highCount_carry__1_n_1\,
      CO(1) => \highCount_carry__1_n_2\,
      CO(0) => \highCount_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \highCount_carry__1_n_4\,
      O(2) => \highCount_carry__1_n_5\,
      O(1) => \highCount_carry__1_n_6\,
      O(0) => \highCount_carry__1_n_7\,
      S(3) => \pwm__n_12\,
      S(2) => \pwm__n_13\,
      S(1) => \pwm__n_14\,
      S(0) => \pwm__n_15\
    );
\highCount_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__1_n_0\,
      CO(3) => \highCount_carry__2_n_0\,
      CO(2) => \highCount_carry__2_n_1\,
      CO(1) => \highCount_carry__2_n_2\,
      CO(0) => \highCount_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \highCount_carry__2_n_4\,
      O(2) => \highCount_carry__2_n_5\,
      O(1) => \highCount_carry__2_n_6\,
      O(0) => \highCount_carry__2_n_7\,
      S(3) => \pwm__n_16\,
      S(2) => \pwm__n_17\,
      S(1) => \pwm__n_18\,
      S(0) => \pwm__n_19\
    );
\highCount_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__2_n_0\,
      CO(3) => \highCount_carry__3_n_0\,
      CO(2) => \highCount_carry__3_n_1\,
      CO(1) => \highCount_carry__3_n_2\,
      CO(0) => \highCount_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \highCount_carry__3_n_4\,
      O(2) => \highCount_carry__3_n_5\,
      O(1) => \highCount_carry__3_n_6\,
      O(0) => \highCount_carry__3_n_7\,
      S(3) => \pwm__n_20\,
      S(2) => \pwm__n_21\,
      S(1) => \pwm__n_22\,
      S(0) => \pwm__n_23\
    );
\highCount_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__3_n_0\,
      CO(3) => \highCount_carry__4_n_0\,
      CO(2) => \highCount_carry__4_n_1\,
      CO(1) => \highCount_carry__4_n_2\,
      CO(0) => \highCount_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3) => \highCount_carry__4_n_4\,
      O(2) => \highCount_carry__4_n_5\,
      O(1) => \highCount_carry__4_n_6\,
      O(0) => \highCount_carry__4_n_7\,
      S(3) => \pwm__n_24\,
      S(2) => \pwm__n_25\,
      S(1) => \pwm__n_26\,
      S(0) => \pwm__n_27\
    );
\highCount_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__4_n_0\,
      CO(3) => \highCount_carry__5_n_0\,
      CO(2) => \highCount_carry__5_n_1\,
      CO(1) => \highCount_carry__5_n_2\,
      CO(0) => \highCount_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3) => \highCount_carry__5_n_4\,
      O(2) => \highCount_carry__5_n_5\,
      O(1) => \highCount_carry__5_n_6\,
      O(0) => \highCount_carry__5_n_7\,
      S(3) => \pwm__n_28\,
      S(2) => \pwm__n_29\,
      S(1) => \pwm__n_30\,
      S(0) => \pwm__n_31\
    );
\highCount_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__5_n_0\,
      CO(3) => \NLW_highCount_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \highCount_carry__6_n_1\,
      CO(1) => \highCount_carry__6_n_2\,
      CO(0) => \highCount_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(30 downto 28),
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\
    );
nextCountCycle0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextCountCycle0_carry_n_0,
      CO(2) => nextCountCycle0_carry_n_1,
      CO(1) => nextCountCycle0_carry_n_2,
      CO(0) => nextCountCycle0_carry_n_3,
      CYINIT => \countCycle_reg_n_0_[0]\,
      DI(3) => \countCycle_reg_n_0_[4]\,
      DI(2) => \countCycle_reg_n_0_[3]\,
      DI(1) => \countCycle_reg_n_0_[2]\,
      DI(0) => \countCycle_reg_n_0_[1]\,
      O(3) => nextCountCycle0_carry_n_4,
      O(2) => nextCountCycle0_carry_n_5,
      O(1) => nextCountCycle0_carry_n_6,
      O(0) => nextCountCycle0_carry_n_7,
      S(3) => \nextCountCycle0_carry_i_1__1_n_0\,
      S(2) => \nextCountCycle0_carry_i_2__1_n_0\,
      S(1) => \nextCountCycle0_carry_i_3__1_n_0\,
      S(0) => \nextCountCycle0_carry_i_4__1_n_0\
    );
\nextCountCycle0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextCountCycle0_carry_n_0,
      CO(3) => \nextCountCycle0_carry__0_n_0\,
      CO(2) => \nextCountCycle0_carry__0_n_1\,
      CO(1) => \nextCountCycle0_carry__0_n_2\,
      CO(0) => \nextCountCycle0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[8]\,
      DI(2) => \countCycle_reg_n_0_[7]\,
      DI(1) => \countCycle_reg_n_0_[6]\,
      DI(0) => \countCycle_reg_n_0_[5]\,
      O(3) => \nextCountCycle0_carry__0_n_4\,
      O(2) => \nextCountCycle0_carry__0_n_5\,
      O(1) => \nextCountCycle0_carry__0_n_6\,
      O(0) => \nextCountCycle0_carry__0_n_7\,
      S(3) => \nextCountCycle0_carry__0_i_1__1_n_0\,
      S(2) => \nextCountCycle0_carry__0_i_2__1_n_0\,
      S(1) => \nextCountCycle0_carry__0_i_3__1_n_0\,
      S(0) => \nextCountCycle0_carry__0_i_4__1_n_0\
    );
\nextCountCycle0_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[8]\,
      O => \nextCountCycle0_carry__0_i_1__1_n_0\
    );
\nextCountCycle0_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[7]\,
      O => \nextCountCycle0_carry__0_i_2__1_n_0\
    );
\nextCountCycle0_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[6]\,
      O => \nextCountCycle0_carry__0_i_3__1_n_0\
    );
\nextCountCycle0_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[5]\,
      O => \nextCountCycle0_carry__0_i_4__1_n_0\
    );
\nextCountCycle0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__0_n_0\,
      CO(3) => \nextCountCycle0_carry__1_n_0\,
      CO(2) => \nextCountCycle0_carry__1_n_1\,
      CO(1) => \nextCountCycle0_carry__1_n_2\,
      CO(0) => \nextCountCycle0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[12]\,
      DI(2) => \countCycle_reg_n_0_[11]\,
      DI(1) => \countCycle_reg_n_0_[10]\,
      DI(0) => \countCycle_reg_n_0_[9]\,
      O(3) => \nextCountCycle0_carry__1_n_4\,
      O(2) => \nextCountCycle0_carry__1_n_5\,
      O(1) => \nextCountCycle0_carry__1_n_6\,
      O(0) => \nextCountCycle0_carry__1_n_7\,
      S(3) => \nextCountCycle0_carry__1_i_1__1_n_0\,
      S(2) => \nextCountCycle0_carry__1_i_2__1_n_0\,
      S(1) => \nextCountCycle0_carry__1_i_3__1_n_0\,
      S(0) => \nextCountCycle0_carry__1_i_4__1_n_0\
    );
\nextCountCycle0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[12]\,
      O => \nextCountCycle0_carry__1_i_1__1_n_0\
    );
\nextCountCycle0_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[11]\,
      O => \nextCountCycle0_carry__1_i_2__1_n_0\
    );
\nextCountCycle0_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      O => \nextCountCycle0_carry__1_i_3__1_n_0\
    );
\nextCountCycle0_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[9]\,
      O => \nextCountCycle0_carry__1_i_4__1_n_0\
    );
\nextCountCycle0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__1_n_0\,
      CO(3) => \nextCountCycle0_carry__2_n_0\,
      CO(2) => \nextCountCycle0_carry__2_n_1\,
      CO(1) => \nextCountCycle0_carry__2_n_2\,
      CO(0) => \nextCountCycle0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[16]\,
      DI(2) => \countCycle_reg_n_0_[15]\,
      DI(1) => \countCycle_reg_n_0_[14]\,
      DI(0) => \countCycle_reg_n_0_[13]\,
      O(3) => \nextCountCycle0_carry__2_n_4\,
      O(2) => \nextCountCycle0_carry__2_n_5\,
      O(1) => \nextCountCycle0_carry__2_n_6\,
      O(0) => \nextCountCycle0_carry__2_n_7\,
      S(3) => \nextCountCycle0_carry__2_i_1__1_n_0\,
      S(2) => \nextCountCycle0_carry__2_i_2__1_n_0\,
      S(1) => \nextCountCycle0_carry__2_i_3__1_n_0\,
      S(0) => \nextCountCycle0_carry__2_i_4__1_n_0\
    );
\nextCountCycle0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      O => \nextCountCycle0_carry__2_i_1__1_n_0\
    );
\nextCountCycle0_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[15]\,
      O => \nextCountCycle0_carry__2_i_2__1_n_0\
    );
\nextCountCycle0_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[14]\,
      O => \nextCountCycle0_carry__2_i_3__1_n_0\
    );
\nextCountCycle0_carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[13]\,
      O => \nextCountCycle0_carry__2_i_4__1_n_0\
    );
\nextCountCycle0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__2_n_0\,
      CO(3) => \nextCountCycle0_carry__3_n_0\,
      CO(2) => \nextCountCycle0_carry__3_n_1\,
      CO(1) => \nextCountCycle0_carry__3_n_2\,
      CO(0) => \nextCountCycle0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[20]\,
      DI(2) => \countCycle_reg_n_0_[19]\,
      DI(1) => \countCycle_reg_n_0_[18]\,
      DI(0) => \countCycle_reg_n_0_[17]\,
      O(3) => \nextCountCycle0_carry__3_n_4\,
      O(2) => \nextCountCycle0_carry__3_n_5\,
      O(1) => \nextCountCycle0_carry__3_n_6\,
      O(0) => \nextCountCycle0_carry__3_n_7\,
      S(3) => \nextCountCycle0_carry__3_i_1__1_n_0\,
      S(2) => \nextCountCycle0_carry__3_i_2__1_n_0\,
      S(1) => \nextCountCycle0_carry__3_i_3__1_n_0\,
      S(0) => \nextCountCycle0_carry__3_i_4__1_n_0\
    );
\nextCountCycle0_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[20]\,
      O => \nextCountCycle0_carry__3_i_1__1_n_0\
    );
\nextCountCycle0_carry__3_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[19]\,
      O => \nextCountCycle0_carry__3_i_2__1_n_0\
    );
\nextCountCycle0_carry__3_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[18]\,
      O => \nextCountCycle0_carry__3_i_3__1_n_0\
    );
\nextCountCycle0_carry__3_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[17]\,
      O => \nextCountCycle0_carry__3_i_4__1_n_0\
    );
\nextCountCycle0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__3_n_0\,
      CO(3) => \nextCountCycle0_carry__4_n_0\,
      CO(2) => \nextCountCycle0_carry__4_n_1\,
      CO(1) => \nextCountCycle0_carry__4_n_2\,
      CO(0) => \nextCountCycle0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[24]\,
      DI(2) => \countCycle_reg_n_0_[23]\,
      DI(1) => \countCycle_reg_n_0_[22]\,
      DI(0) => \countCycle_reg_n_0_[21]\,
      O(3) => \nextCountCycle0_carry__4_n_4\,
      O(2) => \nextCountCycle0_carry__4_n_5\,
      O(1) => \nextCountCycle0_carry__4_n_6\,
      O(0) => \nextCountCycle0_carry__4_n_7\,
      S(3) => \nextCountCycle0_carry__4_i_1__1_n_0\,
      S(2) => \nextCountCycle0_carry__4_i_2__1_n_0\,
      S(1) => \nextCountCycle0_carry__4_i_3__1_n_0\,
      S(0) => \nextCountCycle0_carry__4_i_4__1_n_0\
    );
\nextCountCycle0_carry__4_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[24]\,
      O => \nextCountCycle0_carry__4_i_1__1_n_0\
    );
\nextCountCycle0_carry__4_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[23]\,
      O => \nextCountCycle0_carry__4_i_2__1_n_0\
    );
\nextCountCycle0_carry__4_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      O => \nextCountCycle0_carry__4_i_3__1_n_0\
    );
\nextCountCycle0_carry__4_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[21]\,
      O => \nextCountCycle0_carry__4_i_4__1_n_0\
    );
\nextCountCycle0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__4_n_0\,
      CO(3) => \nextCountCycle0_carry__5_n_0\,
      CO(2) => \nextCountCycle0_carry__5_n_1\,
      CO(1) => \nextCountCycle0_carry__5_n_2\,
      CO(0) => \nextCountCycle0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[28]\,
      DI(2) => \countCycle_reg_n_0_[27]\,
      DI(1) => \countCycle_reg_n_0_[26]\,
      DI(0) => \countCycle_reg_n_0_[25]\,
      O(3) => \nextCountCycle0_carry__5_n_4\,
      O(2) => \nextCountCycle0_carry__5_n_5\,
      O(1) => \nextCountCycle0_carry__5_n_6\,
      O(0) => \nextCountCycle0_carry__5_n_7\,
      S(3) => \nextCountCycle0_carry__5_i_1__1_n_0\,
      S(2) => \nextCountCycle0_carry__5_i_2__1_n_0\,
      S(1) => \nextCountCycle0_carry__5_i_3__1_n_0\,
      S(0) => \nextCountCycle0_carry__5_i_4__1_n_0\
    );
\nextCountCycle0_carry__5_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      O => \nextCountCycle0_carry__5_i_1__1_n_0\
    );
\nextCountCycle0_carry__5_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[27]\,
      O => \nextCountCycle0_carry__5_i_2__1_n_0\
    );
\nextCountCycle0_carry__5_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[26]\,
      O => \nextCountCycle0_carry__5_i_3__1_n_0\
    );
\nextCountCycle0_carry__5_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[25]\,
      O => \nextCountCycle0_carry__5_i_4__1_n_0\
    );
\nextCountCycle0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextCountCycle0_carry__6_n_2\,
      CO(0) => \nextCountCycle0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countCycle_reg_n_0_[30]\,
      DI(0) => \countCycle_reg_n_0_[29]\,
      O(3) => \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextCountCycle0_carry__6_n_5\,
      O(1) => \nextCountCycle0_carry__6_n_6\,
      O(0) => \nextCountCycle0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextCountCycle0_carry__6_i_1__1_n_0\,
      S(1) => \nextCountCycle0_carry__6_i_2__1_n_0\,
      S(0) => \nextCountCycle0_carry__6_i_3__1_n_0\
    );
\nextCountCycle0_carry__6_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[31]\,
      O => \nextCountCycle0_carry__6_i_1__1_n_0\
    );
\nextCountCycle0_carry__6_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[30]\,
      O => \nextCountCycle0_carry__6_i_2__1_n_0\
    );
\nextCountCycle0_carry__6_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[29]\,
      O => \nextCountCycle0_carry__6_i_3__1_n_0\
    );
\nextCountCycle0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      O => \nextCountCycle0_carry_i_1__1_n_0\
    );
\nextCountCycle0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[3]\,
      O => \nextCountCycle0_carry_i_2__1_n_0\
    );
\nextCountCycle0_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[2]\,
      O => \nextCountCycle0_carry_i_3__1_n_0\
    );
\nextCountCycle0_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[1]\,
      O => \nextCountCycle0_carry_i_4__1_n_0\
    );
nextPWMCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMCount0_carry_n_0,
      CO(2) => nextPWMCount0_carry_n_1,
      CO(1) => nextPWMCount0_carry_n_2,
      CO(0) => nextPWMCount0_carry_n_3,
      CYINIT => PWMCount(0),
      DI(3 downto 0) => PWMCount(4 downto 1),
      O(3) => nextPWMCount0_carry_n_4,
      O(2) => nextPWMCount0_carry_n_5,
      O(1) => nextPWMCount0_carry_n_6,
      O(0) => nextPWMCount0_carry_n_7,
      S(3) => \nextPWMCount0_carry_i_1__4_n_0\,
      S(2) => \nextPWMCount0_carry_i_2__4_n_0\,
      S(1) => \nextPWMCount0_carry_i_3__4_n_0\,
      S(0) => \nextPWMCount0_carry_i_4__4_n_0\
    );
\nextPWMCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMCount0_carry_n_0,
      CO(3) => \nextPWMCount0_carry__0_n_0\,
      CO(2) => \nextPWMCount0_carry__0_n_1\,
      CO(1) => \nextPWMCount0_carry__0_n_2\,
      CO(0) => \nextPWMCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(8 downto 5),
      O(3) => \nextPWMCount0_carry__0_n_4\,
      O(2) => \nextPWMCount0_carry__0_n_5\,
      O(1) => \nextPWMCount0_carry__0_n_6\,
      O(0) => \nextPWMCount0_carry__0_n_7\,
      S(3) => \nextPWMCount0_carry__0_i_1__4_n_0\,
      S(2) => \nextPWMCount0_carry__0_i_2__4_n_0\,
      S(1) => \nextPWMCount0_carry__0_i_3__4_n_0\,
      S(0) => \nextPWMCount0_carry__0_i_4__4_n_0\
    );
\nextPWMCount0_carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(8),
      O => \nextPWMCount0_carry__0_i_1__4_n_0\
    );
\nextPWMCount0_carry__0_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(7),
      O => \nextPWMCount0_carry__0_i_2__4_n_0\
    );
\nextPWMCount0_carry__0_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(6),
      O => \nextPWMCount0_carry__0_i_3__4_n_0\
    );
\nextPWMCount0_carry__0_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(5),
      O => \nextPWMCount0_carry__0_i_4__4_n_0\
    );
\nextPWMCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__0_n_0\,
      CO(3) => \nextPWMCount0_carry__1_n_0\,
      CO(2) => \nextPWMCount0_carry__1_n_1\,
      CO(1) => \nextPWMCount0_carry__1_n_2\,
      CO(0) => \nextPWMCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(12 downto 9),
      O(3) => \nextPWMCount0_carry__1_n_4\,
      O(2) => \nextPWMCount0_carry__1_n_5\,
      O(1) => \nextPWMCount0_carry__1_n_6\,
      O(0) => \nextPWMCount0_carry__1_n_7\,
      S(3) => \nextPWMCount0_carry__1_i_1__4_n_0\,
      S(2) => \nextPWMCount0_carry__1_i_2__4_n_0\,
      S(1) => \nextPWMCount0_carry__1_i_3__4_n_0\,
      S(0) => \nextPWMCount0_carry__1_i_4__4_n_0\
    );
\nextPWMCount0_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(12),
      O => \nextPWMCount0_carry__1_i_1__4_n_0\
    );
\nextPWMCount0_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(11),
      O => \nextPWMCount0_carry__1_i_2__4_n_0\
    );
\nextPWMCount0_carry__1_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(10),
      O => \nextPWMCount0_carry__1_i_3__4_n_0\
    );
\nextPWMCount0_carry__1_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(9),
      O => \nextPWMCount0_carry__1_i_4__4_n_0\
    );
\nextPWMCount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__1_n_0\,
      CO(3) => \nextPWMCount0_carry__2_n_0\,
      CO(2) => \nextPWMCount0_carry__2_n_1\,
      CO(1) => \nextPWMCount0_carry__2_n_2\,
      CO(0) => \nextPWMCount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(16 downto 13),
      O(3) => \nextPWMCount0_carry__2_n_4\,
      O(2) => \nextPWMCount0_carry__2_n_5\,
      O(1) => \nextPWMCount0_carry__2_n_6\,
      O(0) => \nextPWMCount0_carry__2_n_7\,
      S(3) => \nextPWMCount0_carry__2_i_1__4_n_0\,
      S(2) => \nextPWMCount0_carry__2_i_2__4_n_0\,
      S(1) => \nextPWMCount0_carry__2_i_3__4_n_0\,
      S(0) => \nextPWMCount0_carry__2_i_4__4_n_0\
    );
\nextPWMCount0_carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(16),
      O => \nextPWMCount0_carry__2_i_1__4_n_0\
    );
\nextPWMCount0_carry__2_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(15),
      O => \nextPWMCount0_carry__2_i_2__4_n_0\
    );
\nextPWMCount0_carry__2_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(14),
      O => \nextPWMCount0_carry__2_i_3__4_n_0\
    );
\nextPWMCount0_carry__2_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(13),
      O => \nextPWMCount0_carry__2_i_4__4_n_0\
    );
\nextPWMCount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__2_n_0\,
      CO(3) => \nextPWMCount0_carry__3_n_0\,
      CO(2) => \nextPWMCount0_carry__3_n_1\,
      CO(1) => \nextPWMCount0_carry__3_n_2\,
      CO(0) => \nextPWMCount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(20 downto 17),
      O(3) => \nextPWMCount0_carry__3_n_4\,
      O(2) => \nextPWMCount0_carry__3_n_5\,
      O(1) => \nextPWMCount0_carry__3_n_6\,
      O(0) => \nextPWMCount0_carry__3_n_7\,
      S(3) => \nextPWMCount0_carry__3_i_1__4_n_0\,
      S(2) => \nextPWMCount0_carry__3_i_2__4_n_0\,
      S(1) => \nextPWMCount0_carry__3_i_3__4_n_0\,
      S(0) => \nextPWMCount0_carry__3_i_4__4_n_0\
    );
\nextPWMCount0_carry__3_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(20),
      O => \nextPWMCount0_carry__3_i_1__4_n_0\
    );
\nextPWMCount0_carry__3_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(19),
      O => \nextPWMCount0_carry__3_i_2__4_n_0\
    );
\nextPWMCount0_carry__3_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(18),
      O => \nextPWMCount0_carry__3_i_3__4_n_0\
    );
\nextPWMCount0_carry__3_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(17),
      O => \nextPWMCount0_carry__3_i_4__4_n_0\
    );
\nextPWMCount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__3_n_0\,
      CO(3) => \nextPWMCount0_carry__4_n_0\,
      CO(2) => \nextPWMCount0_carry__4_n_1\,
      CO(1) => \nextPWMCount0_carry__4_n_2\,
      CO(0) => \nextPWMCount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(24 downto 21),
      O(3) => \nextPWMCount0_carry__4_n_4\,
      O(2) => \nextPWMCount0_carry__4_n_5\,
      O(1) => \nextPWMCount0_carry__4_n_6\,
      O(0) => \nextPWMCount0_carry__4_n_7\,
      S(3) => \nextPWMCount0_carry__4_i_1__4_n_0\,
      S(2) => \nextPWMCount0_carry__4_i_2__4_n_0\,
      S(1) => \nextPWMCount0_carry__4_i_3__4_n_0\,
      S(0) => \nextPWMCount0_carry__4_i_4__4_n_0\
    );
\nextPWMCount0_carry__4_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(24),
      O => \nextPWMCount0_carry__4_i_1__4_n_0\
    );
\nextPWMCount0_carry__4_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(23),
      O => \nextPWMCount0_carry__4_i_2__4_n_0\
    );
\nextPWMCount0_carry__4_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(22),
      O => \nextPWMCount0_carry__4_i_3__4_n_0\
    );
\nextPWMCount0_carry__4_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(21),
      O => \nextPWMCount0_carry__4_i_4__4_n_0\
    );
\nextPWMCount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__4_n_0\,
      CO(3) => \nextPWMCount0_carry__5_n_0\,
      CO(2) => \nextPWMCount0_carry__5_n_1\,
      CO(1) => \nextPWMCount0_carry__5_n_2\,
      CO(0) => \nextPWMCount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(28 downto 25),
      O(3) => \nextPWMCount0_carry__5_n_4\,
      O(2) => \nextPWMCount0_carry__5_n_5\,
      O(1) => \nextPWMCount0_carry__5_n_6\,
      O(0) => \nextPWMCount0_carry__5_n_7\,
      S(3) => \nextPWMCount0_carry__5_i_1__4_n_0\,
      S(2) => \nextPWMCount0_carry__5_i_2__4_n_0\,
      S(1) => \nextPWMCount0_carry__5_i_3__4_n_0\,
      S(0) => \nextPWMCount0_carry__5_i_4__4_n_0\
    );
\nextPWMCount0_carry__5_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(28),
      O => \nextPWMCount0_carry__5_i_1__4_n_0\
    );
\nextPWMCount0_carry__5_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(27),
      O => \nextPWMCount0_carry__5_i_2__4_n_0\
    );
\nextPWMCount0_carry__5_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(26),
      O => \nextPWMCount0_carry__5_i_3__4_n_0\
    );
\nextPWMCount0_carry__5_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(25),
      O => \nextPWMCount0_carry__5_i_4__4_n_0\
    );
\nextPWMCount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMCount0_carry__6_n_2\,
      CO(0) => \nextPWMCount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => PWMCount(30 downto 29),
      O(3) => \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMCount0_carry__6_n_5\,
      O(1) => \nextPWMCount0_carry__6_n_6\,
      O(0) => \nextPWMCount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMCount0_carry__6_i_1__1_n_0\,
      S(1) => \nextPWMCount0_carry__6_i_2__4_n_0\,
      S(0) => \nextPWMCount0_carry__6_i_3__4_n_0\
    );
\nextPWMCount0_carry__6_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(31),
      O => \nextPWMCount0_carry__6_i_1__1_n_0\
    );
\nextPWMCount0_carry__6_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(30),
      O => \nextPWMCount0_carry__6_i_2__4_n_0\
    );
\nextPWMCount0_carry__6_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(29),
      O => \nextPWMCount0_carry__6_i_3__4_n_0\
    );
\nextPWMCount0_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(4),
      O => \nextPWMCount0_carry_i_1__4_n_0\
    );
\nextPWMCount0_carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(3),
      O => \nextPWMCount0_carry_i_2__4_n_0\
    );
\nextPWMCount0_carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(2),
      O => \nextPWMCount0_carry_i_3__4_n_0\
    );
\nextPWMCount0_carry_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(1),
      O => \nextPWMCount0_carry_i_4__4_n_0\
    );
nextSecCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextSecCount0_carry_n_0,
      CO(2) => nextSecCount0_carry_n_1,
      CO(1) => nextSecCount0_carry_n_2,
      CO(0) => nextSecCount0_carry_n_3,
      CYINIT => \secCount_reg_n_0_[0]\,
      DI(3) => \secCount_reg_n_0_[4]\,
      DI(2) => \secCount_reg_n_0_[3]\,
      DI(1) => \secCount_reg_n_0_[2]\,
      DI(0) => \secCount_reg_n_0_[1]\,
      O(3) => nextSecCount0_carry_n_4,
      O(2) => nextSecCount0_carry_n_5,
      O(1) => nextSecCount0_carry_n_6,
      O(0) => nextSecCount0_carry_n_7,
      S(3) => \nextSecCount0_carry_i_1__1_n_0\,
      S(2) => \nextSecCount0_carry_i_2__1_n_0\,
      S(1) => \nextSecCount0_carry_i_3__1_n_0\,
      S(0) => \nextSecCount0_carry_i_4__1_n_0\
    );
\nextSecCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextSecCount0_carry_n_0,
      CO(3) => \nextSecCount0_carry__0_n_0\,
      CO(2) => \nextSecCount0_carry__0_n_1\,
      CO(1) => \nextSecCount0_carry__0_n_2\,
      CO(0) => \nextSecCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \secCount_reg_n_0_[8]\,
      DI(2) => \secCount_reg_n_0_[7]\,
      DI(1) => \secCount_reg_n_0_[6]\,
      DI(0) => \secCount_reg_n_0_[5]\,
      O(3) => \nextSecCount0_carry__0_n_4\,
      O(2) => \nextSecCount0_carry__0_n_5\,
      O(1) => \nextSecCount0_carry__0_n_6\,
      O(0) => \nextSecCount0_carry__0_n_7\,
      S(3) => \nextSecCount0_carry__0_i_1__1_n_0\,
      S(2) => \nextSecCount0_carry__0_i_2__1_n_0\,
      S(1) => \nextSecCount0_carry__0_i_3__1_n_0\,
      S(0) => \nextSecCount0_carry__0_i_4__1_n_0\
    );
\nextSecCount0_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[8]\,
      O => \nextSecCount0_carry__0_i_1__1_n_0\
    );
\nextSecCount0_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[7]\,
      O => \nextSecCount0_carry__0_i_2__1_n_0\
    );
\nextSecCount0_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[6]\,
      O => \nextSecCount0_carry__0_i_3__1_n_0\
    );
\nextSecCount0_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      O => \nextSecCount0_carry__0_i_4__1_n_0\
    );
\nextSecCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextSecCount0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextSecCount0_carry__1_n_2\,
      CO(0) => \nextSecCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \secCount_reg_n_0_[10]\,
      DI(0) => \secCount_reg_n_0_[9]\,
      O(3) => \NLW_nextSecCount0_carry__1_O_UNCONNECTED\(3),
      O(2) => \nextSecCount0_carry__1_n_5\,
      O(1) => \nextSecCount0_carry__1_n_6\,
      O(0) => \nextSecCount0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \nextSecCount0_carry__1_i_1__1_n_0\,
      S(1) => \nextSecCount0_carry__1_i_2__1_n_0\,
      S(0) => \nextSecCount0_carry__1_i_3__1_n_0\
    );
\nextSecCount0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[11]\,
      O => \nextSecCount0_carry__1_i_1__1_n_0\
    );
\nextSecCount0_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      O => \nextSecCount0_carry__1_i_2__1_n_0\
    );
\nextSecCount0_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[9]\,
      O => \nextSecCount0_carry__1_i_3__1_n_0\
    );
\nextSecCount0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[4]\,
      O => \nextSecCount0_carry_i_1__1_n_0\
    );
\nextSecCount0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[3]\,
      O => \nextSecCount0_carry_i_2__1_n_0\
    );
\nextSecCount0_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[2]\,
      O => \nextSecCount0_carry_i_3__1_n_0\
    );
\nextSecCount0_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[1]\,
      O => \nextSecCount0_carry_i_4__1_n_0\
    );
\pwm_\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_11
     port map (
      \FSM_sequential_state_reg[0]\ => \pwm__n_34\,
      \FSM_sequential_state_reg[1]\ => \pwm__n_33\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[0]_i_2__1_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \countCycle[31]_i_3__1_n_0\,
      \FSM_sequential_state_reg[2]\ => \pwm__n_32\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3__1_n_0\,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state[1]_i_2__1_n_0\,
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      \PWMCount_reg[0]\ => \FSM_sequential_state[2]_i_5__1_n_0\,
      \PWMCount_reg[31]\(31 downto 0) => PWMCount(31 downto 0),
      \PWMHigh_reg[11]_0\(3) => \pwm__n_12\,
      \PWMHigh_reg[11]_0\(2) => \pwm__n_13\,
      \PWMHigh_reg[11]_0\(1) => \pwm__n_14\,
      \PWMHigh_reg[11]_0\(0) => \pwm__n_15\,
      \PWMHigh_reg[15]_0\(3) => \pwm__n_16\,
      \PWMHigh_reg[15]_0\(2) => \pwm__n_17\,
      \PWMHigh_reg[15]_0\(1) => \pwm__n_18\,
      \PWMHigh_reg[15]_0\(0) => \pwm__n_19\,
      \PWMHigh_reg[19]_0\(3) => \pwm__n_20\,
      \PWMHigh_reg[19]_0\(2) => \pwm__n_21\,
      \PWMHigh_reg[19]_0\(1) => \pwm__n_22\,
      \PWMHigh_reg[19]_0\(0) => \pwm__n_23\,
      \PWMHigh_reg[23]_0\(3) => \pwm__n_24\,
      \PWMHigh_reg[23]_0\(2) => \pwm__n_25\,
      \PWMHigh_reg[23]_0\(1) => \pwm__n_26\,
      \PWMHigh_reg[23]_0\(0) => \pwm__n_27\,
      \PWMHigh_reg[27]_0\(3) => \pwm__n_28\,
      \PWMHigh_reg[27]_0\(2) => \pwm__n_29\,
      \PWMHigh_reg[27]_0\(1) => \pwm__n_30\,
      \PWMHigh_reg[27]_0\(0) => \pwm__n_31\,
      \PWMHigh_reg[3]_0\(3) => \pwm__n_4\,
      \PWMHigh_reg[3]_0\(2) => \pwm__n_5\,
      \PWMHigh_reg[3]_0\(1) => \pwm__n_6\,
      \PWMHigh_reg[3]_0\(0) => \pwm__n_7\,
      \PWMHigh_reg[7]_0\(3) => \pwm__n_8\,
      \PWMHigh_reg[7]_0\(2) => \pwm__n_9\,
      \PWMHigh_reg[7]_0\(1) => \pwm__n_10\,
      \PWMHigh_reg[7]_0\(0) => \pwm__n_11\,
      Q(31 downto 0) => Q(31 downto 0),
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\,
      SR(0) => SR(0),
      \countCycle_reg[0]\ => \secCount[11]_i_3__1_n_0\,
      in0(2 downto 0) => state(2 downto 0),
      nextPWMCount => nextPWMCount,
      \out\(2 downto 0) => state(2 downto 0),
      pwm(0) => pwm(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[2]\(0) => \slv_reg0_reg[2]\(0),
      \slv_reg2_reg[11]\(3) => \highCount_carry__1_n_4\,
      \slv_reg2_reg[11]\(2) => \highCount_carry__1_n_5\,
      \slv_reg2_reg[11]\(1) => \highCount_carry__1_n_6\,
      \slv_reg2_reg[11]\(0) => \highCount_carry__1_n_7\,
      \slv_reg2_reg[15]\(3) => \highCount_carry__2_n_4\,
      \slv_reg2_reg[15]\(2) => \highCount_carry__2_n_5\,
      \slv_reg2_reg[15]\(1) => \highCount_carry__2_n_6\,
      \slv_reg2_reg[15]\(0) => \highCount_carry__2_n_7\,
      \slv_reg2_reg[19]\(3) => \highCount_carry__3_n_4\,
      \slv_reg2_reg[19]\(2) => \highCount_carry__3_n_5\,
      \slv_reg2_reg[19]\(1) => \highCount_carry__3_n_6\,
      \slv_reg2_reg[19]\(0) => \highCount_carry__3_n_7\,
      \slv_reg2_reg[23]\(3) => \highCount_carry__4_n_4\,
      \slv_reg2_reg[23]\(2) => \highCount_carry__4_n_5\,
      \slv_reg2_reg[23]\(1) => \highCount_carry__4_n_6\,
      \slv_reg2_reg[23]\(0) => \highCount_carry__4_n_7\,
      \slv_reg2_reg[27]\(3) => \highCount_carry__5_n_4\,
      \slv_reg2_reg[27]\(2) => \highCount_carry__5_n_5\,
      \slv_reg2_reg[27]\(1) => \highCount_carry__5_n_6\,
      \slv_reg2_reg[27]\(0) => \highCount_carry__5_n_7\,
      \slv_reg2_reg[3]\(3) => highCount_carry_n_4,
      \slv_reg2_reg[3]\(2) => highCount_carry_n_5,
      \slv_reg2_reg[3]\(1) => highCount_carry_n_6,
      \slv_reg2_reg[3]\(0) => highCount_carry_n_7,
      \slv_reg2_reg[7]\(3) => \highCount_carry__0_n_4\,
      \slv_reg2_reg[7]\(2) => \highCount_carry__0_n_5\,
      \slv_reg2_reg[7]\(1) => \highCount_carry__0_n_6\,
      \slv_reg2_reg[7]\(0) => \highCount_carry__0_n_7\
    );
\secCount[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => \secCount_reg_n_0_[0]\,
      I1 => \slv_reg1_reg[11]\(0),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[0]_i_1__1_n_0\
    );
\secCount[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_6\,
      I1 => \slv_reg1_reg[11]\(10),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[10]_i_1__1_n_0\
    );
\secCount[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0083"
    )
        port map (
      I0 => \secCount[11]_i_3__1_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => nextSecCount
    );
\secCount[11]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_5\,
      I1 => \slv_reg1_reg[11]\(11),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[11]_i_2__1_n_0\
    );
\secCount[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \secCount[11]_i_4__1_n_0\,
      I1 => \secCount[11]_i_5__1_n_0\,
      I2 => \secCount[11]_i_6__1_n_0\,
      I3 => \secCount[11]_i_7__1_n_0\,
      I4 => \secCount[11]_i_8__1_n_0\,
      I5 => \secCount[11]_i_9__1_n_0\,
      O => \secCount[11]_i_3__1_n_0\
    );
\secCount[11]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[0]\,
      I1 => \countCycle_reg_n_0_[1]\,
      O => \secCount[11]_i_4__1_n_0\
    );
\secCount[11]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      I1 => \countCycle_reg_n_0_[5]\,
      I2 => \countCycle_reg_n_0_[2]\,
      I3 => \countCycle_reg_n_0_[3]\,
      I4 => \countCycle_reg_n_0_[7]\,
      I5 => \countCycle_reg_n_0_[6]\,
      O => \secCount[11]_i_5__1_n_0\
    );
\secCount[11]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      I1 => \countCycle_reg_n_0_[11]\,
      I2 => \countCycle_reg_n_0_[8]\,
      I3 => \countCycle_reg_n_0_[9]\,
      I4 => \countCycle_reg_n_0_[13]\,
      I5 => \countCycle_reg_n_0_[12]\,
      O => \secCount[11]_i_6__1_n_0\
    );
\secCount[11]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      I1 => \countCycle_reg_n_0_[17]\,
      I2 => \countCycle_reg_n_0_[14]\,
      I3 => \countCycle_reg_n_0_[15]\,
      I4 => \countCycle_reg_n_0_[19]\,
      I5 => \countCycle_reg_n_0_[18]\,
      O => \secCount[11]_i_7__1_n_0\
    );
\secCount[11]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      I1 => \countCycle_reg_n_0_[23]\,
      I2 => \countCycle_reg_n_0_[20]\,
      I3 => \countCycle_reg_n_0_[21]\,
      I4 => \countCycle_reg_n_0_[25]\,
      I5 => \countCycle_reg_n_0_[24]\,
      O => \secCount[11]_i_8__1_n_0\
    );
\secCount[11]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      I1 => \countCycle_reg_n_0_[29]\,
      I2 => \countCycle_reg_n_0_[26]\,
      I3 => \countCycle_reg_n_0_[27]\,
      I4 => \countCycle_reg_n_0_[31]\,
      I5 => \countCycle_reg_n_0_[30]\,
      O => \secCount[11]_i_9__1_n_0\
    );
\secCount[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_7,
      I1 => \slv_reg1_reg[11]\(1),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[1]_i_1__1_n_0\
    );
\secCount[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_6,
      I1 => \slv_reg1_reg[11]\(2),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[2]_i_1__1_n_0\
    );
\secCount[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_5,
      I1 => \slv_reg1_reg[11]\(3),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[3]_i_1__1_n_0\
    );
\secCount[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_4,
      I1 => \slv_reg1_reg[11]\(4),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[4]_i_1__1_n_0\
    );
\secCount[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_7\,
      I1 => \slv_reg1_reg[11]\(5),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[5]_i_1__1_n_0\
    );
\secCount[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_6\,
      I1 => \slv_reg1_reg[11]\(6),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[6]_i_1__1_n_0\
    );
\secCount[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_5\,
      I1 => \slv_reg1_reg[11]\(7),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[7]_i_1__1_n_0\
    );
\secCount[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_4\,
      I1 => \slv_reg1_reg[11]\(8),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[8]_i_1__1_n_0\
    );
\secCount[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_7\,
      I1 => \slv_reg1_reg[11]\(9),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[9]_i_1__1_n_0\
    );
\secCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[0]_i_1__1_n_0\,
      Q => \secCount_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\secCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[10]_i_1__1_n_0\,
      Q => \secCount_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\secCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[11]_i_2__1_n_0\,
      Q => \secCount_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\secCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[1]_i_1__1_n_0\,
      Q => \secCount_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\secCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[2]_i_1__1_n_0\,
      Q => \secCount_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\secCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[3]_i_1__1_n_0\,
      Q => \secCount_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\secCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[4]_i_1__1_n_0\,
      Q => \secCount_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\secCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[5]_i_1__1_n_0\,
      Q => \secCount_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\secCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[6]_i_1__1_n_0\,
      Q => \secCount_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\secCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[7]_i_1__1_n_0\,
      Q => \secCount_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\secCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[8]_i_1__1_n_0\,
      Q => \secCount_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
\secCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[9]_i_1__1_n_0\,
      Q => \secCount_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_2 is
  port (
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_2 : entity is "pwmTop";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_2 is
  signal \FSM_sequential_state[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9__3_n_0\ : STD_LOGIC;
  signal PWMCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PWMCount[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \PWMCount[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \PWMCount[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \countCycle[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[0]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[10]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[11]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[12]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[13]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[14]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[15]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[16]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[17]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[18]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[19]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[1]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[20]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[21]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[22]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[23]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[24]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[25]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[26]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[27]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[28]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[29]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[2]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[30]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[31]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[3]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[4]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[5]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[6]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[7]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[8]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[9]\ : STD_LOGIC;
  signal \highCount_carry__0_n_0\ : STD_LOGIC;
  signal \highCount_carry__0_n_1\ : STD_LOGIC;
  signal \highCount_carry__0_n_2\ : STD_LOGIC;
  signal \highCount_carry__0_n_3\ : STD_LOGIC;
  signal \highCount_carry__0_n_4\ : STD_LOGIC;
  signal \highCount_carry__0_n_5\ : STD_LOGIC;
  signal \highCount_carry__0_n_6\ : STD_LOGIC;
  signal \highCount_carry__0_n_7\ : STD_LOGIC;
  signal \highCount_carry__1_n_0\ : STD_LOGIC;
  signal \highCount_carry__1_n_1\ : STD_LOGIC;
  signal \highCount_carry__1_n_2\ : STD_LOGIC;
  signal \highCount_carry__1_n_3\ : STD_LOGIC;
  signal \highCount_carry__1_n_4\ : STD_LOGIC;
  signal \highCount_carry__1_n_5\ : STD_LOGIC;
  signal \highCount_carry__1_n_6\ : STD_LOGIC;
  signal \highCount_carry__1_n_7\ : STD_LOGIC;
  signal \highCount_carry__2_n_0\ : STD_LOGIC;
  signal \highCount_carry__2_n_1\ : STD_LOGIC;
  signal \highCount_carry__2_n_2\ : STD_LOGIC;
  signal \highCount_carry__2_n_3\ : STD_LOGIC;
  signal \highCount_carry__2_n_4\ : STD_LOGIC;
  signal \highCount_carry__2_n_5\ : STD_LOGIC;
  signal \highCount_carry__2_n_6\ : STD_LOGIC;
  signal \highCount_carry__2_n_7\ : STD_LOGIC;
  signal \highCount_carry__3_n_0\ : STD_LOGIC;
  signal \highCount_carry__3_n_1\ : STD_LOGIC;
  signal \highCount_carry__3_n_2\ : STD_LOGIC;
  signal \highCount_carry__3_n_3\ : STD_LOGIC;
  signal \highCount_carry__3_n_4\ : STD_LOGIC;
  signal \highCount_carry__3_n_5\ : STD_LOGIC;
  signal \highCount_carry__3_n_6\ : STD_LOGIC;
  signal \highCount_carry__3_n_7\ : STD_LOGIC;
  signal \highCount_carry__4_n_0\ : STD_LOGIC;
  signal \highCount_carry__4_n_1\ : STD_LOGIC;
  signal \highCount_carry__4_n_2\ : STD_LOGIC;
  signal \highCount_carry__4_n_3\ : STD_LOGIC;
  signal \highCount_carry__4_n_4\ : STD_LOGIC;
  signal \highCount_carry__4_n_5\ : STD_LOGIC;
  signal \highCount_carry__4_n_6\ : STD_LOGIC;
  signal \highCount_carry__4_n_7\ : STD_LOGIC;
  signal \highCount_carry__5_n_0\ : STD_LOGIC;
  signal \highCount_carry__5_n_1\ : STD_LOGIC;
  signal \highCount_carry__5_n_2\ : STD_LOGIC;
  signal \highCount_carry__5_n_3\ : STD_LOGIC;
  signal \highCount_carry__5_n_4\ : STD_LOGIC;
  signal \highCount_carry__5_n_5\ : STD_LOGIC;
  signal \highCount_carry__5_n_6\ : STD_LOGIC;
  signal \highCount_carry__5_n_7\ : STD_LOGIC;
  signal \highCount_carry__6_n_1\ : STD_LOGIC;
  signal \highCount_carry__6_n_2\ : STD_LOGIC;
  signal \highCount_carry__6_n_3\ : STD_LOGIC;
  signal \highCount_carry__6_n_4\ : STD_LOGIC;
  signal \highCount_carry__6_n_5\ : STD_LOGIC;
  signal \highCount_carry__6_n_6\ : STD_LOGIC;
  signal \highCount_carry__6_n_7\ : STD_LOGIC;
  signal highCount_carry_n_0 : STD_LOGIC;
  signal highCount_carry_n_1 : STD_LOGIC;
  signal highCount_carry_n_2 : STD_LOGIC;
  signal highCount_carry_n_3 : STD_LOGIC;
  signal highCount_carry_n_4 : STD_LOGIC;
  signal highCount_carry_n_5 : STD_LOGIC;
  signal highCount_carry_n_6 : STD_LOGIC;
  signal highCount_carry_n_7 : STD_LOGIC;
  signal nextCountCycle : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal nextCountCycle0_carry_n_0 : STD_LOGIC;
  signal nextCountCycle0_carry_n_1 : STD_LOGIC;
  signal nextCountCycle0_carry_n_2 : STD_LOGIC;
  signal nextCountCycle0_carry_n_3 : STD_LOGIC;
  signal nextCountCycle0_carry_n_4 : STD_LOGIC;
  signal nextCountCycle0_carry_n_5 : STD_LOGIC;
  signal nextCountCycle0_carry_n_6 : STD_LOGIC;
  signal nextCountCycle0_carry_n_7 : STD_LOGIC;
  signal nextPWMCount : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_4__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal nextPWMCount0_carry_n_0 : STD_LOGIC;
  signal nextPWMCount0_carry_n_1 : STD_LOGIC;
  signal nextPWMCount0_carry_n_2 : STD_LOGIC;
  signal nextPWMCount0_carry_n_3 : STD_LOGIC;
  signal nextPWMCount0_carry_n_4 : STD_LOGIC;
  signal nextPWMCount0_carry_n_5 : STD_LOGIC;
  signal nextPWMCount0_carry_n_6 : STD_LOGIC;
  signal nextPWMCount0_carry_n_7 : STD_LOGIC;
  signal nextSecCount : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal nextSecCount0_carry_n_0 : STD_LOGIC;
  signal nextSecCount0_carry_n_1 : STD_LOGIC;
  signal nextSecCount0_carry_n_2 : STD_LOGIC;
  signal nextSecCount0_carry_n_3 : STD_LOGIC;
  signal nextSecCount0_carry_n_4 : STD_LOGIC;
  signal nextSecCount0_carry_n_5 : STD_LOGIC;
  signal nextSecCount0_carry_n_6 : STD_LOGIC;
  signal nextSecCount0_carry_n_7 : STD_LOGIC;
  signal \pwm__n_0\ : STD_LOGIC;
  signal \pwm__n_1\ : STD_LOGIC;
  signal \pwm__n_10\ : STD_LOGIC;
  signal \pwm__n_11\ : STD_LOGIC;
  signal \pwm__n_12\ : STD_LOGIC;
  signal \pwm__n_13\ : STD_LOGIC;
  signal \pwm__n_14\ : STD_LOGIC;
  signal \pwm__n_15\ : STD_LOGIC;
  signal \pwm__n_16\ : STD_LOGIC;
  signal \pwm__n_17\ : STD_LOGIC;
  signal \pwm__n_18\ : STD_LOGIC;
  signal \pwm__n_19\ : STD_LOGIC;
  signal \pwm__n_2\ : STD_LOGIC;
  signal \pwm__n_20\ : STD_LOGIC;
  signal \pwm__n_21\ : STD_LOGIC;
  signal \pwm__n_22\ : STD_LOGIC;
  signal \pwm__n_23\ : STD_LOGIC;
  signal \pwm__n_24\ : STD_LOGIC;
  signal \pwm__n_25\ : STD_LOGIC;
  signal \pwm__n_26\ : STD_LOGIC;
  signal \pwm__n_27\ : STD_LOGIC;
  signal \pwm__n_28\ : STD_LOGIC;
  signal \pwm__n_29\ : STD_LOGIC;
  signal \pwm__n_3\ : STD_LOGIC;
  signal \pwm__n_30\ : STD_LOGIC;
  signal \pwm__n_31\ : STD_LOGIC;
  signal \pwm__n_32\ : STD_LOGIC;
  signal \pwm__n_33\ : STD_LOGIC;
  signal \pwm__n_34\ : STD_LOGIC;
  signal \pwm__n_4\ : STD_LOGIC;
  signal \pwm__n_5\ : STD_LOGIC;
  signal \pwm__n_6\ : STD_LOGIC;
  signal \pwm__n_7\ : STD_LOGIC;
  signal \pwm__n_8\ : STD_LOGIC;
  signal \pwm__n_9\ : STD_LOGIC;
  signal \secCount[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \secCount[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_6__2_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_7__2_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_8__2_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_9__2_n_0\ : STD_LOGIC;
  signal \secCount[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \secCount[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \secCount[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \secCount[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \secCount[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \secCount[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \secCount[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \secCount[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \secCount[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \secCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal \NLW_highCount_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextSecCount0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
begin
\FSM_sequential_state[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      O => \FSM_sequential_state[0]_i_2__2_n_0\
    );
\FSM_sequential_state[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3__2_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => \FSM_sequential_state[1]_i_2__2_n_0\
    );
\FSM_sequential_state[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_10__3_n_0\,
      I1 => \FSM_sequential_state[2]_i_11__3_n_0\,
      I2 => \FSM_sequential_state[2]_i_9__3_n_0\,
      I3 => \FSM_sequential_state[2]_i_8__3_n_0\,
      I4 => \FSM_sequential_state[1]_i_4__2_n_0\,
      I5 => \FSM_sequential_state[2]_i_7__3_n_0\,
      O => \FSM_sequential_state[1]_i_3__2_n_0\
    );
\FSM_sequential_state[1]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => PWMCount(0),
      I1 => state(1),
      I2 => PWMCount(1),
      I3 => state(2),
      I4 => state(0),
      O => \FSM_sequential_state[1]_i_4__2_n_0\
    );
\FSM_sequential_state[2]_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(22),
      I1 => PWMCount(23),
      I2 => PWMCount(20),
      I3 => PWMCount(21),
      I4 => PWMCount(25),
      I5 => PWMCount(24),
      O => \FSM_sequential_state[2]_i_10__3_n_0\
    );
\FSM_sequential_state[2]_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(28),
      I1 => PWMCount(29),
      I2 => PWMCount(26),
      I3 => PWMCount(27),
      I4 => PWMCount(31),
      I5 => PWMCount(30),
      O => \FSM_sequential_state[2]_i_11__3_n_0\
    );
\FSM_sequential_state[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      O => \FSM_sequential_state[2]_i_3__2_n_0\
    );
\FSM_sequential_state[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_6__2_n_0\,
      I1 => \FSM_sequential_state[2]_i_7__3_n_0\,
      I2 => \FSM_sequential_state[2]_i_8__3_n_0\,
      I3 => \FSM_sequential_state[2]_i_9__3_n_0\,
      I4 => \FSM_sequential_state[2]_i_10__3_n_0\,
      I5 => \FSM_sequential_state[2]_i_11__3_n_0\,
      O => \FSM_sequential_state[2]_i_5__2_n_0\
    );
\FSM_sequential_state[2]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(0),
      I1 => PWMCount(1),
      O => \FSM_sequential_state[2]_i_6__2_n_0\
    );
\FSM_sequential_state[2]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(4),
      I1 => PWMCount(5),
      I2 => PWMCount(2),
      I3 => PWMCount(3),
      I4 => PWMCount(7),
      I5 => PWMCount(6),
      O => \FSM_sequential_state[2]_i_7__3_n_0\
    );
\FSM_sequential_state[2]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(10),
      I1 => PWMCount(11),
      I2 => PWMCount(8),
      I3 => PWMCount(9),
      I4 => PWMCount(13),
      I5 => PWMCount(12),
      O => \FSM_sequential_state[2]_i_8__3_n_0\
    );
\FSM_sequential_state[2]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(16),
      I1 => PWMCount(17),
      I2 => PWMCount(14),
      I3 => PWMCount(15),
      I4 => PWMCount(19),
      I5 => PWMCount(18),
      O => \FSM_sequential_state[2]_i_9__3_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_34\,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_33\,
      Q => state(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_32\,
      Q => state(2),
      R => '0'
    );
\PWMCount[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => PWMCount(0),
      I1 => Q(0),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[0]_i_1__2_n_0\
    );
\PWMCount[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_6\,
      I1 => Q(10),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[10]_i_1__2_n_0\
    );
\PWMCount[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_5\,
      I1 => Q(11),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[11]_i_1__2_n_0\
    );
\PWMCount[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_4\,
      I1 => Q(12),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[12]_i_1__2_n_0\
    );
\PWMCount[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_7\,
      I1 => Q(13),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[13]_i_1__2_n_0\
    );
\PWMCount[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_6\,
      I1 => Q(14),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[14]_i_1__2_n_0\
    );
\PWMCount[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_5\,
      I1 => Q(15),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[15]_i_1__2_n_0\
    );
\PWMCount[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_4\,
      I1 => Q(16),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[16]_i_1__2_n_0\
    );
\PWMCount[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_7\,
      I1 => Q(17),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[17]_i_1__2_n_0\
    );
\PWMCount[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_6\,
      I1 => Q(18),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[18]_i_1__2_n_0\
    );
\PWMCount[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_5\,
      I1 => Q(19),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[19]_i_1__2_n_0\
    );
\PWMCount[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_7,
      I1 => Q(1),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[1]_i_1__2_n_0\
    );
\PWMCount[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_4\,
      I1 => Q(20),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[20]_i_1__2_n_0\
    );
\PWMCount[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_7\,
      I1 => Q(21),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[21]_i_1__2_n_0\
    );
\PWMCount[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_6\,
      I1 => Q(22),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[22]_i_1__2_n_0\
    );
\PWMCount[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_5\,
      I1 => Q(23),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[23]_i_1__2_n_0\
    );
\PWMCount[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_4\,
      I1 => Q(24),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[24]_i_1__2_n_0\
    );
\PWMCount[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_7\,
      I1 => Q(25),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[25]_i_1__2_n_0\
    );
\PWMCount[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_6\,
      I1 => Q(26),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[26]_i_1__2_n_0\
    );
\PWMCount[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_5\,
      I1 => Q(27),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[27]_i_1__2_n_0\
    );
\PWMCount[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_4\,
      I1 => Q(28),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[28]_i_1__2_n_0\
    );
\PWMCount[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_7\,
      I1 => Q(29),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[29]_i_1__2_n_0\
    );
\PWMCount[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_6,
      I1 => Q(2),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[2]_i_1__2_n_0\
    );
\PWMCount[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_6\,
      I1 => Q(30),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[30]_i_1__2_n_0\
    );
\PWMCount[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg[3]\(0),
      I1 => s00_axi_aresetn,
      O => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount[31]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => nextPWMCount
    );
\PWMCount[31]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_5\,
      I1 => Q(31),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[31]_i_3__2_n_0\
    );
\PWMCount[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_5,
      I1 => Q(3),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[3]_i_1__2_n_0\
    );
\PWMCount[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_4,
      I1 => Q(4),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[4]_i_1__2_n_0\
    );
\PWMCount[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_7\,
      I1 => Q(5),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[5]_i_1__2_n_0\
    );
\PWMCount[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_6\,
      I1 => Q(6),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[6]_i_1__2_n_0\
    );
\PWMCount[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_5\,
      I1 => Q(7),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[7]_i_1__2_n_0\
    );
\PWMCount[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_4\,
      I1 => Q(8),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[8]_i_1__2_n_0\
    );
\PWMCount[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_7\,
      I1 => Q(9),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[9]_i_1__2_n_0\
    );
\PWMCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[0]_i_1__2_n_0\,
      Q => PWMCount(0),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[10]_i_1__2_n_0\,
      Q => PWMCount(10),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[11]_i_1__2_n_0\,
      Q => PWMCount(11),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[12]_i_1__2_n_0\,
      Q => PWMCount(12),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[13]_i_1__2_n_0\,
      Q => PWMCount(13),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[14]_i_1__2_n_0\,
      Q => PWMCount(14),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[15]_i_1__2_n_0\,
      Q => PWMCount(15),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[16]_i_1__2_n_0\,
      Q => PWMCount(16),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[17]_i_1__2_n_0\,
      Q => PWMCount(17),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[18]_i_1__2_n_0\,
      Q => PWMCount(18),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[19]_i_1__2_n_0\,
      Q => PWMCount(19),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[1]_i_1__2_n_0\,
      Q => PWMCount(1),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[20]_i_1__2_n_0\,
      Q => PWMCount(20),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[21]_i_1__2_n_0\,
      Q => PWMCount(21),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[22]_i_1__2_n_0\,
      Q => PWMCount(22),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[23]_i_1__2_n_0\,
      Q => PWMCount(23),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[24]_i_1__2_n_0\,
      Q => PWMCount(24),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[25]_i_1__2_n_0\,
      Q => PWMCount(25),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[26]_i_1__2_n_0\,
      Q => PWMCount(26),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[27]_i_1__2_n_0\,
      Q => PWMCount(27),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[28]_i_1__2_n_0\,
      Q => PWMCount(28),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[29]_i_1__2_n_0\,
      Q => PWMCount(29),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[2]_i_1__2_n_0\,
      Q => PWMCount(2),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[30]_i_1__2_n_0\,
      Q => PWMCount(30),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[31]_i_3__2_n_0\,
      Q => PWMCount(31),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[3]_i_1__2_n_0\,
      Q => PWMCount(3),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[4]_i_1__2_n_0\,
      Q => PWMCount(4),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[5]_i_1__2_n_0\,
      Q => PWMCount(5),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[6]_i_1__2_n_0\,
      Q => PWMCount(6),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[7]_i_1__2_n_0\,
      Q => PWMCount(7),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[8]_i_1__2_n_0\,
      Q => PWMCount(8),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\PWMCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[9]_i_1__2_n_0\,
      Q => PWMCount(9),
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => state(2),
      I1 => \countCycle_reg_n_0_[0]\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[0]_i_1__2_n_0\
    );
\countCycle[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_6\,
      O => \countCycle[10]_i_1__2_n_0\
    );
\countCycle[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_5\,
      O => \countCycle[11]_i_1__2_n_0\
    );
\countCycle[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__1_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[12]_i_1__2_n_0\
    );
\countCycle[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_7\,
      O => \countCycle[13]_i_1__2_n_0\
    );
\countCycle[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_6\,
      O => \countCycle[14]_i_1__2_n_0\
    );
\countCycle[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[15]_i_1__2_n_0\
    );
\countCycle[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[16]_i_1__2_n_0\
    );
\countCycle[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[17]_i_1__2_n_0\
    );
\countCycle[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[18]_i_1__2_n_0\
    );
\countCycle[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__3_n_5\,
      O => \countCycle[19]_i_1__2_n_0\
    );
\countCycle[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_7,
      O => \countCycle[1]_i_1__2_n_0\
    );
\countCycle[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[20]_i_1__2_n_0\
    );
\countCycle[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[21]_i_1__2_n_0\
    );
\countCycle[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[22]_i_1__2_n_0\
    );
\countCycle[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[23]_i_1__2_n_0\
    );
\countCycle[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__4_n_4\,
      O => \countCycle[24]_i_1__2_n_0\
    );
\countCycle[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_7\,
      O => \countCycle[25]_i_1__2_n_0\
    );
\countCycle[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__5_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[26]_i_1__2_n_0\
    );
\countCycle[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_5\,
      O => \countCycle[27]_i_1__2_n_0\
    );
\countCycle[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_4\,
      O => \countCycle[28]_i_1__2_n_0\
    );
\countCycle[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_7\,
      O => \countCycle[29]_i_1__2_n_0\
    );
\countCycle[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_6,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[2]_i_1__2_n_0\
    );
\countCycle[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_6\,
      O => \countCycle[30]_i_1__2_n_0\
    );
\countCycle[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF41"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => \countCycle[31]_i_3__2_n_0\,
      O => nextCountCycle
    );
\countCycle[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_5\,
      O => \countCycle[31]_i_2__2_n_0\
    );
\countCycle[31]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \countCycle[31]_i_4__2_n_0\,
      I3 => \countCycle[31]_i_5__2_n_0\,
      O => \countCycle[31]_i_3__2_n_0\
    );
\countCycle[31]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      I1 => \secCount_reg_n_0_[9]\,
      I2 => \secCount_reg_n_0_[11]\,
      I3 => \secCount_reg_n_0_[6]\,
      I4 => \secCount_reg_n_0_[7]\,
      I5 => \secCount_reg_n_0_[8]\,
      O => \countCycle[31]_i_4__2_n_0\
    );
\countCycle[31]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      I1 => \secCount_reg_n_0_[3]\,
      I2 => \secCount_reg_n_0_[4]\,
      I3 => \secCount_reg_n_0_[0]\,
      I4 => \secCount_reg_n_0_[1]\,
      I5 => \secCount_reg_n_0_[2]\,
      O => \countCycle[31]_i_5__2_n_0\
    );
\countCycle[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_5,
      O => \countCycle[3]_i_1__2_n_0\
    );
\countCycle[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_4,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[4]_i_1__2_n_0\
    );
\countCycle[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_7\,
      O => \countCycle[5]_i_1__2_n_0\
    );
\countCycle[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[6]_i_1__2_n_0\
    );
\countCycle[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[7]_i_1__2_n_0\
    );
\countCycle[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_4\,
      O => \countCycle[8]_i_1__2_n_0\
    );
\countCycle[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_7\,
      O => \countCycle[9]_i_1__2_n_0\
    );
\countCycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[0]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[10]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[11]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[12]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[12]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[13]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[13]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[14]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[14]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[15]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[15]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[16]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[16]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[17]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[17]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[18]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[18]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[19]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[19]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[1]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[20]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[20]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[21]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[21]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[22]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[22]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[23]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[23]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[24]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[24]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[25]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[25]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[26]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[26]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[27]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[27]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[28]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[28]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[29]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[29]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[2]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[30]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[30]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[31]_i_2__2_n_0\,
      Q => \countCycle_reg_n_0_[31]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[3]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[4]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[5]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[6]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[7]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[8]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\countCycle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[9]_i_1__2_n_0\,
      Q => \countCycle_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
highCount_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => highCount_carry_n_0,
      CO(2) => highCount_carry_n_1,
      CO(1) => highCount_carry_n_2,
      CO(0) => highCount_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => highCount_carry_n_4,
      O(2) => highCount_carry_n_5,
      O(1) => highCount_carry_n_6,
      O(0) => highCount_carry_n_7,
      S(3) => \pwm__n_4\,
      S(2) => \pwm__n_5\,
      S(1) => \pwm__n_6\,
      S(0) => \pwm__n_7\
    );
\highCount_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => highCount_carry_n_0,
      CO(3) => \highCount_carry__0_n_0\,
      CO(2) => \highCount_carry__0_n_1\,
      CO(1) => \highCount_carry__0_n_2\,
      CO(0) => \highCount_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \highCount_carry__0_n_4\,
      O(2) => \highCount_carry__0_n_5\,
      O(1) => \highCount_carry__0_n_6\,
      O(0) => \highCount_carry__0_n_7\,
      S(3) => \pwm__n_8\,
      S(2) => \pwm__n_9\,
      S(1) => \pwm__n_10\,
      S(0) => \pwm__n_11\
    );
\highCount_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__0_n_0\,
      CO(3) => \highCount_carry__1_n_0\,
      CO(2) => \highCount_carry__1_n_1\,
      CO(1) => \highCount_carry__1_n_2\,
      CO(0) => \highCount_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \highCount_carry__1_n_4\,
      O(2) => \highCount_carry__1_n_5\,
      O(1) => \highCount_carry__1_n_6\,
      O(0) => \highCount_carry__1_n_7\,
      S(3) => \pwm__n_12\,
      S(2) => \pwm__n_13\,
      S(1) => \pwm__n_14\,
      S(0) => \pwm__n_15\
    );
\highCount_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__1_n_0\,
      CO(3) => \highCount_carry__2_n_0\,
      CO(2) => \highCount_carry__2_n_1\,
      CO(1) => \highCount_carry__2_n_2\,
      CO(0) => \highCount_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \highCount_carry__2_n_4\,
      O(2) => \highCount_carry__2_n_5\,
      O(1) => \highCount_carry__2_n_6\,
      O(0) => \highCount_carry__2_n_7\,
      S(3) => \pwm__n_16\,
      S(2) => \pwm__n_17\,
      S(1) => \pwm__n_18\,
      S(0) => \pwm__n_19\
    );
\highCount_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__2_n_0\,
      CO(3) => \highCount_carry__3_n_0\,
      CO(2) => \highCount_carry__3_n_1\,
      CO(1) => \highCount_carry__3_n_2\,
      CO(0) => \highCount_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \highCount_carry__3_n_4\,
      O(2) => \highCount_carry__3_n_5\,
      O(1) => \highCount_carry__3_n_6\,
      O(0) => \highCount_carry__3_n_7\,
      S(3) => \pwm__n_20\,
      S(2) => \pwm__n_21\,
      S(1) => \pwm__n_22\,
      S(0) => \pwm__n_23\
    );
\highCount_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__3_n_0\,
      CO(3) => \highCount_carry__4_n_0\,
      CO(2) => \highCount_carry__4_n_1\,
      CO(1) => \highCount_carry__4_n_2\,
      CO(0) => \highCount_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3) => \highCount_carry__4_n_4\,
      O(2) => \highCount_carry__4_n_5\,
      O(1) => \highCount_carry__4_n_6\,
      O(0) => \highCount_carry__4_n_7\,
      S(3) => \pwm__n_24\,
      S(2) => \pwm__n_25\,
      S(1) => \pwm__n_26\,
      S(0) => \pwm__n_27\
    );
\highCount_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__4_n_0\,
      CO(3) => \highCount_carry__5_n_0\,
      CO(2) => \highCount_carry__5_n_1\,
      CO(1) => \highCount_carry__5_n_2\,
      CO(0) => \highCount_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3) => \highCount_carry__5_n_4\,
      O(2) => \highCount_carry__5_n_5\,
      O(1) => \highCount_carry__5_n_6\,
      O(0) => \highCount_carry__5_n_7\,
      S(3) => \pwm__n_28\,
      S(2) => \pwm__n_29\,
      S(1) => \pwm__n_30\,
      S(0) => \pwm__n_31\
    );
\highCount_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__5_n_0\,
      CO(3) => \NLW_highCount_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \highCount_carry__6_n_1\,
      CO(1) => \highCount_carry__6_n_2\,
      CO(0) => \highCount_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(30 downto 28),
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\
    );
nextCountCycle0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextCountCycle0_carry_n_0,
      CO(2) => nextCountCycle0_carry_n_1,
      CO(1) => nextCountCycle0_carry_n_2,
      CO(0) => nextCountCycle0_carry_n_3,
      CYINIT => \countCycle_reg_n_0_[0]\,
      DI(3) => \countCycle_reg_n_0_[4]\,
      DI(2) => \countCycle_reg_n_0_[3]\,
      DI(1) => \countCycle_reg_n_0_[2]\,
      DI(0) => \countCycle_reg_n_0_[1]\,
      O(3) => nextCountCycle0_carry_n_4,
      O(2) => nextCountCycle0_carry_n_5,
      O(1) => nextCountCycle0_carry_n_6,
      O(0) => nextCountCycle0_carry_n_7,
      S(3) => \nextCountCycle0_carry_i_1__2_n_0\,
      S(2) => \nextCountCycle0_carry_i_2__2_n_0\,
      S(1) => \nextCountCycle0_carry_i_3__2_n_0\,
      S(0) => \nextCountCycle0_carry_i_4__2_n_0\
    );
\nextCountCycle0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextCountCycle0_carry_n_0,
      CO(3) => \nextCountCycle0_carry__0_n_0\,
      CO(2) => \nextCountCycle0_carry__0_n_1\,
      CO(1) => \nextCountCycle0_carry__0_n_2\,
      CO(0) => \nextCountCycle0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[8]\,
      DI(2) => \countCycle_reg_n_0_[7]\,
      DI(1) => \countCycle_reg_n_0_[6]\,
      DI(0) => \countCycle_reg_n_0_[5]\,
      O(3) => \nextCountCycle0_carry__0_n_4\,
      O(2) => \nextCountCycle0_carry__0_n_5\,
      O(1) => \nextCountCycle0_carry__0_n_6\,
      O(0) => \nextCountCycle0_carry__0_n_7\,
      S(3) => \nextCountCycle0_carry__0_i_1__2_n_0\,
      S(2) => \nextCountCycle0_carry__0_i_2__2_n_0\,
      S(1) => \nextCountCycle0_carry__0_i_3__2_n_0\,
      S(0) => \nextCountCycle0_carry__0_i_4__2_n_0\
    );
\nextCountCycle0_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[8]\,
      O => \nextCountCycle0_carry__0_i_1__2_n_0\
    );
\nextCountCycle0_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[7]\,
      O => \nextCountCycle0_carry__0_i_2__2_n_0\
    );
\nextCountCycle0_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[6]\,
      O => \nextCountCycle0_carry__0_i_3__2_n_0\
    );
\nextCountCycle0_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[5]\,
      O => \nextCountCycle0_carry__0_i_4__2_n_0\
    );
\nextCountCycle0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__0_n_0\,
      CO(3) => \nextCountCycle0_carry__1_n_0\,
      CO(2) => \nextCountCycle0_carry__1_n_1\,
      CO(1) => \nextCountCycle0_carry__1_n_2\,
      CO(0) => \nextCountCycle0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[12]\,
      DI(2) => \countCycle_reg_n_0_[11]\,
      DI(1) => \countCycle_reg_n_0_[10]\,
      DI(0) => \countCycle_reg_n_0_[9]\,
      O(3) => \nextCountCycle0_carry__1_n_4\,
      O(2) => \nextCountCycle0_carry__1_n_5\,
      O(1) => \nextCountCycle0_carry__1_n_6\,
      O(0) => \nextCountCycle0_carry__1_n_7\,
      S(3) => \nextCountCycle0_carry__1_i_1__2_n_0\,
      S(2) => \nextCountCycle0_carry__1_i_2__2_n_0\,
      S(1) => \nextCountCycle0_carry__1_i_3__2_n_0\,
      S(0) => \nextCountCycle0_carry__1_i_4__2_n_0\
    );
\nextCountCycle0_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[12]\,
      O => \nextCountCycle0_carry__1_i_1__2_n_0\
    );
\nextCountCycle0_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[11]\,
      O => \nextCountCycle0_carry__1_i_2__2_n_0\
    );
\nextCountCycle0_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      O => \nextCountCycle0_carry__1_i_3__2_n_0\
    );
\nextCountCycle0_carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[9]\,
      O => \nextCountCycle0_carry__1_i_4__2_n_0\
    );
\nextCountCycle0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__1_n_0\,
      CO(3) => \nextCountCycle0_carry__2_n_0\,
      CO(2) => \nextCountCycle0_carry__2_n_1\,
      CO(1) => \nextCountCycle0_carry__2_n_2\,
      CO(0) => \nextCountCycle0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[16]\,
      DI(2) => \countCycle_reg_n_0_[15]\,
      DI(1) => \countCycle_reg_n_0_[14]\,
      DI(0) => \countCycle_reg_n_0_[13]\,
      O(3) => \nextCountCycle0_carry__2_n_4\,
      O(2) => \nextCountCycle0_carry__2_n_5\,
      O(1) => \nextCountCycle0_carry__2_n_6\,
      O(0) => \nextCountCycle0_carry__2_n_7\,
      S(3) => \nextCountCycle0_carry__2_i_1__2_n_0\,
      S(2) => \nextCountCycle0_carry__2_i_2__2_n_0\,
      S(1) => \nextCountCycle0_carry__2_i_3__2_n_0\,
      S(0) => \nextCountCycle0_carry__2_i_4__2_n_0\
    );
\nextCountCycle0_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      O => \nextCountCycle0_carry__2_i_1__2_n_0\
    );
\nextCountCycle0_carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[15]\,
      O => \nextCountCycle0_carry__2_i_2__2_n_0\
    );
\nextCountCycle0_carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[14]\,
      O => \nextCountCycle0_carry__2_i_3__2_n_0\
    );
\nextCountCycle0_carry__2_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[13]\,
      O => \nextCountCycle0_carry__2_i_4__2_n_0\
    );
\nextCountCycle0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__2_n_0\,
      CO(3) => \nextCountCycle0_carry__3_n_0\,
      CO(2) => \nextCountCycle0_carry__3_n_1\,
      CO(1) => \nextCountCycle0_carry__3_n_2\,
      CO(0) => \nextCountCycle0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[20]\,
      DI(2) => \countCycle_reg_n_0_[19]\,
      DI(1) => \countCycle_reg_n_0_[18]\,
      DI(0) => \countCycle_reg_n_0_[17]\,
      O(3) => \nextCountCycle0_carry__3_n_4\,
      O(2) => \nextCountCycle0_carry__3_n_5\,
      O(1) => \nextCountCycle0_carry__3_n_6\,
      O(0) => \nextCountCycle0_carry__3_n_7\,
      S(3) => \nextCountCycle0_carry__3_i_1__2_n_0\,
      S(2) => \nextCountCycle0_carry__3_i_2__2_n_0\,
      S(1) => \nextCountCycle0_carry__3_i_3__2_n_0\,
      S(0) => \nextCountCycle0_carry__3_i_4__2_n_0\
    );
\nextCountCycle0_carry__3_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[20]\,
      O => \nextCountCycle0_carry__3_i_1__2_n_0\
    );
\nextCountCycle0_carry__3_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[19]\,
      O => \nextCountCycle0_carry__3_i_2__2_n_0\
    );
\nextCountCycle0_carry__3_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[18]\,
      O => \nextCountCycle0_carry__3_i_3__2_n_0\
    );
\nextCountCycle0_carry__3_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[17]\,
      O => \nextCountCycle0_carry__3_i_4__2_n_0\
    );
\nextCountCycle0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__3_n_0\,
      CO(3) => \nextCountCycle0_carry__4_n_0\,
      CO(2) => \nextCountCycle0_carry__4_n_1\,
      CO(1) => \nextCountCycle0_carry__4_n_2\,
      CO(0) => \nextCountCycle0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[24]\,
      DI(2) => \countCycle_reg_n_0_[23]\,
      DI(1) => \countCycle_reg_n_0_[22]\,
      DI(0) => \countCycle_reg_n_0_[21]\,
      O(3) => \nextCountCycle0_carry__4_n_4\,
      O(2) => \nextCountCycle0_carry__4_n_5\,
      O(1) => \nextCountCycle0_carry__4_n_6\,
      O(0) => \nextCountCycle0_carry__4_n_7\,
      S(3) => \nextCountCycle0_carry__4_i_1__2_n_0\,
      S(2) => \nextCountCycle0_carry__4_i_2__2_n_0\,
      S(1) => \nextCountCycle0_carry__4_i_3__2_n_0\,
      S(0) => \nextCountCycle0_carry__4_i_4__2_n_0\
    );
\nextCountCycle0_carry__4_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[24]\,
      O => \nextCountCycle0_carry__4_i_1__2_n_0\
    );
\nextCountCycle0_carry__4_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[23]\,
      O => \nextCountCycle0_carry__4_i_2__2_n_0\
    );
\nextCountCycle0_carry__4_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      O => \nextCountCycle0_carry__4_i_3__2_n_0\
    );
\nextCountCycle0_carry__4_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[21]\,
      O => \nextCountCycle0_carry__4_i_4__2_n_0\
    );
\nextCountCycle0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__4_n_0\,
      CO(3) => \nextCountCycle0_carry__5_n_0\,
      CO(2) => \nextCountCycle0_carry__5_n_1\,
      CO(1) => \nextCountCycle0_carry__5_n_2\,
      CO(0) => \nextCountCycle0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[28]\,
      DI(2) => \countCycle_reg_n_0_[27]\,
      DI(1) => \countCycle_reg_n_0_[26]\,
      DI(0) => \countCycle_reg_n_0_[25]\,
      O(3) => \nextCountCycle0_carry__5_n_4\,
      O(2) => \nextCountCycle0_carry__5_n_5\,
      O(1) => \nextCountCycle0_carry__5_n_6\,
      O(0) => \nextCountCycle0_carry__5_n_7\,
      S(3) => \nextCountCycle0_carry__5_i_1__2_n_0\,
      S(2) => \nextCountCycle0_carry__5_i_2__2_n_0\,
      S(1) => \nextCountCycle0_carry__5_i_3__2_n_0\,
      S(0) => \nextCountCycle0_carry__5_i_4__2_n_0\
    );
\nextCountCycle0_carry__5_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      O => \nextCountCycle0_carry__5_i_1__2_n_0\
    );
\nextCountCycle0_carry__5_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[27]\,
      O => \nextCountCycle0_carry__5_i_2__2_n_0\
    );
\nextCountCycle0_carry__5_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[26]\,
      O => \nextCountCycle0_carry__5_i_3__2_n_0\
    );
\nextCountCycle0_carry__5_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[25]\,
      O => \nextCountCycle0_carry__5_i_4__2_n_0\
    );
\nextCountCycle0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextCountCycle0_carry__6_n_2\,
      CO(0) => \nextCountCycle0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countCycle_reg_n_0_[30]\,
      DI(0) => \countCycle_reg_n_0_[29]\,
      O(3) => \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextCountCycle0_carry__6_n_5\,
      O(1) => \nextCountCycle0_carry__6_n_6\,
      O(0) => \nextCountCycle0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextCountCycle0_carry__6_i_1__2_n_0\,
      S(1) => \nextCountCycle0_carry__6_i_2__2_n_0\,
      S(0) => \nextCountCycle0_carry__6_i_3__2_n_0\
    );
\nextCountCycle0_carry__6_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[31]\,
      O => \nextCountCycle0_carry__6_i_1__2_n_0\
    );
\nextCountCycle0_carry__6_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[30]\,
      O => \nextCountCycle0_carry__6_i_2__2_n_0\
    );
\nextCountCycle0_carry__6_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[29]\,
      O => \nextCountCycle0_carry__6_i_3__2_n_0\
    );
\nextCountCycle0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      O => \nextCountCycle0_carry_i_1__2_n_0\
    );
\nextCountCycle0_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[3]\,
      O => \nextCountCycle0_carry_i_2__2_n_0\
    );
\nextCountCycle0_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[2]\,
      O => \nextCountCycle0_carry_i_3__2_n_0\
    );
\nextCountCycle0_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[1]\,
      O => \nextCountCycle0_carry_i_4__2_n_0\
    );
nextPWMCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMCount0_carry_n_0,
      CO(2) => nextPWMCount0_carry_n_1,
      CO(1) => nextPWMCount0_carry_n_2,
      CO(0) => nextPWMCount0_carry_n_3,
      CYINIT => PWMCount(0),
      DI(3 downto 0) => PWMCount(4 downto 1),
      O(3) => nextPWMCount0_carry_n_4,
      O(2) => nextPWMCount0_carry_n_5,
      O(1) => nextPWMCount0_carry_n_6,
      O(0) => nextPWMCount0_carry_n_7,
      S(3) => \nextPWMCount0_carry_i_1__3_n_0\,
      S(2) => \nextPWMCount0_carry_i_2__3_n_0\,
      S(1) => \nextPWMCount0_carry_i_3__3_n_0\,
      S(0) => \nextPWMCount0_carry_i_4__3_n_0\
    );
\nextPWMCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMCount0_carry_n_0,
      CO(3) => \nextPWMCount0_carry__0_n_0\,
      CO(2) => \nextPWMCount0_carry__0_n_1\,
      CO(1) => \nextPWMCount0_carry__0_n_2\,
      CO(0) => \nextPWMCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(8 downto 5),
      O(3) => \nextPWMCount0_carry__0_n_4\,
      O(2) => \nextPWMCount0_carry__0_n_5\,
      O(1) => \nextPWMCount0_carry__0_n_6\,
      O(0) => \nextPWMCount0_carry__0_n_7\,
      S(3) => \nextPWMCount0_carry__0_i_1__3_n_0\,
      S(2) => \nextPWMCount0_carry__0_i_2__3_n_0\,
      S(1) => \nextPWMCount0_carry__0_i_3__3_n_0\,
      S(0) => \nextPWMCount0_carry__0_i_4__3_n_0\
    );
\nextPWMCount0_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(8),
      O => \nextPWMCount0_carry__0_i_1__3_n_0\
    );
\nextPWMCount0_carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(7),
      O => \nextPWMCount0_carry__0_i_2__3_n_0\
    );
\nextPWMCount0_carry__0_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(6),
      O => \nextPWMCount0_carry__0_i_3__3_n_0\
    );
\nextPWMCount0_carry__0_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(5),
      O => \nextPWMCount0_carry__0_i_4__3_n_0\
    );
\nextPWMCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__0_n_0\,
      CO(3) => \nextPWMCount0_carry__1_n_0\,
      CO(2) => \nextPWMCount0_carry__1_n_1\,
      CO(1) => \nextPWMCount0_carry__1_n_2\,
      CO(0) => \nextPWMCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(12 downto 9),
      O(3) => \nextPWMCount0_carry__1_n_4\,
      O(2) => \nextPWMCount0_carry__1_n_5\,
      O(1) => \nextPWMCount0_carry__1_n_6\,
      O(0) => \nextPWMCount0_carry__1_n_7\,
      S(3) => \nextPWMCount0_carry__1_i_1__3_n_0\,
      S(2) => \nextPWMCount0_carry__1_i_2__3_n_0\,
      S(1) => \nextPWMCount0_carry__1_i_3__3_n_0\,
      S(0) => \nextPWMCount0_carry__1_i_4__3_n_0\
    );
\nextPWMCount0_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(12),
      O => \nextPWMCount0_carry__1_i_1__3_n_0\
    );
\nextPWMCount0_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(11),
      O => \nextPWMCount0_carry__1_i_2__3_n_0\
    );
\nextPWMCount0_carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(10),
      O => \nextPWMCount0_carry__1_i_3__3_n_0\
    );
\nextPWMCount0_carry__1_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(9),
      O => \nextPWMCount0_carry__1_i_4__3_n_0\
    );
\nextPWMCount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__1_n_0\,
      CO(3) => \nextPWMCount0_carry__2_n_0\,
      CO(2) => \nextPWMCount0_carry__2_n_1\,
      CO(1) => \nextPWMCount0_carry__2_n_2\,
      CO(0) => \nextPWMCount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(16 downto 13),
      O(3) => \nextPWMCount0_carry__2_n_4\,
      O(2) => \nextPWMCount0_carry__2_n_5\,
      O(1) => \nextPWMCount0_carry__2_n_6\,
      O(0) => \nextPWMCount0_carry__2_n_7\,
      S(3) => \nextPWMCount0_carry__2_i_1__3_n_0\,
      S(2) => \nextPWMCount0_carry__2_i_2__3_n_0\,
      S(1) => \nextPWMCount0_carry__2_i_3__3_n_0\,
      S(0) => \nextPWMCount0_carry__2_i_4__3_n_0\
    );
\nextPWMCount0_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(16),
      O => \nextPWMCount0_carry__2_i_1__3_n_0\
    );
\nextPWMCount0_carry__2_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(15),
      O => \nextPWMCount0_carry__2_i_2__3_n_0\
    );
\nextPWMCount0_carry__2_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(14),
      O => \nextPWMCount0_carry__2_i_3__3_n_0\
    );
\nextPWMCount0_carry__2_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(13),
      O => \nextPWMCount0_carry__2_i_4__3_n_0\
    );
\nextPWMCount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__2_n_0\,
      CO(3) => \nextPWMCount0_carry__3_n_0\,
      CO(2) => \nextPWMCount0_carry__3_n_1\,
      CO(1) => \nextPWMCount0_carry__3_n_2\,
      CO(0) => \nextPWMCount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(20 downto 17),
      O(3) => \nextPWMCount0_carry__3_n_4\,
      O(2) => \nextPWMCount0_carry__3_n_5\,
      O(1) => \nextPWMCount0_carry__3_n_6\,
      O(0) => \nextPWMCount0_carry__3_n_7\,
      S(3) => \nextPWMCount0_carry__3_i_1__3_n_0\,
      S(2) => \nextPWMCount0_carry__3_i_2__3_n_0\,
      S(1) => \nextPWMCount0_carry__3_i_3__3_n_0\,
      S(0) => \nextPWMCount0_carry__3_i_4__3_n_0\
    );
\nextPWMCount0_carry__3_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(20),
      O => \nextPWMCount0_carry__3_i_1__3_n_0\
    );
\nextPWMCount0_carry__3_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(19),
      O => \nextPWMCount0_carry__3_i_2__3_n_0\
    );
\nextPWMCount0_carry__3_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(18),
      O => \nextPWMCount0_carry__3_i_3__3_n_0\
    );
\nextPWMCount0_carry__3_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(17),
      O => \nextPWMCount0_carry__3_i_4__3_n_0\
    );
\nextPWMCount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__3_n_0\,
      CO(3) => \nextPWMCount0_carry__4_n_0\,
      CO(2) => \nextPWMCount0_carry__4_n_1\,
      CO(1) => \nextPWMCount0_carry__4_n_2\,
      CO(0) => \nextPWMCount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(24 downto 21),
      O(3) => \nextPWMCount0_carry__4_n_4\,
      O(2) => \nextPWMCount0_carry__4_n_5\,
      O(1) => \nextPWMCount0_carry__4_n_6\,
      O(0) => \nextPWMCount0_carry__4_n_7\,
      S(3) => \nextPWMCount0_carry__4_i_1__3_n_0\,
      S(2) => \nextPWMCount0_carry__4_i_2__3_n_0\,
      S(1) => \nextPWMCount0_carry__4_i_3__3_n_0\,
      S(0) => \nextPWMCount0_carry__4_i_4__3_n_0\
    );
\nextPWMCount0_carry__4_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(24),
      O => \nextPWMCount0_carry__4_i_1__3_n_0\
    );
\nextPWMCount0_carry__4_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(23),
      O => \nextPWMCount0_carry__4_i_2__3_n_0\
    );
\nextPWMCount0_carry__4_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(22),
      O => \nextPWMCount0_carry__4_i_3__3_n_0\
    );
\nextPWMCount0_carry__4_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(21),
      O => \nextPWMCount0_carry__4_i_4__3_n_0\
    );
\nextPWMCount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__4_n_0\,
      CO(3) => \nextPWMCount0_carry__5_n_0\,
      CO(2) => \nextPWMCount0_carry__5_n_1\,
      CO(1) => \nextPWMCount0_carry__5_n_2\,
      CO(0) => \nextPWMCount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(28 downto 25),
      O(3) => \nextPWMCount0_carry__5_n_4\,
      O(2) => \nextPWMCount0_carry__5_n_5\,
      O(1) => \nextPWMCount0_carry__5_n_6\,
      O(0) => \nextPWMCount0_carry__5_n_7\,
      S(3) => \nextPWMCount0_carry__5_i_1__3_n_0\,
      S(2) => \nextPWMCount0_carry__5_i_2__3_n_0\,
      S(1) => \nextPWMCount0_carry__5_i_3__3_n_0\,
      S(0) => \nextPWMCount0_carry__5_i_4__3_n_0\
    );
\nextPWMCount0_carry__5_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(28),
      O => \nextPWMCount0_carry__5_i_1__3_n_0\
    );
\nextPWMCount0_carry__5_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(27),
      O => \nextPWMCount0_carry__5_i_2__3_n_0\
    );
\nextPWMCount0_carry__5_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(26),
      O => \nextPWMCount0_carry__5_i_3__3_n_0\
    );
\nextPWMCount0_carry__5_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(25),
      O => \nextPWMCount0_carry__5_i_4__3_n_0\
    );
\nextPWMCount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMCount0_carry__6_n_2\,
      CO(0) => \nextPWMCount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => PWMCount(30 downto 29),
      O(3) => \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMCount0_carry__6_n_5\,
      O(1) => \nextPWMCount0_carry__6_n_6\,
      O(0) => \nextPWMCount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMCount0_carry__6_i_1__2_n_0\,
      S(1) => \nextPWMCount0_carry__6_i_2__3_n_0\,
      S(0) => \nextPWMCount0_carry__6_i_3__3_n_0\
    );
\nextPWMCount0_carry__6_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(31),
      O => \nextPWMCount0_carry__6_i_1__2_n_0\
    );
\nextPWMCount0_carry__6_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(30),
      O => \nextPWMCount0_carry__6_i_2__3_n_0\
    );
\nextPWMCount0_carry__6_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(29),
      O => \nextPWMCount0_carry__6_i_3__3_n_0\
    );
\nextPWMCount0_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(4),
      O => \nextPWMCount0_carry_i_1__3_n_0\
    );
\nextPWMCount0_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(3),
      O => \nextPWMCount0_carry_i_2__3_n_0\
    );
\nextPWMCount0_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(2),
      O => \nextPWMCount0_carry_i_3__3_n_0\
    );
\nextPWMCount0_carry_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(1),
      O => \nextPWMCount0_carry_i_4__3_n_0\
    );
nextSecCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextSecCount0_carry_n_0,
      CO(2) => nextSecCount0_carry_n_1,
      CO(1) => nextSecCount0_carry_n_2,
      CO(0) => nextSecCount0_carry_n_3,
      CYINIT => \secCount_reg_n_0_[0]\,
      DI(3) => \secCount_reg_n_0_[4]\,
      DI(2) => \secCount_reg_n_0_[3]\,
      DI(1) => \secCount_reg_n_0_[2]\,
      DI(0) => \secCount_reg_n_0_[1]\,
      O(3) => nextSecCount0_carry_n_4,
      O(2) => nextSecCount0_carry_n_5,
      O(1) => nextSecCount0_carry_n_6,
      O(0) => nextSecCount0_carry_n_7,
      S(3) => \nextSecCount0_carry_i_1__2_n_0\,
      S(2) => \nextSecCount0_carry_i_2__2_n_0\,
      S(1) => \nextSecCount0_carry_i_3__2_n_0\,
      S(0) => \nextSecCount0_carry_i_4__2_n_0\
    );
\nextSecCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextSecCount0_carry_n_0,
      CO(3) => \nextSecCount0_carry__0_n_0\,
      CO(2) => \nextSecCount0_carry__0_n_1\,
      CO(1) => \nextSecCount0_carry__0_n_2\,
      CO(0) => \nextSecCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \secCount_reg_n_0_[8]\,
      DI(2) => \secCount_reg_n_0_[7]\,
      DI(1) => \secCount_reg_n_0_[6]\,
      DI(0) => \secCount_reg_n_0_[5]\,
      O(3) => \nextSecCount0_carry__0_n_4\,
      O(2) => \nextSecCount0_carry__0_n_5\,
      O(1) => \nextSecCount0_carry__0_n_6\,
      O(0) => \nextSecCount0_carry__0_n_7\,
      S(3) => \nextSecCount0_carry__0_i_1__2_n_0\,
      S(2) => \nextSecCount0_carry__0_i_2__2_n_0\,
      S(1) => \nextSecCount0_carry__0_i_3__2_n_0\,
      S(0) => \nextSecCount0_carry__0_i_4__2_n_0\
    );
\nextSecCount0_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[8]\,
      O => \nextSecCount0_carry__0_i_1__2_n_0\
    );
\nextSecCount0_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[7]\,
      O => \nextSecCount0_carry__0_i_2__2_n_0\
    );
\nextSecCount0_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[6]\,
      O => \nextSecCount0_carry__0_i_3__2_n_0\
    );
\nextSecCount0_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      O => \nextSecCount0_carry__0_i_4__2_n_0\
    );
\nextSecCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextSecCount0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextSecCount0_carry__1_n_2\,
      CO(0) => \nextSecCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \secCount_reg_n_0_[10]\,
      DI(0) => \secCount_reg_n_0_[9]\,
      O(3) => \NLW_nextSecCount0_carry__1_O_UNCONNECTED\(3),
      O(2) => \nextSecCount0_carry__1_n_5\,
      O(1) => \nextSecCount0_carry__1_n_6\,
      O(0) => \nextSecCount0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \nextSecCount0_carry__1_i_1__2_n_0\,
      S(1) => \nextSecCount0_carry__1_i_2__2_n_0\,
      S(0) => \nextSecCount0_carry__1_i_3__2_n_0\
    );
\nextSecCount0_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[11]\,
      O => \nextSecCount0_carry__1_i_1__2_n_0\
    );
\nextSecCount0_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      O => \nextSecCount0_carry__1_i_2__2_n_0\
    );
\nextSecCount0_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[9]\,
      O => \nextSecCount0_carry__1_i_3__2_n_0\
    );
\nextSecCount0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[4]\,
      O => \nextSecCount0_carry_i_1__2_n_0\
    );
\nextSecCount0_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[3]\,
      O => \nextSecCount0_carry_i_2__2_n_0\
    );
\nextSecCount0_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[2]\,
      O => \nextSecCount0_carry_i_3__2_n_0\
    );
\nextSecCount0_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[1]\,
      O => \nextSecCount0_carry_i_4__2_n_0\
    );
\pwm_\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_10
     port map (
      \FSM_sequential_state_reg[0]\ => \pwm__n_34\,
      \FSM_sequential_state_reg[1]\ => \pwm__n_33\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[0]_i_2__2_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \countCycle[31]_i_3__2_n_0\,
      \FSM_sequential_state_reg[2]\ => \pwm__n_32\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3__2_n_0\,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state[1]_i_2__2_n_0\,
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      \PWMCount_reg[0]\ => \FSM_sequential_state[2]_i_5__2_n_0\,
      \PWMCount_reg[31]\(31 downto 0) => PWMCount(31 downto 0),
      \PWMHigh_reg[11]_0\(3) => \pwm__n_12\,
      \PWMHigh_reg[11]_0\(2) => \pwm__n_13\,
      \PWMHigh_reg[11]_0\(1) => \pwm__n_14\,
      \PWMHigh_reg[11]_0\(0) => \pwm__n_15\,
      \PWMHigh_reg[15]_0\(3) => \pwm__n_16\,
      \PWMHigh_reg[15]_0\(2) => \pwm__n_17\,
      \PWMHigh_reg[15]_0\(1) => \pwm__n_18\,
      \PWMHigh_reg[15]_0\(0) => \pwm__n_19\,
      \PWMHigh_reg[19]_0\(3) => \pwm__n_20\,
      \PWMHigh_reg[19]_0\(2) => \pwm__n_21\,
      \PWMHigh_reg[19]_0\(1) => \pwm__n_22\,
      \PWMHigh_reg[19]_0\(0) => \pwm__n_23\,
      \PWMHigh_reg[23]_0\(3) => \pwm__n_24\,
      \PWMHigh_reg[23]_0\(2) => \pwm__n_25\,
      \PWMHigh_reg[23]_0\(1) => \pwm__n_26\,
      \PWMHigh_reg[23]_0\(0) => \pwm__n_27\,
      \PWMHigh_reg[27]_0\(3) => \pwm__n_28\,
      \PWMHigh_reg[27]_0\(2) => \pwm__n_29\,
      \PWMHigh_reg[27]_0\(1) => \pwm__n_30\,
      \PWMHigh_reg[27]_0\(0) => \pwm__n_31\,
      \PWMHigh_reg[3]_0\(3) => \pwm__n_4\,
      \PWMHigh_reg[3]_0\(2) => \pwm__n_5\,
      \PWMHigh_reg[3]_0\(1) => \pwm__n_6\,
      \PWMHigh_reg[3]_0\(0) => \pwm__n_7\,
      \PWMHigh_reg[7]_0\(3) => \pwm__n_8\,
      \PWMHigh_reg[7]_0\(2) => \pwm__n_9\,
      \PWMHigh_reg[7]_0\(1) => \pwm__n_10\,
      \PWMHigh_reg[7]_0\(0) => \pwm__n_11\,
      Q(31 downto 0) => Q(31 downto 0),
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\,
      SR(0) => SR(0),
      \countCycle_reg[0]\ => \secCount[11]_i_3__2_n_0\,
      in0(2 downto 0) => state(2 downto 0),
      nextPWMCount => nextPWMCount,
      \out\(2 downto 0) => state(2 downto 0),
      pwm(0) => pwm(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[3]\(0) => \slv_reg0_reg[3]\(0),
      \slv_reg2_reg[11]\(3) => \highCount_carry__1_n_4\,
      \slv_reg2_reg[11]\(2) => \highCount_carry__1_n_5\,
      \slv_reg2_reg[11]\(1) => \highCount_carry__1_n_6\,
      \slv_reg2_reg[11]\(0) => \highCount_carry__1_n_7\,
      \slv_reg2_reg[15]\(3) => \highCount_carry__2_n_4\,
      \slv_reg2_reg[15]\(2) => \highCount_carry__2_n_5\,
      \slv_reg2_reg[15]\(1) => \highCount_carry__2_n_6\,
      \slv_reg2_reg[15]\(0) => \highCount_carry__2_n_7\,
      \slv_reg2_reg[19]\(3) => \highCount_carry__3_n_4\,
      \slv_reg2_reg[19]\(2) => \highCount_carry__3_n_5\,
      \slv_reg2_reg[19]\(1) => \highCount_carry__3_n_6\,
      \slv_reg2_reg[19]\(0) => \highCount_carry__3_n_7\,
      \slv_reg2_reg[23]\(3) => \highCount_carry__4_n_4\,
      \slv_reg2_reg[23]\(2) => \highCount_carry__4_n_5\,
      \slv_reg2_reg[23]\(1) => \highCount_carry__4_n_6\,
      \slv_reg2_reg[23]\(0) => \highCount_carry__4_n_7\,
      \slv_reg2_reg[27]\(3) => \highCount_carry__5_n_4\,
      \slv_reg2_reg[27]\(2) => \highCount_carry__5_n_5\,
      \slv_reg2_reg[27]\(1) => \highCount_carry__5_n_6\,
      \slv_reg2_reg[27]\(0) => \highCount_carry__5_n_7\,
      \slv_reg2_reg[3]\(3) => highCount_carry_n_4,
      \slv_reg2_reg[3]\(2) => highCount_carry_n_5,
      \slv_reg2_reg[3]\(1) => highCount_carry_n_6,
      \slv_reg2_reg[3]\(0) => highCount_carry_n_7,
      \slv_reg2_reg[7]\(3) => \highCount_carry__0_n_4\,
      \slv_reg2_reg[7]\(2) => \highCount_carry__0_n_5\,
      \slv_reg2_reg[7]\(1) => \highCount_carry__0_n_6\,
      \slv_reg2_reg[7]\(0) => \highCount_carry__0_n_7\
    );
\secCount[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => \secCount_reg_n_0_[0]\,
      I1 => \slv_reg1_reg[11]\(0),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[0]_i_1__2_n_0\
    );
\secCount[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_6\,
      I1 => \slv_reg1_reg[11]\(10),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[10]_i_1__2_n_0\
    );
\secCount[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0083"
    )
        port map (
      I0 => \secCount[11]_i_3__2_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => nextSecCount
    );
\secCount[11]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_5\,
      I1 => \slv_reg1_reg[11]\(11),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[11]_i_2__2_n_0\
    );
\secCount[11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \secCount[11]_i_4__2_n_0\,
      I1 => \secCount[11]_i_5__2_n_0\,
      I2 => \secCount[11]_i_6__2_n_0\,
      I3 => \secCount[11]_i_7__2_n_0\,
      I4 => \secCount[11]_i_8__2_n_0\,
      I5 => \secCount[11]_i_9__2_n_0\,
      O => \secCount[11]_i_3__2_n_0\
    );
\secCount[11]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[0]\,
      I1 => \countCycle_reg_n_0_[1]\,
      O => \secCount[11]_i_4__2_n_0\
    );
\secCount[11]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      I1 => \countCycle_reg_n_0_[5]\,
      I2 => \countCycle_reg_n_0_[2]\,
      I3 => \countCycle_reg_n_0_[3]\,
      I4 => \countCycle_reg_n_0_[7]\,
      I5 => \countCycle_reg_n_0_[6]\,
      O => \secCount[11]_i_5__2_n_0\
    );
\secCount[11]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      I1 => \countCycle_reg_n_0_[11]\,
      I2 => \countCycle_reg_n_0_[8]\,
      I3 => \countCycle_reg_n_0_[9]\,
      I4 => \countCycle_reg_n_0_[13]\,
      I5 => \countCycle_reg_n_0_[12]\,
      O => \secCount[11]_i_6__2_n_0\
    );
\secCount[11]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      I1 => \countCycle_reg_n_0_[17]\,
      I2 => \countCycle_reg_n_0_[14]\,
      I3 => \countCycle_reg_n_0_[15]\,
      I4 => \countCycle_reg_n_0_[19]\,
      I5 => \countCycle_reg_n_0_[18]\,
      O => \secCount[11]_i_7__2_n_0\
    );
\secCount[11]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      I1 => \countCycle_reg_n_0_[23]\,
      I2 => \countCycle_reg_n_0_[20]\,
      I3 => \countCycle_reg_n_0_[21]\,
      I4 => \countCycle_reg_n_0_[25]\,
      I5 => \countCycle_reg_n_0_[24]\,
      O => \secCount[11]_i_8__2_n_0\
    );
\secCount[11]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      I1 => \countCycle_reg_n_0_[29]\,
      I2 => \countCycle_reg_n_0_[26]\,
      I3 => \countCycle_reg_n_0_[27]\,
      I4 => \countCycle_reg_n_0_[31]\,
      I5 => \countCycle_reg_n_0_[30]\,
      O => \secCount[11]_i_9__2_n_0\
    );
\secCount[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_7,
      I1 => \slv_reg1_reg[11]\(1),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[1]_i_1__2_n_0\
    );
\secCount[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_6,
      I1 => \slv_reg1_reg[11]\(2),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[2]_i_1__2_n_0\
    );
\secCount[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_5,
      I1 => \slv_reg1_reg[11]\(3),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[3]_i_1__2_n_0\
    );
\secCount[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_4,
      I1 => \slv_reg1_reg[11]\(4),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[4]_i_1__2_n_0\
    );
\secCount[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_7\,
      I1 => \slv_reg1_reg[11]\(5),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[5]_i_1__2_n_0\
    );
\secCount[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_6\,
      I1 => \slv_reg1_reg[11]\(6),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[6]_i_1__2_n_0\
    );
\secCount[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_5\,
      I1 => \slv_reg1_reg[11]\(7),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[7]_i_1__2_n_0\
    );
\secCount[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_4\,
      I1 => \slv_reg1_reg[11]\(8),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[8]_i_1__2_n_0\
    );
\secCount[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_7\,
      I1 => \slv_reg1_reg[11]\(9),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[9]_i_1__2_n_0\
    );
\secCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[0]_i_1__2_n_0\,
      Q => \secCount_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\secCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[10]_i_1__2_n_0\,
      Q => \secCount_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\secCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[11]_i_2__2_n_0\,
      Q => \secCount_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\secCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[1]_i_1__2_n_0\,
      Q => \secCount_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\secCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[2]_i_1__2_n_0\,
      Q => \secCount_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\secCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[3]_i_1__2_n_0\,
      Q => \secCount_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\secCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[4]_i_1__2_n_0\,
      Q => \secCount_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\secCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[5]_i_1__2_n_0\,
      Q => \secCount_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\secCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[6]_i_1__2_n_0\,
      Q => \secCount_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\secCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[7]_i_1__2_n_0\,
      Q => \secCount_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\secCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[8]_i_1__2_n_0\,
      Q => \secCount_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
\secCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[9]_i_1__2_n_0\,
      Q => \secCount_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_3 is
  port (
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_3 : entity is "pwmTop";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_3 is
  signal \FSM_sequential_state[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9__2_n_0\ : STD_LOGIC;
  signal PWMCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PWMCount[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \PWMCount[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \PWMCount[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_2__3_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_4__3_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_5__3_n_0\ : STD_LOGIC;
  signal \countCycle[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[0]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[10]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[11]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[12]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[13]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[14]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[15]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[16]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[17]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[18]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[19]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[1]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[20]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[21]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[22]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[23]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[24]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[25]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[26]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[27]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[28]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[29]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[2]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[30]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[31]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[3]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[4]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[5]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[6]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[7]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[8]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[9]\ : STD_LOGIC;
  signal \highCount_carry__0_n_0\ : STD_LOGIC;
  signal \highCount_carry__0_n_1\ : STD_LOGIC;
  signal \highCount_carry__0_n_2\ : STD_LOGIC;
  signal \highCount_carry__0_n_3\ : STD_LOGIC;
  signal \highCount_carry__0_n_4\ : STD_LOGIC;
  signal \highCount_carry__0_n_5\ : STD_LOGIC;
  signal \highCount_carry__0_n_6\ : STD_LOGIC;
  signal \highCount_carry__0_n_7\ : STD_LOGIC;
  signal \highCount_carry__1_n_0\ : STD_LOGIC;
  signal \highCount_carry__1_n_1\ : STD_LOGIC;
  signal \highCount_carry__1_n_2\ : STD_LOGIC;
  signal \highCount_carry__1_n_3\ : STD_LOGIC;
  signal \highCount_carry__1_n_4\ : STD_LOGIC;
  signal \highCount_carry__1_n_5\ : STD_LOGIC;
  signal \highCount_carry__1_n_6\ : STD_LOGIC;
  signal \highCount_carry__1_n_7\ : STD_LOGIC;
  signal \highCount_carry__2_n_0\ : STD_LOGIC;
  signal \highCount_carry__2_n_1\ : STD_LOGIC;
  signal \highCount_carry__2_n_2\ : STD_LOGIC;
  signal \highCount_carry__2_n_3\ : STD_LOGIC;
  signal \highCount_carry__2_n_4\ : STD_LOGIC;
  signal \highCount_carry__2_n_5\ : STD_LOGIC;
  signal \highCount_carry__2_n_6\ : STD_LOGIC;
  signal \highCount_carry__2_n_7\ : STD_LOGIC;
  signal \highCount_carry__3_n_0\ : STD_LOGIC;
  signal \highCount_carry__3_n_1\ : STD_LOGIC;
  signal \highCount_carry__3_n_2\ : STD_LOGIC;
  signal \highCount_carry__3_n_3\ : STD_LOGIC;
  signal \highCount_carry__3_n_4\ : STD_LOGIC;
  signal \highCount_carry__3_n_5\ : STD_LOGIC;
  signal \highCount_carry__3_n_6\ : STD_LOGIC;
  signal \highCount_carry__3_n_7\ : STD_LOGIC;
  signal \highCount_carry__4_n_0\ : STD_LOGIC;
  signal \highCount_carry__4_n_1\ : STD_LOGIC;
  signal \highCount_carry__4_n_2\ : STD_LOGIC;
  signal \highCount_carry__4_n_3\ : STD_LOGIC;
  signal \highCount_carry__4_n_4\ : STD_LOGIC;
  signal \highCount_carry__4_n_5\ : STD_LOGIC;
  signal \highCount_carry__4_n_6\ : STD_LOGIC;
  signal \highCount_carry__4_n_7\ : STD_LOGIC;
  signal \highCount_carry__5_n_0\ : STD_LOGIC;
  signal \highCount_carry__5_n_1\ : STD_LOGIC;
  signal \highCount_carry__5_n_2\ : STD_LOGIC;
  signal \highCount_carry__5_n_3\ : STD_LOGIC;
  signal \highCount_carry__5_n_4\ : STD_LOGIC;
  signal \highCount_carry__5_n_5\ : STD_LOGIC;
  signal \highCount_carry__5_n_6\ : STD_LOGIC;
  signal \highCount_carry__5_n_7\ : STD_LOGIC;
  signal \highCount_carry__6_n_1\ : STD_LOGIC;
  signal \highCount_carry__6_n_2\ : STD_LOGIC;
  signal \highCount_carry__6_n_3\ : STD_LOGIC;
  signal \highCount_carry__6_n_4\ : STD_LOGIC;
  signal \highCount_carry__6_n_5\ : STD_LOGIC;
  signal \highCount_carry__6_n_6\ : STD_LOGIC;
  signal \highCount_carry__6_n_7\ : STD_LOGIC;
  signal highCount_carry_n_0 : STD_LOGIC;
  signal highCount_carry_n_1 : STD_LOGIC;
  signal highCount_carry_n_2 : STD_LOGIC;
  signal highCount_carry_n_3 : STD_LOGIC;
  signal highCount_carry_n_4 : STD_LOGIC;
  signal highCount_carry_n_5 : STD_LOGIC;
  signal highCount_carry_n_6 : STD_LOGIC;
  signal highCount_carry_n_7 : STD_LOGIC;
  signal nextCountCycle : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_1__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_2__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_3__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_4__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_1__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_2__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_3__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal nextCountCycle0_carry_n_0 : STD_LOGIC;
  signal nextCountCycle0_carry_n_1 : STD_LOGIC;
  signal nextCountCycle0_carry_n_2 : STD_LOGIC;
  signal nextCountCycle0_carry_n_3 : STD_LOGIC;
  signal nextCountCycle0_carry_n_4 : STD_LOGIC;
  signal nextCountCycle0_carry_n_5 : STD_LOGIC;
  signal nextCountCycle0_carry_n_6 : STD_LOGIC;
  signal nextCountCycle0_carry_n_7 : STD_LOGIC;
  signal nextPWMCount : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_1__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal nextPWMCount0_carry_n_0 : STD_LOGIC;
  signal nextPWMCount0_carry_n_1 : STD_LOGIC;
  signal nextPWMCount0_carry_n_2 : STD_LOGIC;
  signal nextPWMCount0_carry_n_3 : STD_LOGIC;
  signal nextPWMCount0_carry_n_4 : STD_LOGIC;
  signal nextPWMCount0_carry_n_5 : STD_LOGIC;
  signal nextPWMCount0_carry_n_6 : STD_LOGIC;
  signal nextPWMCount0_carry_n_7 : STD_LOGIC;
  signal nextSecCount : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal nextSecCount0_carry_n_0 : STD_LOGIC;
  signal nextSecCount0_carry_n_1 : STD_LOGIC;
  signal nextSecCount0_carry_n_2 : STD_LOGIC;
  signal nextSecCount0_carry_n_3 : STD_LOGIC;
  signal nextSecCount0_carry_n_4 : STD_LOGIC;
  signal nextSecCount0_carry_n_5 : STD_LOGIC;
  signal nextSecCount0_carry_n_6 : STD_LOGIC;
  signal nextSecCount0_carry_n_7 : STD_LOGIC;
  signal \pwm__n_0\ : STD_LOGIC;
  signal \pwm__n_1\ : STD_LOGIC;
  signal \pwm__n_10\ : STD_LOGIC;
  signal \pwm__n_11\ : STD_LOGIC;
  signal \pwm__n_12\ : STD_LOGIC;
  signal \pwm__n_13\ : STD_LOGIC;
  signal \pwm__n_14\ : STD_LOGIC;
  signal \pwm__n_15\ : STD_LOGIC;
  signal \pwm__n_16\ : STD_LOGIC;
  signal \pwm__n_17\ : STD_LOGIC;
  signal \pwm__n_18\ : STD_LOGIC;
  signal \pwm__n_19\ : STD_LOGIC;
  signal \pwm__n_2\ : STD_LOGIC;
  signal \pwm__n_20\ : STD_LOGIC;
  signal \pwm__n_21\ : STD_LOGIC;
  signal \pwm__n_22\ : STD_LOGIC;
  signal \pwm__n_23\ : STD_LOGIC;
  signal \pwm__n_24\ : STD_LOGIC;
  signal \pwm__n_25\ : STD_LOGIC;
  signal \pwm__n_26\ : STD_LOGIC;
  signal \pwm__n_27\ : STD_LOGIC;
  signal \pwm__n_28\ : STD_LOGIC;
  signal \pwm__n_29\ : STD_LOGIC;
  signal \pwm__n_3\ : STD_LOGIC;
  signal \pwm__n_30\ : STD_LOGIC;
  signal \pwm__n_31\ : STD_LOGIC;
  signal \pwm__n_32\ : STD_LOGIC;
  signal \pwm__n_33\ : STD_LOGIC;
  signal \pwm__n_34\ : STD_LOGIC;
  signal \pwm__n_4\ : STD_LOGIC;
  signal \pwm__n_5\ : STD_LOGIC;
  signal \pwm__n_6\ : STD_LOGIC;
  signal \pwm__n_7\ : STD_LOGIC;
  signal \pwm__n_8\ : STD_LOGIC;
  signal \pwm__n_9\ : STD_LOGIC;
  signal \secCount[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \secCount[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_5__3_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_6__3_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_7__3_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_8__3_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_9__3_n_0\ : STD_LOGIC;
  signal \secCount[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \secCount[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \secCount[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \secCount[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \secCount[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \secCount[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \secCount[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \secCount[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \secCount[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \secCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal \NLW_highCount_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextSecCount0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
begin
\FSM_sequential_state[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      O => \FSM_sequential_state[0]_i_2__3_n_0\
    );
\FSM_sequential_state[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3__3_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => \FSM_sequential_state[1]_i_2__3_n_0\
    );
\FSM_sequential_state[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_10__2_n_0\,
      I1 => \FSM_sequential_state[2]_i_11__2_n_0\,
      I2 => \FSM_sequential_state[2]_i_9__2_n_0\,
      I3 => \FSM_sequential_state[2]_i_8__2_n_0\,
      I4 => \FSM_sequential_state[1]_i_4__3_n_0\,
      I5 => \FSM_sequential_state[2]_i_7__2_n_0\,
      O => \FSM_sequential_state[1]_i_3__3_n_0\
    );
\FSM_sequential_state[1]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => PWMCount(0),
      I1 => state(1),
      I2 => PWMCount(1),
      I3 => state(2),
      I4 => state(0),
      O => \FSM_sequential_state[1]_i_4__3_n_0\
    );
\FSM_sequential_state[2]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(22),
      I1 => PWMCount(23),
      I2 => PWMCount(20),
      I3 => PWMCount(21),
      I4 => PWMCount(25),
      I5 => PWMCount(24),
      O => \FSM_sequential_state[2]_i_10__2_n_0\
    );
\FSM_sequential_state[2]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(28),
      I1 => PWMCount(29),
      I2 => PWMCount(26),
      I3 => PWMCount(27),
      I4 => PWMCount(31),
      I5 => PWMCount(30),
      O => \FSM_sequential_state[2]_i_11__2_n_0\
    );
\FSM_sequential_state[2]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      O => \FSM_sequential_state[2]_i_3__3_n_0\
    );
\FSM_sequential_state[2]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_6__3_n_0\,
      I1 => \FSM_sequential_state[2]_i_7__2_n_0\,
      I2 => \FSM_sequential_state[2]_i_8__2_n_0\,
      I3 => \FSM_sequential_state[2]_i_9__2_n_0\,
      I4 => \FSM_sequential_state[2]_i_10__2_n_0\,
      I5 => \FSM_sequential_state[2]_i_11__2_n_0\,
      O => \FSM_sequential_state[2]_i_5__3_n_0\
    );
\FSM_sequential_state[2]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(0),
      I1 => PWMCount(1),
      O => \FSM_sequential_state[2]_i_6__3_n_0\
    );
\FSM_sequential_state[2]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(4),
      I1 => PWMCount(5),
      I2 => PWMCount(2),
      I3 => PWMCount(3),
      I4 => PWMCount(7),
      I5 => PWMCount(6),
      O => \FSM_sequential_state[2]_i_7__2_n_0\
    );
\FSM_sequential_state[2]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(10),
      I1 => PWMCount(11),
      I2 => PWMCount(8),
      I3 => PWMCount(9),
      I4 => PWMCount(13),
      I5 => PWMCount(12),
      O => \FSM_sequential_state[2]_i_8__2_n_0\
    );
\FSM_sequential_state[2]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(16),
      I1 => PWMCount(17),
      I2 => PWMCount(14),
      I3 => PWMCount(15),
      I4 => PWMCount(19),
      I5 => PWMCount(18),
      O => \FSM_sequential_state[2]_i_9__2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_34\,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_33\,
      Q => state(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_32\,
      Q => state(2),
      R => '0'
    );
\PWMCount[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => PWMCount(0),
      I1 => Q(0),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[0]_i_1__3_n_0\
    );
\PWMCount[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_6\,
      I1 => Q(10),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[10]_i_1__3_n_0\
    );
\PWMCount[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_5\,
      I1 => Q(11),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[11]_i_1__3_n_0\
    );
\PWMCount[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_4\,
      I1 => Q(12),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[12]_i_1__3_n_0\
    );
\PWMCount[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_7\,
      I1 => Q(13),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[13]_i_1__3_n_0\
    );
\PWMCount[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_6\,
      I1 => Q(14),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[14]_i_1__3_n_0\
    );
\PWMCount[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_5\,
      I1 => Q(15),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[15]_i_1__3_n_0\
    );
\PWMCount[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_4\,
      I1 => Q(16),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[16]_i_1__3_n_0\
    );
\PWMCount[17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_7\,
      I1 => Q(17),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[17]_i_1__3_n_0\
    );
\PWMCount[18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_6\,
      I1 => Q(18),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[18]_i_1__3_n_0\
    );
\PWMCount[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_5\,
      I1 => Q(19),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[19]_i_1__3_n_0\
    );
\PWMCount[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_7,
      I1 => Q(1),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[1]_i_1__3_n_0\
    );
\PWMCount[20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_4\,
      I1 => Q(20),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[20]_i_1__3_n_0\
    );
\PWMCount[21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_7\,
      I1 => Q(21),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[21]_i_1__3_n_0\
    );
\PWMCount[22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_6\,
      I1 => Q(22),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[22]_i_1__3_n_0\
    );
\PWMCount[23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_5\,
      I1 => Q(23),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[23]_i_1__3_n_0\
    );
\PWMCount[24]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_4\,
      I1 => Q(24),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[24]_i_1__3_n_0\
    );
\PWMCount[25]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_7\,
      I1 => Q(25),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[25]_i_1__3_n_0\
    );
\PWMCount[26]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_6\,
      I1 => Q(26),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[26]_i_1__3_n_0\
    );
\PWMCount[27]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_5\,
      I1 => Q(27),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[27]_i_1__3_n_0\
    );
\PWMCount[28]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_4\,
      I1 => Q(28),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[28]_i_1__3_n_0\
    );
\PWMCount[29]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_7\,
      I1 => Q(29),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[29]_i_1__3_n_0\
    );
\PWMCount[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_6,
      I1 => Q(2),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[2]_i_1__3_n_0\
    );
\PWMCount[30]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_6\,
      I1 => Q(30),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[30]_i_1__3_n_0\
    );
\PWMCount[31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg[4]\(0),
      I1 => s00_axi_aresetn,
      O => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount[31]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => nextPWMCount
    );
\PWMCount[31]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_5\,
      I1 => Q(31),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[31]_i_3__3_n_0\
    );
\PWMCount[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_5,
      I1 => Q(3),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[3]_i_1__3_n_0\
    );
\PWMCount[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_4,
      I1 => Q(4),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[4]_i_1__3_n_0\
    );
\PWMCount[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_7\,
      I1 => Q(5),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[5]_i_1__3_n_0\
    );
\PWMCount[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_6\,
      I1 => Q(6),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[6]_i_1__3_n_0\
    );
\PWMCount[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_5\,
      I1 => Q(7),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[7]_i_1__3_n_0\
    );
\PWMCount[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_4\,
      I1 => Q(8),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[8]_i_1__3_n_0\
    );
\PWMCount[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_7\,
      I1 => Q(9),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[9]_i_1__3_n_0\
    );
\PWMCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[0]_i_1__3_n_0\,
      Q => PWMCount(0),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[10]_i_1__3_n_0\,
      Q => PWMCount(10),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[11]_i_1__3_n_0\,
      Q => PWMCount(11),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[12]_i_1__3_n_0\,
      Q => PWMCount(12),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[13]_i_1__3_n_0\,
      Q => PWMCount(13),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[14]_i_1__3_n_0\,
      Q => PWMCount(14),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[15]_i_1__3_n_0\,
      Q => PWMCount(15),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[16]_i_1__3_n_0\,
      Q => PWMCount(16),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[17]_i_1__3_n_0\,
      Q => PWMCount(17),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[18]_i_1__3_n_0\,
      Q => PWMCount(18),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[19]_i_1__3_n_0\,
      Q => PWMCount(19),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[1]_i_1__3_n_0\,
      Q => PWMCount(1),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[20]_i_1__3_n_0\,
      Q => PWMCount(20),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[21]_i_1__3_n_0\,
      Q => PWMCount(21),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[22]_i_1__3_n_0\,
      Q => PWMCount(22),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[23]_i_1__3_n_0\,
      Q => PWMCount(23),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[24]_i_1__3_n_0\,
      Q => PWMCount(24),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[25]_i_1__3_n_0\,
      Q => PWMCount(25),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[26]_i_1__3_n_0\,
      Q => PWMCount(26),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[27]_i_1__3_n_0\,
      Q => PWMCount(27),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[28]_i_1__3_n_0\,
      Q => PWMCount(28),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[29]_i_1__3_n_0\,
      Q => PWMCount(29),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[2]_i_1__3_n_0\,
      Q => PWMCount(2),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[30]_i_1__3_n_0\,
      Q => PWMCount(30),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[31]_i_3__3_n_0\,
      Q => PWMCount(31),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[3]_i_1__3_n_0\,
      Q => PWMCount(3),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[4]_i_1__3_n_0\,
      Q => PWMCount(4),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[5]_i_1__3_n_0\,
      Q => PWMCount(5),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[6]_i_1__3_n_0\,
      Q => PWMCount(6),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[7]_i_1__3_n_0\,
      Q => PWMCount(7),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[8]_i_1__3_n_0\,
      Q => PWMCount(8),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\PWMCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[9]_i_1__3_n_0\,
      Q => PWMCount(9),
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => state(2),
      I1 => \countCycle_reg_n_0_[0]\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[0]_i_1__3_n_0\
    );
\countCycle[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_6\,
      O => \countCycle[10]_i_1__3_n_0\
    );
\countCycle[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_5\,
      O => \countCycle[11]_i_1__3_n_0\
    );
\countCycle[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__1_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[12]_i_1__3_n_0\
    );
\countCycle[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_7\,
      O => \countCycle[13]_i_1__3_n_0\
    );
\countCycle[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_6\,
      O => \countCycle[14]_i_1__3_n_0\
    );
\countCycle[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[15]_i_1__3_n_0\
    );
\countCycle[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[16]_i_1__3_n_0\
    );
\countCycle[17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[17]_i_1__3_n_0\
    );
\countCycle[18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[18]_i_1__3_n_0\
    );
\countCycle[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__3_n_5\,
      O => \countCycle[19]_i_1__3_n_0\
    );
\countCycle[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_7,
      O => \countCycle[1]_i_1__3_n_0\
    );
\countCycle[20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[20]_i_1__3_n_0\
    );
\countCycle[21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[21]_i_1__3_n_0\
    );
\countCycle[22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[22]_i_1__3_n_0\
    );
\countCycle[23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[23]_i_1__3_n_0\
    );
\countCycle[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__4_n_4\,
      O => \countCycle[24]_i_1__3_n_0\
    );
\countCycle[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_7\,
      O => \countCycle[25]_i_1__3_n_0\
    );
\countCycle[26]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__5_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[26]_i_1__3_n_0\
    );
\countCycle[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_5\,
      O => \countCycle[27]_i_1__3_n_0\
    );
\countCycle[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_4\,
      O => \countCycle[28]_i_1__3_n_0\
    );
\countCycle[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_7\,
      O => \countCycle[29]_i_1__3_n_0\
    );
\countCycle[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_6,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[2]_i_1__3_n_0\
    );
\countCycle[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_6\,
      O => \countCycle[30]_i_1__3_n_0\
    );
\countCycle[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF41"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => \countCycle[31]_i_3__3_n_0\,
      O => nextCountCycle
    );
\countCycle[31]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_5\,
      O => \countCycle[31]_i_2__3_n_0\
    );
\countCycle[31]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \countCycle[31]_i_4__3_n_0\,
      I3 => \countCycle[31]_i_5__3_n_0\,
      O => \countCycle[31]_i_3__3_n_0\
    );
\countCycle[31]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      I1 => \secCount_reg_n_0_[9]\,
      I2 => \secCount_reg_n_0_[11]\,
      I3 => \secCount_reg_n_0_[6]\,
      I4 => \secCount_reg_n_0_[7]\,
      I5 => \secCount_reg_n_0_[8]\,
      O => \countCycle[31]_i_4__3_n_0\
    );
\countCycle[31]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      I1 => \secCount_reg_n_0_[3]\,
      I2 => \secCount_reg_n_0_[4]\,
      I3 => \secCount_reg_n_0_[0]\,
      I4 => \secCount_reg_n_0_[1]\,
      I5 => \secCount_reg_n_0_[2]\,
      O => \countCycle[31]_i_5__3_n_0\
    );
\countCycle[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_5,
      O => \countCycle[3]_i_1__3_n_0\
    );
\countCycle[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_4,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[4]_i_1__3_n_0\
    );
\countCycle[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_7\,
      O => \countCycle[5]_i_1__3_n_0\
    );
\countCycle[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[6]_i_1__3_n_0\
    );
\countCycle[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[7]_i_1__3_n_0\
    );
\countCycle[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_4\,
      O => \countCycle[8]_i_1__3_n_0\
    );
\countCycle[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_7\,
      O => \countCycle[9]_i_1__3_n_0\
    );
\countCycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[0]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[10]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[11]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[12]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[12]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[13]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[13]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[14]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[14]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[15]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[15]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[16]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[16]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[17]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[17]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[18]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[18]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[19]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[19]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[1]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[20]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[20]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[21]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[21]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[22]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[22]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[23]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[23]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[24]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[24]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[25]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[25]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[26]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[26]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[27]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[27]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[28]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[28]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[29]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[29]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[2]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[30]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[30]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[31]_i_2__3_n_0\,
      Q => \countCycle_reg_n_0_[31]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[3]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[4]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[5]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[6]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[7]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[8]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\countCycle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[9]_i_1__3_n_0\,
      Q => \countCycle_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
highCount_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => highCount_carry_n_0,
      CO(2) => highCount_carry_n_1,
      CO(1) => highCount_carry_n_2,
      CO(0) => highCount_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => highCount_carry_n_4,
      O(2) => highCount_carry_n_5,
      O(1) => highCount_carry_n_6,
      O(0) => highCount_carry_n_7,
      S(3) => \pwm__n_4\,
      S(2) => \pwm__n_5\,
      S(1) => \pwm__n_6\,
      S(0) => \pwm__n_7\
    );
\highCount_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => highCount_carry_n_0,
      CO(3) => \highCount_carry__0_n_0\,
      CO(2) => \highCount_carry__0_n_1\,
      CO(1) => \highCount_carry__0_n_2\,
      CO(0) => \highCount_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \highCount_carry__0_n_4\,
      O(2) => \highCount_carry__0_n_5\,
      O(1) => \highCount_carry__0_n_6\,
      O(0) => \highCount_carry__0_n_7\,
      S(3) => \pwm__n_8\,
      S(2) => \pwm__n_9\,
      S(1) => \pwm__n_10\,
      S(0) => \pwm__n_11\
    );
\highCount_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__0_n_0\,
      CO(3) => \highCount_carry__1_n_0\,
      CO(2) => \highCount_carry__1_n_1\,
      CO(1) => \highCount_carry__1_n_2\,
      CO(0) => \highCount_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \highCount_carry__1_n_4\,
      O(2) => \highCount_carry__1_n_5\,
      O(1) => \highCount_carry__1_n_6\,
      O(0) => \highCount_carry__1_n_7\,
      S(3) => \pwm__n_12\,
      S(2) => \pwm__n_13\,
      S(1) => \pwm__n_14\,
      S(0) => \pwm__n_15\
    );
\highCount_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__1_n_0\,
      CO(3) => \highCount_carry__2_n_0\,
      CO(2) => \highCount_carry__2_n_1\,
      CO(1) => \highCount_carry__2_n_2\,
      CO(0) => \highCount_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \highCount_carry__2_n_4\,
      O(2) => \highCount_carry__2_n_5\,
      O(1) => \highCount_carry__2_n_6\,
      O(0) => \highCount_carry__2_n_7\,
      S(3) => \pwm__n_16\,
      S(2) => \pwm__n_17\,
      S(1) => \pwm__n_18\,
      S(0) => \pwm__n_19\
    );
\highCount_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__2_n_0\,
      CO(3) => \highCount_carry__3_n_0\,
      CO(2) => \highCount_carry__3_n_1\,
      CO(1) => \highCount_carry__3_n_2\,
      CO(0) => \highCount_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \highCount_carry__3_n_4\,
      O(2) => \highCount_carry__3_n_5\,
      O(1) => \highCount_carry__3_n_6\,
      O(0) => \highCount_carry__3_n_7\,
      S(3) => \pwm__n_20\,
      S(2) => \pwm__n_21\,
      S(1) => \pwm__n_22\,
      S(0) => \pwm__n_23\
    );
\highCount_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__3_n_0\,
      CO(3) => \highCount_carry__4_n_0\,
      CO(2) => \highCount_carry__4_n_1\,
      CO(1) => \highCount_carry__4_n_2\,
      CO(0) => \highCount_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3) => \highCount_carry__4_n_4\,
      O(2) => \highCount_carry__4_n_5\,
      O(1) => \highCount_carry__4_n_6\,
      O(0) => \highCount_carry__4_n_7\,
      S(3) => \pwm__n_24\,
      S(2) => \pwm__n_25\,
      S(1) => \pwm__n_26\,
      S(0) => \pwm__n_27\
    );
\highCount_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__4_n_0\,
      CO(3) => \highCount_carry__5_n_0\,
      CO(2) => \highCount_carry__5_n_1\,
      CO(1) => \highCount_carry__5_n_2\,
      CO(0) => \highCount_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3) => \highCount_carry__5_n_4\,
      O(2) => \highCount_carry__5_n_5\,
      O(1) => \highCount_carry__5_n_6\,
      O(0) => \highCount_carry__5_n_7\,
      S(3) => \pwm__n_28\,
      S(2) => \pwm__n_29\,
      S(1) => \pwm__n_30\,
      S(0) => \pwm__n_31\
    );
\highCount_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__5_n_0\,
      CO(3) => \NLW_highCount_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \highCount_carry__6_n_1\,
      CO(1) => \highCount_carry__6_n_2\,
      CO(0) => \highCount_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(30 downto 28),
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\
    );
nextCountCycle0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextCountCycle0_carry_n_0,
      CO(2) => nextCountCycle0_carry_n_1,
      CO(1) => nextCountCycle0_carry_n_2,
      CO(0) => nextCountCycle0_carry_n_3,
      CYINIT => \countCycle_reg_n_0_[0]\,
      DI(3) => \countCycle_reg_n_0_[4]\,
      DI(2) => \countCycle_reg_n_0_[3]\,
      DI(1) => \countCycle_reg_n_0_[2]\,
      DI(0) => \countCycle_reg_n_0_[1]\,
      O(3) => nextCountCycle0_carry_n_4,
      O(2) => nextCountCycle0_carry_n_5,
      O(1) => nextCountCycle0_carry_n_6,
      O(0) => nextCountCycle0_carry_n_7,
      S(3) => \nextCountCycle0_carry_i_1__3_n_0\,
      S(2) => \nextCountCycle0_carry_i_2__3_n_0\,
      S(1) => \nextCountCycle0_carry_i_3__3_n_0\,
      S(0) => \nextCountCycle0_carry_i_4__3_n_0\
    );
\nextCountCycle0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextCountCycle0_carry_n_0,
      CO(3) => \nextCountCycle0_carry__0_n_0\,
      CO(2) => \nextCountCycle0_carry__0_n_1\,
      CO(1) => \nextCountCycle0_carry__0_n_2\,
      CO(0) => \nextCountCycle0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[8]\,
      DI(2) => \countCycle_reg_n_0_[7]\,
      DI(1) => \countCycle_reg_n_0_[6]\,
      DI(0) => \countCycle_reg_n_0_[5]\,
      O(3) => \nextCountCycle0_carry__0_n_4\,
      O(2) => \nextCountCycle0_carry__0_n_5\,
      O(1) => \nextCountCycle0_carry__0_n_6\,
      O(0) => \nextCountCycle0_carry__0_n_7\,
      S(3) => \nextCountCycle0_carry__0_i_1__3_n_0\,
      S(2) => \nextCountCycle0_carry__0_i_2__3_n_0\,
      S(1) => \nextCountCycle0_carry__0_i_3__3_n_0\,
      S(0) => \nextCountCycle0_carry__0_i_4__3_n_0\
    );
\nextCountCycle0_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[8]\,
      O => \nextCountCycle0_carry__0_i_1__3_n_0\
    );
\nextCountCycle0_carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[7]\,
      O => \nextCountCycle0_carry__0_i_2__3_n_0\
    );
\nextCountCycle0_carry__0_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[6]\,
      O => \nextCountCycle0_carry__0_i_3__3_n_0\
    );
\nextCountCycle0_carry__0_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[5]\,
      O => \nextCountCycle0_carry__0_i_4__3_n_0\
    );
\nextCountCycle0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__0_n_0\,
      CO(3) => \nextCountCycle0_carry__1_n_0\,
      CO(2) => \nextCountCycle0_carry__1_n_1\,
      CO(1) => \nextCountCycle0_carry__1_n_2\,
      CO(0) => \nextCountCycle0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[12]\,
      DI(2) => \countCycle_reg_n_0_[11]\,
      DI(1) => \countCycle_reg_n_0_[10]\,
      DI(0) => \countCycle_reg_n_0_[9]\,
      O(3) => \nextCountCycle0_carry__1_n_4\,
      O(2) => \nextCountCycle0_carry__1_n_5\,
      O(1) => \nextCountCycle0_carry__1_n_6\,
      O(0) => \nextCountCycle0_carry__1_n_7\,
      S(3) => \nextCountCycle0_carry__1_i_1__3_n_0\,
      S(2) => \nextCountCycle0_carry__1_i_2__3_n_0\,
      S(1) => \nextCountCycle0_carry__1_i_3__3_n_0\,
      S(0) => \nextCountCycle0_carry__1_i_4__3_n_0\
    );
\nextCountCycle0_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[12]\,
      O => \nextCountCycle0_carry__1_i_1__3_n_0\
    );
\nextCountCycle0_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[11]\,
      O => \nextCountCycle0_carry__1_i_2__3_n_0\
    );
\nextCountCycle0_carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      O => \nextCountCycle0_carry__1_i_3__3_n_0\
    );
\nextCountCycle0_carry__1_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[9]\,
      O => \nextCountCycle0_carry__1_i_4__3_n_0\
    );
\nextCountCycle0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__1_n_0\,
      CO(3) => \nextCountCycle0_carry__2_n_0\,
      CO(2) => \nextCountCycle0_carry__2_n_1\,
      CO(1) => \nextCountCycle0_carry__2_n_2\,
      CO(0) => \nextCountCycle0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[16]\,
      DI(2) => \countCycle_reg_n_0_[15]\,
      DI(1) => \countCycle_reg_n_0_[14]\,
      DI(0) => \countCycle_reg_n_0_[13]\,
      O(3) => \nextCountCycle0_carry__2_n_4\,
      O(2) => \nextCountCycle0_carry__2_n_5\,
      O(1) => \nextCountCycle0_carry__2_n_6\,
      O(0) => \nextCountCycle0_carry__2_n_7\,
      S(3) => \nextCountCycle0_carry__2_i_1__3_n_0\,
      S(2) => \nextCountCycle0_carry__2_i_2__3_n_0\,
      S(1) => \nextCountCycle0_carry__2_i_3__3_n_0\,
      S(0) => \nextCountCycle0_carry__2_i_4__3_n_0\
    );
\nextCountCycle0_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      O => \nextCountCycle0_carry__2_i_1__3_n_0\
    );
\nextCountCycle0_carry__2_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[15]\,
      O => \nextCountCycle0_carry__2_i_2__3_n_0\
    );
\nextCountCycle0_carry__2_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[14]\,
      O => \nextCountCycle0_carry__2_i_3__3_n_0\
    );
\nextCountCycle0_carry__2_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[13]\,
      O => \nextCountCycle0_carry__2_i_4__3_n_0\
    );
\nextCountCycle0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__2_n_0\,
      CO(3) => \nextCountCycle0_carry__3_n_0\,
      CO(2) => \nextCountCycle0_carry__3_n_1\,
      CO(1) => \nextCountCycle0_carry__3_n_2\,
      CO(0) => \nextCountCycle0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[20]\,
      DI(2) => \countCycle_reg_n_0_[19]\,
      DI(1) => \countCycle_reg_n_0_[18]\,
      DI(0) => \countCycle_reg_n_0_[17]\,
      O(3) => \nextCountCycle0_carry__3_n_4\,
      O(2) => \nextCountCycle0_carry__3_n_5\,
      O(1) => \nextCountCycle0_carry__3_n_6\,
      O(0) => \nextCountCycle0_carry__3_n_7\,
      S(3) => \nextCountCycle0_carry__3_i_1__3_n_0\,
      S(2) => \nextCountCycle0_carry__3_i_2__3_n_0\,
      S(1) => \nextCountCycle0_carry__3_i_3__3_n_0\,
      S(0) => \nextCountCycle0_carry__3_i_4__3_n_0\
    );
\nextCountCycle0_carry__3_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[20]\,
      O => \nextCountCycle0_carry__3_i_1__3_n_0\
    );
\nextCountCycle0_carry__3_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[19]\,
      O => \nextCountCycle0_carry__3_i_2__3_n_0\
    );
\nextCountCycle0_carry__3_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[18]\,
      O => \nextCountCycle0_carry__3_i_3__3_n_0\
    );
\nextCountCycle0_carry__3_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[17]\,
      O => \nextCountCycle0_carry__3_i_4__3_n_0\
    );
\nextCountCycle0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__3_n_0\,
      CO(3) => \nextCountCycle0_carry__4_n_0\,
      CO(2) => \nextCountCycle0_carry__4_n_1\,
      CO(1) => \nextCountCycle0_carry__4_n_2\,
      CO(0) => \nextCountCycle0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[24]\,
      DI(2) => \countCycle_reg_n_0_[23]\,
      DI(1) => \countCycle_reg_n_0_[22]\,
      DI(0) => \countCycle_reg_n_0_[21]\,
      O(3) => \nextCountCycle0_carry__4_n_4\,
      O(2) => \nextCountCycle0_carry__4_n_5\,
      O(1) => \nextCountCycle0_carry__4_n_6\,
      O(0) => \nextCountCycle0_carry__4_n_7\,
      S(3) => \nextCountCycle0_carry__4_i_1__3_n_0\,
      S(2) => \nextCountCycle0_carry__4_i_2__3_n_0\,
      S(1) => \nextCountCycle0_carry__4_i_3__3_n_0\,
      S(0) => \nextCountCycle0_carry__4_i_4__3_n_0\
    );
\nextCountCycle0_carry__4_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[24]\,
      O => \nextCountCycle0_carry__4_i_1__3_n_0\
    );
\nextCountCycle0_carry__4_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[23]\,
      O => \nextCountCycle0_carry__4_i_2__3_n_0\
    );
\nextCountCycle0_carry__4_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      O => \nextCountCycle0_carry__4_i_3__3_n_0\
    );
\nextCountCycle0_carry__4_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[21]\,
      O => \nextCountCycle0_carry__4_i_4__3_n_0\
    );
\nextCountCycle0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__4_n_0\,
      CO(3) => \nextCountCycle0_carry__5_n_0\,
      CO(2) => \nextCountCycle0_carry__5_n_1\,
      CO(1) => \nextCountCycle0_carry__5_n_2\,
      CO(0) => \nextCountCycle0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[28]\,
      DI(2) => \countCycle_reg_n_0_[27]\,
      DI(1) => \countCycle_reg_n_0_[26]\,
      DI(0) => \countCycle_reg_n_0_[25]\,
      O(3) => \nextCountCycle0_carry__5_n_4\,
      O(2) => \nextCountCycle0_carry__5_n_5\,
      O(1) => \nextCountCycle0_carry__5_n_6\,
      O(0) => \nextCountCycle0_carry__5_n_7\,
      S(3) => \nextCountCycle0_carry__5_i_1__3_n_0\,
      S(2) => \nextCountCycle0_carry__5_i_2__3_n_0\,
      S(1) => \nextCountCycle0_carry__5_i_3__3_n_0\,
      S(0) => \nextCountCycle0_carry__5_i_4__3_n_0\
    );
\nextCountCycle0_carry__5_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      O => \nextCountCycle0_carry__5_i_1__3_n_0\
    );
\nextCountCycle0_carry__5_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[27]\,
      O => \nextCountCycle0_carry__5_i_2__3_n_0\
    );
\nextCountCycle0_carry__5_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[26]\,
      O => \nextCountCycle0_carry__5_i_3__3_n_0\
    );
\nextCountCycle0_carry__5_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[25]\,
      O => \nextCountCycle0_carry__5_i_4__3_n_0\
    );
\nextCountCycle0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextCountCycle0_carry__6_n_2\,
      CO(0) => \nextCountCycle0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countCycle_reg_n_0_[30]\,
      DI(0) => \countCycle_reg_n_0_[29]\,
      O(3) => \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextCountCycle0_carry__6_n_5\,
      O(1) => \nextCountCycle0_carry__6_n_6\,
      O(0) => \nextCountCycle0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextCountCycle0_carry__6_i_1__3_n_0\,
      S(1) => \nextCountCycle0_carry__6_i_2__3_n_0\,
      S(0) => \nextCountCycle0_carry__6_i_3__3_n_0\
    );
\nextCountCycle0_carry__6_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[31]\,
      O => \nextCountCycle0_carry__6_i_1__3_n_0\
    );
\nextCountCycle0_carry__6_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[30]\,
      O => \nextCountCycle0_carry__6_i_2__3_n_0\
    );
\nextCountCycle0_carry__6_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[29]\,
      O => \nextCountCycle0_carry__6_i_3__3_n_0\
    );
\nextCountCycle0_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      O => \nextCountCycle0_carry_i_1__3_n_0\
    );
\nextCountCycle0_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[3]\,
      O => \nextCountCycle0_carry_i_2__3_n_0\
    );
\nextCountCycle0_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[2]\,
      O => \nextCountCycle0_carry_i_3__3_n_0\
    );
\nextCountCycle0_carry_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[1]\,
      O => \nextCountCycle0_carry_i_4__3_n_0\
    );
nextPWMCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMCount0_carry_n_0,
      CO(2) => nextPWMCount0_carry_n_1,
      CO(1) => nextPWMCount0_carry_n_2,
      CO(0) => nextPWMCount0_carry_n_3,
      CYINIT => PWMCount(0),
      DI(3 downto 0) => PWMCount(4 downto 1),
      O(3) => nextPWMCount0_carry_n_4,
      O(2) => nextPWMCount0_carry_n_5,
      O(1) => nextPWMCount0_carry_n_6,
      O(0) => nextPWMCount0_carry_n_7,
      S(3) => \nextPWMCount0_carry_i_1__2_n_0\,
      S(2) => \nextPWMCount0_carry_i_2__2_n_0\,
      S(1) => \nextPWMCount0_carry_i_3__2_n_0\,
      S(0) => \nextPWMCount0_carry_i_4__2_n_0\
    );
\nextPWMCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMCount0_carry_n_0,
      CO(3) => \nextPWMCount0_carry__0_n_0\,
      CO(2) => \nextPWMCount0_carry__0_n_1\,
      CO(1) => \nextPWMCount0_carry__0_n_2\,
      CO(0) => \nextPWMCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(8 downto 5),
      O(3) => \nextPWMCount0_carry__0_n_4\,
      O(2) => \nextPWMCount0_carry__0_n_5\,
      O(1) => \nextPWMCount0_carry__0_n_6\,
      O(0) => \nextPWMCount0_carry__0_n_7\,
      S(3) => \nextPWMCount0_carry__0_i_1__2_n_0\,
      S(2) => \nextPWMCount0_carry__0_i_2__2_n_0\,
      S(1) => \nextPWMCount0_carry__0_i_3__2_n_0\,
      S(0) => \nextPWMCount0_carry__0_i_4__2_n_0\
    );
\nextPWMCount0_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(8),
      O => \nextPWMCount0_carry__0_i_1__2_n_0\
    );
\nextPWMCount0_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(7),
      O => \nextPWMCount0_carry__0_i_2__2_n_0\
    );
\nextPWMCount0_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(6),
      O => \nextPWMCount0_carry__0_i_3__2_n_0\
    );
\nextPWMCount0_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(5),
      O => \nextPWMCount0_carry__0_i_4__2_n_0\
    );
\nextPWMCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__0_n_0\,
      CO(3) => \nextPWMCount0_carry__1_n_0\,
      CO(2) => \nextPWMCount0_carry__1_n_1\,
      CO(1) => \nextPWMCount0_carry__1_n_2\,
      CO(0) => \nextPWMCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(12 downto 9),
      O(3) => \nextPWMCount0_carry__1_n_4\,
      O(2) => \nextPWMCount0_carry__1_n_5\,
      O(1) => \nextPWMCount0_carry__1_n_6\,
      O(0) => \nextPWMCount0_carry__1_n_7\,
      S(3) => \nextPWMCount0_carry__1_i_1__2_n_0\,
      S(2) => \nextPWMCount0_carry__1_i_2__2_n_0\,
      S(1) => \nextPWMCount0_carry__1_i_3__2_n_0\,
      S(0) => \nextPWMCount0_carry__1_i_4__2_n_0\
    );
\nextPWMCount0_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(12),
      O => \nextPWMCount0_carry__1_i_1__2_n_0\
    );
\nextPWMCount0_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(11),
      O => \nextPWMCount0_carry__1_i_2__2_n_0\
    );
\nextPWMCount0_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(10),
      O => \nextPWMCount0_carry__1_i_3__2_n_0\
    );
\nextPWMCount0_carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(9),
      O => \nextPWMCount0_carry__1_i_4__2_n_0\
    );
\nextPWMCount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__1_n_0\,
      CO(3) => \nextPWMCount0_carry__2_n_0\,
      CO(2) => \nextPWMCount0_carry__2_n_1\,
      CO(1) => \nextPWMCount0_carry__2_n_2\,
      CO(0) => \nextPWMCount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(16 downto 13),
      O(3) => \nextPWMCount0_carry__2_n_4\,
      O(2) => \nextPWMCount0_carry__2_n_5\,
      O(1) => \nextPWMCount0_carry__2_n_6\,
      O(0) => \nextPWMCount0_carry__2_n_7\,
      S(3) => \nextPWMCount0_carry__2_i_1__2_n_0\,
      S(2) => \nextPWMCount0_carry__2_i_2__2_n_0\,
      S(1) => \nextPWMCount0_carry__2_i_3__2_n_0\,
      S(0) => \nextPWMCount0_carry__2_i_4__2_n_0\
    );
\nextPWMCount0_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(16),
      O => \nextPWMCount0_carry__2_i_1__2_n_0\
    );
\nextPWMCount0_carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(15),
      O => \nextPWMCount0_carry__2_i_2__2_n_0\
    );
\nextPWMCount0_carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(14),
      O => \nextPWMCount0_carry__2_i_3__2_n_0\
    );
\nextPWMCount0_carry__2_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(13),
      O => \nextPWMCount0_carry__2_i_4__2_n_0\
    );
\nextPWMCount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__2_n_0\,
      CO(3) => \nextPWMCount0_carry__3_n_0\,
      CO(2) => \nextPWMCount0_carry__3_n_1\,
      CO(1) => \nextPWMCount0_carry__3_n_2\,
      CO(0) => \nextPWMCount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(20 downto 17),
      O(3) => \nextPWMCount0_carry__3_n_4\,
      O(2) => \nextPWMCount0_carry__3_n_5\,
      O(1) => \nextPWMCount0_carry__3_n_6\,
      O(0) => \nextPWMCount0_carry__3_n_7\,
      S(3) => \nextPWMCount0_carry__3_i_1__2_n_0\,
      S(2) => \nextPWMCount0_carry__3_i_2__2_n_0\,
      S(1) => \nextPWMCount0_carry__3_i_3__2_n_0\,
      S(0) => \nextPWMCount0_carry__3_i_4__2_n_0\
    );
\nextPWMCount0_carry__3_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(20),
      O => \nextPWMCount0_carry__3_i_1__2_n_0\
    );
\nextPWMCount0_carry__3_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(19),
      O => \nextPWMCount0_carry__3_i_2__2_n_0\
    );
\nextPWMCount0_carry__3_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(18),
      O => \nextPWMCount0_carry__3_i_3__2_n_0\
    );
\nextPWMCount0_carry__3_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(17),
      O => \nextPWMCount0_carry__3_i_4__2_n_0\
    );
\nextPWMCount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__3_n_0\,
      CO(3) => \nextPWMCount0_carry__4_n_0\,
      CO(2) => \nextPWMCount0_carry__4_n_1\,
      CO(1) => \nextPWMCount0_carry__4_n_2\,
      CO(0) => \nextPWMCount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(24 downto 21),
      O(3) => \nextPWMCount0_carry__4_n_4\,
      O(2) => \nextPWMCount0_carry__4_n_5\,
      O(1) => \nextPWMCount0_carry__4_n_6\,
      O(0) => \nextPWMCount0_carry__4_n_7\,
      S(3) => \nextPWMCount0_carry__4_i_1__2_n_0\,
      S(2) => \nextPWMCount0_carry__4_i_2__2_n_0\,
      S(1) => \nextPWMCount0_carry__4_i_3__2_n_0\,
      S(0) => \nextPWMCount0_carry__4_i_4__2_n_0\
    );
\nextPWMCount0_carry__4_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(24),
      O => \nextPWMCount0_carry__4_i_1__2_n_0\
    );
\nextPWMCount0_carry__4_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(23),
      O => \nextPWMCount0_carry__4_i_2__2_n_0\
    );
\nextPWMCount0_carry__4_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(22),
      O => \nextPWMCount0_carry__4_i_3__2_n_0\
    );
\nextPWMCount0_carry__4_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(21),
      O => \nextPWMCount0_carry__4_i_4__2_n_0\
    );
\nextPWMCount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__4_n_0\,
      CO(3) => \nextPWMCount0_carry__5_n_0\,
      CO(2) => \nextPWMCount0_carry__5_n_1\,
      CO(1) => \nextPWMCount0_carry__5_n_2\,
      CO(0) => \nextPWMCount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(28 downto 25),
      O(3) => \nextPWMCount0_carry__5_n_4\,
      O(2) => \nextPWMCount0_carry__5_n_5\,
      O(1) => \nextPWMCount0_carry__5_n_6\,
      O(0) => \nextPWMCount0_carry__5_n_7\,
      S(3) => \nextPWMCount0_carry__5_i_1__2_n_0\,
      S(2) => \nextPWMCount0_carry__5_i_2__2_n_0\,
      S(1) => \nextPWMCount0_carry__5_i_3__2_n_0\,
      S(0) => \nextPWMCount0_carry__5_i_4__2_n_0\
    );
\nextPWMCount0_carry__5_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(28),
      O => \nextPWMCount0_carry__5_i_1__2_n_0\
    );
\nextPWMCount0_carry__5_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(27),
      O => \nextPWMCount0_carry__5_i_2__2_n_0\
    );
\nextPWMCount0_carry__5_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(26),
      O => \nextPWMCount0_carry__5_i_3__2_n_0\
    );
\nextPWMCount0_carry__5_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(25),
      O => \nextPWMCount0_carry__5_i_4__2_n_0\
    );
\nextPWMCount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMCount0_carry__6_n_2\,
      CO(0) => \nextPWMCount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => PWMCount(30 downto 29),
      O(3) => \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMCount0_carry__6_n_5\,
      O(1) => \nextPWMCount0_carry__6_n_6\,
      O(0) => \nextPWMCount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMCount0_carry__6_i_1__3_n_0\,
      S(1) => \nextPWMCount0_carry__6_i_2__2_n_0\,
      S(0) => \nextPWMCount0_carry__6_i_3__2_n_0\
    );
\nextPWMCount0_carry__6_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(31),
      O => \nextPWMCount0_carry__6_i_1__3_n_0\
    );
\nextPWMCount0_carry__6_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(30),
      O => \nextPWMCount0_carry__6_i_2__2_n_0\
    );
\nextPWMCount0_carry__6_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(29),
      O => \nextPWMCount0_carry__6_i_3__2_n_0\
    );
\nextPWMCount0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(4),
      O => \nextPWMCount0_carry_i_1__2_n_0\
    );
\nextPWMCount0_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(3),
      O => \nextPWMCount0_carry_i_2__2_n_0\
    );
\nextPWMCount0_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(2),
      O => \nextPWMCount0_carry_i_3__2_n_0\
    );
\nextPWMCount0_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(1),
      O => \nextPWMCount0_carry_i_4__2_n_0\
    );
nextSecCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextSecCount0_carry_n_0,
      CO(2) => nextSecCount0_carry_n_1,
      CO(1) => nextSecCount0_carry_n_2,
      CO(0) => nextSecCount0_carry_n_3,
      CYINIT => \secCount_reg_n_0_[0]\,
      DI(3) => \secCount_reg_n_0_[4]\,
      DI(2) => \secCount_reg_n_0_[3]\,
      DI(1) => \secCount_reg_n_0_[2]\,
      DI(0) => \secCount_reg_n_0_[1]\,
      O(3) => nextSecCount0_carry_n_4,
      O(2) => nextSecCount0_carry_n_5,
      O(1) => nextSecCount0_carry_n_6,
      O(0) => nextSecCount0_carry_n_7,
      S(3) => \nextSecCount0_carry_i_1__3_n_0\,
      S(2) => \nextSecCount0_carry_i_2__3_n_0\,
      S(1) => \nextSecCount0_carry_i_3__3_n_0\,
      S(0) => \nextSecCount0_carry_i_4__3_n_0\
    );
\nextSecCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextSecCount0_carry_n_0,
      CO(3) => \nextSecCount0_carry__0_n_0\,
      CO(2) => \nextSecCount0_carry__0_n_1\,
      CO(1) => \nextSecCount0_carry__0_n_2\,
      CO(0) => \nextSecCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \secCount_reg_n_0_[8]\,
      DI(2) => \secCount_reg_n_0_[7]\,
      DI(1) => \secCount_reg_n_0_[6]\,
      DI(0) => \secCount_reg_n_0_[5]\,
      O(3) => \nextSecCount0_carry__0_n_4\,
      O(2) => \nextSecCount0_carry__0_n_5\,
      O(1) => \nextSecCount0_carry__0_n_6\,
      O(0) => \nextSecCount0_carry__0_n_7\,
      S(3) => \nextSecCount0_carry__0_i_1__3_n_0\,
      S(2) => \nextSecCount0_carry__0_i_2__3_n_0\,
      S(1) => \nextSecCount0_carry__0_i_3__3_n_0\,
      S(0) => \nextSecCount0_carry__0_i_4__3_n_0\
    );
\nextSecCount0_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[8]\,
      O => \nextSecCount0_carry__0_i_1__3_n_0\
    );
\nextSecCount0_carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[7]\,
      O => \nextSecCount0_carry__0_i_2__3_n_0\
    );
\nextSecCount0_carry__0_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[6]\,
      O => \nextSecCount0_carry__0_i_3__3_n_0\
    );
\nextSecCount0_carry__0_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      O => \nextSecCount0_carry__0_i_4__3_n_0\
    );
\nextSecCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextSecCount0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextSecCount0_carry__1_n_2\,
      CO(0) => \nextSecCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \secCount_reg_n_0_[10]\,
      DI(0) => \secCount_reg_n_0_[9]\,
      O(3) => \NLW_nextSecCount0_carry__1_O_UNCONNECTED\(3),
      O(2) => \nextSecCount0_carry__1_n_5\,
      O(1) => \nextSecCount0_carry__1_n_6\,
      O(0) => \nextSecCount0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \nextSecCount0_carry__1_i_1__3_n_0\,
      S(1) => \nextSecCount0_carry__1_i_2__3_n_0\,
      S(0) => \nextSecCount0_carry__1_i_3__3_n_0\
    );
\nextSecCount0_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[11]\,
      O => \nextSecCount0_carry__1_i_1__3_n_0\
    );
\nextSecCount0_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      O => \nextSecCount0_carry__1_i_2__3_n_0\
    );
\nextSecCount0_carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[9]\,
      O => \nextSecCount0_carry__1_i_3__3_n_0\
    );
\nextSecCount0_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[4]\,
      O => \nextSecCount0_carry_i_1__3_n_0\
    );
\nextSecCount0_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[3]\,
      O => \nextSecCount0_carry_i_2__3_n_0\
    );
\nextSecCount0_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[2]\,
      O => \nextSecCount0_carry_i_3__3_n_0\
    );
\nextSecCount0_carry_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[1]\,
      O => \nextSecCount0_carry_i_4__3_n_0\
    );
\pwm_\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_9
     port map (
      \FSM_sequential_state_reg[0]\ => \pwm__n_34\,
      \FSM_sequential_state_reg[1]\ => \pwm__n_33\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[0]_i_2__3_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \countCycle[31]_i_3__3_n_0\,
      \FSM_sequential_state_reg[2]\ => \pwm__n_32\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3__3_n_0\,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state[1]_i_2__3_n_0\,
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      \PWMCount_reg[0]\ => \FSM_sequential_state[2]_i_5__3_n_0\,
      \PWMCount_reg[31]\(31 downto 0) => PWMCount(31 downto 0),
      \PWMHigh_reg[11]_0\(3) => \pwm__n_12\,
      \PWMHigh_reg[11]_0\(2) => \pwm__n_13\,
      \PWMHigh_reg[11]_0\(1) => \pwm__n_14\,
      \PWMHigh_reg[11]_0\(0) => \pwm__n_15\,
      \PWMHigh_reg[15]_0\(3) => \pwm__n_16\,
      \PWMHigh_reg[15]_0\(2) => \pwm__n_17\,
      \PWMHigh_reg[15]_0\(1) => \pwm__n_18\,
      \PWMHigh_reg[15]_0\(0) => \pwm__n_19\,
      \PWMHigh_reg[19]_0\(3) => \pwm__n_20\,
      \PWMHigh_reg[19]_0\(2) => \pwm__n_21\,
      \PWMHigh_reg[19]_0\(1) => \pwm__n_22\,
      \PWMHigh_reg[19]_0\(0) => \pwm__n_23\,
      \PWMHigh_reg[23]_0\(3) => \pwm__n_24\,
      \PWMHigh_reg[23]_0\(2) => \pwm__n_25\,
      \PWMHigh_reg[23]_0\(1) => \pwm__n_26\,
      \PWMHigh_reg[23]_0\(0) => \pwm__n_27\,
      \PWMHigh_reg[27]_0\(3) => \pwm__n_28\,
      \PWMHigh_reg[27]_0\(2) => \pwm__n_29\,
      \PWMHigh_reg[27]_0\(1) => \pwm__n_30\,
      \PWMHigh_reg[27]_0\(0) => \pwm__n_31\,
      \PWMHigh_reg[3]_0\(3) => \pwm__n_4\,
      \PWMHigh_reg[3]_0\(2) => \pwm__n_5\,
      \PWMHigh_reg[3]_0\(1) => \pwm__n_6\,
      \PWMHigh_reg[3]_0\(0) => \pwm__n_7\,
      \PWMHigh_reg[7]_0\(3) => \pwm__n_8\,
      \PWMHigh_reg[7]_0\(2) => \pwm__n_9\,
      \PWMHigh_reg[7]_0\(1) => \pwm__n_10\,
      \PWMHigh_reg[7]_0\(0) => \pwm__n_11\,
      Q(31 downto 0) => Q(31 downto 0),
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\,
      SR(0) => SR(0),
      \countCycle_reg[0]\ => \secCount[11]_i_3__3_n_0\,
      in0(2 downto 0) => state(2 downto 0),
      nextPWMCount => nextPWMCount,
      \out\(2 downto 0) => state(2 downto 0),
      pwm(0) => pwm(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[4]\(0) => \slv_reg0_reg[4]\(0),
      \slv_reg2_reg[11]\(3) => \highCount_carry__1_n_4\,
      \slv_reg2_reg[11]\(2) => \highCount_carry__1_n_5\,
      \slv_reg2_reg[11]\(1) => \highCount_carry__1_n_6\,
      \slv_reg2_reg[11]\(0) => \highCount_carry__1_n_7\,
      \slv_reg2_reg[15]\(3) => \highCount_carry__2_n_4\,
      \slv_reg2_reg[15]\(2) => \highCount_carry__2_n_5\,
      \slv_reg2_reg[15]\(1) => \highCount_carry__2_n_6\,
      \slv_reg2_reg[15]\(0) => \highCount_carry__2_n_7\,
      \slv_reg2_reg[19]\(3) => \highCount_carry__3_n_4\,
      \slv_reg2_reg[19]\(2) => \highCount_carry__3_n_5\,
      \slv_reg2_reg[19]\(1) => \highCount_carry__3_n_6\,
      \slv_reg2_reg[19]\(0) => \highCount_carry__3_n_7\,
      \slv_reg2_reg[23]\(3) => \highCount_carry__4_n_4\,
      \slv_reg2_reg[23]\(2) => \highCount_carry__4_n_5\,
      \slv_reg2_reg[23]\(1) => \highCount_carry__4_n_6\,
      \slv_reg2_reg[23]\(0) => \highCount_carry__4_n_7\,
      \slv_reg2_reg[27]\(3) => \highCount_carry__5_n_4\,
      \slv_reg2_reg[27]\(2) => \highCount_carry__5_n_5\,
      \slv_reg2_reg[27]\(1) => \highCount_carry__5_n_6\,
      \slv_reg2_reg[27]\(0) => \highCount_carry__5_n_7\,
      \slv_reg2_reg[3]\(3) => highCount_carry_n_4,
      \slv_reg2_reg[3]\(2) => highCount_carry_n_5,
      \slv_reg2_reg[3]\(1) => highCount_carry_n_6,
      \slv_reg2_reg[3]\(0) => highCount_carry_n_7,
      \slv_reg2_reg[7]\(3) => \highCount_carry__0_n_4\,
      \slv_reg2_reg[7]\(2) => \highCount_carry__0_n_5\,
      \slv_reg2_reg[7]\(1) => \highCount_carry__0_n_6\,
      \slv_reg2_reg[7]\(0) => \highCount_carry__0_n_7\
    );
\secCount[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => \secCount_reg_n_0_[0]\,
      I1 => \slv_reg1_reg[11]\(0),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[0]_i_1__3_n_0\
    );
\secCount[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_6\,
      I1 => \slv_reg1_reg[11]\(10),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[10]_i_1__3_n_0\
    );
\secCount[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0083"
    )
        port map (
      I0 => \secCount[11]_i_3__3_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => nextSecCount
    );
\secCount[11]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_5\,
      I1 => \slv_reg1_reg[11]\(11),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[11]_i_2__3_n_0\
    );
\secCount[11]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \secCount[11]_i_4__3_n_0\,
      I1 => \secCount[11]_i_5__3_n_0\,
      I2 => \secCount[11]_i_6__3_n_0\,
      I3 => \secCount[11]_i_7__3_n_0\,
      I4 => \secCount[11]_i_8__3_n_0\,
      I5 => \secCount[11]_i_9__3_n_0\,
      O => \secCount[11]_i_3__3_n_0\
    );
\secCount[11]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[0]\,
      I1 => \countCycle_reg_n_0_[1]\,
      O => \secCount[11]_i_4__3_n_0\
    );
\secCount[11]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      I1 => \countCycle_reg_n_0_[5]\,
      I2 => \countCycle_reg_n_0_[2]\,
      I3 => \countCycle_reg_n_0_[3]\,
      I4 => \countCycle_reg_n_0_[7]\,
      I5 => \countCycle_reg_n_0_[6]\,
      O => \secCount[11]_i_5__3_n_0\
    );
\secCount[11]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      I1 => \countCycle_reg_n_0_[11]\,
      I2 => \countCycle_reg_n_0_[8]\,
      I3 => \countCycle_reg_n_0_[9]\,
      I4 => \countCycle_reg_n_0_[13]\,
      I5 => \countCycle_reg_n_0_[12]\,
      O => \secCount[11]_i_6__3_n_0\
    );
\secCount[11]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      I1 => \countCycle_reg_n_0_[17]\,
      I2 => \countCycle_reg_n_0_[14]\,
      I3 => \countCycle_reg_n_0_[15]\,
      I4 => \countCycle_reg_n_0_[19]\,
      I5 => \countCycle_reg_n_0_[18]\,
      O => \secCount[11]_i_7__3_n_0\
    );
\secCount[11]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      I1 => \countCycle_reg_n_0_[23]\,
      I2 => \countCycle_reg_n_0_[20]\,
      I3 => \countCycle_reg_n_0_[21]\,
      I4 => \countCycle_reg_n_0_[25]\,
      I5 => \countCycle_reg_n_0_[24]\,
      O => \secCount[11]_i_8__3_n_0\
    );
\secCount[11]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      I1 => \countCycle_reg_n_0_[29]\,
      I2 => \countCycle_reg_n_0_[26]\,
      I3 => \countCycle_reg_n_0_[27]\,
      I4 => \countCycle_reg_n_0_[31]\,
      I5 => \countCycle_reg_n_0_[30]\,
      O => \secCount[11]_i_9__3_n_0\
    );
\secCount[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_7,
      I1 => \slv_reg1_reg[11]\(1),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[1]_i_1__3_n_0\
    );
\secCount[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_6,
      I1 => \slv_reg1_reg[11]\(2),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[2]_i_1__3_n_0\
    );
\secCount[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_5,
      I1 => \slv_reg1_reg[11]\(3),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[3]_i_1__3_n_0\
    );
\secCount[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_4,
      I1 => \slv_reg1_reg[11]\(4),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[4]_i_1__3_n_0\
    );
\secCount[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_7\,
      I1 => \slv_reg1_reg[11]\(5),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[5]_i_1__3_n_0\
    );
\secCount[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_6\,
      I1 => \slv_reg1_reg[11]\(6),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[6]_i_1__3_n_0\
    );
\secCount[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_5\,
      I1 => \slv_reg1_reg[11]\(7),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[7]_i_1__3_n_0\
    );
\secCount[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_4\,
      I1 => \slv_reg1_reg[11]\(8),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[8]_i_1__3_n_0\
    );
\secCount[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_7\,
      I1 => \slv_reg1_reg[11]\(9),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[9]_i_1__3_n_0\
    );
\secCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[0]_i_1__3_n_0\,
      Q => \secCount_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\secCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[10]_i_1__3_n_0\,
      Q => \secCount_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\secCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[11]_i_2__3_n_0\,
      Q => \secCount_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\secCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[1]_i_1__3_n_0\,
      Q => \secCount_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\secCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[2]_i_1__3_n_0\,
      Q => \secCount_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\secCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[3]_i_1__3_n_0\,
      Q => \secCount_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\secCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[4]_i_1__3_n_0\,
      Q => \secCount_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\secCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[5]_i_1__3_n_0\,
      Q => \secCount_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\secCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[6]_i_1__3_n_0\,
      Q => \secCount_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\secCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[7]_i_1__3_n_0\,
      Q => \secCount_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\secCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[8]_i_1__3_n_0\,
      Q => \secCount_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
\secCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[9]_i_1__3_n_0\,
      Q => \secCount_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_4 is
  port (
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_4 : entity is "pwmTop";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_4 is
  signal \FSM_sequential_state[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9__1_n_0\ : STD_LOGIC;
  signal PWMCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PWMCount[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_3__4_n_0\ : STD_LOGIC;
  signal \PWMCount[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \PWMCount[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_2__4_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_3__4_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_4__4_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_5__4_n_0\ : STD_LOGIC;
  signal \countCycle[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[0]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[10]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[11]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[12]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[13]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[14]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[15]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[16]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[17]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[18]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[19]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[1]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[20]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[21]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[22]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[23]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[24]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[25]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[26]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[27]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[28]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[29]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[2]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[30]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[31]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[3]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[4]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[5]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[6]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[7]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[8]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[9]\ : STD_LOGIC;
  signal \highCount_carry__0_n_0\ : STD_LOGIC;
  signal \highCount_carry__0_n_1\ : STD_LOGIC;
  signal \highCount_carry__0_n_2\ : STD_LOGIC;
  signal \highCount_carry__0_n_3\ : STD_LOGIC;
  signal \highCount_carry__0_n_4\ : STD_LOGIC;
  signal \highCount_carry__0_n_5\ : STD_LOGIC;
  signal \highCount_carry__0_n_6\ : STD_LOGIC;
  signal \highCount_carry__0_n_7\ : STD_LOGIC;
  signal \highCount_carry__1_n_0\ : STD_LOGIC;
  signal \highCount_carry__1_n_1\ : STD_LOGIC;
  signal \highCount_carry__1_n_2\ : STD_LOGIC;
  signal \highCount_carry__1_n_3\ : STD_LOGIC;
  signal \highCount_carry__1_n_4\ : STD_LOGIC;
  signal \highCount_carry__1_n_5\ : STD_LOGIC;
  signal \highCount_carry__1_n_6\ : STD_LOGIC;
  signal \highCount_carry__1_n_7\ : STD_LOGIC;
  signal \highCount_carry__2_n_0\ : STD_LOGIC;
  signal \highCount_carry__2_n_1\ : STD_LOGIC;
  signal \highCount_carry__2_n_2\ : STD_LOGIC;
  signal \highCount_carry__2_n_3\ : STD_LOGIC;
  signal \highCount_carry__2_n_4\ : STD_LOGIC;
  signal \highCount_carry__2_n_5\ : STD_LOGIC;
  signal \highCount_carry__2_n_6\ : STD_LOGIC;
  signal \highCount_carry__2_n_7\ : STD_LOGIC;
  signal \highCount_carry__3_n_0\ : STD_LOGIC;
  signal \highCount_carry__3_n_1\ : STD_LOGIC;
  signal \highCount_carry__3_n_2\ : STD_LOGIC;
  signal \highCount_carry__3_n_3\ : STD_LOGIC;
  signal \highCount_carry__3_n_4\ : STD_LOGIC;
  signal \highCount_carry__3_n_5\ : STD_LOGIC;
  signal \highCount_carry__3_n_6\ : STD_LOGIC;
  signal \highCount_carry__3_n_7\ : STD_LOGIC;
  signal \highCount_carry__4_n_0\ : STD_LOGIC;
  signal \highCount_carry__4_n_1\ : STD_LOGIC;
  signal \highCount_carry__4_n_2\ : STD_LOGIC;
  signal \highCount_carry__4_n_3\ : STD_LOGIC;
  signal \highCount_carry__4_n_4\ : STD_LOGIC;
  signal \highCount_carry__4_n_5\ : STD_LOGIC;
  signal \highCount_carry__4_n_6\ : STD_LOGIC;
  signal \highCount_carry__4_n_7\ : STD_LOGIC;
  signal \highCount_carry__5_n_0\ : STD_LOGIC;
  signal \highCount_carry__5_n_1\ : STD_LOGIC;
  signal \highCount_carry__5_n_2\ : STD_LOGIC;
  signal \highCount_carry__5_n_3\ : STD_LOGIC;
  signal \highCount_carry__5_n_4\ : STD_LOGIC;
  signal \highCount_carry__5_n_5\ : STD_LOGIC;
  signal \highCount_carry__5_n_6\ : STD_LOGIC;
  signal \highCount_carry__5_n_7\ : STD_LOGIC;
  signal \highCount_carry__6_n_1\ : STD_LOGIC;
  signal \highCount_carry__6_n_2\ : STD_LOGIC;
  signal \highCount_carry__6_n_3\ : STD_LOGIC;
  signal \highCount_carry__6_n_4\ : STD_LOGIC;
  signal \highCount_carry__6_n_5\ : STD_LOGIC;
  signal \highCount_carry__6_n_6\ : STD_LOGIC;
  signal \highCount_carry__6_n_7\ : STD_LOGIC;
  signal highCount_carry_n_0 : STD_LOGIC;
  signal highCount_carry_n_1 : STD_LOGIC;
  signal highCount_carry_n_2 : STD_LOGIC;
  signal highCount_carry_n_3 : STD_LOGIC;
  signal highCount_carry_n_4 : STD_LOGIC;
  signal highCount_carry_n_5 : STD_LOGIC;
  signal highCount_carry_n_6 : STD_LOGIC;
  signal highCount_carry_n_7 : STD_LOGIC;
  signal nextCountCycle : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_1__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_2__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_3__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_4__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_1__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_2__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_3__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal nextCountCycle0_carry_n_0 : STD_LOGIC;
  signal nextCountCycle0_carry_n_1 : STD_LOGIC;
  signal nextCountCycle0_carry_n_2 : STD_LOGIC;
  signal nextCountCycle0_carry_n_3 : STD_LOGIC;
  signal nextCountCycle0_carry_n_4 : STD_LOGIC;
  signal nextCountCycle0_carry_n_5 : STD_LOGIC;
  signal nextCountCycle0_carry_n_6 : STD_LOGIC;
  signal nextCountCycle0_carry_n_7 : STD_LOGIC;
  signal nextPWMCount : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_1__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal nextPWMCount0_carry_n_0 : STD_LOGIC;
  signal nextPWMCount0_carry_n_1 : STD_LOGIC;
  signal nextPWMCount0_carry_n_2 : STD_LOGIC;
  signal nextPWMCount0_carry_n_3 : STD_LOGIC;
  signal nextPWMCount0_carry_n_4 : STD_LOGIC;
  signal nextPWMCount0_carry_n_5 : STD_LOGIC;
  signal nextPWMCount0_carry_n_6 : STD_LOGIC;
  signal nextPWMCount0_carry_n_7 : STD_LOGIC;
  signal nextSecCount : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal nextSecCount0_carry_n_0 : STD_LOGIC;
  signal nextSecCount0_carry_n_1 : STD_LOGIC;
  signal nextSecCount0_carry_n_2 : STD_LOGIC;
  signal nextSecCount0_carry_n_3 : STD_LOGIC;
  signal nextSecCount0_carry_n_4 : STD_LOGIC;
  signal nextSecCount0_carry_n_5 : STD_LOGIC;
  signal nextSecCount0_carry_n_6 : STD_LOGIC;
  signal nextSecCount0_carry_n_7 : STD_LOGIC;
  signal \pwm__n_0\ : STD_LOGIC;
  signal \pwm__n_1\ : STD_LOGIC;
  signal \pwm__n_10\ : STD_LOGIC;
  signal \pwm__n_11\ : STD_LOGIC;
  signal \pwm__n_12\ : STD_LOGIC;
  signal \pwm__n_13\ : STD_LOGIC;
  signal \pwm__n_14\ : STD_LOGIC;
  signal \pwm__n_15\ : STD_LOGIC;
  signal \pwm__n_16\ : STD_LOGIC;
  signal \pwm__n_17\ : STD_LOGIC;
  signal \pwm__n_18\ : STD_LOGIC;
  signal \pwm__n_19\ : STD_LOGIC;
  signal \pwm__n_2\ : STD_LOGIC;
  signal \pwm__n_20\ : STD_LOGIC;
  signal \pwm__n_21\ : STD_LOGIC;
  signal \pwm__n_22\ : STD_LOGIC;
  signal \pwm__n_23\ : STD_LOGIC;
  signal \pwm__n_24\ : STD_LOGIC;
  signal \pwm__n_25\ : STD_LOGIC;
  signal \pwm__n_26\ : STD_LOGIC;
  signal \pwm__n_27\ : STD_LOGIC;
  signal \pwm__n_28\ : STD_LOGIC;
  signal \pwm__n_29\ : STD_LOGIC;
  signal \pwm__n_3\ : STD_LOGIC;
  signal \pwm__n_30\ : STD_LOGIC;
  signal \pwm__n_31\ : STD_LOGIC;
  signal \pwm__n_32\ : STD_LOGIC;
  signal \pwm__n_33\ : STD_LOGIC;
  signal \pwm__n_34\ : STD_LOGIC;
  signal \pwm__n_4\ : STD_LOGIC;
  signal \pwm__n_5\ : STD_LOGIC;
  signal \pwm__n_6\ : STD_LOGIC;
  signal \pwm__n_7\ : STD_LOGIC;
  signal \pwm__n_8\ : STD_LOGIC;
  signal \pwm__n_9\ : STD_LOGIC;
  signal \secCount[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \secCount[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_2__4_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_3__4_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_4__4_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_5__4_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_6__4_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_7__4_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_8__4_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_9__4_n_0\ : STD_LOGIC;
  signal \secCount[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \secCount[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \secCount[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \secCount[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \secCount[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \secCount[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \secCount[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \secCount[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \secCount[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \secCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal \NLW_highCount_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextSecCount0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
begin
\FSM_sequential_state[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      O => \FSM_sequential_state[0]_i_2__4_n_0\
    );
\FSM_sequential_state[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3__4_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => \FSM_sequential_state[1]_i_2__4_n_0\
    );
\FSM_sequential_state[1]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_10__1_n_0\,
      I1 => \FSM_sequential_state[2]_i_11__1_n_0\,
      I2 => \FSM_sequential_state[2]_i_9__1_n_0\,
      I3 => \FSM_sequential_state[2]_i_8__1_n_0\,
      I4 => \FSM_sequential_state[1]_i_4__4_n_0\,
      I5 => \FSM_sequential_state[2]_i_7__1_n_0\,
      O => \FSM_sequential_state[1]_i_3__4_n_0\
    );
\FSM_sequential_state[1]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => PWMCount(0),
      I1 => state(1),
      I2 => PWMCount(1),
      I3 => state(2),
      I4 => state(0),
      O => \FSM_sequential_state[1]_i_4__4_n_0\
    );
\FSM_sequential_state[2]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(22),
      I1 => PWMCount(23),
      I2 => PWMCount(20),
      I3 => PWMCount(21),
      I4 => PWMCount(25),
      I5 => PWMCount(24),
      O => \FSM_sequential_state[2]_i_10__1_n_0\
    );
\FSM_sequential_state[2]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(28),
      I1 => PWMCount(29),
      I2 => PWMCount(26),
      I3 => PWMCount(27),
      I4 => PWMCount(31),
      I5 => PWMCount(30),
      O => \FSM_sequential_state[2]_i_11__1_n_0\
    );
\FSM_sequential_state[2]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      O => \FSM_sequential_state[2]_i_3__4_n_0\
    );
\FSM_sequential_state[2]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_6__4_n_0\,
      I1 => \FSM_sequential_state[2]_i_7__1_n_0\,
      I2 => \FSM_sequential_state[2]_i_8__1_n_0\,
      I3 => \FSM_sequential_state[2]_i_9__1_n_0\,
      I4 => \FSM_sequential_state[2]_i_10__1_n_0\,
      I5 => \FSM_sequential_state[2]_i_11__1_n_0\,
      O => \FSM_sequential_state[2]_i_5__4_n_0\
    );
\FSM_sequential_state[2]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(0),
      I1 => PWMCount(1),
      O => \FSM_sequential_state[2]_i_6__4_n_0\
    );
\FSM_sequential_state[2]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(4),
      I1 => PWMCount(5),
      I2 => PWMCount(2),
      I3 => PWMCount(3),
      I4 => PWMCount(7),
      I5 => PWMCount(6),
      O => \FSM_sequential_state[2]_i_7__1_n_0\
    );
\FSM_sequential_state[2]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(10),
      I1 => PWMCount(11),
      I2 => PWMCount(8),
      I3 => PWMCount(9),
      I4 => PWMCount(13),
      I5 => PWMCount(12),
      O => \FSM_sequential_state[2]_i_8__1_n_0\
    );
\FSM_sequential_state[2]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(16),
      I1 => PWMCount(17),
      I2 => PWMCount(14),
      I3 => PWMCount(15),
      I4 => PWMCount(19),
      I5 => PWMCount(18),
      O => \FSM_sequential_state[2]_i_9__1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_34\,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_33\,
      Q => state(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_32\,
      Q => state(2),
      R => '0'
    );
\PWMCount[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => PWMCount(0),
      I1 => Q(0),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[0]_i_1__4_n_0\
    );
\PWMCount[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_6\,
      I1 => Q(10),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[10]_i_1__4_n_0\
    );
\PWMCount[11]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_5\,
      I1 => Q(11),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[11]_i_1__4_n_0\
    );
\PWMCount[12]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_4\,
      I1 => Q(12),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[12]_i_1__4_n_0\
    );
\PWMCount[13]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_7\,
      I1 => Q(13),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[13]_i_1__4_n_0\
    );
\PWMCount[14]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_6\,
      I1 => Q(14),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[14]_i_1__4_n_0\
    );
\PWMCount[15]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_5\,
      I1 => Q(15),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[15]_i_1__4_n_0\
    );
\PWMCount[16]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_4\,
      I1 => Q(16),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[16]_i_1__4_n_0\
    );
\PWMCount[17]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_7\,
      I1 => Q(17),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[17]_i_1__4_n_0\
    );
\PWMCount[18]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_6\,
      I1 => Q(18),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[18]_i_1__4_n_0\
    );
\PWMCount[19]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_5\,
      I1 => Q(19),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[19]_i_1__4_n_0\
    );
\PWMCount[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_7,
      I1 => Q(1),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[1]_i_1__4_n_0\
    );
\PWMCount[20]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_4\,
      I1 => Q(20),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[20]_i_1__4_n_0\
    );
\PWMCount[21]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_7\,
      I1 => Q(21),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[21]_i_1__4_n_0\
    );
\PWMCount[22]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_6\,
      I1 => Q(22),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[22]_i_1__4_n_0\
    );
\PWMCount[23]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_5\,
      I1 => Q(23),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[23]_i_1__4_n_0\
    );
\PWMCount[24]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_4\,
      I1 => Q(24),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[24]_i_1__4_n_0\
    );
\PWMCount[25]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_7\,
      I1 => Q(25),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[25]_i_1__4_n_0\
    );
\PWMCount[26]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_6\,
      I1 => Q(26),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[26]_i_1__4_n_0\
    );
\PWMCount[27]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_5\,
      I1 => Q(27),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[27]_i_1__4_n_0\
    );
\PWMCount[28]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_4\,
      I1 => Q(28),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[28]_i_1__4_n_0\
    );
\PWMCount[29]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_7\,
      I1 => Q(29),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[29]_i_1__4_n_0\
    );
\PWMCount[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_6,
      I1 => Q(2),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[2]_i_1__4_n_0\
    );
\PWMCount[30]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_6\,
      I1 => Q(30),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[30]_i_1__4_n_0\
    );
\PWMCount[31]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg[5]\(0),
      I1 => s00_axi_aresetn,
      O => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount[31]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => nextPWMCount
    );
\PWMCount[31]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_5\,
      I1 => Q(31),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[31]_i_3__4_n_0\
    );
\PWMCount[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_5,
      I1 => Q(3),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[3]_i_1__4_n_0\
    );
\PWMCount[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_4,
      I1 => Q(4),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[4]_i_1__4_n_0\
    );
\PWMCount[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_7\,
      I1 => Q(5),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[5]_i_1__4_n_0\
    );
\PWMCount[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_6\,
      I1 => Q(6),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[6]_i_1__4_n_0\
    );
\PWMCount[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_5\,
      I1 => Q(7),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[7]_i_1__4_n_0\
    );
\PWMCount[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_4\,
      I1 => Q(8),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[8]_i_1__4_n_0\
    );
\PWMCount[9]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_7\,
      I1 => Q(9),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[9]_i_1__4_n_0\
    );
\PWMCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[0]_i_1__4_n_0\,
      Q => PWMCount(0),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[10]_i_1__4_n_0\,
      Q => PWMCount(10),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[11]_i_1__4_n_0\,
      Q => PWMCount(11),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[12]_i_1__4_n_0\,
      Q => PWMCount(12),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[13]_i_1__4_n_0\,
      Q => PWMCount(13),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[14]_i_1__4_n_0\,
      Q => PWMCount(14),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[15]_i_1__4_n_0\,
      Q => PWMCount(15),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[16]_i_1__4_n_0\,
      Q => PWMCount(16),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[17]_i_1__4_n_0\,
      Q => PWMCount(17),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[18]_i_1__4_n_0\,
      Q => PWMCount(18),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[19]_i_1__4_n_0\,
      Q => PWMCount(19),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[1]_i_1__4_n_0\,
      Q => PWMCount(1),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[20]_i_1__4_n_0\,
      Q => PWMCount(20),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[21]_i_1__4_n_0\,
      Q => PWMCount(21),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[22]_i_1__4_n_0\,
      Q => PWMCount(22),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[23]_i_1__4_n_0\,
      Q => PWMCount(23),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[24]_i_1__4_n_0\,
      Q => PWMCount(24),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[25]_i_1__4_n_0\,
      Q => PWMCount(25),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[26]_i_1__4_n_0\,
      Q => PWMCount(26),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[27]_i_1__4_n_0\,
      Q => PWMCount(27),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[28]_i_1__4_n_0\,
      Q => PWMCount(28),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[29]_i_1__4_n_0\,
      Q => PWMCount(29),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[2]_i_1__4_n_0\,
      Q => PWMCount(2),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[30]_i_1__4_n_0\,
      Q => PWMCount(30),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[31]_i_3__4_n_0\,
      Q => PWMCount(31),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[3]_i_1__4_n_0\,
      Q => PWMCount(3),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[4]_i_1__4_n_0\,
      Q => PWMCount(4),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[5]_i_1__4_n_0\,
      Q => PWMCount(5),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[6]_i_1__4_n_0\,
      Q => PWMCount(6),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[7]_i_1__4_n_0\,
      Q => PWMCount(7),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[8]_i_1__4_n_0\,
      Q => PWMCount(8),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\PWMCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[9]_i_1__4_n_0\,
      Q => PWMCount(9),
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => state(2),
      I1 => \countCycle_reg_n_0_[0]\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[0]_i_1__4_n_0\
    );
\countCycle[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_6\,
      O => \countCycle[10]_i_1__4_n_0\
    );
\countCycle[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_5\,
      O => \countCycle[11]_i_1__4_n_0\
    );
\countCycle[12]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__1_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[12]_i_1__4_n_0\
    );
\countCycle[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_7\,
      O => \countCycle[13]_i_1__4_n_0\
    );
\countCycle[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_6\,
      O => \countCycle[14]_i_1__4_n_0\
    );
\countCycle[15]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[15]_i_1__4_n_0\
    );
\countCycle[16]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[16]_i_1__4_n_0\
    );
\countCycle[17]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[17]_i_1__4_n_0\
    );
\countCycle[18]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[18]_i_1__4_n_0\
    );
\countCycle[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__3_n_5\,
      O => \countCycle[19]_i_1__4_n_0\
    );
\countCycle[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_7,
      O => \countCycle[1]_i_1__4_n_0\
    );
\countCycle[20]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[20]_i_1__4_n_0\
    );
\countCycle[21]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[21]_i_1__4_n_0\
    );
\countCycle[22]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[22]_i_1__4_n_0\
    );
\countCycle[23]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[23]_i_1__4_n_0\
    );
\countCycle[24]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__4_n_4\,
      O => \countCycle[24]_i_1__4_n_0\
    );
\countCycle[25]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_7\,
      O => \countCycle[25]_i_1__4_n_0\
    );
\countCycle[26]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__5_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[26]_i_1__4_n_0\
    );
\countCycle[27]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_5\,
      O => \countCycle[27]_i_1__4_n_0\
    );
\countCycle[28]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_4\,
      O => \countCycle[28]_i_1__4_n_0\
    );
\countCycle[29]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_7\,
      O => \countCycle[29]_i_1__4_n_0\
    );
\countCycle[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_6,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[2]_i_1__4_n_0\
    );
\countCycle[30]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_6\,
      O => \countCycle[30]_i_1__4_n_0\
    );
\countCycle[31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF41"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => \countCycle[31]_i_3__4_n_0\,
      O => nextCountCycle
    );
\countCycle[31]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_5\,
      O => \countCycle[31]_i_2__4_n_0\
    );
\countCycle[31]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \countCycle[31]_i_4__4_n_0\,
      I3 => \countCycle[31]_i_5__4_n_0\,
      O => \countCycle[31]_i_3__4_n_0\
    );
\countCycle[31]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      I1 => \secCount_reg_n_0_[9]\,
      I2 => \secCount_reg_n_0_[11]\,
      I3 => \secCount_reg_n_0_[6]\,
      I4 => \secCount_reg_n_0_[7]\,
      I5 => \secCount_reg_n_0_[8]\,
      O => \countCycle[31]_i_4__4_n_0\
    );
\countCycle[31]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      I1 => \secCount_reg_n_0_[3]\,
      I2 => \secCount_reg_n_0_[4]\,
      I3 => \secCount_reg_n_0_[0]\,
      I4 => \secCount_reg_n_0_[1]\,
      I5 => \secCount_reg_n_0_[2]\,
      O => \countCycle[31]_i_5__4_n_0\
    );
\countCycle[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_5,
      O => \countCycle[3]_i_1__4_n_0\
    );
\countCycle[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_4,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[4]_i_1__4_n_0\
    );
\countCycle[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_7\,
      O => \countCycle[5]_i_1__4_n_0\
    );
\countCycle[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[6]_i_1__4_n_0\
    );
\countCycle[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[7]_i_1__4_n_0\
    );
\countCycle[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_4\,
      O => \countCycle[8]_i_1__4_n_0\
    );
\countCycle[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_7\,
      O => \countCycle[9]_i_1__4_n_0\
    );
\countCycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[0]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[10]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[11]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[12]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[12]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[13]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[13]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[14]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[14]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[15]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[15]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[16]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[16]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[17]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[17]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[18]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[18]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[19]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[19]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[1]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[20]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[20]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[21]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[21]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[22]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[22]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[23]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[23]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[24]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[24]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[25]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[25]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[26]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[26]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[27]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[27]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[28]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[28]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[29]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[29]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[2]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[30]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[30]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[31]_i_2__4_n_0\,
      Q => \countCycle_reg_n_0_[31]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[3]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[4]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[5]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[6]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[7]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[8]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\countCycle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[9]_i_1__4_n_0\,
      Q => \countCycle_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
highCount_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => highCount_carry_n_0,
      CO(2) => highCount_carry_n_1,
      CO(1) => highCount_carry_n_2,
      CO(0) => highCount_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => highCount_carry_n_4,
      O(2) => highCount_carry_n_5,
      O(1) => highCount_carry_n_6,
      O(0) => highCount_carry_n_7,
      S(3) => \pwm__n_4\,
      S(2) => \pwm__n_5\,
      S(1) => \pwm__n_6\,
      S(0) => \pwm__n_7\
    );
\highCount_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => highCount_carry_n_0,
      CO(3) => \highCount_carry__0_n_0\,
      CO(2) => \highCount_carry__0_n_1\,
      CO(1) => \highCount_carry__0_n_2\,
      CO(0) => \highCount_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \highCount_carry__0_n_4\,
      O(2) => \highCount_carry__0_n_5\,
      O(1) => \highCount_carry__0_n_6\,
      O(0) => \highCount_carry__0_n_7\,
      S(3) => \pwm__n_8\,
      S(2) => \pwm__n_9\,
      S(1) => \pwm__n_10\,
      S(0) => \pwm__n_11\
    );
\highCount_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__0_n_0\,
      CO(3) => \highCount_carry__1_n_0\,
      CO(2) => \highCount_carry__1_n_1\,
      CO(1) => \highCount_carry__1_n_2\,
      CO(0) => \highCount_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \highCount_carry__1_n_4\,
      O(2) => \highCount_carry__1_n_5\,
      O(1) => \highCount_carry__1_n_6\,
      O(0) => \highCount_carry__1_n_7\,
      S(3) => \pwm__n_12\,
      S(2) => \pwm__n_13\,
      S(1) => \pwm__n_14\,
      S(0) => \pwm__n_15\
    );
\highCount_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__1_n_0\,
      CO(3) => \highCount_carry__2_n_0\,
      CO(2) => \highCount_carry__2_n_1\,
      CO(1) => \highCount_carry__2_n_2\,
      CO(0) => \highCount_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \highCount_carry__2_n_4\,
      O(2) => \highCount_carry__2_n_5\,
      O(1) => \highCount_carry__2_n_6\,
      O(0) => \highCount_carry__2_n_7\,
      S(3) => \pwm__n_16\,
      S(2) => \pwm__n_17\,
      S(1) => \pwm__n_18\,
      S(0) => \pwm__n_19\
    );
\highCount_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__2_n_0\,
      CO(3) => \highCount_carry__3_n_0\,
      CO(2) => \highCount_carry__3_n_1\,
      CO(1) => \highCount_carry__3_n_2\,
      CO(0) => \highCount_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \highCount_carry__3_n_4\,
      O(2) => \highCount_carry__3_n_5\,
      O(1) => \highCount_carry__3_n_6\,
      O(0) => \highCount_carry__3_n_7\,
      S(3) => \pwm__n_20\,
      S(2) => \pwm__n_21\,
      S(1) => \pwm__n_22\,
      S(0) => \pwm__n_23\
    );
\highCount_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__3_n_0\,
      CO(3) => \highCount_carry__4_n_0\,
      CO(2) => \highCount_carry__4_n_1\,
      CO(1) => \highCount_carry__4_n_2\,
      CO(0) => \highCount_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3) => \highCount_carry__4_n_4\,
      O(2) => \highCount_carry__4_n_5\,
      O(1) => \highCount_carry__4_n_6\,
      O(0) => \highCount_carry__4_n_7\,
      S(3) => \pwm__n_24\,
      S(2) => \pwm__n_25\,
      S(1) => \pwm__n_26\,
      S(0) => \pwm__n_27\
    );
\highCount_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__4_n_0\,
      CO(3) => \highCount_carry__5_n_0\,
      CO(2) => \highCount_carry__5_n_1\,
      CO(1) => \highCount_carry__5_n_2\,
      CO(0) => \highCount_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3) => \highCount_carry__5_n_4\,
      O(2) => \highCount_carry__5_n_5\,
      O(1) => \highCount_carry__5_n_6\,
      O(0) => \highCount_carry__5_n_7\,
      S(3) => \pwm__n_28\,
      S(2) => \pwm__n_29\,
      S(1) => \pwm__n_30\,
      S(0) => \pwm__n_31\
    );
\highCount_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__5_n_0\,
      CO(3) => \NLW_highCount_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \highCount_carry__6_n_1\,
      CO(1) => \highCount_carry__6_n_2\,
      CO(0) => \highCount_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(30 downto 28),
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\
    );
nextCountCycle0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextCountCycle0_carry_n_0,
      CO(2) => nextCountCycle0_carry_n_1,
      CO(1) => nextCountCycle0_carry_n_2,
      CO(0) => nextCountCycle0_carry_n_3,
      CYINIT => \countCycle_reg_n_0_[0]\,
      DI(3) => \countCycle_reg_n_0_[4]\,
      DI(2) => \countCycle_reg_n_0_[3]\,
      DI(1) => \countCycle_reg_n_0_[2]\,
      DI(0) => \countCycle_reg_n_0_[1]\,
      O(3) => nextCountCycle0_carry_n_4,
      O(2) => nextCountCycle0_carry_n_5,
      O(1) => nextCountCycle0_carry_n_6,
      O(0) => nextCountCycle0_carry_n_7,
      S(3) => \nextCountCycle0_carry_i_1__4_n_0\,
      S(2) => \nextCountCycle0_carry_i_2__4_n_0\,
      S(1) => \nextCountCycle0_carry_i_3__4_n_0\,
      S(0) => \nextCountCycle0_carry_i_4__4_n_0\
    );
\nextCountCycle0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextCountCycle0_carry_n_0,
      CO(3) => \nextCountCycle0_carry__0_n_0\,
      CO(2) => \nextCountCycle0_carry__0_n_1\,
      CO(1) => \nextCountCycle0_carry__0_n_2\,
      CO(0) => \nextCountCycle0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[8]\,
      DI(2) => \countCycle_reg_n_0_[7]\,
      DI(1) => \countCycle_reg_n_0_[6]\,
      DI(0) => \countCycle_reg_n_0_[5]\,
      O(3) => \nextCountCycle0_carry__0_n_4\,
      O(2) => \nextCountCycle0_carry__0_n_5\,
      O(1) => \nextCountCycle0_carry__0_n_6\,
      O(0) => \nextCountCycle0_carry__0_n_7\,
      S(3) => \nextCountCycle0_carry__0_i_1__4_n_0\,
      S(2) => \nextCountCycle0_carry__0_i_2__4_n_0\,
      S(1) => \nextCountCycle0_carry__0_i_3__4_n_0\,
      S(0) => \nextCountCycle0_carry__0_i_4__4_n_0\
    );
\nextCountCycle0_carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[8]\,
      O => \nextCountCycle0_carry__0_i_1__4_n_0\
    );
\nextCountCycle0_carry__0_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[7]\,
      O => \nextCountCycle0_carry__0_i_2__4_n_0\
    );
\nextCountCycle0_carry__0_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[6]\,
      O => \nextCountCycle0_carry__0_i_3__4_n_0\
    );
\nextCountCycle0_carry__0_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[5]\,
      O => \nextCountCycle0_carry__0_i_4__4_n_0\
    );
\nextCountCycle0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__0_n_0\,
      CO(3) => \nextCountCycle0_carry__1_n_0\,
      CO(2) => \nextCountCycle0_carry__1_n_1\,
      CO(1) => \nextCountCycle0_carry__1_n_2\,
      CO(0) => \nextCountCycle0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[12]\,
      DI(2) => \countCycle_reg_n_0_[11]\,
      DI(1) => \countCycle_reg_n_0_[10]\,
      DI(0) => \countCycle_reg_n_0_[9]\,
      O(3) => \nextCountCycle0_carry__1_n_4\,
      O(2) => \nextCountCycle0_carry__1_n_5\,
      O(1) => \nextCountCycle0_carry__1_n_6\,
      O(0) => \nextCountCycle0_carry__1_n_7\,
      S(3) => \nextCountCycle0_carry__1_i_1__4_n_0\,
      S(2) => \nextCountCycle0_carry__1_i_2__4_n_0\,
      S(1) => \nextCountCycle0_carry__1_i_3__4_n_0\,
      S(0) => \nextCountCycle0_carry__1_i_4__4_n_0\
    );
\nextCountCycle0_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[12]\,
      O => \nextCountCycle0_carry__1_i_1__4_n_0\
    );
\nextCountCycle0_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[11]\,
      O => \nextCountCycle0_carry__1_i_2__4_n_0\
    );
\nextCountCycle0_carry__1_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      O => \nextCountCycle0_carry__1_i_3__4_n_0\
    );
\nextCountCycle0_carry__1_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[9]\,
      O => \nextCountCycle0_carry__1_i_4__4_n_0\
    );
\nextCountCycle0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__1_n_0\,
      CO(3) => \nextCountCycle0_carry__2_n_0\,
      CO(2) => \nextCountCycle0_carry__2_n_1\,
      CO(1) => \nextCountCycle0_carry__2_n_2\,
      CO(0) => \nextCountCycle0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[16]\,
      DI(2) => \countCycle_reg_n_0_[15]\,
      DI(1) => \countCycle_reg_n_0_[14]\,
      DI(0) => \countCycle_reg_n_0_[13]\,
      O(3) => \nextCountCycle0_carry__2_n_4\,
      O(2) => \nextCountCycle0_carry__2_n_5\,
      O(1) => \nextCountCycle0_carry__2_n_6\,
      O(0) => \nextCountCycle0_carry__2_n_7\,
      S(3) => \nextCountCycle0_carry__2_i_1__4_n_0\,
      S(2) => \nextCountCycle0_carry__2_i_2__4_n_0\,
      S(1) => \nextCountCycle0_carry__2_i_3__4_n_0\,
      S(0) => \nextCountCycle0_carry__2_i_4__4_n_0\
    );
\nextCountCycle0_carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      O => \nextCountCycle0_carry__2_i_1__4_n_0\
    );
\nextCountCycle0_carry__2_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[15]\,
      O => \nextCountCycle0_carry__2_i_2__4_n_0\
    );
\nextCountCycle0_carry__2_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[14]\,
      O => \nextCountCycle0_carry__2_i_3__4_n_0\
    );
\nextCountCycle0_carry__2_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[13]\,
      O => \nextCountCycle0_carry__2_i_4__4_n_0\
    );
\nextCountCycle0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__2_n_0\,
      CO(3) => \nextCountCycle0_carry__3_n_0\,
      CO(2) => \nextCountCycle0_carry__3_n_1\,
      CO(1) => \nextCountCycle0_carry__3_n_2\,
      CO(0) => \nextCountCycle0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[20]\,
      DI(2) => \countCycle_reg_n_0_[19]\,
      DI(1) => \countCycle_reg_n_0_[18]\,
      DI(0) => \countCycle_reg_n_0_[17]\,
      O(3) => \nextCountCycle0_carry__3_n_4\,
      O(2) => \nextCountCycle0_carry__3_n_5\,
      O(1) => \nextCountCycle0_carry__3_n_6\,
      O(0) => \nextCountCycle0_carry__3_n_7\,
      S(3) => \nextCountCycle0_carry__3_i_1__4_n_0\,
      S(2) => \nextCountCycle0_carry__3_i_2__4_n_0\,
      S(1) => \nextCountCycle0_carry__3_i_3__4_n_0\,
      S(0) => \nextCountCycle0_carry__3_i_4__4_n_0\
    );
\nextCountCycle0_carry__3_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[20]\,
      O => \nextCountCycle0_carry__3_i_1__4_n_0\
    );
\nextCountCycle0_carry__3_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[19]\,
      O => \nextCountCycle0_carry__3_i_2__4_n_0\
    );
\nextCountCycle0_carry__3_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[18]\,
      O => \nextCountCycle0_carry__3_i_3__4_n_0\
    );
\nextCountCycle0_carry__3_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[17]\,
      O => \nextCountCycle0_carry__3_i_4__4_n_0\
    );
\nextCountCycle0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__3_n_0\,
      CO(3) => \nextCountCycle0_carry__4_n_0\,
      CO(2) => \nextCountCycle0_carry__4_n_1\,
      CO(1) => \nextCountCycle0_carry__4_n_2\,
      CO(0) => \nextCountCycle0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[24]\,
      DI(2) => \countCycle_reg_n_0_[23]\,
      DI(1) => \countCycle_reg_n_0_[22]\,
      DI(0) => \countCycle_reg_n_0_[21]\,
      O(3) => \nextCountCycle0_carry__4_n_4\,
      O(2) => \nextCountCycle0_carry__4_n_5\,
      O(1) => \nextCountCycle0_carry__4_n_6\,
      O(0) => \nextCountCycle0_carry__4_n_7\,
      S(3) => \nextCountCycle0_carry__4_i_1__4_n_0\,
      S(2) => \nextCountCycle0_carry__4_i_2__4_n_0\,
      S(1) => \nextCountCycle0_carry__4_i_3__4_n_0\,
      S(0) => \nextCountCycle0_carry__4_i_4__4_n_0\
    );
\nextCountCycle0_carry__4_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[24]\,
      O => \nextCountCycle0_carry__4_i_1__4_n_0\
    );
\nextCountCycle0_carry__4_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[23]\,
      O => \nextCountCycle0_carry__4_i_2__4_n_0\
    );
\nextCountCycle0_carry__4_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      O => \nextCountCycle0_carry__4_i_3__4_n_0\
    );
\nextCountCycle0_carry__4_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[21]\,
      O => \nextCountCycle0_carry__4_i_4__4_n_0\
    );
\nextCountCycle0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__4_n_0\,
      CO(3) => \nextCountCycle0_carry__5_n_0\,
      CO(2) => \nextCountCycle0_carry__5_n_1\,
      CO(1) => \nextCountCycle0_carry__5_n_2\,
      CO(0) => \nextCountCycle0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[28]\,
      DI(2) => \countCycle_reg_n_0_[27]\,
      DI(1) => \countCycle_reg_n_0_[26]\,
      DI(0) => \countCycle_reg_n_0_[25]\,
      O(3) => \nextCountCycle0_carry__5_n_4\,
      O(2) => \nextCountCycle0_carry__5_n_5\,
      O(1) => \nextCountCycle0_carry__5_n_6\,
      O(0) => \nextCountCycle0_carry__5_n_7\,
      S(3) => \nextCountCycle0_carry__5_i_1__4_n_0\,
      S(2) => \nextCountCycle0_carry__5_i_2__4_n_0\,
      S(1) => \nextCountCycle0_carry__5_i_3__4_n_0\,
      S(0) => \nextCountCycle0_carry__5_i_4__4_n_0\
    );
\nextCountCycle0_carry__5_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      O => \nextCountCycle0_carry__5_i_1__4_n_0\
    );
\nextCountCycle0_carry__5_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[27]\,
      O => \nextCountCycle0_carry__5_i_2__4_n_0\
    );
\nextCountCycle0_carry__5_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[26]\,
      O => \nextCountCycle0_carry__5_i_3__4_n_0\
    );
\nextCountCycle0_carry__5_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[25]\,
      O => \nextCountCycle0_carry__5_i_4__4_n_0\
    );
\nextCountCycle0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextCountCycle0_carry__6_n_2\,
      CO(0) => \nextCountCycle0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countCycle_reg_n_0_[30]\,
      DI(0) => \countCycle_reg_n_0_[29]\,
      O(3) => \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextCountCycle0_carry__6_n_5\,
      O(1) => \nextCountCycle0_carry__6_n_6\,
      O(0) => \nextCountCycle0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextCountCycle0_carry__6_i_1__4_n_0\,
      S(1) => \nextCountCycle0_carry__6_i_2__4_n_0\,
      S(0) => \nextCountCycle0_carry__6_i_3__4_n_0\
    );
\nextCountCycle0_carry__6_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[31]\,
      O => \nextCountCycle0_carry__6_i_1__4_n_0\
    );
\nextCountCycle0_carry__6_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[30]\,
      O => \nextCountCycle0_carry__6_i_2__4_n_0\
    );
\nextCountCycle0_carry__6_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[29]\,
      O => \nextCountCycle0_carry__6_i_3__4_n_0\
    );
\nextCountCycle0_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      O => \nextCountCycle0_carry_i_1__4_n_0\
    );
\nextCountCycle0_carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[3]\,
      O => \nextCountCycle0_carry_i_2__4_n_0\
    );
\nextCountCycle0_carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[2]\,
      O => \nextCountCycle0_carry_i_3__4_n_0\
    );
\nextCountCycle0_carry_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[1]\,
      O => \nextCountCycle0_carry_i_4__4_n_0\
    );
nextPWMCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMCount0_carry_n_0,
      CO(2) => nextPWMCount0_carry_n_1,
      CO(1) => nextPWMCount0_carry_n_2,
      CO(0) => nextPWMCount0_carry_n_3,
      CYINIT => PWMCount(0),
      DI(3 downto 0) => PWMCount(4 downto 1),
      O(3) => nextPWMCount0_carry_n_4,
      O(2) => nextPWMCount0_carry_n_5,
      O(1) => nextPWMCount0_carry_n_6,
      O(0) => nextPWMCount0_carry_n_7,
      S(3) => \nextPWMCount0_carry_i_1__1_n_0\,
      S(2) => \nextPWMCount0_carry_i_2__1_n_0\,
      S(1) => \nextPWMCount0_carry_i_3__1_n_0\,
      S(0) => \nextPWMCount0_carry_i_4__1_n_0\
    );
\nextPWMCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMCount0_carry_n_0,
      CO(3) => \nextPWMCount0_carry__0_n_0\,
      CO(2) => \nextPWMCount0_carry__0_n_1\,
      CO(1) => \nextPWMCount0_carry__0_n_2\,
      CO(0) => \nextPWMCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(8 downto 5),
      O(3) => \nextPWMCount0_carry__0_n_4\,
      O(2) => \nextPWMCount0_carry__0_n_5\,
      O(1) => \nextPWMCount0_carry__0_n_6\,
      O(0) => \nextPWMCount0_carry__0_n_7\,
      S(3) => \nextPWMCount0_carry__0_i_1__1_n_0\,
      S(2) => \nextPWMCount0_carry__0_i_2__1_n_0\,
      S(1) => \nextPWMCount0_carry__0_i_3__1_n_0\,
      S(0) => \nextPWMCount0_carry__0_i_4__1_n_0\
    );
\nextPWMCount0_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(8),
      O => \nextPWMCount0_carry__0_i_1__1_n_0\
    );
\nextPWMCount0_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(7),
      O => \nextPWMCount0_carry__0_i_2__1_n_0\
    );
\nextPWMCount0_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(6),
      O => \nextPWMCount0_carry__0_i_3__1_n_0\
    );
\nextPWMCount0_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(5),
      O => \nextPWMCount0_carry__0_i_4__1_n_0\
    );
\nextPWMCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__0_n_0\,
      CO(3) => \nextPWMCount0_carry__1_n_0\,
      CO(2) => \nextPWMCount0_carry__1_n_1\,
      CO(1) => \nextPWMCount0_carry__1_n_2\,
      CO(0) => \nextPWMCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(12 downto 9),
      O(3) => \nextPWMCount0_carry__1_n_4\,
      O(2) => \nextPWMCount0_carry__1_n_5\,
      O(1) => \nextPWMCount0_carry__1_n_6\,
      O(0) => \nextPWMCount0_carry__1_n_7\,
      S(3) => \nextPWMCount0_carry__1_i_1__1_n_0\,
      S(2) => \nextPWMCount0_carry__1_i_2__1_n_0\,
      S(1) => \nextPWMCount0_carry__1_i_3__1_n_0\,
      S(0) => \nextPWMCount0_carry__1_i_4__1_n_0\
    );
\nextPWMCount0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(12),
      O => \nextPWMCount0_carry__1_i_1__1_n_0\
    );
\nextPWMCount0_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(11),
      O => \nextPWMCount0_carry__1_i_2__1_n_0\
    );
\nextPWMCount0_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(10),
      O => \nextPWMCount0_carry__1_i_3__1_n_0\
    );
\nextPWMCount0_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(9),
      O => \nextPWMCount0_carry__1_i_4__1_n_0\
    );
\nextPWMCount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__1_n_0\,
      CO(3) => \nextPWMCount0_carry__2_n_0\,
      CO(2) => \nextPWMCount0_carry__2_n_1\,
      CO(1) => \nextPWMCount0_carry__2_n_2\,
      CO(0) => \nextPWMCount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(16 downto 13),
      O(3) => \nextPWMCount0_carry__2_n_4\,
      O(2) => \nextPWMCount0_carry__2_n_5\,
      O(1) => \nextPWMCount0_carry__2_n_6\,
      O(0) => \nextPWMCount0_carry__2_n_7\,
      S(3) => \nextPWMCount0_carry__2_i_1__1_n_0\,
      S(2) => \nextPWMCount0_carry__2_i_2__1_n_0\,
      S(1) => \nextPWMCount0_carry__2_i_3__1_n_0\,
      S(0) => \nextPWMCount0_carry__2_i_4__1_n_0\
    );
\nextPWMCount0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(16),
      O => \nextPWMCount0_carry__2_i_1__1_n_0\
    );
\nextPWMCount0_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(15),
      O => \nextPWMCount0_carry__2_i_2__1_n_0\
    );
\nextPWMCount0_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(14),
      O => \nextPWMCount0_carry__2_i_3__1_n_0\
    );
\nextPWMCount0_carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(13),
      O => \nextPWMCount0_carry__2_i_4__1_n_0\
    );
\nextPWMCount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__2_n_0\,
      CO(3) => \nextPWMCount0_carry__3_n_0\,
      CO(2) => \nextPWMCount0_carry__3_n_1\,
      CO(1) => \nextPWMCount0_carry__3_n_2\,
      CO(0) => \nextPWMCount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(20 downto 17),
      O(3) => \nextPWMCount0_carry__3_n_4\,
      O(2) => \nextPWMCount0_carry__3_n_5\,
      O(1) => \nextPWMCount0_carry__3_n_6\,
      O(0) => \nextPWMCount0_carry__3_n_7\,
      S(3) => \nextPWMCount0_carry__3_i_1__1_n_0\,
      S(2) => \nextPWMCount0_carry__3_i_2__1_n_0\,
      S(1) => \nextPWMCount0_carry__3_i_3__1_n_0\,
      S(0) => \nextPWMCount0_carry__3_i_4__1_n_0\
    );
\nextPWMCount0_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(20),
      O => \nextPWMCount0_carry__3_i_1__1_n_0\
    );
\nextPWMCount0_carry__3_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(19),
      O => \nextPWMCount0_carry__3_i_2__1_n_0\
    );
\nextPWMCount0_carry__3_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(18),
      O => \nextPWMCount0_carry__3_i_3__1_n_0\
    );
\nextPWMCount0_carry__3_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(17),
      O => \nextPWMCount0_carry__3_i_4__1_n_0\
    );
\nextPWMCount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__3_n_0\,
      CO(3) => \nextPWMCount0_carry__4_n_0\,
      CO(2) => \nextPWMCount0_carry__4_n_1\,
      CO(1) => \nextPWMCount0_carry__4_n_2\,
      CO(0) => \nextPWMCount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(24 downto 21),
      O(3) => \nextPWMCount0_carry__4_n_4\,
      O(2) => \nextPWMCount0_carry__4_n_5\,
      O(1) => \nextPWMCount0_carry__4_n_6\,
      O(0) => \nextPWMCount0_carry__4_n_7\,
      S(3) => \nextPWMCount0_carry__4_i_1__1_n_0\,
      S(2) => \nextPWMCount0_carry__4_i_2__1_n_0\,
      S(1) => \nextPWMCount0_carry__4_i_3__1_n_0\,
      S(0) => \nextPWMCount0_carry__4_i_4__1_n_0\
    );
\nextPWMCount0_carry__4_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(24),
      O => \nextPWMCount0_carry__4_i_1__1_n_0\
    );
\nextPWMCount0_carry__4_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(23),
      O => \nextPWMCount0_carry__4_i_2__1_n_0\
    );
\nextPWMCount0_carry__4_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(22),
      O => \nextPWMCount0_carry__4_i_3__1_n_0\
    );
\nextPWMCount0_carry__4_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(21),
      O => \nextPWMCount0_carry__4_i_4__1_n_0\
    );
\nextPWMCount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__4_n_0\,
      CO(3) => \nextPWMCount0_carry__5_n_0\,
      CO(2) => \nextPWMCount0_carry__5_n_1\,
      CO(1) => \nextPWMCount0_carry__5_n_2\,
      CO(0) => \nextPWMCount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(28 downto 25),
      O(3) => \nextPWMCount0_carry__5_n_4\,
      O(2) => \nextPWMCount0_carry__5_n_5\,
      O(1) => \nextPWMCount0_carry__5_n_6\,
      O(0) => \nextPWMCount0_carry__5_n_7\,
      S(3) => \nextPWMCount0_carry__5_i_1__1_n_0\,
      S(2) => \nextPWMCount0_carry__5_i_2__1_n_0\,
      S(1) => \nextPWMCount0_carry__5_i_3__1_n_0\,
      S(0) => \nextPWMCount0_carry__5_i_4__1_n_0\
    );
\nextPWMCount0_carry__5_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(28),
      O => \nextPWMCount0_carry__5_i_1__1_n_0\
    );
\nextPWMCount0_carry__5_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(27),
      O => \nextPWMCount0_carry__5_i_2__1_n_0\
    );
\nextPWMCount0_carry__5_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(26),
      O => \nextPWMCount0_carry__5_i_3__1_n_0\
    );
\nextPWMCount0_carry__5_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(25),
      O => \nextPWMCount0_carry__5_i_4__1_n_0\
    );
\nextPWMCount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMCount0_carry__6_n_2\,
      CO(0) => \nextPWMCount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => PWMCount(30 downto 29),
      O(3) => \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMCount0_carry__6_n_5\,
      O(1) => \nextPWMCount0_carry__6_n_6\,
      O(0) => \nextPWMCount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMCount0_carry__6_i_1__4_n_0\,
      S(1) => \nextPWMCount0_carry__6_i_2__1_n_0\,
      S(0) => \nextPWMCount0_carry__6_i_3__1_n_0\
    );
\nextPWMCount0_carry__6_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(31),
      O => \nextPWMCount0_carry__6_i_1__4_n_0\
    );
\nextPWMCount0_carry__6_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(30),
      O => \nextPWMCount0_carry__6_i_2__1_n_0\
    );
\nextPWMCount0_carry__6_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(29),
      O => \nextPWMCount0_carry__6_i_3__1_n_0\
    );
\nextPWMCount0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(4),
      O => \nextPWMCount0_carry_i_1__1_n_0\
    );
\nextPWMCount0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(3),
      O => \nextPWMCount0_carry_i_2__1_n_0\
    );
\nextPWMCount0_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(2),
      O => \nextPWMCount0_carry_i_3__1_n_0\
    );
\nextPWMCount0_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(1),
      O => \nextPWMCount0_carry_i_4__1_n_0\
    );
nextSecCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextSecCount0_carry_n_0,
      CO(2) => nextSecCount0_carry_n_1,
      CO(1) => nextSecCount0_carry_n_2,
      CO(0) => nextSecCount0_carry_n_3,
      CYINIT => \secCount_reg_n_0_[0]\,
      DI(3) => \secCount_reg_n_0_[4]\,
      DI(2) => \secCount_reg_n_0_[3]\,
      DI(1) => \secCount_reg_n_0_[2]\,
      DI(0) => \secCount_reg_n_0_[1]\,
      O(3) => nextSecCount0_carry_n_4,
      O(2) => nextSecCount0_carry_n_5,
      O(1) => nextSecCount0_carry_n_6,
      O(0) => nextSecCount0_carry_n_7,
      S(3) => \nextSecCount0_carry_i_1__4_n_0\,
      S(2) => \nextSecCount0_carry_i_2__4_n_0\,
      S(1) => \nextSecCount0_carry_i_3__4_n_0\,
      S(0) => \nextSecCount0_carry_i_4__4_n_0\
    );
\nextSecCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextSecCount0_carry_n_0,
      CO(3) => \nextSecCount0_carry__0_n_0\,
      CO(2) => \nextSecCount0_carry__0_n_1\,
      CO(1) => \nextSecCount0_carry__0_n_2\,
      CO(0) => \nextSecCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \secCount_reg_n_0_[8]\,
      DI(2) => \secCount_reg_n_0_[7]\,
      DI(1) => \secCount_reg_n_0_[6]\,
      DI(0) => \secCount_reg_n_0_[5]\,
      O(3) => \nextSecCount0_carry__0_n_4\,
      O(2) => \nextSecCount0_carry__0_n_5\,
      O(1) => \nextSecCount0_carry__0_n_6\,
      O(0) => \nextSecCount0_carry__0_n_7\,
      S(3) => \nextSecCount0_carry__0_i_1__4_n_0\,
      S(2) => \nextSecCount0_carry__0_i_2__4_n_0\,
      S(1) => \nextSecCount0_carry__0_i_3__4_n_0\,
      S(0) => \nextSecCount0_carry__0_i_4__4_n_0\
    );
\nextSecCount0_carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[8]\,
      O => \nextSecCount0_carry__0_i_1__4_n_0\
    );
\nextSecCount0_carry__0_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[7]\,
      O => \nextSecCount0_carry__0_i_2__4_n_0\
    );
\nextSecCount0_carry__0_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[6]\,
      O => \nextSecCount0_carry__0_i_3__4_n_0\
    );
\nextSecCount0_carry__0_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      O => \nextSecCount0_carry__0_i_4__4_n_0\
    );
\nextSecCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextSecCount0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextSecCount0_carry__1_n_2\,
      CO(0) => \nextSecCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \secCount_reg_n_0_[10]\,
      DI(0) => \secCount_reg_n_0_[9]\,
      O(3) => \NLW_nextSecCount0_carry__1_O_UNCONNECTED\(3),
      O(2) => \nextSecCount0_carry__1_n_5\,
      O(1) => \nextSecCount0_carry__1_n_6\,
      O(0) => \nextSecCount0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \nextSecCount0_carry__1_i_1__4_n_0\,
      S(1) => \nextSecCount0_carry__1_i_2__4_n_0\,
      S(0) => \nextSecCount0_carry__1_i_3__4_n_0\
    );
\nextSecCount0_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[11]\,
      O => \nextSecCount0_carry__1_i_1__4_n_0\
    );
\nextSecCount0_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      O => \nextSecCount0_carry__1_i_2__4_n_0\
    );
\nextSecCount0_carry__1_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[9]\,
      O => \nextSecCount0_carry__1_i_3__4_n_0\
    );
\nextSecCount0_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[4]\,
      O => \nextSecCount0_carry_i_1__4_n_0\
    );
\nextSecCount0_carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[3]\,
      O => \nextSecCount0_carry_i_2__4_n_0\
    );
\nextSecCount0_carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[2]\,
      O => \nextSecCount0_carry_i_3__4_n_0\
    );
\nextSecCount0_carry_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[1]\,
      O => \nextSecCount0_carry_i_4__4_n_0\
    );
\pwm_\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_8
     port map (
      \FSM_sequential_state_reg[0]\ => \pwm__n_34\,
      \FSM_sequential_state_reg[1]\ => \pwm__n_33\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[0]_i_2__4_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \countCycle[31]_i_3__4_n_0\,
      \FSM_sequential_state_reg[2]\ => \pwm__n_32\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3__4_n_0\,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state[1]_i_2__4_n_0\,
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      \PWMCount_reg[0]\ => \FSM_sequential_state[2]_i_5__4_n_0\,
      \PWMCount_reg[31]\(31 downto 0) => PWMCount(31 downto 0),
      \PWMHigh_reg[11]_0\(3) => \pwm__n_12\,
      \PWMHigh_reg[11]_0\(2) => \pwm__n_13\,
      \PWMHigh_reg[11]_0\(1) => \pwm__n_14\,
      \PWMHigh_reg[11]_0\(0) => \pwm__n_15\,
      \PWMHigh_reg[15]_0\(3) => \pwm__n_16\,
      \PWMHigh_reg[15]_0\(2) => \pwm__n_17\,
      \PWMHigh_reg[15]_0\(1) => \pwm__n_18\,
      \PWMHigh_reg[15]_0\(0) => \pwm__n_19\,
      \PWMHigh_reg[19]_0\(3) => \pwm__n_20\,
      \PWMHigh_reg[19]_0\(2) => \pwm__n_21\,
      \PWMHigh_reg[19]_0\(1) => \pwm__n_22\,
      \PWMHigh_reg[19]_0\(0) => \pwm__n_23\,
      \PWMHigh_reg[23]_0\(3) => \pwm__n_24\,
      \PWMHigh_reg[23]_0\(2) => \pwm__n_25\,
      \PWMHigh_reg[23]_0\(1) => \pwm__n_26\,
      \PWMHigh_reg[23]_0\(0) => \pwm__n_27\,
      \PWMHigh_reg[27]_0\(3) => \pwm__n_28\,
      \PWMHigh_reg[27]_0\(2) => \pwm__n_29\,
      \PWMHigh_reg[27]_0\(1) => \pwm__n_30\,
      \PWMHigh_reg[27]_0\(0) => \pwm__n_31\,
      \PWMHigh_reg[3]_0\(3) => \pwm__n_4\,
      \PWMHigh_reg[3]_0\(2) => \pwm__n_5\,
      \PWMHigh_reg[3]_0\(1) => \pwm__n_6\,
      \PWMHigh_reg[3]_0\(0) => \pwm__n_7\,
      \PWMHigh_reg[7]_0\(3) => \pwm__n_8\,
      \PWMHigh_reg[7]_0\(2) => \pwm__n_9\,
      \PWMHigh_reg[7]_0\(1) => \pwm__n_10\,
      \PWMHigh_reg[7]_0\(0) => \pwm__n_11\,
      Q(31 downto 0) => Q(31 downto 0),
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\,
      SR(0) => SR(0),
      \countCycle_reg[0]\ => \secCount[11]_i_3__4_n_0\,
      in0(2 downto 0) => state(2 downto 0),
      nextPWMCount => nextPWMCount,
      \out\(2 downto 0) => state(2 downto 0),
      pwm(0) => pwm(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[5]\(0) => \slv_reg0_reg[5]\(0),
      \slv_reg2_reg[11]\(3) => \highCount_carry__1_n_4\,
      \slv_reg2_reg[11]\(2) => \highCount_carry__1_n_5\,
      \slv_reg2_reg[11]\(1) => \highCount_carry__1_n_6\,
      \slv_reg2_reg[11]\(0) => \highCount_carry__1_n_7\,
      \slv_reg2_reg[15]\(3) => \highCount_carry__2_n_4\,
      \slv_reg2_reg[15]\(2) => \highCount_carry__2_n_5\,
      \slv_reg2_reg[15]\(1) => \highCount_carry__2_n_6\,
      \slv_reg2_reg[15]\(0) => \highCount_carry__2_n_7\,
      \slv_reg2_reg[19]\(3) => \highCount_carry__3_n_4\,
      \slv_reg2_reg[19]\(2) => \highCount_carry__3_n_5\,
      \slv_reg2_reg[19]\(1) => \highCount_carry__3_n_6\,
      \slv_reg2_reg[19]\(0) => \highCount_carry__3_n_7\,
      \slv_reg2_reg[23]\(3) => \highCount_carry__4_n_4\,
      \slv_reg2_reg[23]\(2) => \highCount_carry__4_n_5\,
      \slv_reg2_reg[23]\(1) => \highCount_carry__4_n_6\,
      \slv_reg2_reg[23]\(0) => \highCount_carry__4_n_7\,
      \slv_reg2_reg[27]\(3) => \highCount_carry__5_n_4\,
      \slv_reg2_reg[27]\(2) => \highCount_carry__5_n_5\,
      \slv_reg2_reg[27]\(1) => \highCount_carry__5_n_6\,
      \slv_reg2_reg[27]\(0) => \highCount_carry__5_n_7\,
      \slv_reg2_reg[3]\(3) => highCount_carry_n_4,
      \slv_reg2_reg[3]\(2) => highCount_carry_n_5,
      \slv_reg2_reg[3]\(1) => highCount_carry_n_6,
      \slv_reg2_reg[3]\(0) => highCount_carry_n_7,
      \slv_reg2_reg[7]\(3) => \highCount_carry__0_n_4\,
      \slv_reg2_reg[7]\(2) => \highCount_carry__0_n_5\,
      \slv_reg2_reg[7]\(1) => \highCount_carry__0_n_6\,
      \slv_reg2_reg[7]\(0) => \highCount_carry__0_n_7\
    );
\secCount[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => \secCount_reg_n_0_[0]\,
      I1 => \slv_reg1_reg[11]\(0),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[0]_i_1__4_n_0\
    );
\secCount[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_6\,
      I1 => \slv_reg1_reg[11]\(10),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[10]_i_1__4_n_0\
    );
\secCount[11]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0083"
    )
        port map (
      I0 => \secCount[11]_i_3__4_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => nextSecCount
    );
\secCount[11]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_5\,
      I1 => \slv_reg1_reg[11]\(11),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[11]_i_2__4_n_0\
    );
\secCount[11]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \secCount[11]_i_4__4_n_0\,
      I1 => \secCount[11]_i_5__4_n_0\,
      I2 => \secCount[11]_i_6__4_n_0\,
      I3 => \secCount[11]_i_7__4_n_0\,
      I4 => \secCount[11]_i_8__4_n_0\,
      I5 => \secCount[11]_i_9__4_n_0\,
      O => \secCount[11]_i_3__4_n_0\
    );
\secCount[11]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[0]\,
      I1 => \countCycle_reg_n_0_[1]\,
      O => \secCount[11]_i_4__4_n_0\
    );
\secCount[11]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      I1 => \countCycle_reg_n_0_[5]\,
      I2 => \countCycle_reg_n_0_[2]\,
      I3 => \countCycle_reg_n_0_[3]\,
      I4 => \countCycle_reg_n_0_[7]\,
      I5 => \countCycle_reg_n_0_[6]\,
      O => \secCount[11]_i_5__4_n_0\
    );
\secCount[11]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      I1 => \countCycle_reg_n_0_[11]\,
      I2 => \countCycle_reg_n_0_[8]\,
      I3 => \countCycle_reg_n_0_[9]\,
      I4 => \countCycle_reg_n_0_[13]\,
      I5 => \countCycle_reg_n_0_[12]\,
      O => \secCount[11]_i_6__4_n_0\
    );
\secCount[11]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      I1 => \countCycle_reg_n_0_[17]\,
      I2 => \countCycle_reg_n_0_[14]\,
      I3 => \countCycle_reg_n_0_[15]\,
      I4 => \countCycle_reg_n_0_[19]\,
      I5 => \countCycle_reg_n_0_[18]\,
      O => \secCount[11]_i_7__4_n_0\
    );
\secCount[11]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      I1 => \countCycle_reg_n_0_[23]\,
      I2 => \countCycle_reg_n_0_[20]\,
      I3 => \countCycle_reg_n_0_[21]\,
      I4 => \countCycle_reg_n_0_[25]\,
      I5 => \countCycle_reg_n_0_[24]\,
      O => \secCount[11]_i_8__4_n_0\
    );
\secCount[11]_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      I1 => \countCycle_reg_n_0_[29]\,
      I2 => \countCycle_reg_n_0_[26]\,
      I3 => \countCycle_reg_n_0_[27]\,
      I4 => \countCycle_reg_n_0_[31]\,
      I5 => \countCycle_reg_n_0_[30]\,
      O => \secCount[11]_i_9__4_n_0\
    );
\secCount[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_7,
      I1 => \slv_reg1_reg[11]\(1),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[1]_i_1__4_n_0\
    );
\secCount[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_6,
      I1 => \slv_reg1_reg[11]\(2),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[2]_i_1__4_n_0\
    );
\secCount[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_5,
      I1 => \slv_reg1_reg[11]\(3),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[3]_i_1__4_n_0\
    );
\secCount[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_4,
      I1 => \slv_reg1_reg[11]\(4),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[4]_i_1__4_n_0\
    );
\secCount[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_7\,
      I1 => \slv_reg1_reg[11]\(5),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[5]_i_1__4_n_0\
    );
\secCount[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_6\,
      I1 => \slv_reg1_reg[11]\(6),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[6]_i_1__4_n_0\
    );
\secCount[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_5\,
      I1 => \slv_reg1_reg[11]\(7),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[7]_i_1__4_n_0\
    );
\secCount[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_4\,
      I1 => \slv_reg1_reg[11]\(8),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[8]_i_1__4_n_0\
    );
\secCount[9]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_7\,
      I1 => \slv_reg1_reg[11]\(9),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[9]_i_1__4_n_0\
    );
\secCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[0]_i_1__4_n_0\,
      Q => \secCount_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\secCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[10]_i_1__4_n_0\,
      Q => \secCount_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\secCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[11]_i_2__4_n_0\,
      Q => \secCount_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\secCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[1]_i_1__4_n_0\,
      Q => \secCount_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\secCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[2]_i_1__4_n_0\,
      Q => \secCount_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\secCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[3]_i_1__4_n_0\,
      Q => \secCount_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\secCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[4]_i_1__4_n_0\,
      Q => \secCount_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\secCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[5]_i_1__4_n_0\,
      Q => \secCount_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\secCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[6]_i_1__4_n_0\,
      Q => \secCount_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\secCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[7]_i_1__4_n_0\,
      Q => \secCount_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\secCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[8]_i_1__4_n_0\,
      Q => \secCount_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
\secCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[9]_i_1__4_n_0\,
      Q => \secCount_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_5 is
  port (
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_5 : entity is "pwmTop";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_5 is
  signal \FSM_sequential_state[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9__0_n_0\ : STD_LOGIC;
  signal PWMCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PWMCount[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_3__5_n_0\ : STD_LOGIC;
  signal \PWMCount[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \PWMCount[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_2__5_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_3__5_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_4__5_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_5__5_n_0\ : STD_LOGIC;
  signal \countCycle[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[0]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[10]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[11]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[12]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[13]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[14]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[15]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[16]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[17]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[18]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[19]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[1]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[20]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[21]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[22]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[23]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[24]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[25]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[26]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[27]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[28]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[29]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[2]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[30]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[31]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[3]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[4]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[5]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[6]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[7]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[8]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[9]\ : STD_LOGIC;
  signal \highCount_carry__0_n_0\ : STD_LOGIC;
  signal \highCount_carry__0_n_1\ : STD_LOGIC;
  signal \highCount_carry__0_n_2\ : STD_LOGIC;
  signal \highCount_carry__0_n_3\ : STD_LOGIC;
  signal \highCount_carry__0_n_4\ : STD_LOGIC;
  signal \highCount_carry__0_n_5\ : STD_LOGIC;
  signal \highCount_carry__0_n_6\ : STD_LOGIC;
  signal \highCount_carry__0_n_7\ : STD_LOGIC;
  signal \highCount_carry__1_n_0\ : STD_LOGIC;
  signal \highCount_carry__1_n_1\ : STD_LOGIC;
  signal \highCount_carry__1_n_2\ : STD_LOGIC;
  signal \highCount_carry__1_n_3\ : STD_LOGIC;
  signal \highCount_carry__1_n_4\ : STD_LOGIC;
  signal \highCount_carry__1_n_5\ : STD_LOGIC;
  signal \highCount_carry__1_n_6\ : STD_LOGIC;
  signal \highCount_carry__1_n_7\ : STD_LOGIC;
  signal \highCount_carry__2_n_0\ : STD_LOGIC;
  signal \highCount_carry__2_n_1\ : STD_LOGIC;
  signal \highCount_carry__2_n_2\ : STD_LOGIC;
  signal \highCount_carry__2_n_3\ : STD_LOGIC;
  signal \highCount_carry__2_n_4\ : STD_LOGIC;
  signal \highCount_carry__2_n_5\ : STD_LOGIC;
  signal \highCount_carry__2_n_6\ : STD_LOGIC;
  signal \highCount_carry__2_n_7\ : STD_LOGIC;
  signal \highCount_carry__3_n_0\ : STD_LOGIC;
  signal \highCount_carry__3_n_1\ : STD_LOGIC;
  signal \highCount_carry__3_n_2\ : STD_LOGIC;
  signal \highCount_carry__3_n_3\ : STD_LOGIC;
  signal \highCount_carry__3_n_4\ : STD_LOGIC;
  signal \highCount_carry__3_n_5\ : STD_LOGIC;
  signal \highCount_carry__3_n_6\ : STD_LOGIC;
  signal \highCount_carry__3_n_7\ : STD_LOGIC;
  signal \highCount_carry__4_n_0\ : STD_LOGIC;
  signal \highCount_carry__4_n_1\ : STD_LOGIC;
  signal \highCount_carry__4_n_2\ : STD_LOGIC;
  signal \highCount_carry__4_n_3\ : STD_LOGIC;
  signal \highCount_carry__4_n_4\ : STD_LOGIC;
  signal \highCount_carry__4_n_5\ : STD_LOGIC;
  signal \highCount_carry__4_n_6\ : STD_LOGIC;
  signal \highCount_carry__4_n_7\ : STD_LOGIC;
  signal \highCount_carry__5_n_0\ : STD_LOGIC;
  signal \highCount_carry__5_n_1\ : STD_LOGIC;
  signal \highCount_carry__5_n_2\ : STD_LOGIC;
  signal \highCount_carry__5_n_3\ : STD_LOGIC;
  signal \highCount_carry__5_n_4\ : STD_LOGIC;
  signal \highCount_carry__5_n_5\ : STD_LOGIC;
  signal \highCount_carry__5_n_6\ : STD_LOGIC;
  signal \highCount_carry__5_n_7\ : STD_LOGIC;
  signal \highCount_carry__6_n_1\ : STD_LOGIC;
  signal \highCount_carry__6_n_2\ : STD_LOGIC;
  signal \highCount_carry__6_n_3\ : STD_LOGIC;
  signal \highCount_carry__6_n_4\ : STD_LOGIC;
  signal \highCount_carry__6_n_5\ : STD_LOGIC;
  signal \highCount_carry__6_n_6\ : STD_LOGIC;
  signal \highCount_carry__6_n_7\ : STD_LOGIC;
  signal highCount_carry_n_0 : STD_LOGIC;
  signal highCount_carry_n_1 : STD_LOGIC;
  signal highCount_carry_n_2 : STD_LOGIC;
  signal highCount_carry_n_3 : STD_LOGIC;
  signal highCount_carry_n_4 : STD_LOGIC;
  signal highCount_carry_n_5 : STD_LOGIC;
  signal highCount_carry_n_6 : STD_LOGIC;
  signal highCount_carry_n_7 : STD_LOGIC;
  signal nextCountCycle : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_1__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_2__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_3__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_4__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_1__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_2__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_3__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal nextCountCycle0_carry_n_0 : STD_LOGIC;
  signal nextCountCycle0_carry_n_1 : STD_LOGIC;
  signal nextCountCycle0_carry_n_2 : STD_LOGIC;
  signal nextCountCycle0_carry_n_3 : STD_LOGIC;
  signal nextCountCycle0_carry_n_4 : STD_LOGIC;
  signal nextCountCycle0_carry_n_5 : STD_LOGIC;
  signal nextCountCycle0_carry_n_6 : STD_LOGIC;
  signal nextCountCycle0_carry_n_7 : STD_LOGIC;
  signal nextPWMCount : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_1__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal nextPWMCount0_carry_n_0 : STD_LOGIC;
  signal nextPWMCount0_carry_n_1 : STD_LOGIC;
  signal nextPWMCount0_carry_n_2 : STD_LOGIC;
  signal nextPWMCount0_carry_n_3 : STD_LOGIC;
  signal nextPWMCount0_carry_n_4 : STD_LOGIC;
  signal nextPWMCount0_carry_n_5 : STD_LOGIC;
  signal nextPWMCount0_carry_n_6 : STD_LOGIC;
  signal nextPWMCount0_carry_n_7 : STD_LOGIC;
  signal nextSecCount : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal nextSecCount0_carry_n_0 : STD_LOGIC;
  signal nextSecCount0_carry_n_1 : STD_LOGIC;
  signal nextSecCount0_carry_n_2 : STD_LOGIC;
  signal nextSecCount0_carry_n_3 : STD_LOGIC;
  signal nextSecCount0_carry_n_4 : STD_LOGIC;
  signal nextSecCount0_carry_n_5 : STD_LOGIC;
  signal nextSecCount0_carry_n_6 : STD_LOGIC;
  signal nextSecCount0_carry_n_7 : STD_LOGIC;
  signal \pwm__n_0\ : STD_LOGIC;
  signal \pwm__n_1\ : STD_LOGIC;
  signal \pwm__n_10\ : STD_LOGIC;
  signal \pwm__n_11\ : STD_LOGIC;
  signal \pwm__n_12\ : STD_LOGIC;
  signal \pwm__n_13\ : STD_LOGIC;
  signal \pwm__n_14\ : STD_LOGIC;
  signal \pwm__n_15\ : STD_LOGIC;
  signal \pwm__n_16\ : STD_LOGIC;
  signal \pwm__n_17\ : STD_LOGIC;
  signal \pwm__n_18\ : STD_LOGIC;
  signal \pwm__n_19\ : STD_LOGIC;
  signal \pwm__n_2\ : STD_LOGIC;
  signal \pwm__n_20\ : STD_LOGIC;
  signal \pwm__n_21\ : STD_LOGIC;
  signal \pwm__n_22\ : STD_LOGIC;
  signal \pwm__n_23\ : STD_LOGIC;
  signal \pwm__n_24\ : STD_LOGIC;
  signal \pwm__n_25\ : STD_LOGIC;
  signal \pwm__n_26\ : STD_LOGIC;
  signal \pwm__n_27\ : STD_LOGIC;
  signal \pwm__n_28\ : STD_LOGIC;
  signal \pwm__n_29\ : STD_LOGIC;
  signal \pwm__n_3\ : STD_LOGIC;
  signal \pwm__n_30\ : STD_LOGIC;
  signal \pwm__n_31\ : STD_LOGIC;
  signal \pwm__n_32\ : STD_LOGIC;
  signal \pwm__n_33\ : STD_LOGIC;
  signal \pwm__n_34\ : STD_LOGIC;
  signal \pwm__n_4\ : STD_LOGIC;
  signal \pwm__n_5\ : STD_LOGIC;
  signal \pwm__n_6\ : STD_LOGIC;
  signal \pwm__n_7\ : STD_LOGIC;
  signal \pwm__n_8\ : STD_LOGIC;
  signal \pwm__n_9\ : STD_LOGIC;
  signal \secCount[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \secCount[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_2__5_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_3__5_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_4__5_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_5__5_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_6__5_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_7__5_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_8__5_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_9__5_n_0\ : STD_LOGIC;
  signal \secCount[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \secCount[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \secCount[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \secCount[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \secCount[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \secCount[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \secCount[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \secCount[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \secCount[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \secCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal \NLW_highCount_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextSecCount0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
begin
\FSM_sequential_state[0]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      O => \FSM_sequential_state[0]_i_2__5_n_0\
    );
\FSM_sequential_state[1]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3__5_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => \FSM_sequential_state[1]_i_2__5_n_0\
    );
\FSM_sequential_state[1]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_10__0_n_0\,
      I1 => \FSM_sequential_state[2]_i_11__0_n_0\,
      I2 => \FSM_sequential_state[2]_i_9__0_n_0\,
      I3 => \FSM_sequential_state[2]_i_8__0_n_0\,
      I4 => \FSM_sequential_state[1]_i_4__5_n_0\,
      I5 => \FSM_sequential_state[2]_i_7__0_n_0\,
      O => \FSM_sequential_state[1]_i_3__5_n_0\
    );
\FSM_sequential_state[1]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => PWMCount(0),
      I1 => state(1),
      I2 => PWMCount(1),
      I3 => state(2),
      I4 => state(0),
      O => \FSM_sequential_state[1]_i_4__5_n_0\
    );
\FSM_sequential_state[2]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(22),
      I1 => PWMCount(23),
      I2 => PWMCount(20),
      I3 => PWMCount(21),
      I4 => PWMCount(25),
      I5 => PWMCount(24),
      O => \FSM_sequential_state[2]_i_10__0_n_0\
    );
\FSM_sequential_state[2]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(28),
      I1 => PWMCount(29),
      I2 => PWMCount(26),
      I3 => PWMCount(27),
      I4 => PWMCount(31),
      I5 => PWMCount(30),
      O => \FSM_sequential_state[2]_i_11__0_n_0\
    );
\FSM_sequential_state[2]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      O => \FSM_sequential_state[2]_i_3__5_n_0\
    );
\FSM_sequential_state[2]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_6__5_n_0\,
      I1 => \FSM_sequential_state[2]_i_7__0_n_0\,
      I2 => \FSM_sequential_state[2]_i_8__0_n_0\,
      I3 => \FSM_sequential_state[2]_i_9__0_n_0\,
      I4 => \FSM_sequential_state[2]_i_10__0_n_0\,
      I5 => \FSM_sequential_state[2]_i_11__0_n_0\,
      O => \FSM_sequential_state[2]_i_5__5_n_0\
    );
\FSM_sequential_state[2]_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(0),
      I1 => PWMCount(1),
      O => \FSM_sequential_state[2]_i_6__5_n_0\
    );
\FSM_sequential_state[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(4),
      I1 => PWMCount(5),
      I2 => PWMCount(2),
      I3 => PWMCount(3),
      I4 => PWMCount(7),
      I5 => PWMCount(6),
      O => \FSM_sequential_state[2]_i_7__0_n_0\
    );
\FSM_sequential_state[2]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(10),
      I1 => PWMCount(11),
      I2 => PWMCount(8),
      I3 => PWMCount(9),
      I4 => PWMCount(13),
      I5 => PWMCount(12),
      O => \FSM_sequential_state[2]_i_8__0_n_0\
    );
\FSM_sequential_state[2]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(16),
      I1 => PWMCount(17),
      I2 => PWMCount(14),
      I3 => PWMCount(15),
      I4 => PWMCount(19),
      I5 => PWMCount(18),
      O => \FSM_sequential_state[2]_i_9__0_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_34\,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_33\,
      Q => state(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_32\,
      Q => state(2),
      R => '0'
    );
\PWMCount[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => PWMCount(0),
      I1 => Q(0),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[0]_i_1__5_n_0\
    );
\PWMCount[10]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_6\,
      I1 => Q(10),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[10]_i_1__5_n_0\
    );
\PWMCount[11]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_5\,
      I1 => Q(11),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[11]_i_1__5_n_0\
    );
\PWMCount[12]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_4\,
      I1 => Q(12),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[12]_i_1__5_n_0\
    );
\PWMCount[13]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_7\,
      I1 => Q(13),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[13]_i_1__5_n_0\
    );
\PWMCount[14]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_6\,
      I1 => Q(14),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[14]_i_1__5_n_0\
    );
\PWMCount[15]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_5\,
      I1 => Q(15),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[15]_i_1__5_n_0\
    );
\PWMCount[16]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_4\,
      I1 => Q(16),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[16]_i_1__5_n_0\
    );
\PWMCount[17]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_7\,
      I1 => Q(17),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[17]_i_1__5_n_0\
    );
\PWMCount[18]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_6\,
      I1 => Q(18),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[18]_i_1__5_n_0\
    );
\PWMCount[19]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_5\,
      I1 => Q(19),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[19]_i_1__5_n_0\
    );
\PWMCount[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_7,
      I1 => Q(1),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[1]_i_1__5_n_0\
    );
\PWMCount[20]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_4\,
      I1 => Q(20),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[20]_i_1__5_n_0\
    );
\PWMCount[21]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_7\,
      I1 => Q(21),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[21]_i_1__5_n_0\
    );
\PWMCount[22]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_6\,
      I1 => Q(22),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[22]_i_1__5_n_0\
    );
\PWMCount[23]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_5\,
      I1 => Q(23),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[23]_i_1__5_n_0\
    );
\PWMCount[24]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_4\,
      I1 => Q(24),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[24]_i_1__5_n_0\
    );
\PWMCount[25]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_7\,
      I1 => Q(25),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[25]_i_1__5_n_0\
    );
\PWMCount[26]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_6\,
      I1 => Q(26),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[26]_i_1__5_n_0\
    );
\PWMCount[27]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_5\,
      I1 => Q(27),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[27]_i_1__5_n_0\
    );
\PWMCount[28]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_4\,
      I1 => Q(28),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[28]_i_1__5_n_0\
    );
\PWMCount[29]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_7\,
      I1 => Q(29),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[29]_i_1__5_n_0\
    );
\PWMCount[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_6,
      I1 => Q(2),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[2]_i_1__5_n_0\
    );
\PWMCount[30]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_6\,
      I1 => Q(30),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[30]_i_1__5_n_0\
    );
\PWMCount[31]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg[6]\(0),
      I1 => s00_axi_aresetn,
      O => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount[31]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => nextPWMCount
    );
\PWMCount[31]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_5\,
      I1 => Q(31),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[31]_i_3__5_n_0\
    );
\PWMCount[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_5,
      I1 => Q(3),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[3]_i_1__5_n_0\
    );
\PWMCount[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_4,
      I1 => Q(4),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[4]_i_1__5_n_0\
    );
\PWMCount[5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_7\,
      I1 => Q(5),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[5]_i_1__5_n_0\
    );
\PWMCount[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_6\,
      I1 => Q(6),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[6]_i_1__5_n_0\
    );
\PWMCount[7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_5\,
      I1 => Q(7),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[7]_i_1__5_n_0\
    );
\PWMCount[8]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_4\,
      I1 => Q(8),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[8]_i_1__5_n_0\
    );
\PWMCount[9]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_7\,
      I1 => Q(9),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[9]_i_1__5_n_0\
    );
\PWMCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[0]_i_1__5_n_0\,
      Q => PWMCount(0),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[10]_i_1__5_n_0\,
      Q => PWMCount(10),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[11]_i_1__5_n_0\,
      Q => PWMCount(11),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[12]_i_1__5_n_0\,
      Q => PWMCount(12),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[13]_i_1__5_n_0\,
      Q => PWMCount(13),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[14]_i_1__5_n_0\,
      Q => PWMCount(14),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[15]_i_1__5_n_0\,
      Q => PWMCount(15),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[16]_i_1__5_n_0\,
      Q => PWMCount(16),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[17]_i_1__5_n_0\,
      Q => PWMCount(17),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[18]_i_1__5_n_0\,
      Q => PWMCount(18),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[19]_i_1__5_n_0\,
      Q => PWMCount(19),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[1]_i_1__5_n_0\,
      Q => PWMCount(1),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[20]_i_1__5_n_0\,
      Q => PWMCount(20),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[21]_i_1__5_n_0\,
      Q => PWMCount(21),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[22]_i_1__5_n_0\,
      Q => PWMCount(22),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[23]_i_1__5_n_0\,
      Q => PWMCount(23),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[24]_i_1__5_n_0\,
      Q => PWMCount(24),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[25]_i_1__5_n_0\,
      Q => PWMCount(25),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[26]_i_1__5_n_0\,
      Q => PWMCount(26),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[27]_i_1__5_n_0\,
      Q => PWMCount(27),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[28]_i_1__5_n_0\,
      Q => PWMCount(28),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[29]_i_1__5_n_0\,
      Q => PWMCount(29),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[2]_i_1__5_n_0\,
      Q => PWMCount(2),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[30]_i_1__5_n_0\,
      Q => PWMCount(30),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[31]_i_3__5_n_0\,
      Q => PWMCount(31),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[3]_i_1__5_n_0\,
      Q => PWMCount(3),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[4]_i_1__5_n_0\,
      Q => PWMCount(4),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[5]_i_1__5_n_0\,
      Q => PWMCount(5),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[6]_i_1__5_n_0\,
      Q => PWMCount(6),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[7]_i_1__5_n_0\,
      Q => PWMCount(7),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[8]_i_1__5_n_0\,
      Q => PWMCount(8),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\PWMCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[9]_i_1__5_n_0\,
      Q => PWMCount(9),
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => state(2),
      I1 => \countCycle_reg_n_0_[0]\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[0]_i_1__5_n_0\
    );
\countCycle[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_6\,
      O => \countCycle[10]_i_1__5_n_0\
    );
\countCycle[11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_5\,
      O => \countCycle[11]_i_1__5_n_0\
    );
\countCycle[12]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__1_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[12]_i_1__5_n_0\
    );
\countCycle[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_7\,
      O => \countCycle[13]_i_1__5_n_0\
    );
\countCycle[14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_6\,
      O => \countCycle[14]_i_1__5_n_0\
    );
\countCycle[15]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[15]_i_1__5_n_0\
    );
\countCycle[16]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[16]_i_1__5_n_0\
    );
\countCycle[17]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[17]_i_1__5_n_0\
    );
\countCycle[18]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[18]_i_1__5_n_0\
    );
\countCycle[19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__3_n_5\,
      O => \countCycle[19]_i_1__5_n_0\
    );
\countCycle[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_7,
      O => \countCycle[1]_i_1__5_n_0\
    );
\countCycle[20]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[20]_i_1__5_n_0\
    );
\countCycle[21]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[21]_i_1__5_n_0\
    );
\countCycle[22]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[22]_i_1__5_n_0\
    );
\countCycle[23]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[23]_i_1__5_n_0\
    );
\countCycle[24]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__4_n_4\,
      O => \countCycle[24]_i_1__5_n_0\
    );
\countCycle[25]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_7\,
      O => \countCycle[25]_i_1__5_n_0\
    );
\countCycle[26]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__5_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[26]_i_1__5_n_0\
    );
\countCycle[27]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_5\,
      O => \countCycle[27]_i_1__5_n_0\
    );
\countCycle[28]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_4\,
      O => \countCycle[28]_i_1__5_n_0\
    );
\countCycle[29]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_7\,
      O => \countCycle[29]_i_1__5_n_0\
    );
\countCycle[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_6,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[2]_i_1__5_n_0\
    );
\countCycle[30]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_6\,
      O => \countCycle[30]_i_1__5_n_0\
    );
\countCycle[31]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF41"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => \countCycle[31]_i_3__5_n_0\,
      O => nextCountCycle
    );
\countCycle[31]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_5\,
      O => \countCycle[31]_i_2__5_n_0\
    );
\countCycle[31]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \countCycle[31]_i_4__5_n_0\,
      I3 => \countCycle[31]_i_5__5_n_0\,
      O => \countCycle[31]_i_3__5_n_0\
    );
\countCycle[31]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      I1 => \secCount_reg_n_0_[9]\,
      I2 => \secCount_reg_n_0_[11]\,
      I3 => \secCount_reg_n_0_[6]\,
      I4 => \secCount_reg_n_0_[7]\,
      I5 => \secCount_reg_n_0_[8]\,
      O => \countCycle[31]_i_4__5_n_0\
    );
\countCycle[31]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      I1 => \secCount_reg_n_0_[3]\,
      I2 => \secCount_reg_n_0_[4]\,
      I3 => \secCount_reg_n_0_[0]\,
      I4 => \secCount_reg_n_0_[1]\,
      I5 => \secCount_reg_n_0_[2]\,
      O => \countCycle[31]_i_5__5_n_0\
    );
\countCycle[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_5,
      O => \countCycle[3]_i_1__5_n_0\
    );
\countCycle[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_4,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[4]_i_1__5_n_0\
    );
\countCycle[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_7\,
      O => \countCycle[5]_i_1__5_n_0\
    );
\countCycle[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[6]_i_1__5_n_0\
    );
\countCycle[7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[7]_i_1__5_n_0\
    );
\countCycle[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_4\,
      O => \countCycle[8]_i_1__5_n_0\
    );
\countCycle[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_7\,
      O => \countCycle[9]_i_1__5_n_0\
    );
\countCycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[0]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[10]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[11]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[12]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[12]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[13]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[13]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[14]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[14]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[15]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[15]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[16]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[16]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[17]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[17]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[18]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[18]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[19]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[19]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[1]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[20]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[20]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[21]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[21]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[22]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[22]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[23]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[23]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[24]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[24]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[25]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[25]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[26]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[26]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[27]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[27]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[28]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[28]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[29]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[29]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[2]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[30]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[30]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[31]_i_2__5_n_0\,
      Q => \countCycle_reg_n_0_[31]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[3]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[4]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[5]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[6]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[7]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[8]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\countCycle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[9]_i_1__5_n_0\,
      Q => \countCycle_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
highCount_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => highCount_carry_n_0,
      CO(2) => highCount_carry_n_1,
      CO(1) => highCount_carry_n_2,
      CO(0) => highCount_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => highCount_carry_n_4,
      O(2) => highCount_carry_n_5,
      O(1) => highCount_carry_n_6,
      O(0) => highCount_carry_n_7,
      S(3) => \pwm__n_4\,
      S(2) => \pwm__n_5\,
      S(1) => \pwm__n_6\,
      S(0) => \pwm__n_7\
    );
\highCount_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => highCount_carry_n_0,
      CO(3) => \highCount_carry__0_n_0\,
      CO(2) => \highCount_carry__0_n_1\,
      CO(1) => \highCount_carry__0_n_2\,
      CO(0) => \highCount_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \highCount_carry__0_n_4\,
      O(2) => \highCount_carry__0_n_5\,
      O(1) => \highCount_carry__0_n_6\,
      O(0) => \highCount_carry__0_n_7\,
      S(3) => \pwm__n_8\,
      S(2) => \pwm__n_9\,
      S(1) => \pwm__n_10\,
      S(0) => \pwm__n_11\
    );
\highCount_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__0_n_0\,
      CO(3) => \highCount_carry__1_n_0\,
      CO(2) => \highCount_carry__1_n_1\,
      CO(1) => \highCount_carry__1_n_2\,
      CO(0) => \highCount_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \highCount_carry__1_n_4\,
      O(2) => \highCount_carry__1_n_5\,
      O(1) => \highCount_carry__1_n_6\,
      O(0) => \highCount_carry__1_n_7\,
      S(3) => \pwm__n_12\,
      S(2) => \pwm__n_13\,
      S(1) => \pwm__n_14\,
      S(0) => \pwm__n_15\
    );
\highCount_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__1_n_0\,
      CO(3) => \highCount_carry__2_n_0\,
      CO(2) => \highCount_carry__2_n_1\,
      CO(1) => \highCount_carry__2_n_2\,
      CO(0) => \highCount_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \highCount_carry__2_n_4\,
      O(2) => \highCount_carry__2_n_5\,
      O(1) => \highCount_carry__2_n_6\,
      O(0) => \highCount_carry__2_n_7\,
      S(3) => \pwm__n_16\,
      S(2) => \pwm__n_17\,
      S(1) => \pwm__n_18\,
      S(0) => \pwm__n_19\
    );
\highCount_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__2_n_0\,
      CO(3) => \highCount_carry__3_n_0\,
      CO(2) => \highCount_carry__3_n_1\,
      CO(1) => \highCount_carry__3_n_2\,
      CO(0) => \highCount_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \highCount_carry__3_n_4\,
      O(2) => \highCount_carry__3_n_5\,
      O(1) => \highCount_carry__3_n_6\,
      O(0) => \highCount_carry__3_n_7\,
      S(3) => \pwm__n_20\,
      S(2) => \pwm__n_21\,
      S(1) => \pwm__n_22\,
      S(0) => \pwm__n_23\
    );
\highCount_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__3_n_0\,
      CO(3) => \highCount_carry__4_n_0\,
      CO(2) => \highCount_carry__4_n_1\,
      CO(1) => \highCount_carry__4_n_2\,
      CO(0) => \highCount_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3) => \highCount_carry__4_n_4\,
      O(2) => \highCount_carry__4_n_5\,
      O(1) => \highCount_carry__4_n_6\,
      O(0) => \highCount_carry__4_n_7\,
      S(3) => \pwm__n_24\,
      S(2) => \pwm__n_25\,
      S(1) => \pwm__n_26\,
      S(0) => \pwm__n_27\
    );
\highCount_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__4_n_0\,
      CO(3) => \highCount_carry__5_n_0\,
      CO(2) => \highCount_carry__5_n_1\,
      CO(1) => \highCount_carry__5_n_2\,
      CO(0) => \highCount_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3) => \highCount_carry__5_n_4\,
      O(2) => \highCount_carry__5_n_5\,
      O(1) => \highCount_carry__5_n_6\,
      O(0) => \highCount_carry__5_n_7\,
      S(3) => \pwm__n_28\,
      S(2) => \pwm__n_29\,
      S(1) => \pwm__n_30\,
      S(0) => \pwm__n_31\
    );
\highCount_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__5_n_0\,
      CO(3) => \NLW_highCount_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \highCount_carry__6_n_1\,
      CO(1) => \highCount_carry__6_n_2\,
      CO(0) => \highCount_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(30 downto 28),
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\
    );
nextCountCycle0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextCountCycle0_carry_n_0,
      CO(2) => nextCountCycle0_carry_n_1,
      CO(1) => nextCountCycle0_carry_n_2,
      CO(0) => nextCountCycle0_carry_n_3,
      CYINIT => \countCycle_reg_n_0_[0]\,
      DI(3) => \countCycle_reg_n_0_[4]\,
      DI(2) => \countCycle_reg_n_0_[3]\,
      DI(1) => \countCycle_reg_n_0_[2]\,
      DI(0) => \countCycle_reg_n_0_[1]\,
      O(3) => nextCountCycle0_carry_n_4,
      O(2) => nextCountCycle0_carry_n_5,
      O(1) => nextCountCycle0_carry_n_6,
      O(0) => nextCountCycle0_carry_n_7,
      S(3) => \nextCountCycle0_carry_i_1__5_n_0\,
      S(2) => \nextCountCycle0_carry_i_2__5_n_0\,
      S(1) => \nextCountCycle0_carry_i_3__5_n_0\,
      S(0) => \nextCountCycle0_carry_i_4__5_n_0\
    );
\nextCountCycle0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextCountCycle0_carry_n_0,
      CO(3) => \nextCountCycle0_carry__0_n_0\,
      CO(2) => \nextCountCycle0_carry__0_n_1\,
      CO(1) => \nextCountCycle0_carry__0_n_2\,
      CO(0) => \nextCountCycle0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[8]\,
      DI(2) => \countCycle_reg_n_0_[7]\,
      DI(1) => \countCycle_reg_n_0_[6]\,
      DI(0) => \countCycle_reg_n_0_[5]\,
      O(3) => \nextCountCycle0_carry__0_n_4\,
      O(2) => \nextCountCycle0_carry__0_n_5\,
      O(1) => \nextCountCycle0_carry__0_n_6\,
      O(0) => \nextCountCycle0_carry__0_n_7\,
      S(3) => \nextCountCycle0_carry__0_i_1__5_n_0\,
      S(2) => \nextCountCycle0_carry__0_i_2__5_n_0\,
      S(1) => \nextCountCycle0_carry__0_i_3__5_n_0\,
      S(0) => \nextCountCycle0_carry__0_i_4__5_n_0\
    );
\nextCountCycle0_carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[8]\,
      O => \nextCountCycle0_carry__0_i_1__5_n_0\
    );
\nextCountCycle0_carry__0_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[7]\,
      O => \nextCountCycle0_carry__0_i_2__5_n_0\
    );
\nextCountCycle0_carry__0_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[6]\,
      O => \nextCountCycle0_carry__0_i_3__5_n_0\
    );
\nextCountCycle0_carry__0_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[5]\,
      O => \nextCountCycle0_carry__0_i_4__5_n_0\
    );
\nextCountCycle0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__0_n_0\,
      CO(3) => \nextCountCycle0_carry__1_n_0\,
      CO(2) => \nextCountCycle0_carry__1_n_1\,
      CO(1) => \nextCountCycle0_carry__1_n_2\,
      CO(0) => \nextCountCycle0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[12]\,
      DI(2) => \countCycle_reg_n_0_[11]\,
      DI(1) => \countCycle_reg_n_0_[10]\,
      DI(0) => \countCycle_reg_n_0_[9]\,
      O(3) => \nextCountCycle0_carry__1_n_4\,
      O(2) => \nextCountCycle0_carry__1_n_5\,
      O(1) => \nextCountCycle0_carry__1_n_6\,
      O(0) => \nextCountCycle0_carry__1_n_7\,
      S(3) => \nextCountCycle0_carry__1_i_1__5_n_0\,
      S(2) => \nextCountCycle0_carry__1_i_2__5_n_0\,
      S(1) => \nextCountCycle0_carry__1_i_3__5_n_0\,
      S(0) => \nextCountCycle0_carry__1_i_4__5_n_0\
    );
\nextCountCycle0_carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[12]\,
      O => \nextCountCycle0_carry__1_i_1__5_n_0\
    );
\nextCountCycle0_carry__1_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[11]\,
      O => \nextCountCycle0_carry__1_i_2__5_n_0\
    );
\nextCountCycle0_carry__1_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      O => \nextCountCycle0_carry__1_i_3__5_n_0\
    );
\nextCountCycle0_carry__1_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[9]\,
      O => \nextCountCycle0_carry__1_i_4__5_n_0\
    );
\nextCountCycle0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__1_n_0\,
      CO(3) => \nextCountCycle0_carry__2_n_0\,
      CO(2) => \nextCountCycle0_carry__2_n_1\,
      CO(1) => \nextCountCycle0_carry__2_n_2\,
      CO(0) => \nextCountCycle0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[16]\,
      DI(2) => \countCycle_reg_n_0_[15]\,
      DI(1) => \countCycle_reg_n_0_[14]\,
      DI(0) => \countCycle_reg_n_0_[13]\,
      O(3) => \nextCountCycle0_carry__2_n_4\,
      O(2) => \nextCountCycle0_carry__2_n_5\,
      O(1) => \nextCountCycle0_carry__2_n_6\,
      O(0) => \nextCountCycle0_carry__2_n_7\,
      S(3) => \nextCountCycle0_carry__2_i_1__5_n_0\,
      S(2) => \nextCountCycle0_carry__2_i_2__5_n_0\,
      S(1) => \nextCountCycle0_carry__2_i_3__5_n_0\,
      S(0) => \nextCountCycle0_carry__2_i_4__5_n_0\
    );
\nextCountCycle0_carry__2_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      O => \nextCountCycle0_carry__2_i_1__5_n_0\
    );
\nextCountCycle0_carry__2_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[15]\,
      O => \nextCountCycle0_carry__2_i_2__5_n_0\
    );
\nextCountCycle0_carry__2_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[14]\,
      O => \nextCountCycle0_carry__2_i_3__5_n_0\
    );
\nextCountCycle0_carry__2_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[13]\,
      O => \nextCountCycle0_carry__2_i_4__5_n_0\
    );
\nextCountCycle0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__2_n_0\,
      CO(3) => \nextCountCycle0_carry__3_n_0\,
      CO(2) => \nextCountCycle0_carry__3_n_1\,
      CO(1) => \nextCountCycle0_carry__3_n_2\,
      CO(0) => \nextCountCycle0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[20]\,
      DI(2) => \countCycle_reg_n_0_[19]\,
      DI(1) => \countCycle_reg_n_0_[18]\,
      DI(0) => \countCycle_reg_n_0_[17]\,
      O(3) => \nextCountCycle0_carry__3_n_4\,
      O(2) => \nextCountCycle0_carry__3_n_5\,
      O(1) => \nextCountCycle0_carry__3_n_6\,
      O(0) => \nextCountCycle0_carry__3_n_7\,
      S(3) => \nextCountCycle0_carry__3_i_1__5_n_0\,
      S(2) => \nextCountCycle0_carry__3_i_2__5_n_0\,
      S(1) => \nextCountCycle0_carry__3_i_3__5_n_0\,
      S(0) => \nextCountCycle0_carry__3_i_4__5_n_0\
    );
\nextCountCycle0_carry__3_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[20]\,
      O => \nextCountCycle0_carry__3_i_1__5_n_0\
    );
\nextCountCycle0_carry__3_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[19]\,
      O => \nextCountCycle0_carry__3_i_2__5_n_0\
    );
\nextCountCycle0_carry__3_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[18]\,
      O => \nextCountCycle0_carry__3_i_3__5_n_0\
    );
\nextCountCycle0_carry__3_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[17]\,
      O => \nextCountCycle0_carry__3_i_4__5_n_0\
    );
\nextCountCycle0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__3_n_0\,
      CO(3) => \nextCountCycle0_carry__4_n_0\,
      CO(2) => \nextCountCycle0_carry__4_n_1\,
      CO(1) => \nextCountCycle0_carry__4_n_2\,
      CO(0) => \nextCountCycle0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[24]\,
      DI(2) => \countCycle_reg_n_0_[23]\,
      DI(1) => \countCycle_reg_n_0_[22]\,
      DI(0) => \countCycle_reg_n_0_[21]\,
      O(3) => \nextCountCycle0_carry__4_n_4\,
      O(2) => \nextCountCycle0_carry__4_n_5\,
      O(1) => \nextCountCycle0_carry__4_n_6\,
      O(0) => \nextCountCycle0_carry__4_n_7\,
      S(3) => \nextCountCycle0_carry__4_i_1__5_n_0\,
      S(2) => \nextCountCycle0_carry__4_i_2__5_n_0\,
      S(1) => \nextCountCycle0_carry__4_i_3__5_n_0\,
      S(0) => \nextCountCycle0_carry__4_i_4__5_n_0\
    );
\nextCountCycle0_carry__4_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[24]\,
      O => \nextCountCycle0_carry__4_i_1__5_n_0\
    );
\nextCountCycle0_carry__4_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[23]\,
      O => \nextCountCycle0_carry__4_i_2__5_n_0\
    );
\nextCountCycle0_carry__4_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      O => \nextCountCycle0_carry__4_i_3__5_n_0\
    );
\nextCountCycle0_carry__4_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[21]\,
      O => \nextCountCycle0_carry__4_i_4__5_n_0\
    );
\nextCountCycle0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__4_n_0\,
      CO(3) => \nextCountCycle0_carry__5_n_0\,
      CO(2) => \nextCountCycle0_carry__5_n_1\,
      CO(1) => \nextCountCycle0_carry__5_n_2\,
      CO(0) => \nextCountCycle0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[28]\,
      DI(2) => \countCycle_reg_n_0_[27]\,
      DI(1) => \countCycle_reg_n_0_[26]\,
      DI(0) => \countCycle_reg_n_0_[25]\,
      O(3) => \nextCountCycle0_carry__5_n_4\,
      O(2) => \nextCountCycle0_carry__5_n_5\,
      O(1) => \nextCountCycle0_carry__5_n_6\,
      O(0) => \nextCountCycle0_carry__5_n_7\,
      S(3) => \nextCountCycle0_carry__5_i_1__5_n_0\,
      S(2) => \nextCountCycle0_carry__5_i_2__5_n_0\,
      S(1) => \nextCountCycle0_carry__5_i_3__5_n_0\,
      S(0) => \nextCountCycle0_carry__5_i_4__5_n_0\
    );
\nextCountCycle0_carry__5_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      O => \nextCountCycle0_carry__5_i_1__5_n_0\
    );
\nextCountCycle0_carry__5_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[27]\,
      O => \nextCountCycle0_carry__5_i_2__5_n_0\
    );
\nextCountCycle0_carry__5_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[26]\,
      O => \nextCountCycle0_carry__5_i_3__5_n_0\
    );
\nextCountCycle0_carry__5_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[25]\,
      O => \nextCountCycle0_carry__5_i_4__5_n_0\
    );
\nextCountCycle0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextCountCycle0_carry__6_n_2\,
      CO(0) => \nextCountCycle0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countCycle_reg_n_0_[30]\,
      DI(0) => \countCycle_reg_n_0_[29]\,
      O(3) => \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextCountCycle0_carry__6_n_5\,
      O(1) => \nextCountCycle0_carry__6_n_6\,
      O(0) => \nextCountCycle0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextCountCycle0_carry__6_i_1__5_n_0\,
      S(1) => \nextCountCycle0_carry__6_i_2__5_n_0\,
      S(0) => \nextCountCycle0_carry__6_i_3__5_n_0\
    );
\nextCountCycle0_carry__6_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[31]\,
      O => \nextCountCycle0_carry__6_i_1__5_n_0\
    );
\nextCountCycle0_carry__6_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[30]\,
      O => \nextCountCycle0_carry__6_i_2__5_n_0\
    );
\nextCountCycle0_carry__6_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[29]\,
      O => \nextCountCycle0_carry__6_i_3__5_n_0\
    );
\nextCountCycle0_carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      O => \nextCountCycle0_carry_i_1__5_n_0\
    );
\nextCountCycle0_carry_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[3]\,
      O => \nextCountCycle0_carry_i_2__5_n_0\
    );
\nextCountCycle0_carry_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[2]\,
      O => \nextCountCycle0_carry_i_3__5_n_0\
    );
\nextCountCycle0_carry_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[1]\,
      O => \nextCountCycle0_carry_i_4__5_n_0\
    );
nextPWMCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMCount0_carry_n_0,
      CO(2) => nextPWMCount0_carry_n_1,
      CO(1) => nextPWMCount0_carry_n_2,
      CO(0) => nextPWMCount0_carry_n_3,
      CYINIT => PWMCount(0),
      DI(3 downto 0) => PWMCount(4 downto 1),
      O(3) => nextPWMCount0_carry_n_4,
      O(2) => nextPWMCount0_carry_n_5,
      O(1) => nextPWMCount0_carry_n_6,
      O(0) => nextPWMCount0_carry_n_7,
      S(3) => \nextPWMCount0_carry_i_1__0_n_0\,
      S(2) => \nextPWMCount0_carry_i_2__0_n_0\,
      S(1) => \nextPWMCount0_carry_i_3__0_n_0\,
      S(0) => \nextPWMCount0_carry_i_4__0_n_0\
    );
\nextPWMCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMCount0_carry_n_0,
      CO(3) => \nextPWMCount0_carry__0_n_0\,
      CO(2) => \nextPWMCount0_carry__0_n_1\,
      CO(1) => \nextPWMCount0_carry__0_n_2\,
      CO(0) => \nextPWMCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(8 downto 5),
      O(3) => \nextPWMCount0_carry__0_n_4\,
      O(2) => \nextPWMCount0_carry__0_n_5\,
      O(1) => \nextPWMCount0_carry__0_n_6\,
      O(0) => \nextPWMCount0_carry__0_n_7\,
      S(3) => \nextPWMCount0_carry__0_i_1__0_n_0\,
      S(2) => \nextPWMCount0_carry__0_i_2__0_n_0\,
      S(1) => \nextPWMCount0_carry__0_i_3__0_n_0\,
      S(0) => \nextPWMCount0_carry__0_i_4__0_n_0\
    );
\nextPWMCount0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(8),
      O => \nextPWMCount0_carry__0_i_1__0_n_0\
    );
\nextPWMCount0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(7),
      O => \nextPWMCount0_carry__0_i_2__0_n_0\
    );
\nextPWMCount0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(6),
      O => \nextPWMCount0_carry__0_i_3__0_n_0\
    );
\nextPWMCount0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(5),
      O => \nextPWMCount0_carry__0_i_4__0_n_0\
    );
\nextPWMCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__0_n_0\,
      CO(3) => \nextPWMCount0_carry__1_n_0\,
      CO(2) => \nextPWMCount0_carry__1_n_1\,
      CO(1) => \nextPWMCount0_carry__1_n_2\,
      CO(0) => \nextPWMCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(12 downto 9),
      O(3) => \nextPWMCount0_carry__1_n_4\,
      O(2) => \nextPWMCount0_carry__1_n_5\,
      O(1) => \nextPWMCount0_carry__1_n_6\,
      O(0) => \nextPWMCount0_carry__1_n_7\,
      S(3) => \nextPWMCount0_carry__1_i_1__0_n_0\,
      S(2) => \nextPWMCount0_carry__1_i_2__0_n_0\,
      S(1) => \nextPWMCount0_carry__1_i_3__0_n_0\,
      S(0) => \nextPWMCount0_carry__1_i_4__0_n_0\
    );
\nextPWMCount0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(12),
      O => \nextPWMCount0_carry__1_i_1__0_n_0\
    );
\nextPWMCount0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(11),
      O => \nextPWMCount0_carry__1_i_2__0_n_0\
    );
\nextPWMCount0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(10),
      O => \nextPWMCount0_carry__1_i_3__0_n_0\
    );
\nextPWMCount0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(9),
      O => \nextPWMCount0_carry__1_i_4__0_n_0\
    );
\nextPWMCount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__1_n_0\,
      CO(3) => \nextPWMCount0_carry__2_n_0\,
      CO(2) => \nextPWMCount0_carry__2_n_1\,
      CO(1) => \nextPWMCount0_carry__2_n_2\,
      CO(0) => \nextPWMCount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(16 downto 13),
      O(3) => \nextPWMCount0_carry__2_n_4\,
      O(2) => \nextPWMCount0_carry__2_n_5\,
      O(1) => \nextPWMCount0_carry__2_n_6\,
      O(0) => \nextPWMCount0_carry__2_n_7\,
      S(3) => \nextPWMCount0_carry__2_i_1__0_n_0\,
      S(2) => \nextPWMCount0_carry__2_i_2__0_n_0\,
      S(1) => \nextPWMCount0_carry__2_i_3__0_n_0\,
      S(0) => \nextPWMCount0_carry__2_i_4__0_n_0\
    );
\nextPWMCount0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(16),
      O => \nextPWMCount0_carry__2_i_1__0_n_0\
    );
\nextPWMCount0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(15),
      O => \nextPWMCount0_carry__2_i_2__0_n_0\
    );
\nextPWMCount0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(14),
      O => \nextPWMCount0_carry__2_i_3__0_n_0\
    );
\nextPWMCount0_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(13),
      O => \nextPWMCount0_carry__2_i_4__0_n_0\
    );
\nextPWMCount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__2_n_0\,
      CO(3) => \nextPWMCount0_carry__3_n_0\,
      CO(2) => \nextPWMCount0_carry__3_n_1\,
      CO(1) => \nextPWMCount0_carry__3_n_2\,
      CO(0) => \nextPWMCount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(20 downto 17),
      O(3) => \nextPWMCount0_carry__3_n_4\,
      O(2) => \nextPWMCount0_carry__3_n_5\,
      O(1) => \nextPWMCount0_carry__3_n_6\,
      O(0) => \nextPWMCount0_carry__3_n_7\,
      S(3) => \nextPWMCount0_carry__3_i_1__0_n_0\,
      S(2) => \nextPWMCount0_carry__3_i_2__0_n_0\,
      S(1) => \nextPWMCount0_carry__3_i_3__0_n_0\,
      S(0) => \nextPWMCount0_carry__3_i_4__0_n_0\
    );
\nextPWMCount0_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(20),
      O => \nextPWMCount0_carry__3_i_1__0_n_0\
    );
\nextPWMCount0_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(19),
      O => \nextPWMCount0_carry__3_i_2__0_n_0\
    );
\nextPWMCount0_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(18),
      O => \nextPWMCount0_carry__3_i_3__0_n_0\
    );
\nextPWMCount0_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(17),
      O => \nextPWMCount0_carry__3_i_4__0_n_0\
    );
\nextPWMCount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__3_n_0\,
      CO(3) => \nextPWMCount0_carry__4_n_0\,
      CO(2) => \nextPWMCount0_carry__4_n_1\,
      CO(1) => \nextPWMCount0_carry__4_n_2\,
      CO(0) => \nextPWMCount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(24 downto 21),
      O(3) => \nextPWMCount0_carry__4_n_4\,
      O(2) => \nextPWMCount0_carry__4_n_5\,
      O(1) => \nextPWMCount0_carry__4_n_6\,
      O(0) => \nextPWMCount0_carry__4_n_7\,
      S(3) => \nextPWMCount0_carry__4_i_1__0_n_0\,
      S(2) => \nextPWMCount0_carry__4_i_2__0_n_0\,
      S(1) => \nextPWMCount0_carry__4_i_3__0_n_0\,
      S(0) => \nextPWMCount0_carry__4_i_4__0_n_0\
    );
\nextPWMCount0_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(24),
      O => \nextPWMCount0_carry__4_i_1__0_n_0\
    );
\nextPWMCount0_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(23),
      O => \nextPWMCount0_carry__4_i_2__0_n_0\
    );
\nextPWMCount0_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(22),
      O => \nextPWMCount0_carry__4_i_3__0_n_0\
    );
\nextPWMCount0_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(21),
      O => \nextPWMCount0_carry__4_i_4__0_n_0\
    );
\nextPWMCount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__4_n_0\,
      CO(3) => \nextPWMCount0_carry__5_n_0\,
      CO(2) => \nextPWMCount0_carry__5_n_1\,
      CO(1) => \nextPWMCount0_carry__5_n_2\,
      CO(0) => \nextPWMCount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(28 downto 25),
      O(3) => \nextPWMCount0_carry__5_n_4\,
      O(2) => \nextPWMCount0_carry__5_n_5\,
      O(1) => \nextPWMCount0_carry__5_n_6\,
      O(0) => \nextPWMCount0_carry__5_n_7\,
      S(3) => \nextPWMCount0_carry__5_i_1__0_n_0\,
      S(2) => \nextPWMCount0_carry__5_i_2__0_n_0\,
      S(1) => \nextPWMCount0_carry__5_i_3__0_n_0\,
      S(0) => \nextPWMCount0_carry__5_i_4__0_n_0\
    );
\nextPWMCount0_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(28),
      O => \nextPWMCount0_carry__5_i_1__0_n_0\
    );
\nextPWMCount0_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(27),
      O => \nextPWMCount0_carry__5_i_2__0_n_0\
    );
\nextPWMCount0_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(26),
      O => \nextPWMCount0_carry__5_i_3__0_n_0\
    );
\nextPWMCount0_carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(25),
      O => \nextPWMCount0_carry__5_i_4__0_n_0\
    );
\nextPWMCount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMCount0_carry__6_n_2\,
      CO(0) => \nextPWMCount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => PWMCount(30 downto 29),
      O(3) => \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMCount0_carry__6_n_5\,
      O(1) => \nextPWMCount0_carry__6_n_6\,
      O(0) => \nextPWMCount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMCount0_carry__6_i_1__5_n_0\,
      S(1) => \nextPWMCount0_carry__6_i_2__0_n_0\,
      S(0) => \nextPWMCount0_carry__6_i_3__0_n_0\
    );
\nextPWMCount0_carry__6_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(31),
      O => \nextPWMCount0_carry__6_i_1__5_n_0\
    );
\nextPWMCount0_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(30),
      O => \nextPWMCount0_carry__6_i_2__0_n_0\
    );
\nextPWMCount0_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(29),
      O => \nextPWMCount0_carry__6_i_3__0_n_0\
    );
\nextPWMCount0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(4),
      O => \nextPWMCount0_carry_i_1__0_n_0\
    );
\nextPWMCount0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(3),
      O => \nextPWMCount0_carry_i_2__0_n_0\
    );
\nextPWMCount0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(2),
      O => \nextPWMCount0_carry_i_3__0_n_0\
    );
\nextPWMCount0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(1),
      O => \nextPWMCount0_carry_i_4__0_n_0\
    );
nextSecCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextSecCount0_carry_n_0,
      CO(2) => nextSecCount0_carry_n_1,
      CO(1) => nextSecCount0_carry_n_2,
      CO(0) => nextSecCount0_carry_n_3,
      CYINIT => \secCount_reg_n_0_[0]\,
      DI(3) => \secCount_reg_n_0_[4]\,
      DI(2) => \secCount_reg_n_0_[3]\,
      DI(1) => \secCount_reg_n_0_[2]\,
      DI(0) => \secCount_reg_n_0_[1]\,
      O(3) => nextSecCount0_carry_n_4,
      O(2) => nextSecCount0_carry_n_5,
      O(1) => nextSecCount0_carry_n_6,
      O(0) => nextSecCount0_carry_n_7,
      S(3) => \nextSecCount0_carry_i_1__5_n_0\,
      S(2) => \nextSecCount0_carry_i_2__5_n_0\,
      S(1) => \nextSecCount0_carry_i_3__5_n_0\,
      S(0) => \nextSecCount0_carry_i_4__5_n_0\
    );
\nextSecCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextSecCount0_carry_n_0,
      CO(3) => \nextSecCount0_carry__0_n_0\,
      CO(2) => \nextSecCount0_carry__0_n_1\,
      CO(1) => \nextSecCount0_carry__0_n_2\,
      CO(0) => \nextSecCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \secCount_reg_n_0_[8]\,
      DI(2) => \secCount_reg_n_0_[7]\,
      DI(1) => \secCount_reg_n_0_[6]\,
      DI(0) => \secCount_reg_n_0_[5]\,
      O(3) => \nextSecCount0_carry__0_n_4\,
      O(2) => \nextSecCount0_carry__0_n_5\,
      O(1) => \nextSecCount0_carry__0_n_6\,
      O(0) => \nextSecCount0_carry__0_n_7\,
      S(3) => \nextSecCount0_carry__0_i_1__5_n_0\,
      S(2) => \nextSecCount0_carry__0_i_2__5_n_0\,
      S(1) => \nextSecCount0_carry__0_i_3__5_n_0\,
      S(0) => \nextSecCount0_carry__0_i_4__5_n_0\
    );
\nextSecCount0_carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[8]\,
      O => \nextSecCount0_carry__0_i_1__5_n_0\
    );
\nextSecCount0_carry__0_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[7]\,
      O => \nextSecCount0_carry__0_i_2__5_n_0\
    );
\nextSecCount0_carry__0_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[6]\,
      O => \nextSecCount0_carry__0_i_3__5_n_0\
    );
\nextSecCount0_carry__0_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      O => \nextSecCount0_carry__0_i_4__5_n_0\
    );
\nextSecCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextSecCount0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextSecCount0_carry__1_n_2\,
      CO(0) => \nextSecCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \secCount_reg_n_0_[10]\,
      DI(0) => \secCount_reg_n_0_[9]\,
      O(3) => \NLW_nextSecCount0_carry__1_O_UNCONNECTED\(3),
      O(2) => \nextSecCount0_carry__1_n_5\,
      O(1) => \nextSecCount0_carry__1_n_6\,
      O(0) => \nextSecCount0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \nextSecCount0_carry__1_i_1__5_n_0\,
      S(1) => \nextSecCount0_carry__1_i_2__5_n_0\,
      S(0) => \nextSecCount0_carry__1_i_3__5_n_0\
    );
\nextSecCount0_carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[11]\,
      O => \nextSecCount0_carry__1_i_1__5_n_0\
    );
\nextSecCount0_carry__1_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      O => \nextSecCount0_carry__1_i_2__5_n_0\
    );
\nextSecCount0_carry__1_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[9]\,
      O => \nextSecCount0_carry__1_i_3__5_n_0\
    );
\nextSecCount0_carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[4]\,
      O => \nextSecCount0_carry_i_1__5_n_0\
    );
\nextSecCount0_carry_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[3]\,
      O => \nextSecCount0_carry_i_2__5_n_0\
    );
\nextSecCount0_carry_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[2]\,
      O => \nextSecCount0_carry_i_3__5_n_0\
    );
\nextSecCount0_carry_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[1]\,
      O => \nextSecCount0_carry_i_4__5_n_0\
    );
\pwm_\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_7
     port map (
      \FSM_sequential_state_reg[0]\ => \pwm__n_34\,
      \FSM_sequential_state_reg[1]\ => \pwm__n_33\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[0]_i_2__5_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \countCycle[31]_i_3__5_n_0\,
      \FSM_sequential_state_reg[2]\ => \pwm__n_32\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3__5_n_0\,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state[1]_i_2__5_n_0\,
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      \PWMCount_reg[0]\ => \FSM_sequential_state[2]_i_5__5_n_0\,
      \PWMCount_reg[31]\(31 downto 0) => PWMCount(31 downto 0),
      \PWMHigh_reg[11]_0\(3) => \pwm__n_12\,
      \PWMHigh_reg[11]_0\(2) => \pwm__n_13\,
      \PWMHigh_reg[11]_0\(1) => \pwm__n_14\,
      \PWMHigh_reg[11]_0\(0) => \pwm__n_15\,
      \PWMHigh_reg[15]_0\(3) => \pwm__n_16\,
      \PWMHigh_reg[15]_0\(2) => \pwm__n_17\,
      \PWMHigh_reg[15]_0\(1) => \pwm__n_18\,
      \PWMHigh_reg[15]_0\(0) => \pwm__n_19\,
      \PWMHigh_reg[19]_0\(3) => \pwm__n_20\,
      \PWMHigh_reg[19]_0\(2) => \pwm__n_21\,
      \PWMHigh_reg[19]_0\(1) => \pwm__n_22\,
      \PWMHigh_reg[19]_0\(0) => \pwm__n_23\,
      \PWMHigh_reg[23]_0\(3) => \pwm__n_24\,
      \PWMHigh_reg[23]_0\(2) => \pwm__n_25\,
      \PWMHigh_reg[23]_0\(1) => \pwm__n_26\,
      \PWMHigh_reg[23]_0\(0) => \pwm__n_27\,
      \PWMHigh_reg[27]_0\(3) => \pwm__n_28\,
      \PWMHigh_reg[27]_0\(2) => \pwm__n_29\,
      \PWMHigh_reg[27]_0\(1) => \pwm__n_30\,
      \PWMHigh_reg[27]_0\(0) => \pwm__n_31\,
      \PWMHigh_reg[3]_0\(3) => \pwm__n_4\,
      \PWMHigh_reg[3]_0\(2) => \pwm__n_5\,
      \PWMHigh_reg[3]_0\(1) => \pwm__n_6\,
      \PWMHigh_reg[3]_0\(0) => \pwm__n_7\,
      \PWMHigh_reg[7]_0\(3) => \pwm__n_8\,
      \PWMHigh_reg[7]_0\(2) => \pwm__n_9\,
      \PWMHigh_reg[7]_0\(1) => \pwm__n_10\,
      \PWMHigh_reg[7]_0\(0) => \pwm__n_11\,
      Q(31 downto 0) => Q(31 downto 0),
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\,
      SR(0) => SR(0),
      \countCycle_reg[0]\ => \secCount[11]_i_3__5_n_0\,
      in0(2 downto 0) => state(2 downto 0),
      nextPWMCount => nextPWMCount,
      \out\(2 downto 0) => state(2 downto 0),
      pwm(0) => pwm(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[6]\(0) => \slv_reg0_reg[6]\(0),
      \slv_reg2_reg[11]\(3) => \highCount_carry__1_n_4\,
      \slv_reg2_reg[11]\(2) => \highCount_carry__1_n_5\,
      \slv_reg2_reg[11]\(1) => \highCount_carry__1_n_6\,
      \slv_reg2_reg[11]\(0) => \highCount_carry__1_n_7\,
      \slv_reg2_reg[15]\(3) => \highCount_carry__2_n_4\,
      \slv_reg2_reg[15]\(2) => \highCount_carry__2_n_5\,
      \slv_reg2_reg[15]\(1) => \highCount_carry__2_n_6\,
      \slv_reg2_reg[15]\(0) => \highCount_carry__2_n_7\,
      \slv_reg2_reg[19]\(3) => \highCount_carry__3_n_4\,
      \slv_reg2_reg[19]\(2) => \highCount_carry__3_n_5\,
      \slv_reg2_reg[19]\(1) => \highCount_carry__3_n_6\,
      \slv_reg2_reg[19]\(0) => \highCount_carry__3_n_7\,
      \slv_reg2_reg[23]\(3) => \highCount_carry__4_n_4\,
      \slv_reg2_reg[23]\(2) => \highCount_carry__4_n_5\,
      \slv_reg2_reg[23]\(1) => \highCount_carry__4_n_6\,
      \slv_reg2_reg[23]\(0) => \highCount_carry__4_n_7\,
      \slv_reg2_reg[27]\(3) => \highCount_carry__5_n_4\,
      \slv_reg2_reg[27]\(2) => \highCount_carry__5_n_5\,
      \slv_reg2_reg[27]\(1) => \highCount_carry__5_n_6\,
      \slv_reg2_reg[27]\(0) => \highCount_carry__5_n_7\,
      \slv_reg2_reg[3]\(3) => highCount_carry_n_4,
      \slv_reg2_reg[3]\(2) => highCount_carry_n_5,
      \slv_reg2_reg[3]\(1) => highCount_carry_n_6,
      \slv_reg2_reg[3]\(0) => highCount_carry_n_7,
      \slv_reg2_reg[7]\(3) => \highCount_carry__0_n_4\,
      \slv_reg2_reg[7]\(2) => \highCount_carry__0_n_5\,
      \slv_reg2_reg[7]\(1) => \highCount_carry__0_n_6\,
      \slv_reg2_reg[7]\(0) => \highCount_carry__0_n_7\
    );
\secCount[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => \secCount_reg_n_0_[0]\,
      I1 => \slv_reg1_reg[11]\(0),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[0]_i_1__5_n_0\
    );
\secCount[10]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_6\,
      I1 => \slv_reg1_reg[11]\(10),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[10]_i_1__5_n_0\
    );
\secCount[11]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0083"
    )
        port map (
      I0 => \secCount[11]_i_3__5_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => nextSecCount
    );
\secCount[11]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_5\,
      I1 => \slv_reg1_reg[11]\(11),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[11]_i_2__5_n_0\
    );
\secCount[11]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \secCount[11]_i_4__5_n_0\,
      I1 => \secCount[11]_i_5__5_n_0\,
      I2 => \secCount[11]_i_6__5_n_0\,
      I3 => \secCount[11]_i_7__5_n_0\,
      I4 => \secCount[11]_i_8__5_n_0\,
      I5 => \secCount[11]_i_9__5_n_0\,
      O => \secCount[11]_i_3__5_n_0\
    );
\secCount[11]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[0]\,
      I1 => \countCycle_reg_n_0_[1]\,
      O => \secCount[11]_i_4__5_n_0\
    );
\secCount[11]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      I1 => \countCycle_reg_n_0_[5]\,
      I2 => \countCycle_reg_n_0_[2]\,
      I3 => \countCycle_reg_n_0_[3]\,
      I4 => \countCycle_reg_n_0_[7]\,
      I5 => \countCycle_reg_n_0_[6]\,
      O => \secCount[11]_i_5__5_n_0\
    );
\secCount[11]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      I1 => \countCycle_reg_n_0_[11]\,
      I2 => \countCycle_reg_n_0_[8]\,
      I3 => \countCycle_reg_n_0_[9]\,
      I4 => \countCycle_reg_n_0_[13]\,
      I5 => \countCycle_reg_n_0_[12]\,
      O => \secCount[11]_i_6__5_n_0\
    );
\secCount[11]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      I1 => \countCycle_reg_n_0_[17]\,
      I2 => \countCycle_reg_n_0_[14]\,
      I3 => \countCycle_reg_n_0_[15]\,
      I4 => \countCycle_reg_n_0_[19]\,
      I5 => \countCycle_reg_n_0_[18]\,
      O => \secCount[11]_i_7__5_n_0\
    );
\secCount[11]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      I1 => \countCycle_reg_n_0_[23]\,
      I2 => \countCycle_reg_n_0_[20]\,
      I3 => \countCycle_reg_n_0_[21]\,
      I4 => \countCycle_reg_n_0_[25]\,
      I5 => \countCycle_reg_n_0_[24]\,
      O => \secCount[11]_i_8__5_n_0\
    );
\secCount[11]_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      I1 => \countCycle_reg_n_0_[29]\,
      I2 => \countCycle_reg_n_0_[26]\,
      I3 => \countCycle_reg_n_0_[27]\,
      I4 => \countCycle_reg_n_0_[31]\,
      I5 => \countCycle_reg_n_0_[30]\,
      O => \secCount[11]_i_9__5_n_0\
    );
\secCount[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_7,
      I1 => \slv_reg1_reg[11]\(1),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[1]_i_1__5_n_0\
    );
\secCount[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_6,
      I1 => \slv_reg1_reg[11]\(2),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[2]_i_1__5_n_0\
    );
\secCount[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_5,
      I1 => \slv_reg1_reg[11]\(3),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[3]_i_1__5_n_0\
    );
\secCount[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_4,
      I1 => \slv_reg1_reg[11]\(4),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[4]_i_1__5_n_0\
    );
\secCount[5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_7\,
      I1 => \slv_reg1_reg[11]\(5),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[5]_i_1__5_n_0\
    );
\secCount[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_6\,
      I1 => \slv_reg1_reg[11]\(6),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[6]_i_1__5_n_0\
    );
\secCount[7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_5\,
      I1 => \slv_reg1_reg[11]\(7),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[7]_i_1__5_n_0\
    );
\secCount[8]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_4\,
      I1 => \slv_reg1_reg[11]\(8),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[8]_i_1__5_n_0\
    );
\secCount[9]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_7\,
      I1 => \slv_reg1_reg[11]\(9),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[9]_i_1__5_n_0\
    );
\secCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[0]_i_1__5_n_0\,
      Q => \secCount_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\secCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[10]_i_1__5_n_0\,
      Q => \secCount_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\secCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[11]_i_2__5_n_0\,
      Q => \secCount_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\secCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[1]_i_1__5_n_0\,
      Q => \secCount_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\secCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[2]_i_1__5_n_0\,
      Q => \secCount_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\secCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[3]_i_1__5_n_0\,
      Q => \secCount_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\secCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[4]_i_1__5_n_0\,
      Q => \secCount_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\secCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[5]_i_1__5_n_0\,
      Q => \secCount_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\secCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[6]_i_1__5_n_0\,
      Q => \secCount_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\secCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[7]_i_1__5_n_0\,
      Q => \secCount_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\secCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[8]_i_1__5_n_0\,
      Q => \secCount_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
\secCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[9]_i_1__5_n_0\,
      Q => \secCount_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_6 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    pwm : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_6 : entity is "pwmTop";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_6 is
  signal \FSM_sequential_state[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal PWMCount : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PWMCount[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[31]_i_3__6_n_0\ : STD_LOGIC;
  signal \PWMCount[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \PWMCount[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_2__6_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_3__6_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_4__6_n_0\ : STD_LOGIC;
  signal \countCycle[31]_i_5__6_n_0\ : STD_LOGIC;
  signal \countCycle[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[0]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[10]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[11]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[12]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[13]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[14]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[15]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[16]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[17]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[18]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[19]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[1]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[20]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[21]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[22]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[23]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[24]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[25]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[26]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[27]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[28]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[29]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[2]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[30]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[31]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[3]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[4]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[5]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[6]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[7]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[8]\ : STD_LOGIC;
  signal \countCycle_reg_n_0_[9]\ : STD_LOGIC;
  signal \highCount_carry__0_n_0\ : STD_LOGIC;
  signal \highCount_carry__0_n_1\ : STD_LOGIC;
  signal \highCount_carry__0_n_2\ : STD_LOGIC;
  signal \highCount_carry__0_n_3\ : STD_LOGIC;
  signal \highCount_carry__0_n_4\ : STD_LOGIC;
  signal \highCount_carry__0_n_5\ : STD_LOGIC;
  signal \highCount_carry__0_n_6\ : STD_LOGIC;
  signal \highCount_carry__0_n_7\ : STD_LOGIC;
  signal \highCount_carry__1_n_0\ : STD_LOGIC;
  signal \highCount_carry__1_n_1\ : STD_LOGIC;
  signal \highCount_carry__1_n_2\ : STD_LOGIC;
  signal \highCount_carry__1_n_3\ : STD_LOGIC;
  signal \highCount_carry__1_n_4\ : STD_LOGIC;
  signal \highCount_carry__1_n_5\ : STD_LOGIC;
  signal \highCount_carry__1_n_6\ : STD_LOGIC;
  signal \highCount_carry__1_n_7\ : STD_LOGIC;
  signal \highCount_carry__2_n_0\ : STD_LOGIC;
  signal \highCount_carry__2_n_1\ : STD_LOGIC;
  signal \highCount_carry__2_n_2\ : STD_LOGIC;
  signal \highCount_carry__2_n_3\ : STD_LOGIC;
  signal \highCount_carry__2_n_4\ : STD_LOGIC;
  signal \highCount_carry__2_n_5\ : STD_LOGIC;
  signal \highCount_carry__2_n_6\ : STD_LOGIC;
  signal \highCount_carry__2_n_7\ : STD_LOGIC;
  signal \highCount_carry__3_n_0\ : STD_LOGIC;
  signal \highCount_carry__3_n_1\ : STD_LOGIC;
  signal \highCount_carry__3_n_2\ : STD_LOGIC;
  signal \highCount_carry__3_n_3\ : STD_LOGIC;
  signal \highCount_carry__3_n_4\ : STD_LOGIC;
  signal \highCount_carry__3_n_5\ : STD_LOGIC;
  signal \highCount_carry__3_n_6\ : STD_LOGIC;
  signal \highCount_carry__3_n_7\ : STD_LOGIC;
  signal \highCount_carry__4_n_0\ : STD_LOGIC;
  signal \highCount_carry__4_n_1\ : STD_LOGIC;
  signal \highCount_carry__4_n_2\ : STD_LOGIC;
  signal \highCount_carry__4_n_3\ : STD_LOGIC;
  signal \highCount_carry__4_n_4\ : STD_LOGIC;
  signal \highCount_carry__4_n_5\ : STD_LOGIC;
  signal \highCount_carry__4_n_6\ : STD_LOGIC;
  signal \highCount_carry__4_n_7\ : STD_LOGIC;
  signal \highCount_carry__5_n_0\ : STD_LOGIC;
  signal \highCount_carry__5_n_1\ : STD_LOGIC;
  signal \highCount_carry__5_n_2\ : STD_LOGIC;
  signal \highCount_carry__5_n_3\ : STD_LOGIC;
  signal \highCount_carry__5_n_4\ : STD_LOGIC;
  signal \highCount_carry__5_n_5\ : STD_LOGIC;
  signal \highCount_carry__5_n_6\ : STD_LOGIC;
  signal \highCount_carry__5_n_7\ : STD_LOGIC;
  signal \highCount_carry__6_n_1\ : STD_LOGIC;
  signal \highCount_carry__6_n_2\ : STD_LOGIC;
  signal \highCount_carry__6_n_3\ : STD_LOGIC;
  signal \highCount_carry__6_n_4\ : STD_LOGIC;
  signal \highCount_carry__6_n_5\ : STD_LOGIC;
  signal \highCount_carry__6_n_6\ : STD_LOGIC;
  signal \highCount_carry__6_n_7\ : STD_LOGIC;
  signal highCount_carry_n_0 : STD_LOGIC;
  signal highCount_carry_n_1 : STD_LOGIC;
  signal highCount_carry_n_2 : STD_LOGIC;
  signal highCount_carry_n_3 : STD_LOGIC;
  signal highCount_carry_n_4 : STD_LOGIC;
  signal highCount_carry_n_5 : STD_LOGIC;
  signal highCount_carry_n_6 : STD_LOGIC;
  signal highCount_carry_n_7 : STD_LOGIC;
  signal nextCountCycle : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__0_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__1_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__2_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__3_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_1__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_2__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_3__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_i_4__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__4_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_1__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_2__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_3__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_i_4__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_1\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_4\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__5_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_1__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_2__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_i_3__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_2\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_3\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_5\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_6\ : STD_LOGIC;
  signal \nextCountCycle0_carry__6_n_7\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \nextCountCycle0_carry_i_4__6_n_0\ : STD_LOGIC;
  signal nextCountCycle0_carry_n_0 : STD_LOGIC;
  signal nextCountCycle0_carry_n_1 : STD_LOGIC;
  signal nextCountCycle0_carry_n_2 : STD_LOGIC;
  signal nextCountCycle0_carry_n_3 : STD_LOGIC;
  signal nextCountCycle0_carry_n_4 : STD_LOGIC;
  signal nextCountCycle0_carry_n_5 : STD_LOGIC;
  signal nextCountCycle0_carry_n_6 : STD_LOGIC;
  signal nextCountCycle0_carry_n_7 : STD_LOGIC;
  signal nextPWMCount : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__2_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__3_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__4_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_1\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_4\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__5_n_7\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_1__6_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_2\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_3\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_5\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_6\ : STD_LOGIC;
  signal \nextPWMCount0_carry__6_n_7\ : STD_LOGIC;
  signal nextPWMCount0_carry_i_1_n_0 : STD_LOGIC;
  signal nextPWMCount0_carry_i_2_n_0 : STD_LOGIC;
  signal nextPWMCount0_carry_i_3_n_0 : STD_LOGIC;
  signal nextPWMCount0_carry_i_4_n_0 : STD_LOGIC;
  signal nextPWMCount0_carry_n_0 : STD_LOGIC;
  signal nextPWMCount0_carry_n_1 : STD_LOGIC;
  signal nextPWMCount0_carry_n_2 : STD_LOGIC;
  signal nextPWMCount0_carry_n_3 : STD_LOGIC;
  signal nextPWMCount0_carry_n_4 : STD_LOGIC;
  signal nextPWMCount0_carry_n_5 : STD_LOGIC;
  signal nextPWMCount0_carry_n_6 : STD_LOGIC;
  signal nextPWMCount0_carry_n_7 : STD_LOGIC;
  signal nextSecCount : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_1\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_4\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__0_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_2\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_3\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_5\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_6\ : STD_LOGIC;
  signal \nextSecCount0_carry__1_n_7\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \nextSecCount0_carry_i_4__6_n_0\ : STD_LOGIC;
  signal nextSecCount0_carry_n_0 : STD_LOGIC;
  signal nextSecCount0_carry_n_1 : STD_LOGIC;
  signal nextSecCount0_carry_n_2 : STD_LOGIC;
  signal nextSecCount0_carry_n_3 : STD_LOGIC;
  signal nextSecCount0_carry_n_4 : STD_LOGIC;
  signal nextSecCount0_carry_n_5 : STD_LOGIC;
  signal nextSecCount0_carry_n_6 : STD_LOGIC;
  signal nextSecCount0_carry_n_7 : STD_LOGIC;
  signal \pwm__n_0\ : STD_LOGIC;
  signal \pwm__n_1\ : STD_LOGIC;
  signal \pwm__n_10\ : STD_LOGIC;
  signal \pwm__n_11\ : STD_LOGIC;
  signal \pwm__n_12\ : STD_LOGIC;
  signal \pwm__n_13\ : STD_LOGIC;
  signal \pwm__n_14\ : STD_LOGIC;
  signal \pwm__n_15\ : STD_LOGIC;
  signal \pwm__n_16\ : STD_LOGIC;
  signal \pwm__n_17\ : STD_LOGIC;
  signal \pwm__n_18\ : STD_LOGIC;
  signal \pwm__n_19\ : STD_LOGIC;
  signal \pwm__n_2\ : STD_LOGIC;
  signal \pwm__n_20\ : STD_LOGIC;
  signal \pwm__n_21\ : STD_LOGIC;
  signal \pwm__n_22\ : STD_LOGIC;
  signal \pwm__n_23\ : STD_LOGIC;
  signal \pwm__n_24\ : STD_LOGIC;
  signal \pwm__n_25\ : STD_LOGIC;
  signal \pwm__n_26\ : STD_LOGIC;
  signal \pwm__n_27\ : STD_LOGIC;
  signal \pwm__n_28\ : STD_LOGIC;
  signal \pwm__n_29\ : STD_LOGIC;
  signal \pwm__n_3\ : STD_LOGIC;
  signal \pwm__n_30\ : STD_LOGIC;
  signal \pwm__n_31\ : STD_LOGIC;
  signal \pwm__n_33\ : STD_LOGIC;
  signal \pwm__n_34\ : STD_LOGIC;
  signal \pwm__n_35\ : STD_LOGIC;
  signal \pwm__n_4\ : STD_LOGIC;
  signal \pwm__n_5\ : STD_LOGIC;
  signal \pwm__n_6\ : STD_LOGIC;
  signal \pwm__n_7\ : STD_LOGIC;
  signal \pwm__n_8\ : STD_LOGIC;
  signal \pwm__n_9\ : STD_LOGIC;
  signal \secCount[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \secCount[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_2__6_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_3__6_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_4__6_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_5__6_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_6__6_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_7__6_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_8__6_n_0\ : STD_LOGIC;
  signal \secCount[11]_i_9__6_n_0\ : STD_LOGIC;
  signal \secCount[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \secCount[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \secCount[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \secCount[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \secCount[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \secCount[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \secCount[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \secCount[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \secCount[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \secCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[10]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[11]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[1]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[2]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[3]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[4]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[5]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[6]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[7]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[8]\ : STD_LOGIC;
  signal \secCount_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal \NLW_highCount_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nextSecCount0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
begin
\FSM_sequential_state[0]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      O => \FSM_sequential_state[0]_i_2__6_n_0\
    );
\FSM_sequential_state[1]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3__6_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => \FSM_sequential_state[1]_i_2__6_n_0\
    );
\FSM_sequential_state[1]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_10_n_0\,
      I1 => \FSM_sequential_state[2]_i_11_n_0\,
      I2 => \FSM_sequential_state[2]_i_9_n_0\,
      I3 => \FSM_sequential_state[2]_i_8_n_0\,
      I4 => \FSM_sequential_state[1]_i_4__6_n_0\,
      I5 => \FSM_sequential_state[2]_i_7_n_0\,
      O => \FSM_sequential_state[1]_i_3__6_n_0\
    );
\FSM_sequential_state[1]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => PWMCount(0),
      I1 => state(1),
      I2 => PWMCount(1),
      I3 => state(2),
      I4 => state(0),
      O => \FSM_sequential_state[1]_i_4__6_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(22),
      I1 => PWMCount(23),
      I2 => PWMCount(20),
      I3 => PWMCount(21),
      I4 => PWMCount(25),
      I5 => PWMCount(24),
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(28),
      I1 => PWMCount(29),
      I2 => PWMCount(26),
      I3 => PWMCount(27),
      I4 => PWMCount(31),
      I5 => PWMCount(30),
      O => \FSM_sequential_state[2]_i_11_n_0\
    );
\FSM_sequential_state[2]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      O => \FSM_sequential_state[2]_i_3__6_n_0\
    );
\FSM_sequential_state[2]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_6__6_n_0\,
      I1 => \FSM_sequential_state[2]_i_7_n_0\,
      I2 => \FSM_sequential_state[2]_i_8_n_0\,
      I3 => \FSM_sequential_state[2]_i_9_n_0\,
      I4 => \FSM_sequential_state[2]_i_10_n_0\,
      I5 => \FSM_sequential_state[2]_i_11_n_0\,
      O => \FSM_sequential_state[2]_i_5__6_n_0\
    );
\FSM_sequential_state[2]_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(0),
      I1 => PWMCount(1),
      O => \FSM_sequential_state[2]_i_6__6_n_0\
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(4),
      I1 => PWMCount(5),
      I2 => PWMCount(2),
      I3 => PWMCount(3),
      I4 => PWMCount(7),
      I5 => PWMCount(6),
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(10),
      I1 => PWMCount(11),
      I2 => PWMCount(8),
      I3 => PWMCount(9),
      I4 => PWMCount(13),
      I5 => PWMCount(12),
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PWMCount(16),
      I1 => PWMCount(17),
      I2 => PWMCount(14),
      I3 => PWMCount(15),
      I4 => PWMCount(19),
      I5 => PWMCount(18),
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_35\,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_34\,
      Q => state(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm__n_33\,
      Q => state(2),
      R => '0'
    );
\PWMCount[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => PWMCount(0),
      I1 => Q(0),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[0]_i_1__6_n_0\
    );
\PWMCount[10]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_6\,
      I1 => Q(10),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[10]_i_1__6_n_0\
    );
\PWMCount[11]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_5\,
      I1 => Q(11),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[11]_i_1__6_n_0\
    );
\PWMCount[12]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_4\,
      I1 => Q(12),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[12]_i_1__6_n_0\
    );
\PWMCount[13]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_7\,
      I1 => Q(13),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[13]_i_1__6_n_0\
    );
\PWMCount[14]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_6\,
      I1 => Q(14),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[14]_i_1__6_n_0\
    );
\PWMCount[15]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_5\,
      I1 => Q(15),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[15]_i_1__6_n_0\
    );
\PWMCount[16]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__2_n_4\,
      I1 => Q(16),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[16]_i_1__6_n_0\
    );
\PWMCount[17]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_7\,
      I1 => Q(17),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[17]_i_1__6_n_0\
    );
\PWMCount[18]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_6\,
      I1 => Q(18),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[18]_i_1__6_n_0\
    );
\PWMCount[19]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_5\,
      I1 => Q(19),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[19]_i_1__6_n_0\
    );
\PWMCount[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_7,
      I1 => Q(1),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[1]_i_1__6_n_0\
    );
\PWMCount[20]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__3_n_4\,
      I1 => Q(20),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[20]_i_1__6_n_0\
    );
\PWMCount[21]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_7\,
      I1 => Q(21),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[21]_i_1__6_n_0\
    );
\PWMCount[22]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_6\,
      I1 => Q(22),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[22]_i_1__6_n_0\
    );
\PWMCount[23]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_5\,
      I1 => Q(23),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[23]_i_1__6_n_0\
    );
\PWMCount[24]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__4_n_4\,
      I1 => Q(24),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[24]_i_1__6_n_0\
    );
\PWMCount[25]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_7\,
      I1 => Q(25),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[25]_i_1__6_n_0\
    );
\PWMCount[26]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_6\,
      I1 => Q(26),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[26]_i_1__6_n_0\
    );
\PWMCount[27]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_5\,
      I1 => Q(27),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[27]_i_1__6_n_0\
    );
\PWMCount[28]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__5_n_4\,
      I1 => Q(28),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[28]_i_1__6_n_0\
    );
\PWMCount[29]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_7\,
      I1 => Q(29),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[29]_i_1__6_n_0\
    );
\PWMCount[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_6,
      I1 => Q(2),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[2]_i_1__6_n_0\
    );
\PWMCount[30]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_6\,
      I1 => Q(30),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[30]_i_1__6_n_0\
    );
\PWMCount[31]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \slv_reg0_reg[7]\(0),
      I1 => s00_axi_aresetn,
      O => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount[31]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => nextPWMCount
    );
\PWMCount[31]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__6_n_5\,
      I1 => Q(31),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[31]_i_3__6_n_0\
    );
\PWMCount[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_5,
      I1 => Q(3),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[3]_i_1__6_n_0\
    );
\PWMCount[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextPWMCount0_carry_n_4,
      I1 => Q(4),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[4]_i_1__6_n_0\
    );
\PWMCount[5]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_7\,
      I1 => Q(5),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[5]_i_1__6_n_0\
    );
\PWMCount[6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_6\,
      I1 => Q(6),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[6]_i_1__6_n_0\
    );
\PWMCount[7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_5\,
      I1 => Q(7),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[7]_i_1__6_n_0\
    );
\PWMCount[8]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__0_n_4\,
      I1 => Q(8),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[8]_i_1__6_n_0\
    );
\PWMCount[9]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextPWMCount0_carry__1_n_7\,
      I1 => Q(9),
      I2 => state(0),
      I3 => state(2),
      O => \PWMCount[9]_i_1__6_n_0\
    );
\PWMCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[0]_i_1__6_n_0\,
      Q => PWMCount(0),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[10]_i_1__6_n_0\,
      Q => PWMCount(10),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[11]_i_1__6_n_0\,
      Q => PWMCount(11),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[12]_i_1__6_n_0\,
      Q => PWMCount(12),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[13]_i_1__6_n_0\,
      Q => PWMCount(13),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[14]_i_1__6_n_0\,
      Q => PWMCount(14),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[15]_i_1__6_n_0\,
      Q => PWMCount(15),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[16]_i_1__6_n_0\,
      Q => PWMCount(16),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[17]_i_1__6_n_0\,
      Q => PWMCount(17),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[18]_i_1__6_n_0\,
      Q => PWMCount(18),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[19]_i_1__6_n_0\,
      Q => PWMCount(19),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[1]_i_1__6_n_0\,
      Q => PWMCount(1),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[20]_i_1__6_n_0\,
      Q => PWMCount(20),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[21]_i_1__6_n_0\,
      Q => PWMCount(21),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[22]_i_1__6_n_0\,
      Q => PWMCount(22),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[23]_i_1__6_n_0\,
      Q => PWMCount(23),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[24]_i_1__6_n_0\,
      Q => PWMCount(24),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[25]_i_1__6_n_0\,
      Q => PWMCount(25),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[26]_i_1__6_n_0\,
      Q => PWMCount(26),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[27]_i_1__6_n_0\,
      Q => PWMCount(27),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[28]_i_1__6_n_0\,
      Q => PWMCount(28),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[29]_i_1__6_n_0\,
      Q => PWMCount(29),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[2]_i_1__6_n_0\,
      Q => PWMCount(2),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[30]_i_1__6_n_0\,
      Q => PWMCount(30),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[31]_i_3__6_n_0\,
      Q => PWMCount(31),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[3]_i_1__6_n_0\,
      Q => PWMCount(3),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[4]_i_1__6_n_0\,
      Q => PWMCount(4),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[5]_i_1__6_n_0\,
      Q => PWMCount(5),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[6]_i_1__6_n_0\,
      Q => PWMCount(6),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[7]_i_1__6_n_0\,
      Q => PWMCount(7),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[8]_i_1__6_n_0\,
      Q => PWMCount(8),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\PWMCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextPWMCount,
      D => \PWMCount[9]_i_1__6_n_0\,
      Q => PWMCount(9),
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => state(2),
      I1 => \countCycle_reg_n_0_[0]\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[0]_i_1__6_n_0\
    );
\countCycle[10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_6\,
      O => \countCycle[10]_i_1__6_n_0\
    );
\countCycle[11]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_5\,
      O => \countCycle[11]_i_1__6_n_0\
    );
\countCycle[12]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__1_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[12]_i_1__6_n_0\
    );
\countCycle[13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_7\,
      O => \countCycle[13]_i_1__6_n_0\
    );
\countCycle[14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__2_n_6\,
      O => \countCycle[14]_i_1__6_n_0\
    );
\countCycle[15]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[15]_i_1__6_n_0\
    );
\countCycle[16]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__2_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[16]_i_1__6_n_0\
    );
\countCycle[17]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[17]_i_1__6_n_0\
    );
\countCycle[18]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[18]_i_1__6_n_0\
    );
\countCycle[19]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__3_n_5\,
      O => \countCycle[19]_i_1__6_n_0\
    );
\countCycle[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_7,
      O => \countCycle[1]_i_1__6_n_0\
    );
\countCycle[20]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__3_n_4\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[20]_i_1__6_n_0\
    );
\countCycle[21]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_7\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[21]_i_1__6_n_0\
    );
\countCycle[22]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[22]_i_1__6_n_0\
    );
\countCycle[23]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__4_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[23]_i_1__6_n_0\
    );
\countCycle[24]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__4_n_4\,
      O => \countCycle[24]_i_1__6_n_0\
    );
\countCycle[25]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_7\,
      O => \countCycle[25]_i_1__6_n_0\
    );
\countCycle[26]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__5_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[26]_i_1__6_n_0\
    );
\countCycle[27]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_5\,
      O => \countCycle[27]_i_1__6_n_0\
    );
\countCycle[28]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__5_n_4\,
      O => \countCycle[28]_i_1__6_n_0\
    );
\countCycle[29]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_7\,
      O => \countCycle[29]_i_1__6_n_0\
    );
\countCycle[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_6,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[2]_i_1__6_n_0\
    );
\countCycle[30]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_6\,
      O => \countCycle[30]_i_1__6_n_0\
    );
\countCycle[31]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF41"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => \countCycle[31]_i_3__6_n_0\,
      O => nextCountCycle
    );
\countCycle[31]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__6_n_5\,
      O => \countCycle[31]_i_2__6_n_0\
    );
\countCycle[31]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \countCycle[31]_i_4__6_n_0\,
      I3 => \countCycle[31]_i_5__6_n_0\,
      O => \countCycle[31]_i_3__6_n_0\
    );
\countCycle[31]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      I1 => \secCount_reg_n_0_[9]\,
      I2 => \secCount_reg_n_0_[11]\,
      I3 => \secCount_reg_n_0_[6]\,
      I4 => \secCount_reg_n_0_[7]\,
      I5 => \secCount_reg_n_0_[8]\,
      O => \countCycle[31]_i_4__6_n_0\
    );
\countCycle[31]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      I1 => \secCount_reg_n_0_[3]\,
      I2 => \secCount_reg_n_0_[4]\,
      I3 => \secCount_reg_n_0_[0]\,
      I4 => \secCount_reg_n_0_[1]\,
      I5 => \secCount_reg_n_0_[2]\,
      O => \countCycle[31]_i_5__6_n_0\
    );
\countCycle[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => nextCountCycle0_carry_n_5,
      O => \countCycle[3]_i_1__6_n_0\
    );
\countCycle[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => nextCountCycle0_carry_n_4,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[4]_i_1__6_n_0\
    );
\countCycle[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_7\,
      O => \countCycle[5]_i_1__6_n_0\
    );
\countCycle[6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_6\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[6]_i_1__6_n_0\
    );
\countCycle[7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => state(2),
      I1 => \nextCountCycle0_carry__0_n_5\,
      I2 => state(1),
      I3 => state(0),
      O => \countCycle[7]_i_1__6_n_0\
    );
\countCycle[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__0_n_4\,
      O => \countCycle[8]_i_1__6_n_0\
    );
\countCycle[9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => \nextCountCycle0_carry__1_n_7\,
      O => \countCycle[9]_i_1__6_n_0\
    );
\countCycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[0]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[10]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[11]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[12]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[12]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[13]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[13]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[14]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[14]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[15]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[15]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[16]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[16]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[17]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[17]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[18]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[18]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[19]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[19]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[1]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[20]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[20]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[21]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[21]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[22]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[22]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[23]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[23]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[24]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[24]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[25]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[25]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[26]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[26]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[27]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[27]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[28]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[28]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[29]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[29]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[2]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[30]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[30]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[31]_i_2__6_n_0\,
      Q => \countCycle_reg_n_0_[31]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[3]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[4]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[5]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[6]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[7]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[8]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\countCycle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextCountCycle,
      D => \countCycle[9]_i_1__6_n_0\,
      Q => \countCycle_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
highCount_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => highCount_carry_n_0,
      CO(2) => highCount_carry_n_1,
      CO(1) => highCount_carry_n_2,
      CO(0) => highCount_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => highCount_carry_n_4,
      O(2) => highCount_carry_n_5,
      O(1) => highCount_carry_n_6,
      O(0) => highCount_carry_n_7,
      S(3) => \pwm__n_4\,
      S(2) => \pwm__n_5\,
      S(1) => \pwm__n_6\,
      S(0) => \pwm__n_7\
    );
\highCount_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => highCount_carry_n_0,
      CO(3) => \highCount_carry__0_n_0\,
      CO(2) => \highCount_carry__0_n_1\,
      CO(1) => \highCount_carry__0_n_2\,
      CO(0) => \highCount_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \highCount_carry__0_n_4\,
      O(2) => \highCount_carry__0_n_5\,
      O(1) => \highCount_carry__0_n_6\,
      O(0) => \highCount_carry__0_n_7\,
      S(3) => \pwm__n_8\,
      S(2) => \pwm__n_9\,
      S(1) => \pwm__n_10\,
      S(0) => \pwm__n_11\
    );
\highCount_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__0_n_0\,
      CO(3) => \highCount_carry__1_n_0\,
      CO(2) => \highCount_carry__1_n_1\,
      CO(1) => \highCount_carry__1_n_2\,
      CO(0) => \highCount_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \highCount_carry__1_n_4\,
      O(2) => \highCount_carry__1_n_5\,
      O(1) => \highCount_carry__1_n_6\,
      O(0) => \highCount_carry__1_n_7\,
      S(3) => \pwm__n_12\,
      S(2) => \pwm__n_13\,
      S(1) => \pwm__n_14\,
      S(0) => \pwm__n_15\
    );
\highCount_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__1_n_0\,
      CO(3) => \highCount_carry__2_n_0\,
      CO(2) => \highCount_carry__2_n_1\,
      CO(1) => \highCount_carry__2_n_2\,
      CO(0) => \highCount_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \highCount_carry__2_n_4\,
      O(2) => \highCount_carry__2_n_5\,
      O(1) => \highCount_carry__2_n_6\,
      O(0) => \highCount_carry__2_n_7\,
      S(3) => \pwm__n_16\,
      S(2) => \pwm__n_17\,
      S(1) => \pwm__n_18\,
      S(0) => \pwm__n_19\
    );
\highCount_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__2_n_0\,
      CO(3) => \highCount_carry__3_n_0\,
      CO(2) => \highCount_carry__3_n_1\,
      CO(1) => \highCount_carry__3_n_2\,
      CO(0) => \highCount_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \highCount_carry__3_n_4\,
      O(2) => \highCount_carry__3_n_5\,
      O(1) => \highCount_carry__3_n_6\,
      O(0) => \highCount_carry__3_n_7\,
      S(3) => \pwm__n_20\,
      S(2) => \pwm__n_21\,
      S(1) => \pwm__n_22\,
      S(0) => \pwm__n_23\
    );
\highCount_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__3_n_0\,
      CO(3) => \highCount_carry__4_n_0\,
      CO(2) => \highCount_carry__4_n_1\,
      CO(1) => \highCount_carry__4_n_2\,
      CO(0) => \highCount_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3) => \highCount_carry__4_n_4\,
      O(2) => \highCount_carry__4_n_5\,
      O(1) => \highCount_carry__4_n_6\,
      O(0) => \highCount_carry__4_n_7\,
      S(3) => \pwm__n_24\,
      S(2) => \pwm__n_25\,
      S(1) => \pwm__n_26\,
      S(0) => \pwm__n_27\
    );
\highCount_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__4_n_0\,
      CO(3) => \highCount_carry__5_n_0\,
      CO(2) => \highCount_carry__5_n_1\,
      CO(1) => \highCount_carry__5_n_2\,
      CO(0) => \highCount_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3) => \highCount_carry__5_n_4\,
      O(2) => \highCount_carry__5_n_5\,
      O(1) => \highCount_carry__5_n_6\,
      O(0) => \highCount_carry__5_n_7\,
      S(3) => \pwm__n_28\,
      S(2) => \pwm__n_29\,
      S(1) => \pwm__n_30\,
      S(0) => \pwm__n_31\
    );
\highCount_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \highCount_carry__5_n_0\,
      CO(3) => \NLW_highCount_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \highCount_carry__6_n_1\,
      CO(1) => \highCount_carry__6_n_2\,
      CO(0) => \highCount_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(30 downto 28),
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\
    );
nextCountCycle0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextCountCycle0_carry_n_0,
      CO(2) => nextCountCycle0_carry_n_1,
      CO(1) => nextCountCycle0_carry_n_2,
      CO(0) => nextCountCycle0_carry_n_3,
      CYINIT => \countCycle_reg_n_0_[0]\,
      DI(3) => \countCycle_reg_n_0_[4]\,
      DI(2) => \countCycle_reg_n_0_[3]\,
      DI(1) => \countCycle_reg_n_0_[2]\,
      DI(0) => \countCycle_reg_n_0_[1]\,
      O(3) => nextCountCycle0_carry_n_4,
      O(2) => nextCountCycle0_carry_n_5,
      O(1) => nextCountCycle0_carry_n_6,
      O(0) => nextCountCycle0_carry_n_7,
      S(3) => \nextCountCycle0_carry_i_1__6_n_0\,
      S(2) => \nextCountCycle0_carry_i_2__6_n_0\,
      S(1) => \nextCountCycle0_carry_i_3__6_n_0\,
      S(0) => \nextCountCycle0_carry_i_4__6_n_0\
    );
\nextCountCycle0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextCountCycle0_carry_n_0,
      CO(3) => \nextCountCycle0_carry__0_n_0\,
      CO(2) => \nextCountCycle0_carry__0_n_1\,
      CO(1) => \nextCountCycle0_carry__0_n_2\,
      CO(0) => \nextCountCycle0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[8]\,
      DI(2) => \countCycle_reg_n_0_[7]\,
      DI(1) => \countCycle_reg_n_0_[6]\,
      DI(0) => \countCycle_reg_n_0_[5]\,
      O(3) => \nextCountCycle0_carry__0_n_4\,
      O(2) => \nextCountCycle0_carry__0_n_5\,
      O(1) => \nextCountCycle0_carry__0_n_6\,
      O(0) => \nextCountCycle0_carry__0_n_7\,
      S(3) => \nextCountCycle0_carry__0_i_1__6_n_0\,
      S(2) => \nextCountCycle0_carry__0_i_2__6_n_0\,
      S(1) => \nextCountCycle0_carry__0_i_3__6_n_0\,
      S(0) => \nextCountCycle0_carry__0_i_4__6_n_0\
    );
\nextCountCycle0_carry__0_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[8]\,
      O => \nextCountCycle0_carry__0_i_1__6_n_0\
    );
\nextCountCycle0_carry__0_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[7]\,
      O => \nextCountCycle0_carry__0_i_2__6_n_0\
    );
\nextCountCycle0_carry__0_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[6]\,
      O => \nextCountCycle0_carry__0_i_3__6_n_0\
    );
\nextCountCycle0_carry__0_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[5]\,
      O => \nextCountCycle0_carry__0_i_4__6_n_0\
    );
\nextCountCycle0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__0_n_0\,
      CO(3) => \nextCountCycle0_carry__1_n_0\,
      CO(2) => \nextCountCycle0_carry__1_n_1\,
      CO(1) => \nextCountCycle0_carry__1_n_2\,
      CO(0) => \nextCountCycle0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[12]\,
      DI(2) => \countCycle_reg_n_0_[11]\,
      DI(1) => \countCycle_reg_n_0_[10]\,
      DI(0) => \countCycle_reg_n_0_[9]\,
      O(3) => \nextCountCycle0_carry__1_n_4\,
      O(2) => \nextCountCycle0_carry__1_n_5\,
      O(1) => \nextCountCycle0_carry__1_n_6\,
      O(0) => \nextCountCycle0_carry__1_n_7\,
      S(3) => \nextCountCycle0_carry__1_i_1__6_n_0\,
      S(2) => \nextCountCycle0_carry__1_i_2__6_n_0\,
      S(1) => \nextCountCycle0_carry__1_i_3__6_n_0\,
      S(0) => \nextCountCycle0_carry__1_i_4__6_n_0\
    );
\nextCountCycle0_carry__1_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[12]\,
      O => \nextCountCycle0_carry__1_i_1__6_n_0\
    );
\nextCountCycle0_carry__1_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[11]\,
      O => \nextCountCycle0_carry__1_i_2__6_n_0\
    );
\nextCountCycle0_carry__1_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      O => \nextCountCycle0_carry__1_i_3__6_n_0\
    );
\nextCountCycle0_carry__1_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[9]\,
      O => \nextCountCycle0_carry__1_i_4__6_n_0\
    );
\nextCountCycle0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__1_n_0\,
      CO(3) => \nextCountCycle0_carry__2_n_0\,
      CO(2) => \nextCountCycle0_carry__2_n_1\,
      CO(1) => \nextCountCycle0_carry__2_n_2\,
      CO(0) => \nextCountCycle0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[16]\,
      DI(2) => \countCycle_reg_n_0_[15]\,
      DI(1) => \countCycle_reg_n_0_[14]\,
      DI(0) => \countCycle_reg_n_0_[13]\,
      O(3) => \nextCountCycle0_carry__2_n_4\,
      O(2) => \nextCountCycle0_carry__2_n_5\,
      O(1) => \nextCountCycle0_carry__2_n_6\,
      O(0) => \nextCountCycle0_carry__2_n_7\,
      S(3) => \nextCountCycle0_carry__2_i_1__6_n_0\,
      S(2) => \nextCountCycle0_carry__2_i_2__6_n_0\,
      S(1) => \nextCountCycle0_carry__2_i_3__6_n_0\,
      S(0) => \nextCountCycle0_carry__2_i_4__6_n_0\
    );
\nextCountCycle0_carry__2_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      O => \nextCountCycle0_carry__2_i_1__6_n_0\
    );
\nextCountCycle0_carry__2_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[15]\,
      O => \nextCountCycle0_carry__2_i_2__6_n_0\
    );
\nextCountCycle0_carry__2_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[14]\,
      O => \nextCountCycle0_carry__2_i_3__6_n_0\
    );
\nextCountCycle0_carry__2_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[13]\,
      O => \nextCountCycle0_carry__2_i_4__6_n_0\
    );
\nextCountCycle0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__2_n_0\,
      CO(3) => \nextCountCycle0_carry__3_n_0\,
      CO(2) => \nextCountCycle0_carry__3_n_1\,
      CO(1) => \nextCountCycle0_carry__3_n_2\,
      CO(0) => \nextCountCycle0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[20]\,
      DI(2) => \countCycle_reg_n_0_[19]\,
      DI(1) => \countCycle_reg_n_0_[18]\,
      DI(0) => \countCycle_reg_n_0_[17]\,
      O(3) => \nextCountCycle0_carry__3_n_4\,
      O(2) => \nextCountCycle0_carry__3_n_5\,
      O(1) => \nextCountCycle0_carry__3_n_6\,
      O(0) => \nextCountCycle0_carry__3_n_7\,
      S(3) => \nextCountCycle0_carry__3_i_1__6_n_0\,
      S(2) => \nextCountCycle0_carry__3_i_2__6_n_0\,
      S(1) => \nextCountCycle0_carry__3_i_3__6_n_0\,
      S(0) => \nextCountCycle0_carry__3_i_4__6_n_0\
    );
\nextCountCycle0_carry__3_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[20]\,
      O => \nextCountCycle0_carry__3_i_1__6_n_0\
    );
\nextCountCycle0_carry__3_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[19]\,
      O => \nextCountCycle0_carry__3_i_2__6_n_0\
    );
\nextCountCycle0_carry__3_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[18]\,
      O => \nextCountCycle0_carry__3_i_3__6_n_0\
    );
\nextCountCycle0_carry__3_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[17]\,
      O => \nextCountCycle0_carry__3_i_4__6_n_0\
    );
\nextCountCycle0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__3_n_0\,
      CO(3) => \nextCountCycle0_carry__4_n_0\,
      CO(2) => \nextCountCycle0_carry__4_n_1\,
      CO(1) => \nextCountCycle0_carry__4_n_2\,
      CO(0) => \nextCountCycle0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[24]\,
      DI(2) => \countCycle_reg_n_0_[23]\,
      DI(1) => \countCycle_reg_n_0_[22]\,
      DI(0) => \countCycle_reg_n_0_[21]\,
      O(3) => \nextCountCycle0_carry__4_n_4\,
      O(2) => \nextCountCycle0_carry__4_n_5\,
      O(1) => \nextCountCycle0_carry__4_n_6\,
      O(0) => \nextCountCycle0_carry__4_n_7\,
      S(3) => \nextCountCycle0_carry__4_i_1__6_n_0\,
      S(2) => \nextCountCycle0_carry__4_i_2__6_n_0\,
      S(1) => \nextCountCycle0_carry__4_i_3__6_n_0\,
      S(0) => \nextCountCycle0_carry__4_i_4__6_n_0\
    );
\nextCountCycle0_carry__4_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[24]\,
      O => \nextCountCycle0_carry__4_i_1__6_n_0\
    );
\nextCountCycle0_carry__4_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[23]\,
      O => \nextCountCycle0_carry__4_i_2__6_n_0\
    );
\nextCountCycle0_carry__4_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      O => \nextCountCycle0_carry__4_i_3__6_n_0\
    );
\nextCountCycle0_carry__4_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[21]\,
      O => \nextCountCycle0_carry__4_i_4__6_n_0\
    );
\nextCountCycle0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__4_n_0\,
      CO(3) => \nextCountCycle0_carry__5_n_0\,
      CO(2) => \nextCountCycle0_carry__5_n_1\,
      CO(1) => \nextCountCycle0_carry__5_n_2\,
      CO(0) => \nextCountCycle0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \countCycle_reg_n_0_[28]\,
      DI(2) => \countCycle_reg_n_0_[27]\,
      DI(1) => \countCycle_reg_n_0_[26]\,
      DI(0) => \countCycle_reg_n_0_[25]\,
      O(3) => \nextCountCycle0_carry__5_n_4\,
      O(2) => \nextCountCycle0_carry__5_n_5\,
      O(1) => \nextCountCycle0_carry__5_n_6\,
      O(0) => \nextCountCycle0_carry__5_n_7\,
      S(3) => \nextCountCycle0_carry__5_i_1__6_n_0\,
      S(2) => \nextCountCycle0_carry__5_i_2__6_n_0\,
      S(1) => \nextCountCycle0_carry__5_i_3__6_n_0\,
      S(0) => \nextCountCycle0_carry__5_i_4__6_n_0\
    );
\nextCountCycle0_carry__5_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      O => \nextCountCycle0_carry__5_i_1__6_n_0\
    );
\nextCountCycle0_carry__5_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[27]\,
      O => \nextCountCycle0_carry__5_i_2__6_n_0\
    );
\nextCountCycle0_carry__5_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[26]\,
      O => \nextCountCycle0_carry__5_i_3__6_n_0\
    );
\nextCountCycle0_carry__5_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[25]\,
      O => \nextCountCycle0_carry__5_i_4__6_n_0\
    );
\nextCountCycle0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextCountCycle0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextCountCycle0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextCountCycle0_carry__6_n_2\,
      CO(0) => \nextCountCycle0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countCycle_reg_n_0_[30]\,
      DI(0) => \countCycle_reg_n_0_[29]\,
      O(3) => \NLW_nextCountCycle0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextCountCycle0_carry__6_n_5\,
      O(1) => \nextCountCycle0_carry__6_n_6\,
      O(0) => \nextCountCycle0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextCountCycle0_carry__6_i_1__6_n_0\,
      S(1) => \nextCountCycle0_carry__6_i_2__6_n_0\,
      S(0) => \nextCountCycle0_carry__6_i_3__6_n_0\
    );
\nextCountCycle0_carry__6_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[31]\,
      O => \nextCountCycle0_carry__6_i_1__6_n_0\
    );
\nextCountCycle0_carry__6_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[30]\,
      O => \nextCountCycle0_carry__6_i_2__6_n_0\
    );
\nextCountCycle0_carry__6_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[29]\,
      O => \nextCountCycle0_carry__6_i_3__6_n_0\
    );
\nextCountCycle0_carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      O => \nextCountCycle0_carry_i_1__6_n_0\
    );
\nextCountCycle0_carry_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[3]\,
      O => \nextCountCycle0_carry_i_2__6_n_0\
    );
\nextCountCycle0_carry_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[2]\,
      O => \nextCountCycle0_carry_i_3__6_n_0\
    );
\nextCountCycle0_carry_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[1]\,
      O => \nextCountCycle0_carry_i_4__6_n_0\
    );
nextPWMCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextPWMCount0_carry_n_0,
      CO(2) => nextPWMCount0_carry_n_1,
      CO(1) => nextPWMCount0_carry_n_2,
      CO(0) => nextPWMCount0_carry_n_3,
      CYINIT => PWMCount(0),
      DI(3 downto 0) => PWMCount(4 downto 1),
      O(3) => nextPWMCount0_carry_n_4,
      O(2) => nextPWMCount0_carry_n_5,
      O(1) => nextPWMCount0_carry_n_6,
      O(0) => nextPWMCount0_carry_n_7,
      S(3) => nextPWMCount0_carry_i_1_n_0,
      S(2) => nextPWMCount0_carry_i_2_n_0,
      S(1) => nextPWMCount0_carry_i_3_n_0,
      S(0) => nextPWMCount0_carry_i_4_n_0
    );
\nextPWMCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextPWMCount0_carry_n_0,
      CO(3) => \nextPWMCount0_carry__0_n_0\,
      CO(2) => \nextPWMCount0_carry__0_n_1\,
      CO(1) => \nextPWMCount0_carry__0_n_2\,
      CO(0) => \nextPWMCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(8 downto 5),
      O(3) => \nextPWMCount0_carry__0_n_4\,
      O(2) => \nextPWMCount0_carry__0_n_5\,
      O(1) => \nextPWMCount0_carry__0_n_6\,
      O(0) => \nextPWMCount0_carry__0_n_7\,
      S(3) => \nextPWMCount0_carry__0_i_1_n_0\,
      S(2) => \nextPWMCount0_carry__0_i_2_n_0\,
      S(1) => \nextPWMCount0_carry__0_i_3_n_0\,
      S(0) => \nextPWMCount0_carry__0_i_4_n_0\
    );
\nextPWMCount0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(8),
      O => \nextPWMCount0_carry__0_i_1_n_0\
    );
\nextPWMCount0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(7),
      O => \nextPWMCount0_carry__0_i_2_n_0\
    );
\nextPWMCount0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(6),
      O => \nextPWMCount0_carry__0_i_3_n_0\
    );
\nextPWMCount0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(5),
      O => \nextPWMCount0_carry__0_i_4_n_0\
    );
\nextPWMCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__0_n_0\,
      CO(3) => \nextPWMCount0_carry__1_n_0\,
      CO(2) => \nextPWMCount0_carry__1_n_1\,
      CO(1) => \nextPWMCount0_carry__1_n_2\,
      CO(0) => \nextPWMCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(12 downto 9),
      O(3) => \nextPWMCount0_carry__1_n_4\,
      O(2) => \nextPWMCount0_carry__1_n_5\,
      O(1) => \nextPWMCount0_carry__1_n_6\,
      O(0) => \nextPWMCount0_carry__1_n_7\,
      S(3) => \nextPWMCount0_carry__1_i_1_n_0\,
      S(2) => \nextPWMCount0_carry__1_i_2_n_0\,
      S(1) => \nextPWMCount0_carry__1_i_3_n_0\,
      S(0) => \nextPWMCount0_carry__1_i_4_n_0\
    );
\nextPWMCount0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(12),
      O => \nextPWMCount0_carry__1_i_1_n_0\
    );
\nextPWMCount0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(11),
      O => \nextPWMCount0_carry__1_i_2_n_0\
    );
\nextPWMCount0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(10),
      O => \nextPWMCount0_carry__1_i_3_n_0\
    );
\nextPWMCount0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(9),
      O => \nextPWMCount0_carry__1_i_4_n_0\
    );
\nextPWMCount0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__1_n_0\,
      CO(3) => \nextPWMCount0_carry__2_n_0\,
      CO(2) => \nextPWMCount0_carry__2_n_1\,
      CO(1) => \nextPWMCount0_carry__2_n_2\,
      CO(0) => \nextPWMCount0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(16 downto 13),
      O(3) => \nextPWMCount0_carry__2_n_4\,
      O(2) => \nextPWMCount0_carry__2_n_5\,
      O(1) => \nextPWMCount0_carry__2_n_6\,
      O(0) => \nextPWMCount0_carry__2_n_7\,
      S(3) => \nextPWMCount0_carry__2_i_1_n_0\,
      S(2) => \nextPWMCount0_carry__2_i_2_n_0\,
      S(1) => \nextPWMCount0_carry__2_i_3_n_0\,
      S(0) => \nextPWMCount0_carry__2_i_4_n_0\
    );
\nextPWMCount0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(16),
      O => \nextPWMCount0_carry__2_i_1_n_0\
    );
\nextPWMCount0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(15),
      O => \nextPWMCount0_carry__2_i_2_n_0\
    );
\nextPWMCount0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(14),
      O => \nextPWMCount0_carry__2_i_3_n_0\
    );
\nextPWMCount0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(13),
      O => \nextPWMCount0_carry__2_i_4_n_0\
    );
\nextPWMCount0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__2_n_0\,
      CO(3) => \nextPWMCount0_carry__3_n_0\,
      CO(2) => \nextPWMCount0_carry__3_n_1\,
      CO(1) => \nextPWMCount0_carry__3_n_2\,
      CO(0) => \nextPWMCount0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(20 downto 17),
      O(3) => \nextPWMCount0_carry__3_n_4\,
      O(2) => \nextPWMCount0_carry__3_n_5\,
      O(1) => \nextPWMCount0_carry__3_n_6\,
      O(0) => \nextPWMCount0_carry__3_n_7\,
      S(3) => \nextPWMCount0_carry__3_i_1_n_0\,
      S(2) => \nextPWMCount0_carry__3_i_2_n_0\,
      S(1) => \nextPWMCount0_carry__3_i_3_n_0\,
      S(0) => \nextPWMCount0_carry__3_i_4_n_0\
    );
\nextPWMCount0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(20),
      O => \nextPWMCount0_carry__3_i_1_n_0\
    );
\nextPWMCount0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(19),
      O => \nextPWMCount0_carry__3_i_2_n_0\
    );
\nextPWMCount0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(18),
      O => \nextPWMCount0_carry__3_i_3_n_0\
    );
\nextPWMCount0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(17),
      O => \nextPWMCount0_carry__3_i_4_n_0\
    );
\nextPWMCount0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__3_n_0\,
      CO(3) => \nextPWMCount0_carry__4_n_0\,
      CO(2) => \nextPWMCount0_carry__4_n_1\,
      CO(1) => \nextPWMCount0_carry__4_n_2\,
      CO(0) => \nextPWMCount0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(24 downto 21),
      O(3) => \nextPWMCount0_carry__4_n_4\,
      O(2) => \nextPWMCount0_carry__4_n_5\,
      O(1) => \nextPWMCount0_carry__4_n_6\,
      O(0) => \nextPWMCount0_carry__4_n_7\,
      S(3) => \nextPWMCount0_carry__4_i_1_n_0\,
      S(2) => \nextPWMCount0_carry__4_i_2_n_0\,
      S(1) => \nextPWMCount0_carry__4_i_3_n_0\,
      S(0) => \nextPWMCount0_carry__4_i_4_n_0\
    );
\nextPWMCount0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(24),
      O => \nextPWMCount0_carry__4_i_1_n_0\
    );
\nextPWMCount0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(23),
      O => \nextPWMCount0_carry__4_i_2_n_0\
    );
\nextPWMCount0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(22),
      O => \nextPWMCount0_carry__4_i_3_n_0\
    );
\nextPWMCount0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(21),
      O => \nextPWMCount0_carry__4_i_4_n_0\
    );
\nextPWMCount0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__4_n_0\,
      CO(3) => \nextPWMCount0_carry__5_n_0\,
      CO(2) => \nextPWMCount0_carry__5_n_1\,
      CO(1) => \nextPWMCount0_carry__5_n_2\,
      CO(0) => \nextPWMCount0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PWMCount(28 downto 25),
      O(3) => \nextPWMCount0_carry__5_n_4\,
      O(2) => \nextPWMCount0_carry__5_n_5\,
      O(1) => \nextPWMCount0_carry__5_n_6\,
      O(0) => \nextPWMCount0_carry__5_n_7\,
      S(3) => \nextPWMCount0_carry__5_i_1_n_0\,
      S(2) => \nextPWMCount0_carry__5_i_2_n_0\,
      S(1) => \nextPWMCount0_carry__5_i_3_n_0\,
      S(0) => \nextPWMCount0_carry__5_i_4_n_0\
    );
\nextPWMCount0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(28),
      O => \nextPWMCount0_carry__5_i_1_n_0\
    );
\nextPWMCount0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(27),
      O => \nextPWMCount0_carry__5_i_2_n_0\
    );
\nextPWMCount0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(26),
      O => \nextPWMCount0_carry__5_i_3_n_0\
    );
\nextPWMCount0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(25),
      O => \nextPWMCount0_carry__5_i_4_n_0\
    );
\nextPWMCount0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextPWMCount0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_nextPWMCount0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextPWMCount0_carry__6_n_2\,
      CO(0) => \nextPWMCount0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => PWMCount(30 downto 29),
      O(3) => \NLW_nextPWMCount0_carry__6_O_UNCONNECTED\(3),
      O(2) => \nextPWMCount0_carry__6_n_5\,
      O(1) => \nextPWMCount0_carry__6_n_6\,
      O(0) => \nextPWMCount0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \nextPWMCount0_carry__6_i_1__6_n_0\,
      S(1) => \nextPWMCount0_carry__6_i_2_n_0\,
      S(0) => \nextPWMCount0_carry__6_i_3_n_0\
    );
\nextPWMCount0_carry__6_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(31),
      O => \nextPWMCount0_carry__6_i_1__6_n_0\
    );
\nextPWMCount0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(30),
      O => \nextPWMCount0_carry__6_i_2_n_0\
    );
\nextPWMCount0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(29),
      O => \nextPWMCount0_carry__6_i_3_n_0\
    );
nextPWMCount0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(4),
      O => nextPWMCount0_carry_i_1_n_0
    );
nextPWMCount0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(3),
      O => nextPWMCount0_carry_i_2_n_0
    );
nextPWMCount0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(2),
      O => nextPWMCount0_carry_i_3_n_0
    );
nextPWMCount0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PWMCount(1),
      O => nextPWMCount0_carry_i_4_n_0
    );
nextSecCount0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nextSecCount0_carry_n_0,
      CO(2) => nextSecCount0_carry_n_1,
      CO(1) => nextSecCount0_carry_n_2,
      CO(0) => nextSecCount0_carry_n_3,
      CYINIT => \secCount_reg_n_0_[0]\,
      DI(3) => \secCount_reg_n_0_[4]\,
      DI(2) => \secCount_reg_n_0_[3]\,
      DI(1) => \secCount_reg_n_0_[2]\,
      DI(0) => \secCount_reg_n_0_[1]\,
      O(3) => nextSecCount0_carry_n_4,
      O(2) => nextSecCount0_carry_n_5,
      O(1) => nextSecCount0_carry_n_6,
      O(0) => nextSecCount0_carry_n_7,
      S(3) => \nextSecCount0_carry_i_1__6_n_0\,
      S(2) => \nextSecCount0_carry_i_2__6_n_0\,
      S(1) => \nextSecCount0_carry_i_3__6_n_0\,
      S(0) => \nextSecCount0_carry_i_4__6_n_0\
    );
\nextSecCount0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nextSecCount0_carry_n_0,
      CO(3) => \nextSecCount0_carry__0_n_0\,
      CO(2) => \nextSecCount0_carry__0_n_1\,
      CO(1) => \nextSecCount0_carry__0_n_2\,
      CO(0) => \nextSecCount0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \secCount_reg_n_0_[8]\,
      DI(2) => \secCount_reg_n_0_[7]\,
      DI(1) => \secCount_reg_n_0_[6]\,
      DI(0) => \secCount_reg_n_0_[5]\,
      O(3) => \nextSecCount0_carry__0_n_4\,
      O(2) => \nextSecCount0_carry__0_n_5\,
      O(1) => \nextSecCount0_carry__0_n_6\,
      O(0) => \nextSecCount0_carry__0_n_7\,
      S(3) => \nextSecCount0_carry__0_i_1__6_n_0\,
      S(2) => \nextSecCount0_carry__0_i_2__6_n_0\,
      S(1) => \nextSecCount0_carry__0_i_3__6_n_0\,
      S(0) => \nextSecCount0_carry__0_i_4__6_n_0\
    );
\nextSecCount0_carry__0_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[8]\,
      O => \nextSecCount0_carry__0_i_1__6_n_0\
    );
\nextSecCount0_carry__0_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[7]\,
      O => \nextSecCount0_carry__0_i_2__6_n_0\
    );
\nextSecCount0_carry__0_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[6]\,
      O => \nextSecCount0_carry__0_i_3__6_n_0\
    );
\nextSecCount0_carry__0_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[5]\,
      O => \nextSecCount0_carry__0_i_4__6_n_0\
    );
\nextSecCount0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nextSecCount0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_nextSecCount0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nextSecCount0_carry__1_n_2\,
      CO(0) => \nextSecCount0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \secCount_reg_n_0_[10]\,
      DI(0) => \secCount_reg_n_0_[9]\,
      O(3) => \NLW_nextSecCount0_carry__1_O_UNCONNECTED\(3),
      O(2) => \nextSecCount0_carry__1_n_5\,
      O(1) => \nextSecCount0_carry__1_n_6\,
      O(0) => \nextSecCount0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \nextSecCount0_carry__1_i_1__6_n_0\,
      S(1) => \nextSecCount0_carry__1_i_2__6_n_0\,
      S(0) => \nextSecCount0_carry__1_i_3__6_n_0\
    );
\nextSecCount0_carry__1_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[11]\,
      O => \nextSecCount0_carry__1_i_1__6_n_0\
    );
\nextSecCount0_carry__1_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[10]\,
      O => \nextSecCount0_carry__1_i_2__6_n_0\
    );
\nextSecCount0_carry__1_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[9]\,
      O => \nextSecCount0_carry__1_i_3__6_n_0\
    );
\nextSecCount0_carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[4]\,
      O => \nextSecCount0_carry_i_1__6_n_0\
    );
\nextSecCount0_carry_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[3]\,
      O => \nextSecCount0_carry_i_2__6_n_0\
    );
\nextSecCount0_carry_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[2]\,
      O => \nextSecCount0_carry_i_3__6_n_0\
    );
\nextSecCount0_carry_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \secCount_reg_n_0_[1]\,
      O => \nextSecCount0_carry_i_4__6_n_0\
    );
\pwm_\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm
     port map (
      \FSM_sequential_state_reg[0]\ => \pwm__n_35\,
      \FSM_sequential_state_reg[1]\ => \pwm__n_34\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[0]_i_2__6_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \countCycle[31]_i_3__6_n_0\,
      \FSM_sequential_state_reg[2]\ => \pwm__n_33\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3__6_n_0\,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state[1]_i_2__6_n_0\,
      O(3) => \highCount_carry__6_n_4\,
      O(2) => \highCount_carry__6_n_5\,
      O(1) => \highCount_carry__6_n_6\,
      O(0) => \highCount_carry__6_n_7\,
      \PWMCount_reg[0]\ => \FSM_sequential_state[2]_i_5__6_n_0\,
      \PWMCount_reg[31]\(31 downto 0) => PWMCount(31 downto 0),
      \PWMHigh_reg[11]_0\(3) => \pwm__n_12\,
      \PWMHigh_reg[11]_0\(2) => \pwm__n_13\,
      \PWMHigh_reg[11]_0\(1) => \pwm__n_14\,
      \PWMHigh_reg[11]_0\(0) => \pwm__n_15\,
      \PWMHigh_reg[15]_0\(3) => \pwm__n_16\,
      \PWMHigh_reg[15]_0\(2) => \pwm__n_17\,
      \PWMHigh_reg[15]_0\(1) => \pwm__n_18\,
      \PWMHigh_reg[15]_0\(0) => \pwm__n_19\,
      \PWMHigh_reg[19]_0\(3) => \pwm__n_20\,
      \PWMHigh_reg[19]_0\(2) => \pwm__n_21\,
      \PWMHigh_reg[19]_0\(1) => \pwm__n_22\,
      \PWMHigh_reg[19]_0\(0) => \pwm__n_23\,
      \PWMHigh_reg[23]_0\(3) => \pwm__n_24\,
      \PWMHigh_reg[23]_0\(2) => \pwm__n_25\,
      \PWMHigh_reg[23]_0\(1) => \pwm__n_26\,
      \PWMHigh_reg[23]_0\(0) => \pwm__n_27\,
      \PWMHigh_reg[27]_0\(3) => \pwm__n_28\,
      \PWMHigh_reg[27]_0\(2) => \pwm__n_29\,
      \PWMHigh_reg[27]_0\(1) => \pwm__n_30\,
      \PWMHigh_reg[27]_0\(0) => \pwm__n_31\,
      \PWMHigh_reg[3]_0\(3) => \pwm__n_4\,
      \PWMHigh_reg[3]_0\(2) => \pwm__n_5\,
      \PWMHigh_reg[3]_0\(1) => \pwm__n_6\,
      \PWMHigh_reg[3]_0\(0) => \pwm__n_7\,
      \PWMHigh_reg[7]_0\(3) => \pwm__n_8\,
      \PWMHigh_reg[7]_0\(2) => \pwm__n_9\,
      \PWMHigh_reg[7]_0\(1) => \pwm__n_10\,
      \PWMHigh_reg[7]_0\(0) => \pwm__n_11\,
      Q(31 downto 0) => Q(31 downto 0),
      S(3) => \pwm__n_0\,
      S(2) => \pwm__n_1\,
      S(1) => \pwm__n_2\,
      S(0) => \pwm__n_3\,
      SR(0) => SR(0),
      \countCycle_reg[0]\ => \secCount[11]_i_3__6_n_0\,
      in0(2 downto 0) => state(2 downto 0),
      nextPWMCount => nextPWMCount,
      \out\(2 downto 0) => state(2 downto 0),
      pwm(0) => pwm(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[7]\(0) => \slv_reg0_reg[7]\(0),
      \slv_reg2_reg[11]\(3) => \highCount_carry__1_n_4\,
      \slv_reg2_reg[11]\(2) => \highCount_carry__1_n_5\,
      \slv_reg2_reg[11]\(1) => \highCount_carry__1_n_6\,
      \slv_reg2_reg[11]\(0) => \highCount_carry__1_n_7\,
      \slv_reg2_reg[15]\(3) => \highCount_carry__2_n_4\,
      \slv_reg2_reg[15]\(2) => \highCount_carry__2_n_5\,
      \slv_reg2_reg[15]\(1) => \highCount_carry__2_n_6\,
      \slv_reg2_reg[15]\(0) => \highCount_carry__2_n_7\,
      \slv_reg2_reg[19]\(3) => \highCount_carry__3_n_4\,
      \slv_reg2_reg[19]\(2) => \highCount_carry__3_n_5\,
      \slv_reg2_reg[19]\(1) => \highCount_carry__3_n_6\,
      \slv_reg2_reg[19]\(0) => \highCount_carry__3_n_7\,
      \slv_reg2_reg[23]\(3) => \highCount_carry__4_n_4\,
      \slv_reg2_reg[23]\(2) => \highCount_carry__4_n_5\,
      \slv_reg2_reg[23]\(1) => \highCount_carry__4_n_6\,
      \slv_reg2_reg[23]\(0) => \highCount_carry__4_n_7\,
      \slv_reg2_reg[27]\(3) => \highCount_carry__5_n_4\,
      \slv_reg2_reg[27]\(2) => \highCount_carry__5_n_5\,
      \slv_reg2_reg[27]\(1) => \highCount_carry__5_n_6\,
      \slv_reg2_reg[27]\(0) => \highCount_carry__5_n_7\,
      \slv_reg2_reg[3]\(3) => highCount_carry_n_4,
      \slv_reg2_reg[3]\(2) => highCount_carry_n_5,
      \slv_reg2_reg[3]\(1) => highCount_carry_n_6,
      \slv_reg2_reg[3]\(0) => highCount_carry_n_7,
      \slv_reg2_reg[7]\(3) => \highCount_carry__0_n_4\,
      \slv_reg2_reg[7]\(2) => \highCount_carry__0_n_5\,
      \slv_reg2_reg[7]\(1) => \highCount_carry__0_n_6\,
      \slv_reg2_reg[7]\(0) => \highCount_carry__0_n_7\
    );
\secCount[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => \secCount_reg_n_0_[0]\,
      I1 => \slv_reg1_reg[11]\(0),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[0]_i_1__6_n_0\
    );
\secCount[10]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_6\,
      I1 => \slv_reg1_reg[11]\(10),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[10]_i_1__6_n_0\
    );
\secCount[11]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0083"
    )
        port map (
      I0 => \secCount[11]_i_3__6_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => nextSecCount
    );
\secCount[11]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_5\,
      I1 => \slv_reg1_reg[11]\(11),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[11]_i_2__6_n_0\
    );
\secCount[11]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \secCount[11]_i_4__6_n_0\,
      I1 => \secCount[11]_i_5__6_n_0\,
      I2 => \secCount[11]_i_6__6_n_0\,
      I3 => \secCount[11]_i_7__6_n_0\,
      I4 => \secCount[11]_i_8__6_n_0\,
      I5 => \secCount[11]_i_9__6_n_0\,
      O => \secCount[11]_i_3__6_n_0\
    );
\secCount[11]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCycle_reg_n_0_[0]\,
      I1 => \countCycle_reg_n_0_[1]\,
      O => \secCount[11]_i_4__6_n_0\
    );
\secCount[11]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[4]\,
      I1 => \countCycle_reg_n_0_[5]\,
      I2 => \countCycle_reg_n_0_[2]\,
      I3 => \countCycle_reg_n_0_[3]\,
      I4 => \countCycle_reg_n_0_[7]\,
      I5 => \countCycle_reg_n_0_[6]\,
      O => \secCount[11]_i_5__6_n_0\
    );
\secCount[11]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[10]\,
      I1 => \countCycle_reg_n_0_[11]\,
      I2 => \countCycle_reg_n_0_[8]\,
      I3 => \countCycle_reg_n_0_[9]\,
      I4 => \countCycle_reg_n_0_[13]\,
      I5 => \countCycle_reg_n_0_[12]\,
      O => \secCount[11]_i_6__6_n_0\
    );
\secCount[11]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[16]\,
      I1 => \countCycle_reg_n_0_[17]\,
      I2 => \countCycle_reg_n_0_[14]\,
      I3 => \countCycle_reg_n_0_[15]\,
      I4 => \countCycle_reg_n_0_[19]\,
      I5 => \countCycle_reg_n_0_[18]\,
      O => \secCount[11]_i_7__6_n_0\
    );
\secCount[11]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[22]\,
      I1 => \countCycle_reg_n_0_[23]\,
      I2 => \countCycle_reg_n_0_[20]\,
      I3 => \countCycle_reg_n_0_[21]\,
      I4 => \countCycle_reg_n_0_[25]\,
      I5 => \countCycle_reg_n_0_[24]\,
      O => \secCount[11]_i_8__6_n_0\
    );
\secCount[11]_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \countCycle_reg_n_0_[28]\,
      I1 => \countCycle_reg_n_0_[29]\,
      I2 => \countCycle_reg_n_0_[26]\,
      I3 => \countCycle_reg_n_0_[27]\,
      I4 => \countCycle_reg_n_0_[31]\,
      I5 => \countCycle_reg_n_0_[30]\,
      O => \secCount[11]_i_9__6_n_0\
    );
\secCount[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_7,
      I1 => \slv_reg1_reg[11]\(1),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[1]_i_1__6_n_0\
    );
\secCount[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_6,
      I1 => \slv_reg1_reg[11]\(2),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[2]_i_1__6_n_0\
    );
\secCount[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_5,
      I1 => \slv_reg1_reg[11]\(3),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[3]_i_1__6_n_0\
    );
\secCount[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => nextSecCount0_carry_n_4,
      I1 => \slv_reg1_reg[11]\(4),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[4]_i_1__6_n_0\
    );
\secCount[5]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_7\,
      I1 => \slv_reg1_reg[11]\(5),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[5]_i_1__6_n_0\
    );
\secCount[6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_6\,
      I1 => \slv_reg1_reg[11]\(6),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[6]_i_1__6_n_0\
    );
\secCount[7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_5\,
      I1 => \slv_reg1_reg[11]\(7),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[7]_i_1__6_n_0\
    );
\secCount[8]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__0_n_4\,
      I1 => \slv_reg1_reg[11]\(8),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[8]_i_1__6_n_0\
    );
\secCount[9]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \nextSecCount0_carry__1_n_7\,
      I1 => \slv_reg1_reg[11]\(9),
      I2 => state(1),
      I3 => state(2),
      O => \secCount[9]_i_1__6_n_0\
    );
\secCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[0]_i_1__6_n_0\,
      Q => \secCount_reg_n_0_[0]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\secCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[10]_i_1__6_n_0\,
      Q => \secCount_reg_n_0_[10]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\secCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[11]_i_2__6_n_0\,
      Q => \secCount_reg_n_0_[11]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\secCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[1]_i_1__6_n_0\,
      Q => \secCount_reg_n_0_[1]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\secCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[2]_i_1__6_n_0\,
      Q => \secCount_reg_n_0_[2]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\secCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[3]_i_1__6_n_0\,
      Q => \secCount_reg_n_0_[3]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\secCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[4]_i_1__6_n_0\,
      Q => \secCount_reg_n_0_[4]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\secCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[5]_i_1__6_n_0\,
      Q => \secCount_reg_n_0_[5]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\secCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[6]_i_1__6_n_0\,
      Q => \secCount_reg_n_0_[6]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\secCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[7]_i_1__6_n_0\,
      Q => \secCount_reg_n_0_[7]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\secCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[8]_i_1__6_n_0\,
      Q => \secCount_reg_n_0_[8]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
\secCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nextSecCount,
      D => \secCount[9]_i_1__6_n_0\,
      Q => \secCount_reg_n_0_[9]\,
      R => \PWMCount[31]_i_1__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    pwm : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  SR(0) <= \^sr\(0);
pwm0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => \^sr\(0),
      pwm(0) => pwm(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[0]\(0) => \slv_reg0_reg[7]\(0),
      \slv_reg1_reg[11]\(11 downto 0) => \slv_reg1_reg[11]\(11 downto 0)
    );
pwm1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_0
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => \^sr\(0),
      pwm(0) => pwm(1),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[1]\(0) => \slv_reg0_reg[7]\(1),
      \slv_reg1_reg[11]\(11 downto 0) => \slv_reg1_reg[11]\(11 downto 0)
    );
pwm2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_1
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => \^sr\(0),
      pwm(0) => pwm(2),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[2]\(0) => \slv_reg0_reg[7]\(2),
      \slv_reg1_reg[11]\(11 downto 0) => \slv_reg1_reg[11]\(11 downto 0)
    );
pwm3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_2
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => \^sr\(0),
      pwm(0) => pwm(3),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[3]\(0) => \slv_reg0_reg[7]\(3),
      \slv_reg1_reg[11]\(11 downto 0) => \slv_reg1_reg[11]\(11 downto 0)
    );
pwm4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_3
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => \^sr\(0),
      pwm(0) => pwm(4),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[4]\(0) => \slv_reg0_reg[7]\(4),
      \slv_reg1_reg[11]\(11 downto 0) => \slv_reg1_reg[11]\(11 downto 0)
    );
pwm5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_4
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => \^sr\(0),
      pwm(0) => pwm(5),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[5]\(0) => \slv_reg0_reg[7]\(5),
      \slv_reg1_reg[11]\(11 downto 0) => \slv_reg1_reg[11]\(11 downto 0)
    );
pwm6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_5
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => \^sr\(0),
      pwm(0) => pwm(6),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[6]\(0) => \slv_reg0_reg[7]\(6),
      \slv_reg1_reg[11]\(11 downto 0) => \slv_reg1_reg[11]\(11 downto 0)
    );
pwm7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_6
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => \^sr\(0),
      pwm(0) => pwm(7),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[7]\(0) => \slv_reg0_reg[7]\(7),
      \slv_reg1_reg[11]\(11 downto 0) => \slv_reg1_reg[11]\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM_v1_0_S00_AXI is
  port (
    S_AXI_ARREADY : out STD_LOGIC;
    pwm : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM_v1_0_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \pwm7/reset\ : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg_rden__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[3]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \axi_awaddr[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \slv_reg2[31]_i_2\ : label is "soft_lutpair274";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => \pwm7/reset\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => \pwm7/reset\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s_axi_arready\,
      R => \pwm7/reset\
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_awvalid,
      I2 => s00_axi_wvalid,
      I3 => \^s_axi_awready\,
      I4 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_awvalid,
      I2 => s00_axi_wvalid,
      I3 => \^s_axi_awready\,
      I4 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => \pwm7/reset\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => \pwm7/reset\
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => \pwm7/reset\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => \^s00_axi_bvalid\,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      I4 => \^s_axi_awready\,
      I5 => \^s_axi_wready\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => \pwm7/reset\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(0),
      I4 => slv_reg1(0),
      I5 => slv_reg0(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(10),
      I4 => slv_reg1(10),
      I5 => \slv_reg0_reg_n_0_[10]\,
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(11),
      I4 => slv_reg1(11),
      I5 => \slv_reg0_reg_n_0_[11]\,
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(12),
      I4 => \slv_reg1_reg_n_0_[12]\,
      I5 => \slv_reg0_reg_n_0_[12]\,
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(13),
      I4 => \slv_reg1_reg_n_0_[13]\,
      I5 => \slv_reg0_reg_n_0_[13]\,
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(14),
      I4 => \slv_reg1_reg_n_0_[14]\,
      I5 => \slv_reg0_reg_n_0_[14]\,
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(15),
      I4 => \slv_reg1_reg_n_0_[15]\,
      I5 => \slv_reg0_reg_n_0_[15]\,
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(16),
      I4 => \slv_reg1_reg_n_0_[16]\,
      I5 => \slv_reg0_reg_n_0_[16]\,
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(17),
      I4 => \slv_reg1_reg_n_0_[17]\,
      I5 => \slv_reg0_reg_n_0_[17]\,
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(18),
      I4 => \slv_reg1_reg_n_0_[18]\,
      I5 => \slv_reg0_reg_n_0_[18]\,
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(19),
      I4 => \slv_reg1_reg_n_0_[19]\,
      I5 => \slv_reg0_reg_n_0_[19]\,
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(1),
      I4 => slv_reg1(1),
      I5 => slv_reg0(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(20),
      I4 => \slv_reg1_reg_n_0_[20]\,
      I5 => \slv_reg0_reg_n_0_[20]\,
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(21),
      I4 => \slv_reg1_reg_n_0_[21]\,
      I5 => \slv_reg0_reg_n_0_[21]\,
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(22),
      I4 => \slv_reg1_reg_n_0_[22]\,
      I5 => \slv_reg0_reg_n_0_[22]\,
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(23),
      I4 => \slv_reg1_reg_n_0_[23]\,
      I5 => \slv_reg0_reg_n_0_[23]\,
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(24),
      I4 => \slv_reg1_reg_n_0_[24]\,
      I5 => \slv_reg0_reg_n_0_[24]\,
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(25),
      I4 => \slv_reg1_reg_n_0_[25]\,
      I5 => \slv_reg0_reg_n_0_[25]\,
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(26),
      I4 => \slv_reg1_reg_n_0_[26]\,
      I5 => \slv_reg0_reg_n_0_[26]\,
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(27),
      I4 => \slv_reg1_reg_n_0_[27]\,
      I5 => \slv_reg0_reg_n_0_[27]\,
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(28),
      I4 => \slv_reg1_reg_n_0_[28]\,
      I5 => \slv_reg0_reg_n_0_[28]\,
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(29),
      I4 => \slv_reg1_reg_n_0_[29]\,
      I5 => \slv_reg0_reg_n_0_[29]\,
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(2),
      I4 => slv_reg1(2),
      I5 => slv_reg0(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(30),
      I4 => \slv_reg1_reg_n_0_[30]\,
      I5 => \slv_reg0_reg_n_0_[30]\,
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(31),
      I4 => \slv_reg1_reg_n_0_[31]\,
      I5 => \slv_reg0_reg_n_0_[31]\,
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(3),
      I4 => slv_reg1(3),
      I5 => slv_reg0(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(4),
      I4 => slv_reg1(4),
      I5 => slv_reg0(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(5),
      I4 => slv_reg1(5),
      I5 => slv_reg0(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(6),
      I4 => slv_reg1(6),
      I5 => slv_reg0(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(7),
      I4 => slv_reg1(7),
      I5 => slv_reg0(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(8),
      I4 => slv_reg1(8),
      I5 => \slv_reg0_reg_n_0_[8]\,
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(9),
      I4 => slv_reg1(9),
      I5 => \slv_reg0_reg_n_0_[9]\,
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => \pwm7/reset\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => \pwm7/reset\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => \pwm7/reset\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => \pwm7/reset\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => \pwm7/reset\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => \pwm7/reset\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => \pwm7/reset\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => \pwm7/reset\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => \pwm7/reset\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => \pwm7/reset\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => \pwm7/reset\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => \pwm7/reset\
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => \pwm7/reset\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => \pwm7/reset\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => \pwm7/reset\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => \pwm7/reset\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => \pwm7/reset\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => \pwm7/reset\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => \pwm7/reset\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => \pwm7/reset\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => \pwm7/reset\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => \pwm7/reset\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => \pwm7/reset\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => \pwm7/reset\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => \pwm7/reset\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => \pwm7/reset\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => \pwm7/reset\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => \pwm7/reset\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => \pwm7/reset\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => \pwm7/reset\
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => \pwm7/reset\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => \pwm7/reset\
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F88"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => s00_axi_rready,
      I3 => \^s00_axi_rvalid\,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => \pwm7/reset\
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => \pwm7/reset\
    );
pwm8channel: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM
     port map (
      Q(31 downto 0) => slv_reg2(31 downto 0),
      SR(0) => \pwm7/reset\,
      pwm(7 downto 0) => pwm(7 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg0_reg[7]\(7 downto 0) => slv_reg0(7 downto 0),
      \slv_reg1_reg[11]\(11 downto 0) => slv_reg1(11 downto 0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => \pwm7/reset\
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => \pwm7/reset\
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => \pwm7/reset\
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => \pwm7/reset\
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => \pwm7/reset\
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => \pwm7/reset\
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => \pwm7/reset\
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => \pwm7/reset\
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => \pwm7/reset\
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => \pwm7/reset\
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \slv_reg2[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \slv_reg2[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \slv_reg2[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \slv_reg2[31]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => \pwm7/reset\
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => \pwm7/reset\
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => \pwm7/reset\
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg1_reg_n_0_[12]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg1_reg_n_0_[13]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg1_reg_n_0_[14]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg1_reg_n_0_[15]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg1_reg_n_0_[16]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg1_reg_n_0_[17]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg1_reg_n_0_[18]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg1_reg_n_0_[19]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => \pwm7/reset\
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg1_reg_n_0_[20]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg1_reg_n_0_[21]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg1_reg_n_0_[22]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg1_reg_n_0_[23]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg1_reg_n_0_[24]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg1_reg_n_0_[25]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg1_reg_n_0_[26]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg1_reg_n_0_[27]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg1_reg_n_0_[28]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg1_reg_n_0_[29]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => \pwm7/reset\
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg1_reg_n_0_[30]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg1_reg_n_0_[31]\,
      R => \pwm7/reset\
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => \pwm7/reset\
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => \pwm7/reset\
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => \pwm7/reset\
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => \pwm7/reset\
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => \pwm7/reset\
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => \pwm7/reset\
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => \pwm7/reset\
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => \^s_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg2[31]_i_2_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => \pwm7/reset\
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => \pwm7/reset\
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => \pwm7/reset\
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => \pwm7/reset\
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => \pwm7/reset\
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => \pwm7/reset\
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => \pwm7/reset\
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => \pwm7/reset\
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => \pwm7/reset\
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => \pwm7/reset\
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => \pwm7/reset\
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => \pwm7/reset\
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => \pwm7/reset\
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => \pwm7/reset\
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => \pwm7/reset\
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => \pwm7/reset\
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => \pwm7/reset\
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => \pwm7/reset\
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => \pwm7/reset\
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => \pwm7/reset\
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => \pwm7/reset\
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => \pwm7/reset\
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => \pwm7/reset\
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => \pwm7/reset\
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => \pwm7/reset\
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => \pwm7/reset\
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => \pwm7/reset\
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => \pwm7/reset\
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => \pwm7/reset\
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => \pwm7/reset\
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => \pwm7/reset\
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => \pwm7/reset\
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(1),
      O => p_1_in(15)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(2),
      O => p_1_in(23)
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(3),
      O => p_1_in(31)
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(0),
      O => p_1_in(7)
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => \pwm7/reset\
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => \pwm7/reset\
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => \pwm7/reset\
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => \pwm7/reset\
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => \pwm7/reset\
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => \pwm7/reset\
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => \pwm7/reset\
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => \pwm7/reset\
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => \pwm7/reset\
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => \pwm7/reset\
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => \pwm7/reset\
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => \pwm7/reset\
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => \pwm7/reset\
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => \pwm7/reset\
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => \pwm7/reset\
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => \pwm7/reset\
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => \pwm7/reset\
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => \pwm7/reset\
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => \pwm7/reset\
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => \pwm7/reset\
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => \pwm7/reset\
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => \pwm7/reset\
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => \pwm7/reset\
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => \pwm7/reset\
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => \pwm7/reset\
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => \pwm7/reset\
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => \pwm7/reset\
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => \pwm7/reset\
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => \pwm7/reset\
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => \pwm7/reset\
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => \pwm7/reset\
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => \pwm7/reset\
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM_v1_0 is
  port (
    S_AXI_ARREADY : out STD_LOGIC;
    pwm : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM_v1_0 is
begin
multiChannelPWM_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      pwm(7 downto 0) => pwm(7 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    pwm : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_multiChannelPWM_0_0,multiChannelPWM_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "multiChannelPWM_v1_0,Vivado 2016.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM_v1_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      pwm(7 downto 0) => pwm(7 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
