Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 18:45:16 2020
| Host         : DESKTOP-JKIHMQQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              80 |           39 |
| Yes          | No                    | Yes                    |              32 |           16 |
| Yes          | Yes                   | No                     |              80 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  Clock Signal  |                     Enable Signal                    |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                      |                                                    |                1 |              1 |
|  s_clk_BUFG    | Otter_MCU/CU_FSM_OTTER/memRDEN1_net                  |                                                    |                1 |              4 |
|  s_clk_BUFG    | Otter_MCU/MEMORY_OTTER/memory_reg_bram_8_i_11_1[0]   |                                                    |                1 |              4 |
|  s_clk_BUFG    | Otter_MCU/MEMORY_OTTER/E[0]                          |                                                    |                4 |              8 |
|  s_clk_BUFG    |                                                      |                                                    |               11 |             16 |
|  s_clk_BUFG    | DB/sel                                               | DB/s_reset                                         |                4 |             16 |
|  s_clk_BUFG    | Otter_MCU/MEMORY_OTTER/memory_reg_mux_sel_reg_7_16   | Otter_MCU/MEMORY_OTTER/ioBuffer[15]_i_1_n_0        |                6 |             16 |
|  s_clk_BUFG    | Otter_MCU/MEMORY_OTTER/r_leds                        | Otter_MCU/MEMORY_OTTER/memory_reg_bram_8_i_11_0    |                5 |             16 |
|  s_clk_BUFG    | Otter_MCU/CU_FSM_OTTER/E[0]                          | buttons_IBUF[3]                                    |               16 |             32 |
|  s_clk_BUFG    | reg_file_reg_r1_0_31_0_5_i_63_n_0                    |                                                    |               15 |             32 |
|  s_clk_BUFG    | Otter_MCU/MEMORY_OTTER/memory_reg_mux_sel_reg_7_14   | Otter_MCU/MEMORY_OTTER/memory_reg_mux_sel_reg_7_15 |               19 |             32 |
|  s_clk_BUFG    | Otter_MCU/MEMORY_OTTER/FSM_sequential_PS_reg[1]_0[0] |                                                    |               18 |             32 |
|  s_clk_BUFG    | Otter_MCU/MEMORY_OTTER/p_0_in__0                     |                                                    |               12 |             96 |
+----------------+------------------------------------------------------+----------------------------------------------------+------------------+----------------+


