$date
	Fri Nov 07 13:52:24 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module TB_Riscv $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # sw1 $end
$var reg 1 $ sw2 $end
$var reg 1 % sw3 $end
$var reg 1 & sw4 $end
$var wire 1 ' hex0 [6] $end
$var wire 1 ( hex0 [5] $end
$var wire 1 ) hex0 [4] $end
$var wire 1 * hex0 [3] $end
$var wire 1 + hex0 [2] $end
$var wire 1 , hex0 [1] $end
$var wire 1 - hex0 [0] $end
$var wire 1 . hex1 [6] $end
$var wire 1 / hex1 [5] $end
$var wire 1 0 hex1 [4] $end
$var wire 1 1 hex1 [3] $end
$var wire 1 2 hex1 [2] $end
$var wire 1 3 hex1 [1] $end
$var wire 1 4 hex1 [0] $end
$var wire 1 5 hex2 [6] $end
$var wire 1 6 hex2 [5] $end
$var wire 1 7 hex2 [4] $end
$var wire 1 8 hex2 [3] $end
$var wire 1 9 hex2 [2] $end
$var wire 1 : hex2 [1] $end
$var wire 1 ; hex2 [0] $end
$var wire 1 < hex3 [6] $end
$var wire 1 = hex3 [5] $end
$var wire 1 > hex3 [4] $end
$var wire 1 ? hex3 [3] $end
$var wire 1 @ hex3 [2] $end
$var wire 1 A hex3 [1] $end
$var wire 1 B hex3 [0] $end
$var wire 1 C hex4 [6] $end
$var wire 1 D hex4 [5] $end
$var wire 1 E hex4 [4] $end
$var wire 1 F hex4 [3] $end
$var wire 1 G hex4 [2] $end
$var wire 1 H hex4 [1] $end
$var wire 1 I hex4 [0] $end
$var wire 1 J hex5 [6] $end
$var wire 1 K hex5 [5] $end
$var wire 1 L hex5 [4] $end
$var wire 1 M hex5 [3] $end
$var wire 1 N hex5 [2] $end
$var wire 1 O hex5 [1] $end
$var wire 1 P hex5 [0] $end
$var wire 1 Q visualization [31] $end
$var wire 1 R visualization [30] $end
$var wire 1 S visualization [29] $end
$var wire 1 T visualization [28] $end
$var wire 1 U visualization [27] $end
$var wire 1 V visualization [26] $end
$var wire 1 W visualization [25] $end
$var wire 1 X visualization [24] $end
$var wire 1 Y visualization [23] $end
$var wire 1 Z visualization [22] $end
$var wire 1 [ visualization [21] $end
$var wire 1 \ visualization [20] $end
$var wire 1 ] visualization [19] $end
$var wire 1 ^ visualization [18] $end
$var wire 1 _ visualization [17] $end
$var wire 1 ` visualization [16] $end
$var wire 1 a visualization [15] $end
$var wire 1 b visualization [14] $end
$var wire 1 c visualization [13] $end
$var wire 1 d visualization [12] $end
$var wire 1 e visualization [11] $end
$var wire 1 f visualization [10] $end
$var wire 1 g visualization [9] $end
$var wire 1 h visualization [8] $end
$var wire 1 i visualization [7] $end
$var wire 1 j visualization [6] $end
$var wire 1 k visualization [5] $end
$var wire 1 l visualization [4] $end
$var wire 1 m visualization [3] $end
$var wire 1 n visualization [2] $end
$var wire 1 o visualization [1] $end
$var wire 1 p visualization [0] $end

$scope module RISCV $end
$var wire 1 q clk $end
$var wire 1 r rst $end
$var wire 1 s sw1 $end
$var wire 1 t sw2 $end
$var wire 1 u sw3 $end
$var wire 1 v sw4 $end
$var wire 1 Q visualization [31] $end
$var wire 1 R visualization [30] $end
$var wire 1 S visualization [29] $end
$var wire 1 T visualization [28] $end
$var wire 1 U visualization [27] $end
$var wire 1 V visualization [26] $end
$var wire 1 W visualization [25] $end
$var wire 1 X visualization [24] $end
$var wire 1 Y visualization [23] $end
$var wire 1 Z visualization [22] $end
$var wire 1 [ visualization [21] $end
$var wire 1 \ visualization [20] $end
$var wire 1 ] visualization [19] $end
$var wire 1 ^ visualization [18] $end
$var wire 1 _ visualization [17] $end
$var wire 1 ` visualization [16] $end
$var wire 1 a visualization [15] $end
$var wire 1 b visualization [14] $end
$var wire 1 c visualization [13] $end
$var wire 1 d visualization [12] $end
$var wire 1 e visualization [11] $end
$var wire 1 f visualization [10] $end
$var wire 1 g visualization [9] $end
$var wire 1 h visualization [8] $end
$var wire 1 i visualization [7] $end
$var wire 1 j visualization [6] $end
$var wire 1 k visualization [5] $end
$var wire 1 l visualization [4] $end
$var wire 1 m visualization [3] $end
$var wire 1 n visualization [2] $end
$var wire 1 o visualization [1] $end
$var wire 1 p visualization [0] $end
$var wire 1 ' hex0 [6] $end
$var wire 1 ( hex0 [5] $end
$var wire 1 ) hex0 [4] $end
$var wire 1 * hex0 [3] $end
$var wire 1 + hex0 [2] $end
$var wire 1 , hex0 [1] $end
$var wire 1 - hex0 [0] $end
$var wire 1 . hex1 [6] $end
$var wire 1 / hex1 [5] $end
$var wire 1 0 hex1 [4] $end
$var wire 1 1 hex1 [3] $end
$var wire 1 2 hex1 [2] $end
$var wire 1 3 hex1 [1] $end
$var wire 1 4 hex1 [0] $end
$var wire 1 5 hex2 [6] $end
$var wire 1 6 hex2 [5] $end
$var wire 1 7 hex2 [4] $end
$var wire 1 8 hex2 [3] $end
$var wire 1 9 hex2 [2] $end
$var wire 1 : hex2 [1] $end
$var wire 1 ; hex2 [0] $end
$var wire 1 < hex3 [6] $end
$var wire 1 = hex3 [5] $end
$var wire 1 > hex3 [4] $end
$var wire 1 ? hex3 [3] $end
$var wire 1 @ hex3 [2] $end
$var wire 1 A hex3 [1] $end
$var wire 1 B hex3 [0] $end
$var wire 1 C hex4 [6] $end
$var wire 1 D hex4 [5] $end
$var wire 1 E hex4 [4] $end
$var wire 1 F hex4 [3] $end
$var wire 1 G hex4 [2] $end
$var wire 1 H hex4 [1] $end
$var wire 1 I hex4 [0] $end
$var wire 1 J hex5 [6] $end
$var wire 1 K hex5 [5] $end
$var wire 1 L hex5 [4] $end
$var wire 1 M hex5 [3] $end
$var wire 1 N hex5 [2] $end
$var wire 1 O hex5 [1] $end
$var wire 1 P hex5 [0] $end
$var wire 1 w address [31] $end
$var wire 1 x address [30] $end
$var wire 1 y address [29] $end
$var wire 1 z address [28] $end
$var wire 1 { address [27] $end
$var wire 1 | address [26] $end
$var wire 1 } address [25] $end
$var wire 1 ~ address [24] $end
$var wire 1 !! address [23] $end
$var wire 1 "! address [22] $end
$var wire 1 #! address [21] $end
$var wire 1 $! address [20] $end
$var wire 1 %! address [19] $end
$var wire 1 &! address [18] $end
$var wire 1 '! address [17] $end
$var wire 1 (! address [16] $end
$var wire 1 )! address [15] $end
$var wire 1 *! address [14] $end
$var wire 1 +! address [13] $end
$var wire 1 ,! address [12] $end
$var wire 1 -! address [11] $end
$var wire 1 .! address [10] $end
$var wire 1 /! address [9] $end
$var wire 1 0! address [8] $end
$var wire 1 1! address [7] $end
$var wire 1 2! address [6] $end
$var wire 1 3! address [5] $end
$var wire 1 4! address [4] $end
$var wire 1 5! address [3] $end
$var wire 1 6! address [2] $end
$var wire 1 7! address [1] $end
$var wire 1 8! address [0] $end
$var wire 1 9! address_next [31] $end
$var wire 1 :! address_next [30] $end
$var wire 1 ;! address_next [29] $end
$var wire 1 <! address_next [28] $end
$var wire 1 =! address_next [27] $end
$var wire 1 >! address_next [26] $end
$var wire 1 ?! address_next [25] $end
$var wire 1 @! address_next [24] $end
$var wire 1 A! address_next [23] $end
$var wire 1 B! address_next [22] $end
$var wire 1 C! address_next [21] $end
$var wire 1 D! address_next [20] $end
$var wire 1 E! address_next [19] $end
$var wire 1 F! address_next [18] $end
$var wire 1 G! address_next [17] $end
$var wire 1 H! address_next [16] $end
$var wire 1 I! address_next [15] $end
$var wire 1 J! address_next [14] $end
$var wire 1 K! address_next [13] $end
$var wire 1 L! address_next [12] $end
$var wire 1 M! address_next [11] $end
$var wire 1 N! address_next [10] $end
$var wire 1 O! address_next [9] $end
$var wire 1 P! address_next [8] $end
$var wire 1 Q! address_next [7] $end
$var wire 1 R! address_next [6] $end
$var wire 1 S! address_next [5] $end
$var wire 1 T! address_next [4] $end
$var wire 1 U! address_next [3] $end
$var wire 1 V! address_next [2] $end
$var wire 1 W! address_next [1] $end
$var wire 1 X! address_next [0] $end
$var wire 1 Y! address_in [31] $end
$var wire 1 Z! address_in [30] $end
$var wire 1 [! address_in [29] $end
$var wire 1 \! address_in [28] $end
$var wire 1 ]! address_in [27] $end
$var wire 1 ^! address_in [26] $end
$var wire 1 _! address_in [25] $end
$var wire 1 `! address_in [24] $end
$var wire 1 a! address_in [23] $end
$var wire 1 b! address_in [22] $end
$var wire 1 c! address_in [21] $end
$var wire 1 d! address_in [20] $end
$var wire 1 e! address_in [19] $end
$var wire 1 f! address_in [18] $end
$var wire 1 g! address_in [17] $end
$var wire 1 h! address_in [16] $end
$var wire 1 i! address_in [15] $end
$var wire 1 j! address_in [14] $end
$var wire 1 k! address_in [13] $end
$var wire 1 l! address_in [12] $end
$var wire 1 m! address_in [11] $end
$var wire 1 n! address_in [10] $end
$var wire 1 o! address_in [9] $end
$var wire 1 p! address_in [8] $end
$var wire 1 q! address_in [7] $end
$var wire 1 r! address_in [6] $end
$var wire 1 s! address_in [5] $end
$var wire 1 t! address_in [4] $end
$var wire 1 u! address_in [3] $end
$var wire 1 v! address_in [2] $end
$var wire 1 w! address_in [1] $end
$var wire 1 x! address_in [0] $end
$var wire 1 y! instruction [31] $end
$var wire 1 z! instruction [30] $end
$var wire 1 {! instruction [29] $end
$var wire 1 |! instruction [28] $end
$var wire 1 }! instruction [27] $end
$var wire 1 ~! instruction [26] $end
$var wire 1 !" instruction [25] $end
$var wire 1 "" instruction [24] $end
$var wire 1 #" instruction [23] $end
$var wire 1 $" instruction [22] $end
$var wire 1 %" instruction [21] $end
$var wire 1 &" instruction [20] $end
$var wire 1 '" instruction [19] $end
$var wire 1 (" instruction [18] $end
$var wire 1 )" instruction [17] $end
$var wire 1 *" instruction [16] $end
$var wire 1 +" instruction [15] $end
$var wire 1 ," instruction [14] $end
$var wire 1 -" instruction [13] $end
$var wire 1 ." instruction [12] $end
$var wire 1 /" instruction [11] $end
$var wire 1 0" instruction [10] $end
$var wire 1 1" instruction [9] $end
$var wire 1 2" instruction [8] $end
$var wire 1 3" instruction [7] $end
$var wire 1 4" instruction [6] $end
$var wire 1 5" instruction [5] $end
$var wire 1 6" instruction [4] $end
$var wire 1 7" instruction [3] $end
$var wire 1 8" instruction [2] $end
$var wire 1 9" instruction [1] $end
$var wire 1 :" instruction [0] $end
$var wire 1 ;" opcode [6] $end
$var wire 1 <" opcode [5] $end
$var wire 1 =" opcode [4] $end
$var wire 1 >" opcode [3] $end
$var wire 1 ?" opcode [2] $end
$var wire 1 @" opcode [1] $end
$var wire 1 A" opcode [0] $end
$var wire 1 B" func3 [2] $end
$var wire 1 C" func3 [1] $end
$var wire 1 D" func3 [0] $end
$var wire 1 E" func7 [6] $end
$var wire 1 F" func7 [5] $end
$var wire 1 G" func7 [4] $end
$var wire 1 H" func7 [3] $end
$var wire 1 I" func7 [2] $end
$var wire 1 J" func7 [1] $end
$var wire 1 K" func7 [0] $end
$var wire 1 L" rs1 [4] $end
$var wire 1 M" rs1 [3] $end
$var wire 1 N" rs1 [2] $end
$var wire 1 O" rs1 [1] $end
$var wire 1 P" rs1 [0] $end
$var wire 1 Q" rs2 [4] $end
$var wire 1 R" rs2 [3] $end
$var wire 1 S" rs2 [2] $end
$var wire 1 T" rs2 [1] $end
$var wire 1 U" rs2 [0] $end
$var wire 1 V" rd [4] $end
$var wire 1 W" rd [3] $end
$var wire 1 X" rd [2] $end
$var wire 1 Y" rd [1] $end
$var wire 1 Z" rd [0] $end
$var wire 1 [" immediate [31] $end
$var wire 1 \" immediate [30] $end
$var wire 1 ]" immediate [29] $end
$var wire 1 ^" immediate [28] $end
$var wire 1 _" immediate [27] $end
$var wire 1 `" immediate [26] $end
$var wire 1 a" immediate [25] $end
$var wire 1 b" immediate [24] $end
$var wire 1 c" immediate [23] $end
$var wire 1 d" immediate [22] $end
$var wire 1 e" immediate [21] $end
$var wire 1 f" immediate [20] $end
$var wire 1 g" immediate [19] $end
$var wire 1 h" immediate [18] $end
$var wire 1 i" immediate [17] $end
$var wire 1 j" immediate [16] $end
$var wire 1 k" immediate [15] $end
$var wire 1 l" immediate [14] $end
$var wire 1 m" immediate [13] $end
$var wire 1 n" immediate [12] $end
$var wire 1 o" immediate [11] $end
$var wire 1 p" immediate [10] $end
$var wire 1 q" immediate [9] $end
$var wire 1 r" immediate [8] $end
$var wire 1 s" immediate [7] $end
$var wire 1 t" immediate [6] $end
$var wire 1 u" immediate [5] $end
$var wire 1 v" immediate [4] $end
$var wire 1 w" immediate [3] $end
$var wire 1 x" immediate [2] $end
$var wire 1 y" immediate [1] $end
$var wire 1 z" immediate [0] $end
$var wire 1 {" RU1 [31] $end
$var wire 1 |" RU1 [30] $end
$var wire 1 }" RU1 [29] $end
$var wire 1 ~" RU1 [28] $end
$var wire 1 !# RU1 [27] $end
$var wire 1 "# RU1 [26] $end
$var wire 1 ## RU1 [25] $end
$var wire 1 $# RU1 [24] $end
$var wire 1 %# RU1 [23] $end
$var wire 1 &# RU1 [22] $end
$var wire 1 '# RU1 [21] $end
$var wire 1 (# RU1 [20] $end
$var wire 1 )# RU1 [19] $end
$var wire 1 *# RU1 [18] $end
$var wire 1 +# RU1 [17] $end
$var wire 1 ,# RU1 [16] $end
$var wire 1 -# RU1 [15] $end
$var wire 1 .# RU1 [14] $end
$var wire 1 /# RU1 [13] $end
$var wire 1 0# RU1 [12] $end
$var wire 1 1# RU1 [11] $end
$var wire 1 2# RU1 [10] $end
$var wire 1 3# RU1 [9] $end
$var wire 1 4# RU1 [8] $end
$var wire 1 5# RU1 [7] $end
$var wire 1 6# RU1 [6] $end
$var wire 1 7# RU1 [5] $end
$var wire 1 8# RU1 [4] $end
$var wire 1 9# RU1 [3] $end
$var wire 1 :# RU1 [2] $end
$var wire 1 ;# RU1 [1] $end
$var wire 1 <# RU1 [0] $end
$var wire 1 =# RU2 [31] $end
$var wire 1 ># RU2 [30] $end
$var wire 1 ?# RU2 [29] $end
$var wire 1 @# RU2 [28] $end
$var wire 1 A# RU2 [27] $end
$var wire 1 B# RU2 [26] $end
$var wire 1 C# RU2 [25] $end
$var wire 1 D# RU2 [24] $end
$var wire 1 E# RU2 [23] $end
$var wire 1 F# RU2 [22] $end
$var wire 1 G# RU2 [21] $end
$var wire 1 H# RU2 [20] $end
$var wire 1 I# RU2 [19] $end
$var wire 1 J# RU2 [18] $end
$var wire 1 K# RU2 [17] $end
$var wire 1 L# RU2 [16] $end
$var wire 1 M# RU2 [15] $end
$var wire 1 N# RU2 [14] $end
$var wire 1 O# RU2 [13] $end
$var wire 1 P# RU2 [12] $end
$var wire 1 Q# RU2 [11] $end
$var wire 1 R# RU2 [10] $end
$var wire 1 S# RU2 [9] $end
$var wire 1 T# RU2 [8] $end
$var wire 1 U# RU2 [7] $end
$var wire 1 V# RU2 [6] $end
$var wire 1 W# RU2 [5] $end
$var wire 1 X# RU2 [4] $end
$var wire 1 Y# RU2 [3] $end
$var wire 1 Z# RU2 [2] $end
$var wire 1 [# RU2 [1] $end
$var wire 1 \# RU2 [0] $end
$var wire 1 ]# RUWr $end
$var wire 1 ^# IMMSrc [2] $end
$var wire 1 _# IMMSrc [1] $end
$var wire 1 `# IMMSrc [0] $end
$var wire 1 a# ALUASrcEN $end
$var wire 1 b# ALUBSrcEN $end
$var wire 1 c# Alu_OP [3] $end
$var wire 1 d# Alu_OP [2] $end
$var wire 1 e# Alu_OP [1] $end
$var wire 1 f# Alu_OP [0] $end
$var wire 1 g# BrOP [2] $end
$var wire 1 h# BrOP [1] $end
$var wire 1 i# BrOP [0] $end
$var wire 1 j# DMWR $end
$var wire 1 k# DMCtrl [2] $end
$var wire 1 l# DMCtrl [1] $end
$var wire 1 m# DMCtrl [0] $end
$var wire 1 n# RUDataWrSrc [1] $end
$var wire 1 o# RUDataWrSrc [0] $end
$var wire 1 p# Alu_result [31] $end
$var wire 1 q# Alu_result [30] $end
$var wire 1 r# Alu_result [29] $end
$var wire 1 s# Alu_result [28] $end
$var wire 1 t# Alu_result [27] $end
$var wire 1 u# Alu_result [26] $end
$var wire 1 v# Alu_result [25] $end
$var wire 1 w# Alu_result [24] $end
$var wire 1 x# Alu_result [23] $end
$var wire 1 y# Alu_result [22] $end
$var wire 1 z# Alu_result [21] $end
$var wire 1 {# Alu_result [20] $end
$var wire 1 |# Alu_result [19] $end
$var wire 1 }# Alu_result [18] $end
$var wire 1 ~# Alu_result [17] $end
$var wire 1 !$ Alu_result [16] $end
$var wire 1 "$ Alu_result [15] $end
$var wire 1 #$ Alu_result [14] $end
$var wire 1 $$ Alu_result [13] $end
$var wire 1 %$ Alu_result [12] $end
$var wire 1 &$ Alu_result [11] $end
$var wire 1 '$ Alu_result [10] $end
$var wire 1 ($ Alu_result [9] $end
$var wire 1 )$ Alu_result [8] $end
$var wire 1 *$ Alu_result [7] $end
$var wire 1 +$ Alu_result [6] $end
$var wire 1 ,$ Alu_result [5] $end
$var wire 1 -$ Alu_result [4] $end
$var wire 1 .$ Alu_result [3] $end
$var wire 1 /$ Alu_result [2] $end
$var wire 1 0$ Alu_result [1] $end
$var wire 1 1$ Alu_result [0] $end
$var wire 1 2$ Term_A [31] $end
$var wire 1 3$ Term_A [30] $end
$var wire 1 4$ Term_A [29] $end
$var wire 1 5$ Term_A [28] $end
$var wire 1 6$ Term_A [27] $end
$var wire 1 7$ Term_A [26] $end
$var wire 1 8$ Term_A [25] $end
$var wire 1 9$ Term_A [24] $end
$var wire 1 :$ Term_A [23] $end
$var wire 1 ;$ Term_A [22] $end
$var wire 1 <$ Term_A [21] $end
$var wire 1 =$ Term_A [20] $end
$var wire 1 >$ Term_A [19] $end
$var wire 1 ?$ Term_A [18] $end
$var wire 1 @$ Term_A [17] $end
$var wire 1 A$ Term_A [16] $end
$var wire 1 B$ Term_A [15] $end
$var wire 1 C$ Term_A [14] $end
$var wire 1 D$ Term_A [13] $end
$var wire 1 E$ Term_A [12] $end
$var wire 1 F$ Term_A [11] $end
$var wire 1 G$ Term_A [10] $end
$var wire 1 H$ Term_A [9] $end
$var wire 1 I$ Term_A [8] $end
$var wire 1 J$ Term_A [7] $end
$var wire 1 K$ Term_A [6] $end
$var wire 1 L$ Term_A [5] $end
$var wire 1 M$ Term_A [4] $end
$var wire 1 N$ Term_A [3] $end
$var wire 1 O$ Term_A [2] $end
$var wire 1 P$ Term_A [1] $end
$var wire 1 Q$ Term_A [0] $end
$var wire 1 R$ Term_B [31] $end
$var wire 1 S$ Term_B [30] $end
$var wire 1 T$ Term_B [29] $end
$var wire 1 U$ Term_B [28] $end
$var wire 1 V$ Term_B [27] $end
$var wire 1 W$ Term_B [26] $end
$var wire 1 X$ Term_B [25] $end
$var wire 1 Y$ Term_B [24] $end
$var wire 1 Z$ Term_B [23] $end
$var wire 1 [$ Term_B [22] $end
$var wire 1 \$ Term_B [21] $end
$var wire 1 ]$ Term_B [20] $end
$var wire 1 ^$ Term_B [19] $end
$var wire 1 _$ Term_B [18] $end
$var wire 1 `$ Term_B [17] $end
$var wire 1 a$ Term_B [16] $end
$var wire 1 b$ Term_B [15] $end
$var wire 1 c$ Term_B [14] $end
$var wire 1 d$ Term_B [13] $end
$var wire 1 e$ Term_B [12] $end
$var wire 1 f$ Term_B [11] $end
$var wire 1 g$ Term_B [10] $end
$var wire 1 h$ Term_B [9] $end
$var wire 1 i$ Term_B [8] $end
$var wire 1 j$ Term_B [7] $end
$var wire 1 k$ Term_B [6] $end
$var wire 1 l$ Term_B [5] $end
$var wire 1 m$ Term_B [4] $end
$var wire 1 n$ Term_B [3] $end
$var wire 1 o$ Term_B [2] $end
$var wire 1 p$ Term_B [1] $end
$var wire 1 q$ Term_B [0] $end
$var wire 1 r$ BrEN $end
$var wire 1 s$ DataRead [31] $end
$var wire 1 t$ DataRead [30] $end
$var wire 1 u$ DataRead [29] $end
$var wire 1 v$ DataRead [28] $end
$var wire 1 w$ DataRead [27] $end
$var wire 1 x$ DataRead [26] $end
$var wire 1 y$ DataRead [25] $end
$var wire 1 z$ DataRead [24] $end
$var wire 1 {$ DataRead [23] $end
$var wire 1 |$ DataRead [22] $end
$var wire 1 }$ DataRead [21] $end
$var wire 1 ~$ DataRead [20] $end
$var wire 1 !% DataRead [19] $end
$var wire 1 "% DataRead [18] $end
$var wire 1 #% DataRead [17] $end
$var wire 1 $% DataRead [16] $end
$var wire 1 %% DataRead [15] $end
$var wire 1 &% DataRead [14] $end
$var wire 1 '% DataRead [13] $end
$var wire 1 (% DataRead [12] $end
$var wire 1 )% DataRead [11] $end
$var wire 1 *% DataRead [10] $end
$var wire 1 +% DataRead [9] $end
$var wire 1 ,% DataRead [8] $end
$var wire 1 -% DataRead [7] $end
$var wire 1 .% DataRead [6] $end
$var wire 1 /% DataRead [5] $end
$var wire 1 0% DataRead [4] $end
$var wire 1 1% DataRead [3] $end
$var wire 1 2% DataRead [2] $end
$var wire 1 3% DataRead [1] $end
$var wire 1 4% DataRead [0] $end
$var wire 1 5% WriteBack [31] $end
$var wire 1 6% WriteBack [30] $end
$var wire 1 7% WriteBack [29] $end
$var wire 1 8% WriteBack [28] $end
$var wire 1 9% WriteBack [27] $end
$var wire 1 :% WriteBack [26] $end
$var wire 1 ;% WriteBack [25] $end
$var wire 1 <% WriteBack [24] $end
$var wire 1 =% WriteBack [23] $end
$var wire 1 >% WriteBack [22] $end
$var wire 1 ?% WriteBack [21] $end
$var wire 1 @% WriteBack [20] $end
$var wire 1 A% WriteBack [19] $end
$var wire 1 B% WriteBack [18] $end
$var wire 1 C% WriteBack [17] $end
$var wire 1 D% WriteBack [16] $end
$var wire 1 E% WriteBack [15] $end
$var wire 1 F% WriteBack [14] $end
$var wire 1 G% WriteBack [13] $end
$var wire 1 H% WriteBack [12] $end
$var wire 1 I% WriteBack [11] $end
$var wire 1 J% WriteBack [10] $end
$var wire 1 K% WriteBack [9] $end
$var wire 1 L% WriteBack [8] $end
$var wire 1 M% WriteBack [7] $end
$var wire 1 N% WriteBack [6] $end
$var wire 1 O% WriteBack [5] $end
$var wire 1 P% WriteBack [4] $end
$var wire 1 Q% WriteBack [3] $end
$var wire 1 R% WriteBack [2] $end
$var wire 1 S% WriteBack [1] $end
$var wire 1 T% WriteBack [0] $end
$var wire 1 U% hex_d0 [3] $end
$var wire 1 V% hex_d0 [2] $end
$var wire 1 W% hex_d0 [1] $end
$var wire 1 X% hex_d0 [0] $end
$var wire 1 Y% hex_d1 [3] $end
$var wire 1 Z% hex_d1 [2] $end
$var wire 1 [% hex_d1 [1] $end
$var wire 1 \% hex_d1 [0] $end
$var wire 1 ]% hex_d2 [3] $end
$var wire 1 ^% hex_d2 [2] $end
$var wire 1 _% hex_d2 [1] $end
$var wire 1 `% hex_d2 [0] $end
$var wire 1 a% hex_d3 [3] $end
$var wire 1 b% hex_d3 [2] $end
$var wire 1 c% hex_d3 [1] $end
$var wire 1 d% hex_d3 [0] $end
$var wire 1 e% hex_d4 [3] $end
$var wire 1 f% hex_d4 [2] $end
$var wire 1 g% hex_d4 [1] $end
$var wire 1 h% hex_d4 [0] $end
$var wire 1 i% hex_d5 [3] $end
$var wire 1 j% hex_d5 [2] $end
$var wire 1 k% hex_d5 [1] $end
$var wire 1 l% hex_d5 [0] $end

$scope module Control_unit $end
$var wire 1 ;" opcode [6] $end
$var wire 1 <" opcode [5] $end
$var wire 1 =" opcode [4] $end
$var wire 1 >" opcode [3] $end
$var wire 1 ?" opcode [2] $end
$var wire 1 @" opcode [1] $end
$var wire 1 A" opcode [0] $end
$var wire 1 B" func3 [2] $end
$var wire 1 C" func3 [1] $end
$var wire 1 D" func3 [0] $end
$var wire 1 E" func7 [6] $end
$var wire 1 F" func7 [5] $end
$var wire 1 G" func7 [4] $end
$var wire 1 H" func7 [3] $end
$var wire 1 I" func7 [2] $end
$var wire 1 J" func7 [1] $end
$var wire 1 K" func7 [0] $end
$var reg 1 m% RUWr $end
$var reg 3 n% IMMSrc [2:0] $end
$var reg 1 o% ALUASrcEN $end
$var reg 1 p% ALUBSrcEN $end
$var reg 4 q% Alu_OP [3:0] $end
$var reg 3 r% BrOP [2:0] $end
$var reg 1 s% DMWR $end
$var reg 3 t% DMCtrl [2:0] $end
$var reg 2 u% RUDataWrSrc [1:0] $end
$upscope $end

$scope module Program_Counter $end
$var wire 1 q clk $end
$var wire 1 r rst $end
$var wire 1 9! address_next [31] $end
$var wire 1 :! address_next [30] $end
$var wire 1 ;! address_next [29] $end
$var wire 1 <! address_next [28] $end
$var wire 1 =! address_next [27] $end
$var wire 1 >! address_next [26] $end
$var wire 1 ?! address_next [25] $end
$var wire 1 @! address_next [24] $end
$var wire 1 A! address_next [23] $end
$var wire 1 B! address_next [22] $end
$var wire 1 C! address_next [21] $end
$var wire 1 D! address_next [20] $end
$var wire 1 E! address_next [19] $end
$var wire 1 F! address_next [18] $end
$var wire 1 G! address_next [17] $end
$var wire 1 H! address_next [16] $end
$var wire 1 I! address_next [15] $end
$var wire 1 J! address_next [14] $end
$var wire 1 K! address_next [13] $end
$var wire 1 L! address_next [12] $end
$var wire 1 M! address_next [11] $end
$var wire 1 N! address_next [10] $end
$var wire 1 O! address_next [9] $end
$var wire 1 P! address_next [8] $end
$var wire 1 Q! address_next [7] $end
$var wire 1 R! address_next [6] $end
$var wire 1 S! address_next [5] $end
$var wire 1 T! address_next [4] $end
$var wire 1 U! address_next [3] $end
$var wire 1 V! address_next [2] $end
$var wire 1 W! address_next [1] $end
$var wire 1 X! address_next [0] $end
$var reg 32 v% address [31:0] $end
$upscope $end

$scope module Sum4 $end
$var wire 1 w address_in [31] $end
$var wire 1 x address_in [30] $end
$var wire 1 y address_in [29] $end
$var wire 1 z address_in [28] $end
$var wire 1 { address_in [27] $end
$var wire 1 | address_in [26] $end
$var wire 1 } address_in [25] $end
$var wire 1 ~ address_in [24] $end
$var wire 1 !! address_in [23] $end
$var wire 1 "! address_in [22] $end
$var wire 1 #! address_in [21] $end
$var wire 1 $! address_in [20] $end
$var wire 1 %! address_in [19] $end
$var wire 1 &! address_in [18] $end
$var wire 1 '! address_in [17] $end
$var wire 1 (! address_in [16] $end
$var wire 1 )! address_in [15] $end
$var wire 1 *! address_in [14] $end
$var wire 1 +! address_in [13] $end
$var wire 1 ,! address_in [12] $end
$var wire 1 -! address_in [11] $end
$var wire 1 .! address_in [10] $end
$var wire 1 /! address_in [9] $end
$var wire 1 0! address_in [8] $end
$var wire 1 1! address_in [7] $end
$var wire 1 2! address_in [6] $end
$var wire 1 3! address_in [5] $end
$var wire 1 4! address_in [4] $end
$var wire 1 5! address_in [3] $end
$var wire 1 6! address_in [2] $end
$var wire 1 7! address_in [1] $end
$var wire 1 8! address_in [0] $end
$var wire 1 Y! address_out [31] $end
$var wire 1 Z! address_out [30] $end
$var wire 1 [! address_out [29] $end
$var wire 1 \! address_out [28] $end
$var wire 1 ]! address_out [27] $end
$var wire 1 ^! address_out [26] $end
$var wire 1 _! address_out [25] $end
$var wire 1 `! address_out [24] $end
$var wire 1 a! address_out [23] $end
$var wire 1 b! address_out [22] $end
$var wire 1 c! address_out [21] $end
$var wire 1 d! address_out [20] $end
$var wire 1 e! address_out [19] $end
$var wire 1 f! address_out [18] $end
$var wire 1 g! address_out [17] $end
$var wire 1 h! address_out [16] $end
$var wire 1 i! address_out [15] $end
$var wire 1 j! address_out [14] $end
$var wire 1 k! address_out [13] $end
$var wire 1 l! address_out [12] $end
$var wire 1 m! address_out [11] $end
$var wire 1 n! address_out [10] $end
$var wire 1 o! address_out [9] $end
$var wire 1 p! address_out [8] $end
$var wire 1 q! address_out [7] $end
$var wire 1 r! address_out [6] $end
$var wire 1 s! address_out [5] $end
$var wire 1 t! address_out [4] $end
$var wire 1 u! address_out [3] $end
$var wire 1 v! address_out [2] $end
$var wire 1 w! address_out [1] $end
$var wire 1 x! address_out [0] $end
$upscope $end

$scope module PC_mux $end
$var wire 1 p# Alu_result [31] $end
$var wire 1 q# Alu_result [30] $end
$var wire 1 r# Alu_result [29] $end
$var wire 1 s# Alu_result [28] $end
$var wire 1 t# Alu_result [27] $end
$var wire 1 u# Alu_result [26] $end
$var wire 1 v# Alu_result [25] $end
$var wire 1 w# Alu_result [24] $end
$var wire 1 x# Alu_result [23] $end
$var wire 1 y# Alu_result [22] $end
$var wire 1 z# Alu_result [21] $end
$var wire 1 {# Alu_result [20] $end
$var wire 1 |# Alu_result [19] $end
$var wire 1 }# Alu_result [18] $end
$var wire 1 ~# Alu_result [17] $end
$var wire 1 !$ Alu_result [16] $end
$var wire 1 "$ Alu_result [15] $end
$var wire 1 #$ Alu_result [14] $end
$var wire 1 $$ Alu_result [13] $end
$var wire 1 %$ Alu_result [12] $end
$var wire 1 &$ Alu_result [11] $end
$var wire 1 '$ Alu_result [10] $end
$var wire 1 ($ Alu_result [9] $end
$var wire 1 )$ Alu_result [8] $end
$var wire 1 *$ Alu_result [7] $end
$var wire 1 +$ Alu_result [6] $end
$var wire 1 ,$ Alu_result [5] $end
$var wire 1 -$ Alu_result [4] $end
$var wire 1 .$ Alu_result [3] $end
$var wire 1 /$ Alu_result [2] $end
$var wire 1 0$ Alu_result [1] $end
$var wire 1 1$ Alu_result [0] $end
$var wire 1 Y! address_in [31] $end
$var wire 1 Z! address_in [30] $end
$var wire 1 [! address_in [29] $end
$var wire 1 \! address_in [28] $end
$var wire 1 ]! address_in [27] $end
$var wire 1 ^! address_in [26] $end
$var wire 1 _! address_in [25] $end
$var wire 1 `! address_in [24] $end
$var wire 1 a! address_in [23] $end
$var wire 1 b! address_in [22] $end
$var wire 1 c! address_in [21] $end
$var wire 1 d! address_in [20] $end
$var wire 1 e! address_in [19] $end
$var wire 1 f! address_in [18] $end
$var wire 1 g! address_in [17] $end
$var wire 1 h! address_in [16] $end
$var wire 1 i! address_in [15] $end
$var wire 1 j! address_in [14] $end
$var wire 1 k! address_in [13] $end
$var wire 1 l! address_in [12] $end
$var wire 1 m! address_in [11] $end
$var wire 1 n! address_in [10] $end
$var wire 1 o! address_in [9] $end
$var wire 1 p! address_in [8] $end
$var wire 1 q! address_in [7] $end
$var wire 1 r! address_in [6] $end
$var wire 1 s! address_in [5] $end
$var wire 1 t! address_in [4] $end
$var wire 1 u! address_in [3] $end
$var wire 1 v! address_in [2] $end
$var wire 1 w! address_in [1] $end
$var wire 1 x! address_in [0] $end
$var wire 1 r$ BrOpEN $end
$var wire 1 9! address_out [31] $end
$var wire 1 :! address_out [30] $end
$var wire 1 ;! address_out [29] $end
$var wire 1 <! address_out [28] $end
$var wire 1 =! address_out [27] $end
$var wire 1 >! address_out [26] $end
$var wire 1 ?! address_out [25] $end
$var wire 1 @! address_out [24] $end
$var wire 1 A! address_out [23] $end
$var wire 1 B! address_out [22] $end
$var wire 1 C! address_out [21] $end
$var wire 1 D! address_out [20] $end
$var wire 1 E! address_out [19] $end
$var wire 1 F! address_out [18] $end
$var wire 1 G! address_out [17] $end
$var wire 1 H! address_out [16] $end
$var wire 1 I! address_out [15] $end
$var wire 1 J! address_out [14] $end
$var wire 1 K! address_out [13] $end
$var wire 1 L! address_out [12] $end
$var wire 1 M! address_out [11] $end
$var wire 1 N! address_out [10] $end
$var wire 1 O! address_out [9] $end
$var wire 1 P! address_out [8] $end
$var wire 1 Q! address_out [7] $end
$var wire 1 R! address_out [6] $end
$var wire 1 S! address_out [5] $end
$var wire 1 T! address_out [4] $end
$var wire 1 U! address_out [3] $end
$var wire 1 V! address_out [2] $end
$var wire 1 W! address_out [1] $end
$var wire 1 X! address_out [0] $end
$upscope $end

$scope module Instruction_Memory $end
$var wire 1 w address [31] $end
$var wire 1 x address [30] $end
$var wire 1 y address [29] $end
$var wire 1 z address [28] $end
$var wire 1 { address [27] $end
$var wire 1 | address [26] $end
$var wire 1 } address [25] $end
$var wire 1 ~ address [24] $end
$var wire 1 !! address [23] $end
$var wire 1 "! address [22] $end
$var wire 1 #! address [21] $end
$var wire 1 $! address [20] $end
$var wire 1 %! address [19] $end
$var wire 1 &! address [18] $end
$var wire 1 '! address [17] $end
$var wire 1 (! address [16] $end
$var wire 1 )! address [15] $end
$var wire 1 *! address [14] $end
$var wire 1 +! address [13] $end
$var wire 1 ,! address [12] $end
$var wire 1 -! address [11] $end
$var wire 1 .! address [10] $end
$var wire 1 /! address [9] $end
$var wire 1 0! address [8] $end
$var wire 1 1! address [7] $end
$var wire 1 2! address [6] $end
$var wire 1 3! address [5] $end
$var wire 1 4! address [4] $end
$var wire 1 5! address [3] $end
$var wire 1 6! address [2] $end
$var wire 1 7! address [1] $end
$var wire 1 8! address [0] $end
$var wire 1 y! instruction [31] $end
$var wire 1 z! instruction [30] $end
$var wire 1 {! instruction [29] $end
$var wire 1 |! instruction [28] $end
$var wire 1 }! instruction [27] $end
$var wire 1 ~! instruction [26] $end
$var wire 1 !" instruction [25] $end
$var wire 1 "" instruction [24] $end
$var wire 1 #" instruction [23] $end
$var wire 1 $" instruction [22] $end
$var wire 1 %" instruction [21] $end
$var wire 1 &" instruction [20] $end
$var wire 1 '" instruction [19] $end
$var wire 1 (" instruction [18] $end
$var wire 1 )" instruction [17] $end
$var wire 1 *" instruction [16] $end
$var wire 1 +" instruction [15] $end
$var wire 1 ," instruction [14] $end
$var wire 1 -" instruction [13] $end
$var wire 1 ." instruction [12] $end
$var wire 1 /" instruction [11] $end
$var wire 1 0" instruction [10] $end
$var wire 1 1" instruction [9] $end
$var wire 1 2" instruction [8] $end
$var wire 1 3" instruction [7] $end
$var wire 1 4" instruction [6] $end
$var wire 1 5" instruction [5] $end
$var wire 1 6" instruction [4] $end
$var wire 1 7" instruction [3] $end
$var wire 1 8" instruction [2] $end
$var wire 1 9" instruction [1] $end
$var wire 1 :" instruction [0] $end
$upscope $end

$scope module Registers_Unit $end
$var wire 1 q clk $end
$var wire 1 r rst $end
$var wire 1 L" rs1 [4] $end
$var wire 1 M" rs1 [3] $end
$var wire 1 N" rs1 [2] $end
$var wire 1 O" rs1 [1] $end
$var wire 1 P" rs1 [0] $end
$var wire 1 Q" rs2 [4] $end
$var wire 1 R" rs2 [3] $end
$var wire 1 S" rs2 [2] $end
$var wire 1 T" rs2 [1] $end
$var wire 1 U" rs2 [0] $end
$var wire 1 V" rd [4] $end
$var wire 1 W" rd [3] $end
$var wire 1 X" rd [2] $end
$var wire 1 Y" rd [1] $end
$var wire 1 Z" rd [0] $end
$var wire 1 5% DataWr [31] $end
$var wire 1 6% DataWr [30] $end
$var wire 1 7% DataWr [29] $end
$var wire 1 8% DataWr [28] $end
$var wire 1 9% DataWr [27] $end
$var wire 1 :% DataWr [26] $end
$var wire 1 ;% DataWr [25] $end
$var wire 1 <% DataWr [24] $end
$var wire 1 =% DataWr [23] $end
$var wire 1 >% DataWr [22] $end
$var wire 1 ?% DataWr [21] $end
$var wire 1 @% DataWr [20] $end
$var wire 1 A% DataWr [19] $end
$var wire 1 B% DataWr [18] $end
$var wire 1 C% DataWr [17] $end
$var wire 1 D% DataWr [16] $end
$var wire 1 E% DataWr [15] $end
$var wire 1 F% DataWr [14] $end
$var wire 1 G% DataWr [13] $end
$var wire 1 H% DataWr [12] $end
$var wire 1 I% DataWr [11] $end
$var wire 1 J% DataWr [10] $end
$var wire 1 K% DataWr [9] $end
$var wire 1 L% DataWr [8] $end
$var wire 1 M% DataWr [7] $end
$var wire 1 N% DataWr [6] $end
$var wire 1 O% DataWr [5] $end
$var wire 1 P% DataWr [4] $end
$var wire 1 Q% DataWr [3] $end
$var wire 1 R% DataWr [2] $end
$var wire 1 S% DataWr [1] $end
$var wire 1 T% DataWr [0] $end
$var wire 1 ]# RUWr $end
$var wire 1 {" RU1 [31] $end
$var wire 1 |" RU1 [30] $end
$var wire 1 }" RU1 [29] $end
$var wire 1 ~" RU1 [28] $end
$var wire 1 !# RU1 [27] $end
$var wire 1 "# RU1 [26] $end
$var wire 1 ## RU1 [25] $end
$var wire 1 $# RU1 [24] $end
$var wire 1 %# RU1 [23] $end
$var wire 1 &# RU1 [22] $end
$var wire 1 '# RU1 [21] $end
$var wire 1 (# RU1 [20] $end
$var wire 1 )# RU1 [19] $end
$var wire 1 *# RU1 [18] $end
$var wire 1 +# RU1 [17] $end
$var wire 1 ,# RU1 [16] $end
$var wire 1 -# RU1 [15] $end
$var wire 1 .# RU1 [14] $end
$var wire 1 /# RU1 [13] $end
$var wire 1 0# RU1 [12] $end
$var wire 1 1# RU1 [11] $end
$var wire 1 2# RU1 [10] $end
$var wire 1 3# RU1 [9] $end
$var wire 1 4# RU1 [8] $end
$var wire 1 5# RU1 [7] $end
$var wire 1 6# RU1 [6] $end
$var wire 1 7# RU1 [5] $end
$var wire 1 8# RU1 [4] $end
$var wire 1 9# RU1 [3] $end
$var wire 1 :# RU1 [2] $end
$var wire 1 ;# RU1 [1] $end
$var wire 1 <# RU1 [0] $end
$var wire 1 =# RU2 [31] $end
$var wire 1 ># RU2 [30] $end
$var wire 1 ?# RU2 [29] $end
$var wire 1 @# RU2 [28] $end
$var wire 1 A# RU2 [27] $end
$var wire 1 B# RU2 [26] $end
$var wire 1 C# RU2 [25] $end
$var wire 1 D# RU2 [24] $end
$var wire 1 E# RU2 [23] $end
$var wire 1 F# RU2 [22] $end
$var wire 1 G# RU2 [21] $end
$var wire 1 H# RU2 [20] $end
$var wire 1 I# RU2 [19] $end
$var wire 1 J# RU2 [18] $end
$var wire 1 K# RU2 [17] $end
$var wire 1 L# RU2 [16] $end
$var wire 1 M# RU2 [15] $end
$var wire 1 N# RU2 [14] $end
$var wire 1 O# RU2 [13] $end
$var wire 1 P# RU2 [12] $end
$var wire 1 Q# RU2 [11] $end
$var wire 1 R# RU2 [10] $end
$var wire 1 S# RU2 [9] $end
$var wire 1 T# RU2 [8] $end
$var wire 1 U# RU2 [7] $end
$var wire 1 V# RU2 [6] $end
$var wire 1 W# RU2 [5] $end
$var wire 1 X# RU2 [4] $end
$var wire 1 Y# RU2 [3] $end
$var wire 1 Z# RU2 [2] $end
$var wire 1 [# RU2 [1] $end
$var wire 1 \# RU2 [0] $end
$var integer 32 w% i $end
$upscope $end

$scope module IMM_Generator $end
$var wire 1 y! instruction [31] $end
$var wire 1 z! instruction [30] $end
$var wire 1 {! instruction [29] $end
$var wire 1 |! instruction [28] $end
$var wire 1 }! instruction [27] $end
$var wire 1 ~! instruction [26] $end
$var wire 1 !" instruction [25] $end
$var wire 1 "" instruction [24] $end
$var wire 1 #" instruction [23] $end
$var wire 1 $" instruction [22] $end
$var wire 1 %" instruction [21] $end
$var wire 1 &" instruction [20] $end
$var wire 1 '" instruction [19] $end
$var wire 1 (" instruction [18] $end
$var wire 1 )" instruction [17] $end
$var wire 1 *" instruction [16] $end
$var wire 1 +" instruction [15] $end
$var wire 1 ," instruction [14] $end
$var wire 1 -" instruction [13] $end
$var wire 1 ." instruction [12] $end
$var wire 1 /" instruction [11] $end
$var wire 1 0" instruction [10] $end
$var wire 1 1" instruction [9] $end
$var wire 1 2" instruction [8] $end
$var wire 1 3" instruction [7] $end
$var wire 1 4" instruction [6] $end
$var wire 1 5" instruction [5] $end
$var wire 1 6" instruction [4] $end
$var wire 1 7" instruction [3] $end
$var wire 1 8" instruction [2] $end
$var wire 1 9" instruction [1] $end
$var wire 1 :" instruction [0] $end
$var wire 1 ^# IMMSrc [2] $end
$var wire 1 _# IMMSrc [1] $end
$var wire 1 `# IMMSrc [0] $end
$var reg 32 x% Imm [31:0] $end
$upscope $end

$scope module Alu_A $end
$var wire 1 w address [31] $end
$var wire 1 x address [30] $end
$var wire 1 y address [29] $end
$var wire 1 z address [28] $end
$var wire 1 { address [27] $end
$var wire 1 | address [26] $end
$var wire 1 } address [25] $end
$var wire 1 ~ address [24] $end
$var wire 1 !! address [23] $end
$var wire 1 "! address [22] $end
$var wire 1 #! address [21] $end
$var wire 1 $! address [20] $end
$var wire 1 %! address [19] $end
$var wire 1 &! address [18] $end
$var wire 1 '! address [17] $end
$var wire 1 (! address [16] $end
$var wire 1 )! address [15] $end
$var wire 1 *! address [14] $end
$var wire 1 +! address [13] $end
$var wire 1 ,! address [12] $end
$var wire 1 -! address [11] $end
$var wire 1 .! address [10] $end
$var wire 1 /! address [9] $end
$var wire 1 0! address [8] $end
$var wire 1 1! address [7] $end
$var wire 1 2! address [6] $end
$var wire 1 3! address [5] $end
$var wire 1 4! address [4] $end
$var wire 1 5! address [3] $end
$var wire 1 6! address [2] $end
$var wire 1 7! address [1] $end
$var wire 1 8! address [0] $end
$var wire 1 {" RU1 [31] $end
$var wire 1 |" RU1 [30] $end
$var wire 1 }" RU1 [29] $end
$var wire 1 ~" RU1 [28] $end
$var wire 1 !# RU1 [27] $end
$var wire 1 "# RU1 [26] $end
$var wire 1 ## RU1 [25] $end
$var wire 1 $# RU1 [24] $end
$var wire 1 %# RU1 [23] $end
$var wire 1 &# RU1 [22] $end
$var wire 1 '# RU1 [21] $end
$var wire 1 (# RU1 [20] $end
$var wire 1 )# RU1 [19] $end
$var wire 1 *# RU1 [18] $end
$var wire 1 +# RU1 [17] $end
$var wire 1 ,# RU1 [16] $end
$var wire 1 -# RU1 [15] $end
$var wire 1 .# RU1 [14] $end
$var wire 1 /# RU1 [13] $end
$var wire 1 0# RU1 [12] $end
$var wire 1 1# RU1 [11] $end
$var wire 1 2# RU1 [10] $end
$var wire 1 3# RU1 [9] $end
$var wire 1 4# RU1 [8] $end
$var wire 1 5# RU1 [7] $end
$var wire 1 6# RU1 [6] $end
$var wire 1 7# RU1 [5] $end
$var wire 1 8# RU1 [4] $end
$var wire 1 9# RU1 [3] $end
$var wire 1 :# RU1 [2] $end
$var wire 1 ;# RU1 [1] $end
$var wire 1 <# RU1 [0] $end
$var wire 1 a# ALUASrcEN $end
$var wire 1 2$ Term_A [31] $end
$var wire 1 3$ Term_A [30] $end
$var wire 1 4$ Term_A [29] $end
$var wire 1 5$ Term_A [28] $end
$var wire 1 6$ Term_A [27] $end
$var wire 1 7$ Term_A [26] $end
$var wire 1 8$ Term_A [25] $end
$var wire 1 9$ Term_A [24] $end
$var wire 1 :$ Term_A [23] $end
$var wire 1 ;$ Term_A [22] $end
$var wire 1 <$ Term_A [21] $end
$var wire 1 =$ Term_A [20] $end
$var wire 1 >$ Term_A [19] $end
$var wire 1 ?$ Term_A [18] $end
$var wire 1 @$ Term_A [17] $end
$var wire 1 A$ Term_A [16] $end
$var wire 1 B$ Term_A [15] $end
$var wire 1 C$ Term_A [14] $end
$var wire 1 D$ Term_A [13] $end
$var wire 1 E$ Term_A [12] $end
$var wire 1 F$ Term_A [11] $end
$var wire 1 G$ Term_A [10] $end
$var wire 1 H$ Term_A [9] $end
$var wire 1 I$ Term_A [8] $end
$var wire 1 J$ Term_A [7] $end
$var wire 1 K$ Term_A [6] $end
$var wire 1 L$ Term_A [5] $end
$var wire 1 M$ Term_A [4] $end
$var wire 1 N$ Term_A [3] $end
$var wire 1 O$ Term_A [2] $end
$var wire 1 P$ Term_A [1] $end
$var wire 1 Q$ Term_A [0] $end
$upscope $end

$scope module Alu_B $end
$var wire 1 =# RU2 [31] $end
$var wire 1 ># RU2 [30] $end
$var wire 1 ?# RU2 [29] $end
$var wire 1 @# RU2 [28] $end
$var wire 1 A# RU2 [27] $end
$var wire 1 B# RU2 [26] $end
$var wire 1 C# RU2 [25] $end
$var wire 1 D# RU2 [24] $end
$var wire 1 E# RU2 [23] $end
$var wire 1 F# RU2 [22] $end
$var wire 1 G# RU2 [21] $end
$var wire 1 H# RU2 [20] $end
$var wire 1 I# RU2 [19] $end
$var wire 1 J# RU2 [18] $end
$var wire 1 K# RU2 [17] $end
$var wire 1 L# RU2 [16] $end
$var wire 1 M# RU2 [15] $end
$var wire 1 N# RU2 [14] $end
$var wire 1 O# RU2 [13] $end
$var wire 1 P# RU2 [12] $end
$var wire 1 Q# RU2 [11] $end
$var wire 1 R# RU2 [10] $end
$var wire 1 S# RU2 [9] $end
$var wire 1 T# RU2 [8] $end
$var wire 1 U# RU2 [7] $end
$var wire 1 V# RU2 [6] $end
$var wire 1 W# RU2 [5] $end
$var wire 1 X# RU2 [4] $end
$var wire 1 Y# RU2 [3] $end
$var wire 1 Z# RU2 [2] $end
$var wire 1 [# RU2 [1] $end
$var wire 1 \# RU2 [0] $end
$var wire 1 [" IMM [31] $end
$var wire 1 \" IMM [30] $end
$var wire 1 ]" IMM [29] $end
$var wire 1 ^" IMM [28] $end
$var wire 1 _" IMM [27] $end
$var wire 1 `" IMM [26] $end
$var wire 1 a" IMM [25] $end
$var wire 1 b" IMM [24] $end
$var wire 1 c" IMM [23] $end
$var wire 1 d" IMM [22] $end
$var wire 1 e" IMM [21] $end
$var wire 1 f" IMM [20] $end
$var wire 1 g" IMM [19] $end
$var wire 1 h" IMM [18] $end
$var wire 1 i" IMM [17] $end
$var wire 1 j" IMM [16] $end
$var wire 1 k" IMM [15] $end
$var wire 1 l" IMM [14] $end
$var wire 1 m" IMM [13] $end
$var wire 1 n" IMM [12] $end
$var wire 1 o" IMM [11] $end
$var wire 1 p" IMM [10] $end
$var wire 1 q" IMM [9] $end
$var wire 1 r" IMM [8] $end
$var wire 1 s" IMM [7] $end
$var wire 1 t" IMM [6] $end
$var wire 1 u" IMM [5] $end
$var wire 1 v" IMM [4] $end
$var wire 1 w" IMM [3] $end
$var wire 1 x" IMM [2] $end
$var wire 1 y" IMM [1] $end
$var wire 1 z" IMM [0] $end
$var wire 1 b# ALUBSrcEN $end
$var wire 1 R$ Term_B [31] $end
$var wire 1 S$ Term_B [30] $end
$var wire 1 T$ Term_B [29] $end
$var wire 1 U$ Term_B [28] $end
$var wire 1 V$ Term_B [27] $end
$var wire 1 W$ Term_B [26] $end
$var wire 1 X$ Term_B [25] $end
$var wire 1 Y$ Term_B [24] $end
$var wire 1 Z$ Term_B [23] $end
$var wire 1 [$ Term_B [22] $end
$var wire 1 \$ Term_B [21] $end
$var wire 1 ]$ Term_B [20] $end
$var wire 1 ^$ Term_B [19] $end
$var wire 1 _$ Term_B [18] $end
$var wire 1 `$ Term_B [17] $end
$var wire 1 a$ Term_B [16] $end
$var wire 1 b$ Term_B [15] $end
$var wire 1 c$ Term_B [14] $end
$var wire 1 d$ Term_B [13] $end
$var wire 1 e$ Term_B [12] $end
$var wire 1 f$ Term_B [11] $end
$var wire 1 g$ Term_B [10] $end
$var wire 1 h$ Term_B [9] $end
$var wire 1 i$ Term_B [8] $end
$var wire 1 j$ Term_B [7] $end
$var wire 1 k$ Term_B [6] $end
$var wire 1 l$ Term_B [5] $end
$var wire 1 m$ Term_B [4] $end
$var wire 1 n$ Term_B [3] $end
$var wire 1 o$ Term_B [2] $end
$var wire 1 p$ Term_B [1] $end
$var wire 1 q$ Term_B [0] $end
$upscope $end

$scope module ALU_Module $end
$var wire 1 2$ Term_A [31] $end
$var wire 1 3$ Term_A [30] $end
$var wire 1 4$ Term_A [29] $end
$var wire 1 5$ Term_A [28] $end
$var wire 1 6$ Term_A [27] $end
$var wire 1 7$ Term_A [26] $end
$var wire 1 8$ Term_A [25] $end
$var wire 1 9$ Term_A [24] $end
$var wire 1 :$ Term_A [23] $end
$var wire 1 ;$ Term_A [22] $end
$var wire 1 <$ Term_A [21] $end
$var wire 1 =$ Term_A [20] $end
$var wire 1 >$ Term_A [19] $end
$var wire 1 ?$ Term_A [18] $end
$var wire 1 @$ Term_A [17] $end
$var wire 1 A$ Term_A [16] $end
$var wire 1 B$ Term_A [15] $end
$var wire 1 C$ Term_A [14] $end
$var wire 1 D$ Term_A [13] $end
$var wire 1 E$ Term_A [12] $end
$var wire 1 F$ Term_A [11] $end
$var wire 1 G$ Term_A [10] $end
$var wire 1 H$ Term_A [9] $end
$var wire 1 I$ Term_A [8] $end
$var wire 1 J$ Term_A [7] $end
$var wire 1 K$ Term_A [6] $end
$var wire 1 L$ Term_A [5] $end
$var wire 1 M$ Term_A [4] $end
$var wire 1 N$ Term_A [3] $end
$var wire 1 O$ Term_A [2] $end
$var wire 1 P$ Term_A [1] $end
$var wire 1 Q$ Term_A [0] $end
$var wire 1 R$ Term_B [31] $end
$var wire 1 S$ Term_B [30] $end
$var wire 1 T$ Term_B [29] $end
$var wire 1 U$ Term_B [28] $end
$var wire 1 V$ Term_B [27] $end
$var wire 1 W$ Term_B [26] $end
$var wire 1 X$ Term_B [25] $end
$var wire 1 Y$ Term_B [24] $end
$var wire 1 Z$ Term_B [23] $end
$var wire 1 [$ Term_B [22] $end
$var wire 1 \$ Term_B [21] $end
$var wire 1 ]$ Term_B [20] $end
$var wire 1 ^$ Term_B [19] $end
$var wire 1 _$ Term_B [18] $end
$var wire 1 `$ Term_B [17] $end
$var wire 1 a$ Term_B [16] $end
$var wire 1 b$ Term_B [15] $end
$var wire 1 c$ Term_B [14] $end
$var wire 1 d$ Term_B [13] $end
$var wire 1 e$ Term_B [12] $end
$var wire 1 f$ Term_B [11] $end
$var wire 1 g$ Term_B [10] $end
$var wire 1 h$ Term_B [9] $end
$var wire 1 i$ Term_B [8] $end
$var wire 1 j$ Term_B [7] $end
$var wire 1 k$ Term_B [6] $end
$var wire 1 l$ Term_B [5] $end
$var wire 1 m$ Term_B [4] $end
$var wire 1 n$ Term_B [3] $end
$var wire 1 o$ Term_B [2] $end
$var wire 1 p$ Term_B [1] $end
$var wire 1 q$ Term_B [0] $end
$var wire 1 c# Alu_OP [3] $end
$var wire 1 d# Alu_OP [2] $end
$var wire 1 e# Alu_OP [1] $end
$var wire 1 f# Alu_OP [0] $end
$var reg 32 y% Alu_result [31:0] $end
$upscope $end

$scope module Branch_Unit $end
$var wire 1 {" RU1 [31] $end
$var wire 1 |" RU1 [30] $end
$var wire 1 }" RU1 [29] $end
$var wire 1 ~" RU1 [28] $end
$var wire 1 !# RU1 [27] $end
$var wire 1 "# RU1 [26] $end
$var wire 1 ## RU1 [25] $end
$var wire 1 $# RU1 [24] $end
$var wire 1 %# RU1 [23] $end
$var wire 1 &# RU1 [22] $end
$var wire 1 '# RU1 [21] $end
$var wire 1 (# RU1 [20] $end
$var wire 1 )# RU1 [19] $end
$var wire 1 *# RU1 [18] $end
$var wire 1 +# RU1 [17] $end
$var wire 1 ,# RU1 [16] $end
$var wire 1 -# RU1 [15] $end
$var wire 1 .# RU1 [14] $end
$var wire 1 /# RU1 [13] $end
$var wire 1 0# RU1 [12] $end
$var wire 1 1# RU1 [11] $end
$var wire 1 2# RU1 [10] $end
$var wire 1 3# RU1 [9] $end
$var wire 1 4# RU1 [8] $end
$var wire 1 5# RU1 [7] $end
$var wire 1 6# RU1 [6] $end
$var wire 1 7# RU1 [5] $end
$var wire 1 8# RU1 [4] $end
$var wire 1 9# RU1 [3] $end
$var wire 1 :# RU1 [2] $end
$var wire 1 ;# RU1 [1] $end
$var wire 1 <# RU1 [0] $end
$var wire 1 =# RU2 [31] $end
$var wire 1 ># RU2 [30] $end
$var wire 1 ?# RU2 [29] $end
$var wire 1 @# RU2 [28] $end
$var wire 1 A# RU2 [27] $end
$var wire 1 B# RU2 [26] $end
$var wire 1 C# RU2 [25] $end
$var wire 1 D# RU2 [24] $end
$var wire 1 E# RU2 [23] $end
$var wire 1 F# RU2 [22] $end
$var wire 1 G# RU2 [21] $end
$var wire 1 H# RU2 [20] $end
$var wire 1 I# RU2 [19] $end
$var wire 1 J# RU2 [18] $end
$var wire 1 K# RU2 [17] $end
$var wire 1 L# RU2 [16] $end
$var wire 1 M# RU2 [15] $end
$var wire 1 N# RU2 [14] $end
$var wire 1 O# RU2 [13] $end
$var wire 1 P# RU2 [12] $end
$var wire 1 Q# RU2 [11] $end
$var wire 1 R# RU2 [10] $end
$var wire 1 S# RU2 [9] $end
$var wire 1 T# RU2 [8] $end
$var wire 1 U# RU2 [7] $end
$var wire 1 V# RU2 [6] $end
$var wire 1 W# RU2 [5] $end
$var wire 1 X# RU2 [4] $end
$var wire 1 Y# RU2 [3] $end
$var wire 1 Z# RU2 [2] $end
$var wire 1 [# RU2 [1] $end
$var wire 1 \# RU2 [0] $end
$var wire 1 g# BrOP [2] $end
$var wire 1 h# BrOP [1] $end
$var wire 1 i# BrOP [0] $end
$var reg 1 z% BrEN $end
$upscope $end

$scope module Data_Memory $end
$var wire 1 q clk $end
$var wire 1 r rst $end
$var wire 1 p# address [31] $end
$var wire 1 q# address [30] $end
$var wire 1 r# address [29] $end
$var wire 1 s# address [28] $end
$var wire 1 t# address [27] $end
$var wire 1 u# address [26] $end
$var wire 1 v# address [25] $end
$var wire 1 w# address [24] $end
$var wire 1 x# address [23] $end
$var wire 1 y# address [22] $end
$var wire 1 z# address [21] $end
$var wire 1 {# address [20] $end
$var wire 1 |# address [19] $end
$var wire 1 }# address [18] $end
$var wire 1 ~# address [17] $end
$var wire 1 !$ address [16] $end
$var wire 1 "$ address [15] $end
$var wire 1 #$ address [14] $end
$var wire 1 $$ address [13] $end
$var wire 1 %$ address [12] $end
$var wire 1 &$ address [11] $end
$var wire 1 '$ address [10] $end
$var wire 1 ($ address [9] $end
$var wire 1 )$ address [8] $end
$var wire 1 *$ address [7] $end
$var wire 1 +$ address [6] $end
$var wire 1 ,$ address [5] $end
$var wire 1 -$ address [4] $end
$var wire 1 .$ address [3] $end
$var wire 1 /$ address [2] $end
$var wire 1 0$ address [1] $end
$var wire 1 1$ address [0] $end
$var wire 1 =# DataWR [31] $end
$var wire 1 ># DataWR [30] $end
$var wire 1 ?# DataWR [29] $end
$var wire 1 @# DataWR [28] $end
$var wire 1 A# DataWR [27] $end
$var wire 1 B# DataWR [26] $end
$var wire 1 C# DataWR [25] $end
$var wire 1 D# DataWR [24] $end
$var wire 1 E# DataWR [23] $end
$var wire 1 F# DataWR [22] $end
$var wire 1 G# DataWR [21] $end
$var wire 1 H# DataWR [20] $end
$var wire 1 I# DataWR [19] $end
$var wire 1 J# DataWR [18] $end
$var wire 1 K# DataWR [17] $end
$var wire 1 L# DataWR [16] $end
$var wire 1 M# DataWR [15] $end
$var wire 1 N# DataWR [14] $end
$var wire 1 O# DataWR [13] $end
$var wire 1 P# DataWR [12] $end
$var wire 1 Q# DataWR [11] $end
$var wire 1 R# DataWR [10] $end
$var wire 1 S# DataWR [9] $end
$var wire 1 T# DataWR [8] $end
$var wire 1 U# DataWR [7] $end
$var wire 1 V# DataWR [6] $end
$var wire 1 W# DataWR [5] $end
$var wire 1 X# DataWR [4] $end
$var wire 1 Y# DataWR [3] $end
$var wire 1 Z# DataWR [2] $end
$var wire 1 [# DataWR [1] $end
$var wire 1 \# DataWR [0] $end
$var wire 1 j# DMWR $end
$var wire 1 k# DMCtrl [2] $end
$var wire 1 l# DMCtrl [1] $end
$var wire 1 m# DMCtrl [0] $end
$var reg 32 {% DataRead [31:0] $end
$var integer 32 |% i $end
$upscope $end

$scope module Write_Back_Data $end
$var wire 1 Y! address_in [31] $end
$var wire 1 Z! address_in [30] $end
$var wire 1 [! address_in [29] $end
$var wire 1 \! address_in [28] $end
$var wire 1 ]! address_in [27] $end
$var wire 1 ^! address_in [26] $end
$var wire 1 _! address_in [25] $end
$var wire 1 `! address_in [24] $end
$var wire 1 a! address_in [23] $end
$var wire 1 b! address_in [22] $end
$var wire 1 c! address_in [21] $end
$var wire 1 d! address_in [20] $end
$var wire 1 e! address_in [19] $end
$var wire 1 f! address_in [18] $end
$var wire 1 g! address_in [17] $end
$var wire 1 h! address_in [16] $end
$var wire 1 i! address_in [15] $end
$var wire 1 j! address_in [14] $end
$var wire 1 k! address_in [13] $end
$var wire 1 l! address_in [12] $end
$var wire 1 m! address_in [11] $end
$var wire 1 n! address_in [10] $end
$var wire 1 o! address_in [9] $end
$var wire 1 p! address_in [8] $end
$var wire 1 q! address_in [7] $end
$var wire 1 r! address_in [6] $end
$var wire 1 s! address_in [5] $end
$var wire 1 t! address_in [4] $end
$var wire 1 u! address_in [3] $end
$var wire 1 v! address_in [2] $end
$var wire 1 w! address_in [1] $end
$var wire 1 x! address_in [0] $end
$var wire 1 s$ DataRd [31] $end
$var wire 1 t$ DataRd [30] $end
$var wire 1 u$ DataRd [29] $end
$var wire 1 v$ DataRd [28] $end
$var wire 1 w$ DataRd [27] $end
$var wire 1 x$ DataRd [26] $end
$var wire 1 y$ DataRd [25] $end
$var wire 1 z$ DataRd [24] $end
$var wire 1 {$ DataRd [23] $end
$var wire 1 |$ DataRd [22] $end
$var wire 1 }$ DataRd [21] $end
$var wire 1 ~$ DataRd [20] $end
$var wire 1 !% DataRd [19] $end
$var wire 1 "% DataRd [18] $end
$var wire 1 #% DataRd [17] $end
$var wire 1 $% DataRd [16] $end
$var wire 1 %% DataRd [15] $end
$var wire 1 &% DataRd [14] $end
$var wire 1 '% DataRd [13] $end
$var wire 1 (% DataRd [12] $end
$var wire 1 )% DataRd [11] $end
$var wire 1 *% DataRd [10] $end
$var wire 1 +% DataRd [9] $end
$var wire 1 ,% DataRd [8] $end
$var wire 1 -% DataRd [7] $end
$var wire 1 .% DataRd [6] $end
$var wire 1 /% DataRd [5] $end
$var wire 1 0% DataRd [4] $end
$var wire 1 1% DataRd [3] $end
$var wire 1 2% DataRd [2] $end
$var wire 1 3% DataRd [1] $end
$var wire 1 4% DataRd [0] $end
$var wire 1 p# Alu_result [31] $end
$var wire 1 q# Alu_result [30] $end
$var wire 1 r# Alu_result [29] $end
$var wire 1 s# Alu_result [28] $end
$var wire 1 t# Alu_result [27] $end
$var wire 1 u# Alu_result [26] $end
$var wire 1 v# Alu_result [25] $end
$var wire 1 w# Alu_result [24] $end
$var wire 1 x# Alu_result [23] $end
$var wire 1 y# Alu_result [22] $end
$var wire 1 z# Alu_result [21] $end
$var wire 1 {# Alu_result [20] $end
$var wire 1 |# Alu_result [19] $end
$var wire 1 }# Alu_result [18] $end
$var wire 1 ~# Alu_result [17] $end
$var wire 1 !$ Alu_result [16] $end
$var wire 1 "$ Alu_result [15] $end
$var wire 1 #$ Alu_result [14] $end
$var wire 1 $$ Alu_result [13] $end
$var wire 1 %$ Alu_result [12] $end
$var wire 1 &$ Alu_result [11] $end
$var wire 1 '$ Alu_result [10] $end
$var wire 1 ($ Alu_result [9] $end
$var wire 1 )$ Alu_result [8] $end
$var wire 1 *$ Alu_result [7] $end
$var wire 1 +$ Alu_result [6] $end
$var wire 1 ,$ Alu_result [5] $end
$var wire 1 -$ Alu_result [4] $end
$var wire 1 .$ Alu_result [3] $end
$var wire 1 /$ Alu_result [2] $end
$var wire 1 0$ Alu_result [1] $end
$var wire 1 1$ Alu_result [0] $end
$var wire 1 n# RUDataWrSrc [1] $end
$var wire 1 o# RUDataWrSrc [0] $end
$var reg 32 }% WriteBack [31:0] $end
$upscope $end

$scope module result5 $end
$var wire 1 i% hex_in [3] $end
$var wire 1 j% hex_in [2] $end
$var wire 1 k% hex_in [1] $end
$var wire 1 l% hex_in [0] $end
$var reg 7 ~% segments [6:0] $end
$upscope $end

$scope module result4 $end
$var wire 1 e% hex_in [3] $end
$var wire 1 f% hex_in [2] $end
$var wire 1 g% hex_in [1] $end
$var wire 1 h% hex_in [0] $end
$var reg 7 !& segments [6:0] $end
$upscope $end

$scope module result3 $end
$var wire 1 a% hex_in [3] $end
$var wire 1 b% hex_in [2] $end
$var wire 1 c% hex_in [1] $end
$var wire 1 d% hex_in [0] $end
$var reg 7 "& segments [6:0] $end
$upscope $end

$scope module result2 $end
$var wire 1 ]% hex_in [3] $end
$var wire 1 ^% hex_in [2] $end
$var wire 1 _% hex_in [1] $end
$var wire 1 `% hex_in [0] $end
$var reg 7 #& segments [6:0] $end
$upscope $end

$scope module result1 $end
$var wire 1 Y% hex_in [3] $end
$var wire 1 Z% hex_in [2] $end
$var wire 1 [% hex_in [1] $end
$var wire 1 \% hex_in [0] $end
$var reg 7 $& segments [6:0] $end
$upscope $end

$scope module result0 $end
$var wire 1 U% hex_in [3] $end
$var wire 1 V% hex_in [2] $end
$var wire 1 W% hex_in [1] $end
$var wire 1 X% hex_in [0] $end
$var reg 7 %& segments [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
x$
x%
x&
xm%
bx n%
xo%
xp%
bx q%
bx r%
xs%
bx t%
bx u%
bx v%
bx x%
bx y%
xz%
bx {%
bx }%
b1000000 ~%
b1000000 !&
b1000000 "&
b1000000 #&
b1000000 $&
b1000000 %&
bx w%
bx |%
0-
0,
0+
0*
0)
0(
1'
04
03
02
01
00
0/
1.
0;
0:
09
08
07
06
15
0B
0A
0@
0?
0>
0=
1<
0I
0H
0G
0F
0E
0D
1C
0P
0O
0N
0M
0L
0K
1J
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
xx!
xw!
xv!
xu!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x{!
xz!
xy!
xA"
x@"
x?"
x>"
x="
x<"
x;"
xD"
xC"
xB"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xP"
xO"
xN"
xM"
xL"
xU"
xT"
xS"
xR"
xQ"
xZ"
xY"
xX"
xW"
xV"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x]#
x`#
x_#
x^#
xa#
xb#
xf#
xe#
xd#
xc#
xi#
xh#
xg#
xj#
xm#
xl#
xk#
xo#
xn#
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xr$
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
0X%
0W%
0V%
0U%
0\%
0[%
0Z%
0Y%
0`%
0_%
0^%
0]%
0d%
0c%
0b%
0a%
0h%
0g%
0f%
0e%
0l%
0k%
0j%
0i%
0q
0r
1s
xt
xu
xv
$end
#20000
1!
1q
b0 w%
b1 w%
b10 w%
b11 w%
b100 w%
b101 w%
b110 w%
b111 w%
b1000 w%
b1001 w%
b1010 w%
b1011 w%
b1100 w%
b1101 w%
b1110 w%
b1111 w%
b10000 w%
b10001 w%
b10010 w%
b10011 w%
b10100 w%
b10101 w%
b10110 w%
b10111 w%
b11000 w%
b11001 w%
b11010 w%
b11011 w%
b11100 w%
b11101 w%
b11110 w%
b11111 w%
b100000 w%
b0 |%
b1 |%
b10 |%
b11 |%
b100 |%
b101 |%
b110 |%
b111 |%
b1000 |%
b1001 |%
b1010 |%
b1011 |%
b1100 |%
b1101 |%
b1110 |%
b1111 |%
b10000 |%
b10001 |%
b10010 |%
b10011 |%
b10100 |%
b10101 |%
b10110 |%
b10111 |%
b11000 |%
b11001 |%
b11010 |%
b11011 |%
b11100 |%
b11101 |%
b11110 |%
b11111 |%
b100000 |%
b100001 |%
b100010 |%
b100011 |%
b100100 |%
b100101 |%
b100110 |%
b100111 |%
b101000 |%
b101001 |%
b101010 |%
b101011 |%
b101100 |%
b101101 |%
b101110 |%
b101111 |%
b110000 |%
b110001 |%
b110010 |%
b110011 |%
b110100 |%
b110101 |%
b110110 |%
b110111 |%
b111000 |%
b111001 |%
b111010 |%
b111011 |%
b111100 |%
b111101 |%
b111110 |%
b111111 |%
b1000000 |%
b1000001 |%
b1000010 |%
b1000011 |%
b1000100 |%
b1000101 |%
b1000110 |%
b1000111 |%
b1001000 |%
b1001001 |%
b1001010 |%
b1001011 |%
b1001100 |%
b1001101 |%
b1001110 |%
b1001111 |%
b1010000 |%
b1010001 |%
b1010010 |%
b1010011 |%
b1010100 |%
b1010101 |%
b1010110 |%
b1010111 |%
b1011000 |%
b1011001 |%
b1011010 |%
b1011011 |%
b1011100 |%
b1011101 |%
b1011110 |%
b1011111 |%
b1100000 |%
b1100001 |%
b1100010 |%
b1100011 |%
b1100100 |%
b0 v%
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
1:"
19"
18"
07"
16"
15"
04"
13"
02"
01"
00"
0/"
1."
0-"
1,"
0+"
0*"
0)"
1("
0'"
1&"
1%"
0$"
0#"
0""
1!"
0~!
0}!
1|!
0{!
0z!
0y!
0x!
0w!
1v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
1U"
1T"
0S"
0R"
0Q"
0P"
0O"
0N"
1M"
0L"
1Z"
0Y"
0X"
0W"
0V"
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
1K"
0J"
0I"
1H"
0G"
0F"
0E"
1D"
0C"
1B"
1A"
1@"
1?"
0>"
1="
1<"
0;"
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
b0 y%
0m%
b0 n%
0o%
0p%
b0 q%
b0 r%
0s%
b0 t%
b0 u%
1m%
1p%
b1010 q%
b11 n%
0z%
b0 }%
b0 x%
1]#
0a#
1b#
0r$
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
0X!
0W!
1V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
0j#
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0o#
0n#
0m#
0l#
0k#
0i#
0h#
0g#
0f#
1e#
0d#
1c#
1`#
1_#
0^#
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
b10010001101000101000000000000 x%
b0 {%
1n"
1l"
1h"
1f"
1e"
1a"
1^"
1e$
1c$
1_$
1]$
1\$
1X$
1U$
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
b10010001101000101000000000000 y%
1%$
1#$
1}#
1{#
1z#
1v#
1s#
b10010001101000101000000000000 }%
1H%
1F%
1B%
1@%
1?%
1;%
18%
#25000
1"
0#
1$
1r
0s
1t
1d
1b
1^
1\
1[
1W
1T
1l%
1k%
1f%
1d%
1b%
b10010 "&
b11001 !&
b110000 ~%
1L
1K
0J
1I
1F
1E
0C
1A
1>
0<
#30000
0$
1%
0t
1u
0d
0b
0^
0\
0[
0W
0T
0l%
0k%
0f%
0d%
0b%
b1000000 "&
b1000000 !&
b1000000 ~%
0L
0K
1J
0I
0F
0E
1C
0A
0>
1<
#35000
0%
1&
0u
1v
1p
1o
1n
1l
1k
1i
1d
1b
1^
1\
1[
1W
1T
1l%
1k%
1f%
1d%
1b%
1\%
1[%
1Y%
1X%
1W%
1V%
b1111000 %&
b11 $&
b10010 "&
b11001 !&
b110000 ~%
1L
1K
0J
1I
1F
1E
0C
1A
1>
0<
14
13
0.
1*
1)
1(
#40000
0!
1#
0&
1s
0v
0p
0o
0n
0l
0k
0i
0d
0b
0^
0\
0[
0W
0T
0q
0l%
0k%
0f%
0d%
0b%
0\%
0[%
0Y%
0X%
0W%
0V%
b1000000 %&
b1000000 $&
b1000000 "&
b1000000 !&
b1000000 ~%
0L
0K
1J
0I
0F
0E
1C
0A
0>
1<
04
03
1.
0*
0)
0(
#45000
0#
1$
0s
1t
1d
1b
1^
1\
1[
1W
1T
1l%
1k%
1f%
1d%
1b%
b10010 "&
b11001 !&
b110000 ~%
1L
1K
0J
1I
1F
1E
0C
1A
1>
0<
#50000
0$
1%
0t
1u
0d
0b
0^
0\
0[
0W
0T
0l%
0k%
0f%
0d%
0b%
b1000000 "&
b1000000 !&
b1000000 ~%
0L
0K
1J
0I
0F
0E
1C
0A
0>
1<
#55000
0%
1&
0u
1v
1p
1o
1n
1l
1k
1i
1d
1b
1^
1\
1[
1W
1T
1l%
1k%
1f%
1d%
1b%
1\%
1[%
1Y%
1X%
1W%
1V%
b1111000 %&
b11 $&
b10010 "&
b11001 !&
b110000 ~%
1L
1K
0J
1I
1F
1E
0C
1A
1>
0<
14
13
0.
1*
1)
1(
#60000
1!
1#
0&
1s
0v
0p
0o
0n
0l
0k
0i
0d
0b
0^
0\
0[
0W
0T
1q
0l%
0k%
0f%
0d%
0b%
0\%
0[%
0Y%
0X%
0W%
0V%
b1000000 %&
b1000000 $&
b1000000 "&
b1000000 !&
b1000000 ~%
0L
0K
1J
0I
0F
0E
1C
0A
0>
1<
04
03
1.
0*
0)
0(
b100 v%
16!
1n
1V%
0v!
1u!
08"
05"
0."
0,"
1+"
0("
0&"
0%"
1#"
1""
1~!
0|!
1{!
1z!
0U"
0T"
1R"
1Q"
1P"
0M"
0V!
1U!
10#
1.#
1*#
1(#
1'#
1##
1~"
1J"
0H"
1G"
1F"
0D"
0B"
0?"
0<"
1E$
1C$
1?$
1=$
1<$
18$
15$
0m%
b0 n%
0p%
b0 q%
1m%
1p%
b1100111100000001000000000000000 x%
b11001 %&
1-
1*
1)
0'
0n"
0l"
1k"
0h"
0f"
0e"
1c"
1b"
1`"
0^"
1]"
1\"
0e$
0c$
1b$
0_$
0]$
0\$
1Z$
1Y$
1W$
0U$
1T$
1S$
0e#
0c#
0`#
0_#
b11001111000 x%
b1111001101101001101000000000000 y%
1w"
1v"
1u"
1t"
1q"
1p"
0k"
0c"
0b"
0a"
0`"
0]"
0\"
1n$
1m$
1l$
1k$
1h$
1g$
0b$
0Z$
0Y$
0X$
0W$
0T$
0S$
1"$
1x#
1w#
0v#
1t#
1r#
1q#
b1111001101101001101000000000000 }%
b10010001101000101011001111000 y%
1E%
1=%
1<%
0;%
19%
17%
16%
1.$
1-$
1,$
1+$
1($
1'$
0"$
0x#
0w#
1v#
0t#
0r#
0q#
bx {%
b10010001101000101011001111000 }%
1Q%
1P%
1O%
1N%
1K%
1J%
0E%
0=%
0<%
1;%
09%
07%
06%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
#65000
0#
1$
0s
1t
0n
1m
1l
1k
1j
1g
1f
1d
1b
1^
1\
1[
1W
1T
1l%
1k%
1f%
1d%
1b%
1_%
1^%
1\%
1[%
1Z%
0V%
1U%
b0 %&
b1111000 $&
b10 #&
b10010 "&
b11001 !&
b110000 ~%
1L
1K
0J
1I
1F
1E
0C
1A
1>
0<
1:
05
11
10
1/
0-
0*
0)
#70000
0$
1%
0t
1u
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
b1111111 %&
b1111111 $&
b1111111 #&
b1111111 "&
b1111111 !&
b1111111 ~%
1P
1O
1N
1M
1J
1H
1G
1D
1C
1B
1@
1?
1=
1<
1;
19
18
17
16
15
14
13
12
1-
1,
1+
1*
1)
1(
1'
#75000
0%
1&
0u
1v
1p
1o
0n
0m
1l
0k
0j
1i
0h
0g
0f
0e
0d
0c
0b
1a
0`
0_
0^
0]
0\
0[
0Z
1Y
1X
1W
1V
0U
0T
1S
1R
0Q
0l%
0k%
0j%
1i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
1a%
0`%
0_%
0^%
0]%
1\%
0[%
0Z%
1Y%
1X%
1W%
0V%
0U%
b110000 %&
b10000 $&
b1000000 #&
b0 "&
b1000000 !&
b0 ~%
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
04
03
02
01
0/
0.
0-
0,
0+
0*
0'
#80000
0!
1#
0&
1s
0v
0p
0o
1n
0l
0i
0a
0Y
0X
0W
0V
0S
0R
0q
0i%
0a%
0\%
0Y%
0X%
0W%
1V%
b11001 %&
b1000000 $&
b1000000 "&
b1000000 ~%
1J
1<
00
1.
1-
1*
0(
#100000
1!
1q
b1000 v%
06!
15!
0n
1m
0V%
1U%
1v!
06"
15"
03"
1-"
0+"
1&"
0#"
0""
0!"
0~!
0{!
0z!
19#
18#
17#
16#
13#
12#
1U"
0R"
0Q"
0P"
0Z"
1V!
09#
08#
07#
06#
03#
02#
00#
0.#
0*#
0(#
0'#
0##
0~"
1Y#
1X#
1W#
1V#
1S#
1R#
1P#
1N#
1J#
1H#
1G#
1C#
1@#
1N$
1M$
1L$
1K$
1H$
1G$
0K"
0J"
0G"
0F"
1C"
0="
1<"
0N$
0M$
0L$
0K$
0H$
0G$
0E$
0C$
0?$
0=$
0<$
08$
05$
0m%
0p%
1p%
b1 n%
1s%
b10 t%
b11001111000 y%
b1 x%
b0 %&
0]#
0-
0*
0)
1z"
0w"
0v"
0u"
0t"
0q"
0p"
1j#
1q$
0n$
0m$
0l$
0k$
0h$
0g$
0%$
0#$
0}#
0{#
0z#
0v#
0s#
1l#
1`#
b0 x%
b11001111000 }%
b1 y%
0H%
0F%
0B%
0@%
0?%
0;%
08%
0z"
0q$
11$
0.$
0-$
0,$
0+$
0($
0'$
b1 }%
b0 y%
1T%
0Q%
0P%
0O%
0N%
0K%
0J%
01$
b0 }%
0T%
#120000
0!
0q
#140000
1!
1q
b1100 v%
16!
1n
1V%
0v!
0u!
1t!
11"
1."
0-"
1+"
1P"
1X"
0V!
0U!
1T!
19#
18#
17#
16#
13#
12#
10#
1.#
1*#
1(#
1'#
1##
1~"
1D"
0C"
1N$
1M$
1L$
1K$
1H$
1G$
1E$
1C$
1?$
1=$
1<$
18$
15$
b10010001101000101011001111000 y%
b0 n%
0p%
0s%
b0 t%
1p%
b1 n%
1s%
b1 t%
b100 x%
b1000110 %&
1,
1+
1'
1x"
1o$
1m#
0l#
1.$
1-$
1,$
1+$
1($
1'$
1%$
1#$
1}#
1{#
1z#
1v#
1s#
b10010001101000101011001111000 }%
b10010001101000101011001111100 y%
1Q%
1P%
1O%
1N%
1K%
1J%
1H%
1F%
1B%
1@%
1?%
1;%
18%
1/$
b10010001101000101011001111100 }%
1R%
#160000
0!
0q
#180000
1!
1q
b10000 v%
06!
05!
14!
0n
0m
1l
1\%
0V%
0U%
1v!
01"
10"
0."
0X"
1W"
1V!
0D"
b0 n%
0p%
0s%
b0 t%
1p%
b1 n%
1s%
b1000 x%
b1000000 %&
b1111001 $&
14
11
10
1/
0,
0+
0x"
1w"
0o$
1n$
0m#
b10010001101000101011010000000 y%
0/$
0.$
0-$
0,$
0+$
1*$
b10010001101000101011010000000 }%
0R%
0Q%
0P%
0O%
0N%
1M%
#200000
0!
0q
#220000
1!
1q
b10100 v%
16!
1n
1V%
0v!
1u!
05"
12"
00"
1-"
0+"
0&"
0U"
0P"
1Y"
0W"
0V!
1U!
09#
08#
07#
06#
03#
02#
00#
0.#
0*#
0(#
0'#
0##
0~"
0Y#
0X#
0W#
0V#
0S#
0R#
0P#
0N#
0J#
0H#
0G#
0C#
0@#
1C"
0<"
0N$
0M$
0L$
0K$
0H$
0G$
0E$
0C$
0?$
0=$
0<$
08$
05$
b1000 y%
b0 n%
0p%
0s%
1m%
b1 u%
1p%
b10 t%
b10 x%
b11001 %&
1]#
1-
1*
1)
0'
1y"
0w"
0j#
1p$
0n$
1l#
1o#
0`#
1.$
0*$
0($
0'$
0%$
0#$
0}#
0{#
0z#
0v#
0s#
b0 x%
bx }%
b10 y%
b0 {%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
0y"
0p$
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
10$
0.$
b10010001101000101011001111000 {%
b0 }%
b0 y%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
00$
11%
10%
1/%
1.%
1+%
1*%
1(%
1&%
1"%
1~$
1}$
1y$
1v$
b10010001101000101011001111000 }%
1Q%
1P%
1O%
1N%
1K%
1J%
1H%
1F%
1B%
1@%
1?%
1;%
18%
#240000
0!
0q
#260000
1!
1q
b11000 v%
06!
15!
0n
1m
0V%
1U%
1v!
13"
1."
0-"
1Z"
1V!
1D"
0C"
0m%
0p%
b0 t%
b0 u%
1m%
b1 u%
1p%
b1 t%
b0 %&
0-
0*
0)
1m#
0l#
b101011001111000 {%
0"%
0~$
0}$
0y$
0v$
b101011001111000 }%
0B%
0@%
0?%
0;%
08%
#280000
0!
0q
#300000
1!
1q
b11100 v%
16!
1n
1V%
0v!
0u!
0t!
1s!
03"
02"
11"
0."
0Z"
0Y"
1X"
0V!
0U!
0T!
1S!
0D"
0m%
0p%
b0 t%
b0 u%
1m%
b1 u%
1p%
b1000110 %&
1,
1+
1'
0m#
b1111000 {%
0+%
0*%
0(%
0&%
b1111000 }%
0K%
0J%
0H%
0F%
#320000
0!
0q
#340000
1!
1q
b100000 v%
06!
05!
04!
13!
0n
0m
0l
1k
0\%
1[%
0V%
0U%
1v!
16"
13"
1&"
1%"
1$"
1#"
1""
1!"
1~!
1}!
1|!
1{!
1z!
1y!
1U"
1T"
1S"
1R"
1Q"
1Z"
1V!
1K"
1J"
1I"
1H"
1G"
1F"
1E"
1="
0m%
0p%
b0 u%
1m%
1p%
b11111111111111111111111111111111 x%
b1000000 %&
b100100 $&
04
12
01
00
0.
0,
0+
1z"
1y"
1x"
1w"
1v"
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1n"
1m"
1l"
1k"
1j"
1i"
1h"
1g"
1f"
1e"
1d"
1c"
1b"
1a"
1`"
1_"
1^"
1]"
1\"
1["
1q$
1p$
1o$
1n$
1m$
1l$
1k$
1j$
1i$
1h$
1g$
1f$
1e$
1d$
1c$
1b$
1a$
1`$
1_$
1^$
1]$
1\$
1[$
1Z$
1Y$
1X$
1W$
1V$
1U$
1T$
1S$
1R$
0o#
b0 }%
b11111111111111111111111111111111 y%
0Q%
0P%
0O%
0N%
11$
10$
1/$
1.$
1-$
1,$
1+$
1*$
1)$
1($
1'$
1&$
1%$
1$$
1#$
1"$
1!$
1~#
1}#
1|#
1{#
1z#
1y#
1x#
1w#
1v#
1u#
1t#
1s#
1r#
1q#
1p#
bx {%
b11111111111111111111111111111111 }%
1T%
1S%
1R%
1Q%
1P%
1O%
1N%
1M%
1L%
1K%
1J%
1I%
1H%
1G%
1F%
1E%
1D%
1C%
1B%
1A%
1@%
1?%
1>%
1=%
1<%
1;%
1:%
19%
18%
17%
16%
15%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
#360000
0!
0q
#380000
1!
1q
b100100 v%
16!
1n
1V%
0v!
1u!
06"
15"
03"
10"
1-"
0%"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0T"
0R"
0Q"
0Z"
1W"
0V!
1U!
1\#
1[#
1Z#
1Y#
1X#
1W#
1V#
1U#
1T#
1S#
1R#
1Q#
1P#
1O#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
1B#
1A#
1@#
1?#
1>#
1=#
0K"
0J"
0I"
0H"
0G"
0F"
0E"
1C"
0="
1<"
0m%
0p%
1p%
b1 n%
1s%
b10 t%
b101 x%
b11001 %&
0]#
1-
1*
1)
0'
0y"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
1j#
0p$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
1l#
1`#
b1100 x%
b101 y%
0z"
1w"
0q$
1n$
00$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
b101 }%
b1100 y%
0S%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
01$
1.$
b1100 }%
0T%
1Q%
#400000
0!
0q
#420000
1!
1q
b101000 v%
06!
15!
0n
1m
0V%
1U%
1v!
05"
12"
00"
0-"
0&"
1#"
0U"
1R"
1Y"
0W"
1V!
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0C"
0<"
b0 n%
0p%
0s%
b0 t%
1m%
b1 u%
1p%
b110 x%
b0 %&
1]#
0-
0*
0)
1y"
0w"
0j#
1p$
0n$
1o#
0l#
0`#
b1100 x%
bx }%
b110 y%
b11111111111111111111111111111111 {%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
0y"
1w"
0p$
1n$
14%
13%
12%
11%
10%
1/%
1.%
1-%
1,%
1+%
1*%
1)%
1(%
1'%
1&%
1%%
1$%
1#%
1"%
1!%
1~$
1}$
1|$
1{$
1z$
1y$
1x$
1w$
1v$
1u$
1t$
1s$
10$
0.$
b0 {%
b11111111111111111111111111111111 }%
b1100 y%
1T%
1S%
1R%
1Q%
1P%
1O%
1N%
1M%
1L%
1K%
1J%
1I%
1H%
1G%
1F%
1E%
1D%
1C%
1B%
1A%
1@%
1?%
1>%
1=%
1<%
1;%
1:%
19%
18%
17%
16%
15%
00$
1.$
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
b11111111111111111111111111111111 {%
b0 }%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
14%
13%
12%
11%
10%
1/%
1.%
1-%
1,%
1+%
1*%
1)%
1(%
1'%
1&%
1%%
1$%
1#%
1"%
1!%
1~$
1}$
1|$
1{$
1z$
1y$
1x$
1w$
1v$
1u$
1t$
1s$
b11111111111111111111111111111111 }%
1T%
1S%
1R%
1Q%
1P%
1O%
1N%
1M%
1L%
1K%
1J%
1I%
1H%
1G%
1F%
1E%
1D%
1C%
1B%
1A%
1@%
1?%
1>%
1=%
1<%
1;%
1:%
19%
18%
17%
16%
15%
#440000
0!
0q
#460000
1!
1q
b101100 v%
16!
1n
1V%
0v!
0u!
1t!
13"
1,"
1Z"
0V!
0U!
1T!
1B"
0m%
0p%
b0 u%
1m%
b1 u%
1p%
b100 t%
b1000110 %&
1,
1+
1'
1k#
b11111111 {%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
b11111111 }%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
#480000
0!
0q
#500000
1!
1q
b110000 v%
06!
05!
14!
0n
0m
1l
1\%
0V%
0U%
1v!
03"
02"
01"
10"
1."
0,"
0Z"
0Y"
0X"
1W"
1V!
1D"
0B"
0m%
0p%
b0 t%
b0 u%
1m%
b1 u%
1p%
b1 t%
b1000000 %&
b110000 $&
02
10
0,
0+
1m#
0k#
b11111111111111111111111111111111 {%
1,%
1+%
1*%
1)%
1(%
1'%
1&%
1%%
1$%
1#%
1"%
1!%
1~$
1}$
1|$
1{$
1z$
1y$
1x$
1w$
1v$
1u$
1t$
1s$
b11111111111111111111111111111111 }%
1L%
1K%
1J%
1I%
1H%
1G%
1F%
1E%
1D%
1C%
1B%
1A%
1@%
1?%
1>%
1=%
1<%
1;%
1:%
19%
18%
17%
16%
15%
#520000
0!
0q
#540000
1!
1q
b110100 v%
16!
1n
1V%
0v!
1u!
13"
1,"
1Z"
0V!
1U!
1B"
0m%
0p%
b0 t%
b0 u%
1m%
b1 u%
1p%
b101 t%
b11001 %&
1-
1*
1)
0'
1k#
b1111111111111111 {%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
b1111111111111111 }%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
#560000
0!
0q
#580000
1!
1q
b111000 v%
06!
15!
0n
1m
0V%
1U%
1v!
16"
12"
11"
1/"
0."
0,"
1&"
1%"
0$"
0#"
1!"
1~!
1U"
1T"
0S"
0R"
1Y"
1X"
1V"
1V!
1Y#
1X#
1W#
1V#
1S#
1R#
1P#
1N#
1K"
1J"
0D"
0B"
1="
0m%
0p%
b0 t%
b0 u%
1m%
1p%
b1100011 x%
b0 %&
0-
0*
0)
1z"
1y"
0x"
0w"
1u"
1t"
1q$
1p$
0o$
0n$
1l$
1k$
0o#
0m#
0k#
b11111111111111111111111111111111 {%
b1100 }%
b1100011 y%
0T%
0S%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
11$
10$
0/$
0.$
1,$
1+$
1$%
1#%
1"%
1!%
1~$
1}$
1|$
1{$
1z$
1y$
1x$
1w$
1v$
1u$
1t$
1s$
b0 {%
b1100011 }%
1T%
1S%
0R%
0Q%
1O%
1N%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
