#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '+vc' '-sverilog' '-race=all' '-ignore' 'unique_checks' '-full64' '-timescale=1ns/1ps' '-CC' '-I/eda/synopsys/2020-21/RHELx86/VCS_2020.12/vcs/R-2020.12/include -O3 -march=native' '-LDFLAGS' '-Wl,--no-as-needed' '../../rtl/fpnew/src/fpnew_pkg.sv' '../../rtl/include/apu_core_package.sv' '../../rtl/include/riscv_defines.sv' '../../rtl/include/riscv_tracer_defines.sv' '../../rtl/include/../../tb/tb_riscv/include/perturbation_defines.sv' '../../rtl/riscv_if_stage.sv' '../../rtl/riscv_hwloop_controller.sv' '../../rtl/riscv_tracer.sv' '../../rtl/riscv_prefetch_buffer.sv' '../../rtl/riscv_decoder.sv' '../../rtl/cluster_clock_gating.sv' '../../rtl/riscv_register_file.sv' '../../rtl/riscv_load_store_unit.sv' '../../rtl/riscv_id_stage.sv' '../../rtl/riscv_core.sv' '../../rtl/riscv_compressed_decoder.sv' '../../rtl/riscv_fetch_fifo.sv' '../../rtl/riscv_alu_div.sv' '../../rtl/riscv_prefetch_L0_buffer.sv' '../../rtl/riscv_cs_registers.sv' '../../rtl/riscv_hwloop_regs.sv' '../../rtl/riscv_mult.sv' '../../rtl/cv32e40p_sim_clock_gate.sv' '../../rtl/register_file_test_wrap.sv' '../../rtl/riscv_L0_buffer.sv' '../../rtl/riscv_int_controller.sv' '../../rtl/riscv_ex_stage.sv' '../../rtl/riscv_alu_basic.sv' '../../rtl/riscv_pmp.sv' '../../rtl/riscv_apu_disp.sv' '../../rtl/riscv_alu.sv' '../../rtl/riscv_controller.sv' '../../tb/tb_riscv/riscv_random_stall.sv' '../../tb/tb_riscv/riscv_random_interrupt_generator.sv' 'riscv_wrapper.sv' 'tb_top.sv' 'dp_ram_logic.sv' 'amo_shim.sv' 'mm_ram.sv' '+incdir+../../rtl/include' 2>&1
