--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -u 30 -v 30 -fastpaths
-tsi ../doc/spi2wishbone.tsi -o ../doc/spi2wishbone.twr spi2wishbone.ncd
spi2wishbone.pcf

Design file:              spi2wishbone.ncd
Physical constraint file: spi2wishbone.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report, limited to 30 items per constraint
                          unconstrained path report, limited to 30 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_WB = PERIOD TIMEGRP "wb_clk_grp" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 109 paths analyzed, 109 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.788ns.
--------------------------------------------------------------------------------
Slack (setup path):     4.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.271 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y16.CE      net (fanout=8)        2.174   wb_shim_inst/_n0032_inv
    SLICE_X11Y16.CLK     Tceck                 0.340   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_14
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (0.936ns logic, 2.787ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.271 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y16.CE      net (fanout=8)        2.174   wb_shim_inst/_n0032_inv
    SLICE_X11Y16.CLK     Tceck                 0.324   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_13
    -------------------------------------------------  ---------------------------
    Total                                      3.707ns (0.920ns logic, 2.787ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.271 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y16.CE      net (fanout=8)        2.174   wb_shim_inst/_n0032_inv
    SLICE_X11Y16.CLK     Tceck                 0.316   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_15
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (0.912ns logic, 2.787ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.678ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.271 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y16.CE      net (fanout=8)        2.174   wb_shim_inst/_n0032_inv
    SLICE_X11Y16.CLK     Tceck                 0.295   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_12
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (0.891ns logic, 2.787ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.936ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.288 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y16.CE       net (fanout=8)        1.396   wb_shim_inst/_n0032_inv
    SLICE_X0Y16.CLK      Tceck                 0.331   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_16
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (0.927ns logic, 2.009ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.902ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.261 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y25.CE      net (fanout=8)        1.353   wb_shim_inst/_n0032_inv
    SLICE_X11Y25.CLK     Tceck                 0.340   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_10
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (0.936ns logic, 1.966ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.886ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.261 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y25.CE      net (fanout=8)        1.353   wb_shim_inst/_n0032_inv
    SLICE_X11Y25.CLK     Tceck                 0.324   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_9
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (0.920ns logic, 1.966ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.878ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.261 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y25.CE      net (fanout=8)        1.353   wb_shim_inst/_n0032_inv
    SLICE_X11Y25.CLK     Tceck                 0.316   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_11
    -------------------------------------------------  ---------------------------
    Total                                      2.878ns (0.912ns logic, 1.966ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.900ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.288 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y16.CE       net (fanout=8)        1.396   wb_shim_inst/_n0032_inv
    SLICE_X0Y16.CLK      Tceck                 0.295   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_18
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (0.891ns logic, 2.009ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.896ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.288 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y16.CE       net (fanout=8)        1.396   wb_shim_inst/_n0032_inv
    SLICE_X0Y16.CLK      Tceck                 0.291   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_19
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.887ns logic, 2.009ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.857ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.261 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y25.CE      net (fanout=8)        1.353   wb_shim_inst/_n0032_inv
    SLICE_X11Y25.CLK     Tceck                 0.295   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_8
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (0.891ns logic, 1.966ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.881ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.288 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y16.CE       net (fanout=8)        1.396   wb_shim_inst/_n0032_inv
    SLICE_X0Y16.CLK      Tceck                 0.276   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_17
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (0.872ns logic, 2.009ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.695ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.282 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y20.CE       net (fanout=8)        1.155   wb_shim_inst/_n0032_inv
    SLICE_X0Y20.CLK      Tceck                 0.331   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_20
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (0.927ns logic, 1.768ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.659ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.282 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y20.CE       net (fanout=8)        1.155   wb_shim_inst/_n0032_inv
    SLICE_X0Y20.CLK      Tceck                 0.295   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_22
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.891ns logic, 1.768ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.655ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.282 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y20.CE       net (fanout=8)        1.155   wb_shim_inst/_n0032_inv
    SLICE_X0Y20.CLK      Tceck                 0.291   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_23
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (0.887ns logic, 1.768ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.271 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y31.CE      net (fanout=8)        1.090   wb_shim_inst/_n0032_inv
    SLICE_X11Y31.CLK     Tceck                 0.340   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_2
    -------------------------------------------------  ---------------------------
    Total                                      2.639ns (0.936ns logic, 1.703ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.640ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.282 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y20.CE       net (fanout=8)        1.155   wb_shim_inst/_n0032_inv
    SLICE_X0Y20.CLK      Tceck                 0.276   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_21
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (0.872ns logic, 1.768ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.623ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.271 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y31.CE      net (fanout=8)        1.090   wb_shim_inst/_n0032_inv
    SLICE_X11Y31.CLK     Tceck                 0.324   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_1
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (0.920ns logic, 1.703ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.615ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.271 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y31.CE      net (fanout=8)        1.090   wb_shim_inst/_n0032_inv
    SLICE_X11Y31.CLK     Tceck                 0.316   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_3
    -------------------------------------------------  ---------------------------
    Total                                      2.615ns (0.912ns logic, 1.703ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.594ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.271 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y31.CE      net (fanout=8)        1.090   wb_shim_inst/_n0032_inv
    SLICE_X11Y31.CLK     Tceck                 0.295   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_0
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (0.891ns logic, 1.703ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.429ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.270 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X10Y30.CE      net (fanout=8)        0.885   wb_shim_inst/_n0032_inv
    SLICE_X10Y30.CLK     Tceck                 0.335   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_4
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.931ns logic, 1.498ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.409ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.270 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X10Y30.CE      net (fanout=8)        0.885   wb_shim_inst/_n0032_inv
    SLICE_X10Y30.CLK     Tceck                 0.315   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_7
    -------------------------------------------------  ---------------------------
    Total                                      2.409ns (0.911ns logic, 1.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.270 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X10Y30.CE      net (fanout=8)        0.885   wb_shim_inst/_n0032_inv
    SLICE_X10Y30.CLK     Tceck                 0.314   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_6
    -------------------------------------------------  ---------------------------
    Total                                      2.408ns (0.910ns logic, 1.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.390ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.270 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X10Y30.CE      net (fanout=8)        0.885   wb_shim_inst/_n0032_inv
    SLICE_X10Y30.CLK     Tceck                 0.296   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_5
    -------------------------------------------------  ---------------------------
    Total                                      2.390ns (0.892ns logic, 1.498ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/spi_wren_o (FF)
  Destination:          spi_slave_inst/di_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.388ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.272 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/spi_wren_o to spi_slave_inst/di_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DMUX     Tshcko                0.461   wb_shim_inst/state
                                                       wb_shim_inst/spi_wren_o
    SLICE_X9Y16.CE       net (fanout=9)        1.587   wb_shim_inst/spi_wren_o
    SLICE_X9Y16.CLK      Tceck                 0.340   spi_slave_inst/di_reg<15>
                                                       spi_slave_inst/di_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (0.801ns logic, 1.587ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/spi_wren_o (FF)
  Destination:          spi_slave_inst/di_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.372ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.272 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/spi_wren_o to spi_slave_inst/di_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DMUX     Tshcko                0.461   wb_shim_inst/state
                                                       wb_shim_inst/spi_wren_o
    SLICE_X9Y16.CE       net (fanout=9)        1.587   wb_shim_inst/spi_wren_o
    SLICE_X9Y16.CLK      Tceck                 0.324   spi_slave_inst/di_reg<15>
                                                       spi_slave_inst/di_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      2.372ns (0.785ns logic, 1.587ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/spi_wren_o (FF)
  Destination:          spi_slave_inst/di_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.364ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.272 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/spi_wren_o to spi_slave_inst/di_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DMUX     Tshcko                0.461   wb_shim_inst/state
                                                       wb_shim_inst/spi_wren_o
    SLICE_X9Y16.CE       net (fanout=9)        1.587   wb_shim_inst/spi_wren_o
    SLICE_X9Y16.CLK      Tceck                 0.316   spi_slave_inst/di_reg<15>
                                                       spi_slave_inst/di_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (0.777ns logic, 1.587ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/spi_wren_o (FF)
  Destination:          spi_slave_inst/di_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.272 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/spi_wren_o to spi_slave_inst/di_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DMUX     Tshcko                0.461   wb_shim_inst/state
                                                       wb_shim_inst/spi_wren_o
    SLICE_X9Y16.CE       net (fanout=9)        1.587   wb_shim_inst/spi_wren_o
    SLICE_X9Y16.CLK      Tceck                 0.295   spi_slave_inst/di_reg<15>
                                                       spi_slave_inst/di_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.756ns logic, 1.587ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.189ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y29.CE       net (fanout=8)        0.649   wb_shim_inst/_n0032_inv
    SLICE_X0Y29.CLK      Tceck                 0.331   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_24
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (0.927ns logic, 1.262ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_di_o_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.153ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_shim_inst/state to wb_shim_inst/spi_di_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.391   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X2Y30.D2       net (fanout=2)        0.613   wb_shim_inst/state
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y29.CE       net (fanout=8)        0.649   wb_shim_inst/_n0032_inv
    SLICE_X0Y29.CLK      Tceck                 0.295   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_26
    -------------------------------------------------  ---------------------------
    Total                                      2.153ns (0.891ns logic, 1.262ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_WB = PERIOD TIMEGRP "wb_clk_grp" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_22 (FF)
  Destination:          spi_slave_inst/di_reg_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_22 to spi_slave_inst/di_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y20.CQ       Tcko                  0.234   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_22
    SLICE_X1Y20.CX       net (fanout=1)        0.138   wb_shim_inst/spi_di_o<22>
    SLICE_X1Y20.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<23>
                                                       spi_slave_inst/di_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.293ns logic, 0.138ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_13 (FF)
  Destination:          spi_slave_inst/di_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.106 - 0.101)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_13 to spi_slave_inst/di_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.BQ      Tcko                  0.198   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_13
    SLICE_X9Y16.BX       net (fanout=1)        0.200   wb_shim_inst/spi_di_o<13>
    SLICE_X9Y16.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<15>
                                                       spi_slave_inst/di_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.257ns logic, 0.200ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_10 (FF)
  Destination:          spi_slave_inst/di_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.096 - 0.091)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_10 to spi_slave_inst/di_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.198   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_10
    SLICE_X8Y25.CX       net (fanout=1)        0.224   wb_shim_inst/spi_di_o<10>
    SLICE_X8Y25.CLK      Tckdi       (-Th)    -0.041   spi_slave_inst/di_reg<11>
                                                       spi_slave_inst/di_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.239ns logic, 0.224ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_8 (FF)
  Destination:          spi_slave_inst/di_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.096 - 0.091)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_8 to spi_slave_inst/di_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.198   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_8
    SLICE_X8Y25.AX       net (fanout=1)        0.226   wb_shim_inst/spi_di_o<8>
    SLICE_X8Y25.CLK      Tckdi       (-Th)    -0.041   spi_slave_inst/di_reg<11>
                                                       spi_slave_inst/di_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.239ns logic, 0.226ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_3 (FF)
  Destination:          spi_slave_inst/di_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.105 - 0.101)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_3 to spi_slave_inst/di_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.DQ      Tcko                  0.198   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_3
    SLICE_X8Y30.DX       net (fanout=1)        0.250   wb_shim_inst/spi_di_o<3>
    SLICE_X8Y30.CLK      Tckdi       (-Th)    -0.041   spi_slave_inst/di_reg<3>
                                                       spi_slave_inst/di_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.239ns logic, 0.250ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_2 (FF)
  Destination:          spi_slave_inst/di_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.105 - 0.101)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_2 to spi_slave_inst/di_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.CQ      Tcko                  0.198   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_2
    SLICE_X8Y30.CX       net (fanout=1)        0.252   wb_shim_inst/spi_di_o<2>
    SLICE_X8Y30.CLK      Tckdi       (-Th)    -0.041   spi_slave_inst/di_reg<3>
                                                       spi_slave_inst/di_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.239ns logic, 0.252ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_0 (FF)
  Destination:          spi_slave_inst/di_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.105 - 0.101)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_0 to spi_slave_inst/di_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AQ      Tcko                  0.198   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_0
    SLICE_X8Y30.AX       net (fanout=1)        0.254   wb_shim_inst/spi_di_o<0>
    SLICE_X8Y30.CLK      Tckdi       (-Th)    -0.041   spi_slave_inst/di_reg<3>
                                                       spi_slave_inst/di_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.239ns logic, 0.254ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_1 (FF)
  Destination:          spi_slave_inst/di_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.105 - 0.101)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_1 to spi_slave_inst/di_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.BQ      Tcko                  0.198   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_1
    SLICE_X8Y30.BX       net (fanout=1)        0.256   wb_shim_inst/spi_di_o<1>
    SLICE_X8Y30.CLK      Tckdi       (-Th)    -0.041   spi_slave_inst/di_reg<3>
                                                       spi_slave_inst/di_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.239ns logic, 0.256ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_24 (FF)
  Destination:          spi_slave_inst/di_reg_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_24 to spi_slave_inst/di_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.234   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_24
    SLICE_X1Y27.AX       net (fanout=1)        0.206   wb_shim_inst/spi_di_o<24>
    SLICE_X1Y27.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<27>
                                                       spi_slave_inst/di_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.293ns logic, 0.206ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_27 (FF)
  Destination:          spi_slave_inst/di_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_27 to spi_slave_inst/di_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.234   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_27
    SLICE_X1Y27.DX       net (fanout=1)        0.207   wb_shim_inst/spi_di_o<27>
    SLICE_X1Y27.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<27>
                                                       spi_slave_inst/di_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.293ns logic, 0.207ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_25 (FF)
  Destination:          spi_slave_inst/di_reg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_25 to spi_slave_inst/di_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.BQ       Tcko                  0.234   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_25
    SLICE_X1Y27.BX       net (fanout=1)        0.207   wb_shim_inst/spi_di_o<25>
    SLICE_X1Y27.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<27>
                                                       spi_slave_inst/di_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.293ns logic, 0.207ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_26 (FF)
  Destination:          spi_slave_inst/di_reg_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_26 to spi_slave_inst/di_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.CQ       Tcko                  0.234   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_26
    SLICE_X1Y27.CX       net (fanout=1)        0.209   wb_shim_inst/spi_di_o<26>
    SLICE_X1Y27.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<27>
                                                       spi_slave_inst/di_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.293ns logic, 0.209ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/di_req_o_B (FF)
  Destination:          spi_slave_inst/Mshreg_di_req_o_D (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.109 - 0.105)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_req_o_B to spi_slave_inst/Mshreg_di_req_o_D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.AQ       Tcko                  0.198   spi_slave_inst/di_req_o_B
                                                       spi_slave_inst/di_req_o_B
    SLICE_X0Y24.AI       net (fanout=2)        0.282   spi_slave_inst/di_req_o_B
    SLICE_X0Y24.CLK      Tdh         (-Th)    -0.030   spi_slave_inst/di_req_o_D
                                                       spi_slave_inst/Mshreg_di_req_o_D
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.228ns logic, 0.282ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_12 (FF)
  Destination:          spi_slave_inst/di_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.106 - 0.101)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_12 to spi_slave_inst/di_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.AQ      Tcko                  0.198   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_12
    SLICE_X9Y16.AX       net (fanout=1)        0.268   wb_shim_inst/spi_di_o<12>
    SLICE_X9Y16.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<15>
                                                       spi_slave_inst/di_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.257ns logic, 0.268ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/spi_wren_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/state to wb_shim_inst/spi_wren_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.198   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X3Y30.D5       net (fanout=2)        0.185   wb_shim_inst/state
    SLICE_X3Y30.CLK      Tah         (-Th)    -0.155   wb_shim_inst/state
                                                       wb_shim_inst/spi_wren_o_rstpot1
                                                       wb_shim_inst/spi_wren_o
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.353ns logic, 0.185ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_5 (FF)
  Destination:          spi_slave_inst/di_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.105 - 0.100)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_5 to spi_slave_inst/di_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.200   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_5
    SLICE_X8Y30.B4       net (fanout=1)        0.218   wb_shim_inst/spi_di_o<5>
    SLICE_X8Y30.CLK      Tah         (-Th)    -0.131   spi_slave_inst/di_reg<3>
                                                       wb_shim_inst/spi_di_o<5>_rt
                                                       spi_slave_inst/di_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.331ns logic, 0.218ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_15 (FF)
  Destination:          spi_slave_inst/di_reg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.553ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.106 - 0.101)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_15 to spi_slave_inst/di_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.DQ      Tcko                  0.198   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_15
    SLICE_X9Y16.DX       net (fanout=1)        0.296   wb_shim_inst/spi_di_o<15>
    SLICE_X9Y16.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<15>
                                                       spi_slave_inst/di_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.257ns logic, 0.296ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_16 (FF)
  Destination:          spi_slave_inst/di_reg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.121 - 0.118)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_16 to spi_slave_inst/di_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y16.AQ       Tcko                  0.234   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_16
    SLICE_X3Y16.AX       net (fanout=1)        0.268   wb_shim_inst/spi_di_o<16>
    SLICE_X3Y16.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<19>
                                                       spi_slave_inst/di_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.293ns logic, 0.268ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_14 (FF)
  Destination:          spi_slave_inst/di_reg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.588ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.106 - 0.101)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_14 to spi_slave_inst/di_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.CQ      Tcko                  0.198   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_14
    SLICE_X9Y16.CX       net (fanout=1)        0.331   wb_shim_inst/spi_di_o<14>
    SLICE_X9Y16.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<15>
                                                       spi_slave_inst/di_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.588ns (0.257ns logic, 0.331ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_7 (FF)
  Destination:          spi_slave_inst/di_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.105 - 0.100)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_7 to spi_slave_inst/di_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.DQ      Tcko                  0.200   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_7
    SLICE_X8Y30.D3       net (fanout=1)        0.263   wb_shim_inst/spi_di_o<7>
    SLICE_X8Y30.CLK      Tah         (-Th)    -0.131   spi_slave_inst/di_reg<3>
                                                       wb_shim_inst/spi_di_o<7>_rt
                                                       spi_slave_inst/di_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.331ns logic, 0.263ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_9 (FF)
  Destination:          spi_slave_inst/di_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.096 - 0.091)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_9 to spi_slave_inst/di_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.198   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_9
    SLICE_X8Y25.BX       net (fanout=1)        0.357   wb_shim_inst/spi_di_o<9>
    SLICE_X8Y25.CLK      Tckdi       (-Th)    -0.041   spi_slave_inst/di_reg<11>
                                                       spi_slave_inst/di_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.239ns logic, 0.357ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_28 (FF)
  Destination:          spi_slave_inst/di_reg_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_28 to spi_slave_inst/di_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.234   wb_shim_inst/spi_di_o<31>
                                                       wb_shim_inst/spi_di_o_28
    SLICE_X1Y28.AX       net (fanout=1)        0.302   wb_shim_inst/spi_di_o<28>
    SLICE_X1Y28.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<31>
                                                       spi_slave_inst/di_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.293ns logic, 0.302ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_31 (FF)
  Destination:          spi_slave_inst/di_reg_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_31 to spi_slave_inst/di_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.234   wb_shim_inst/spi_di_o<31>
                                                       wb_shim_inst/spi_di_o_31
    SLICE_X1Y28.DX       net (fanout=1)        0.303   wb_shim_inst/spi_di_o<31>
    SLICE_X1Y28.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<31>
                                                       spi_slave_inst/di_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.293ns logic, 0.303ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_29 (FF)
  Destination:          spi_slave_inst/di_reg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_29 to spi_slave_inst/di_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.BQ       Tcko                  0.234   wb_shim_inst/spi_di_o<31>
                                                       wb_shim_inst/spi_di_o_29
    SLICE_X1Y28.BX       net (fanout=1)        0.303   wb_shim_inst/spi_di_o<29>
    SLICE_X1Y28.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<31>
                                                       spi_slave_inst/di_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.293ns logic, 0.303ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/state (FF)
  Destination:          wb_shim_inst/state (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/state to wb_shim_inst/state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.DQ       Tcko                  0.198   wb_shim_inst/state
                                                       wb_shim_inst/state
    SLICE_X3Y30.D5       net (fanout=2)        0.185   wb_shim_inst/state
    SLICE_X3Y30.CLK      Tah         (-Th)    -0.215   wb_shim_inst/state
                                                       wb_shim_inst/state_rstpot
                                                       wb_shim_inst/state
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.413ns logic, 0.185ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_30 (FF)
  Destination:          spi_slave_inst/di_reg_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_30 to spi_slave_inst/di_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.CQ       Tcko                  0.234   wb_shim_inst/spi_di_o<31>
                                                       wb_shim_inst/spi_di_o_30
    SLICE_X1Y28.CX       net (fanout=1)        0.305   wb_shim_inst/spi_di_o<30>
    SLICE_X1Y28.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<31>
                                                       spi_slave_inst/di_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.293ns logic, 0.305ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_21 (FF)
  Destination:          spi_slave_inst/di_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_21 to spi_slave_inst/di_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y20.BQ       Tcko                  0.234   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_21
    SLICE_X1Y20.BX       net (fanout=1)        0.319   wb_shim_inst/spi_di_o<21>
    SLICE_X1Y20.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<23>
                                                       spi_slave_inst/di_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.293ns logic, 0.319ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/wb_cyc_o (FF)
  Destination:          wb_shim_inst/wb_cyc_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/wb_cyc_o to wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.DMUX     Tshcko                0.238   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/wb_cyc_o
    SLICE_X2Y30.D1       net (fanout=3)        0.262   wb_shim_inst/wb_cyc_o
    SLICE_X2Y30.CLK      Tah         (-Th)    -0.121   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/wb_cyc_o_rstpot
                                                       wb_shim_inst/wb_cyc_o
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.359ns logic, 0.262ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_17 (FF)
  Destination:          spi_slave_inst/di_reg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.121 - 0.118)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_17 to spi_slave_inst/di_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y16.BQ       Tcko                  0.234   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_17
    SLICE_X3Y16.BX       net (fanout=1)        0.335   wb_shim_inst/spi_di_o<17>
    SLICE_X3Y16.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<19>
                                                       spi_slave_inst/di_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.293ns logic, 0.335ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wb_shim_inst/spi_di_o_23 (FF)
  Destination:          spi_slave_inst/di_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         wb_clk_BUFGP rising at 8.000ns
  Destination Clock:    wb_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wb_shim_inst/spi_di_o_23 to spi_slave_inst/di_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y20.DQ       Tcko                  0.234   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_23
    SLICE_X1Y20.DX       net (fanout=1)        0.334   wb_shim_inst/spi_di_o<23>
    SLICE_X1Y20.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/di_reg<23>
                                                       spi_slave_inst/di_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.293ns logic, 0.334ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_WB = PERIOD TIMEGRP "wb_clk_grp" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: wb_clk_BUFGP/BUFG/I0
  Logical resource: wb_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: wb_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: spi_slave_inst/di_req_o_D/CLK
  Logical resource: spi_slave_inst/Mshreg_di_req_o_D/CLK
  Location pin: SLICE_X0Y24.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi_slave_inst/di_req_o_reg/CLK
  Logical resource: spi_slave_inst/di_req_o_reg/CK
  Location pin: SLICE_X2Y24.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: wb_shim_inst/_n0032_inv/CLK
  Logical resource: wb_shim_inst/wb_cyc_o/CK
  Location pin: SLICE_X2Y30.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<7>/CLK
  Logical resource: wb_shim_inst/spi_di_o_4/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<7>/CLK
  Logical resource: wb_shim_inst/spi_di_o_5/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<7>/CLK
  Logical resource: wb_shim_inst/spi_di_o_6/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<7>/CLK
  Logical resource: wb_shim_inst/spi_di_o_7/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<19>/CLK
  Logical resource: wb_shim_inst/spi_di_o_16/CK
  Location pin: SLICE_X0Y16.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<19>/CLK
  Logical resource: wb_shim_inst/spi_di_o_17/CK
  Location pin: SLICE_X0Y16.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<19>/CLK
  Logical resource: wb_shim_inst/spi_di_o_18/CK
  Location pin: SLICE_X0Y16.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<19>/CLK
  Logical resource: wb_shim_inst/spi_di_o_19/CK
  Location pin: SLICE_X0Y16.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<23>/CLK
  Logical resource: wb_shim_inst/spi_di_o_20/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<23>/CLK
  Logical resource: wb_shim_inst/spi_di_o_21/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<23>/CLK
  Logical resource: wb_shim_inst/spi_di_o_22/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<23>/CLK
  Logical resource: wb_shim_inst/spi_di_o_23/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/di_req_o_D/CLK
  Logical resource: spi_slave_inst/di_req_o_D/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<27>/CLK
  Logical resource: wb_shim_inst/spi_di_o_24/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<27>/CLK
  Logical resource: wb_shim_inst/spi_di_o_25/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<27>/CLK
  Logical resource: wb_shim_inst/spi_di_o_26/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<27>/CLK
  Logical resource: wb_shim_inst/spi_di_o_27/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<31>/CLK
  Logical resource: wb_shim_inst/spi_di_o_28/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<31>/CLK
  Logical resource: wb_shim_inst/spi_di_o_29/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<31>/CLK
  Logical resource: wb_shim_inst/spi_di_o_30/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: wb_shim_inst/spi_di_o<31>/CLK
  Logical resource: wb_shim_inst/spi_di_o_31/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/di_req_o_A/CLK
  Logical resource: spi_slave_inst/di_req_o_A/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/di_req_o_A/CLK
  Logical resource: spi_slave_inst/wren/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/di_reg<11>/CLK
  Logical resource: spi_slave_inst/di_reg_8/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/di_reg<11>/CLK
  Logical resource: spi_slave_inst/di_reg_9/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/di_reg<11>/CLK
  Logical resource: spi_slave_inst/di_reg_10/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: wb_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_SPI = PERIOD TIMEGRP "spi_clk_grp" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 689 paths analyzed, 208 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.382ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_2 (FF)
  Destination:          spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.149 - 0.163)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_2 to spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.CQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_2
    SLICE_X9Y25.A4       net (fanout=9)        1.290   spi_slave_inst/state_reg<2>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X2Y27.A6       net (fanout=3)        0.861   spi_slave_inst/tx_bit_next<31>2
    SLICE_X2Y27.CLK      Tas                   0.341   spi_slave_inst/tx_bit_reg
                                                       spi_slave_inst/tx_bit_next<31>
                                                       spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (0.991ns logic, 2.151ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_4 (FF)
  Destination:          spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.067ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_4 to spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.391   spi_slave_inst/state_reg<4>
                                                       spi_slave_inst/state_reg_4
    SLICE_X9Y25.A3       net (fanout=10)       1.215   spi_slave_inst/state_reg<4>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X2Y27.A6       net (fanout=3)        0.861   spi_slave_inst/tx_bit_next<31>2
    SLICE_X2Y27.CLK      Tas                   0.341   spi_slave_inst/tx_bit_reg
                                                       spi_slave_inst/tx_bit_next<31>
                                                       spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (0.991ns logic, 2.076ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_1 (FF)
  Destination:          spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.050ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.149 - 0.163)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_1 to spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.BQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_1
    SLICE_X9Y25.A5       net (fanout=9)        1.198   spi_slave_inst/state_reg<1>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X2Y27.A6       net (fanout=3)        0.861   spi_slave_inst/tx_bit_next<31>2
    SLICE_X2Y27.CLK      Tas                   0.341   spi_slave_inst/tx_bit_reg
                                                       spi_slave_inst/tx_bit_next<31>
                                                       spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (0.991ns logic, 2.059ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_0 (FF)
  Destination:          spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.011ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.149 - 0.163)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_0 to spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.AQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_0
    SLICE_X4Y25.B5       net (fanout=11)       1.084   spi_slave_inst/state_reg<0>
    SLICE_X4Y25.B        Tilo                  0.203   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/tx_bit_next<31>_SW1
    SLICE_X2Y27.A2       net (fanout=1)        0.992   N6
    SLICE_X2Y27.CLK      Tas                   0.341   spi_slave_inst/tx_bit_reg
                                                       spi_slave_inst/tx_bit_next<31>
                                                       spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (0.935ns logic, 2.076ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_3 (FF)
  Destination:          spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.955ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.149 - 0.163)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_3 to spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.DQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_3
    SLICE_X9Y25.A6       net (fanout=9)        1.103   spi_slave_inst/state_reg<3>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X2Y27.A6       net (fanout=3)        0.861   spi_slave_inst/tx_bit_next<31>2
    SLICE_X2Y27.CLK      Tas                   0.341   spi_slave_inst/tx_bit_reg
                                                       spi_slave_inst/tx_bit_next<31>
                                                       spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.991ns logic, 1.964ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_5 (FF)
  Destination:          spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.729ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.282 - 0.286)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_5 to spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.DMUX     Tshcko                0.461   N4
                                                       spi_slave_inst/state_reg_5
    SLICE_X2Y27.A3       net (fanout=11)       0.927   spi_slave_inst/state_reg<5>
    SLICE_X2Y27.CLK      Tas                   0.341   spi_slave_inst/tx_bit_reg
                                                       spi_slave_inst/tx_bit_next<31>
                                                       spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.729ns (0.802ns logic, 0.927ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_0 (FF)
  Destination:          spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.513ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.149 - 0.163)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_0 to spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.AQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_0
    SLICE_X2Y27.A4       net (fanout=11)       0.781   spi_slave_inst/state_reg<0>
    SLICE_X2Y27.CLK      Tas                   0.341   spi_slave_inst/tx_bit_reg
                                                       spi_slave_inst/tx_bit_next<31>
                                                       spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.513ns (0.732ns logic, 0.781ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/sh_reg_31 (FF)
  Destination:          spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.310ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.282 - 0.298)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/sh_reg_31 to spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.AQ       Tcko                  0.447   spi_slave_inst/sh_reg<31>
                                                       spi_slave_inst/sh_reg_31
    SLICE_X2Y27.A5       net (fanout=2)        0.522   spi_slave_inst/sh_reg<31>
    SLICE_X2Y27.CLK      Tas                   0.341   spi_slave_inst/tx_bit_reg
                                                       spi_slave_inst/tx_bit_next<31>
                                                       spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.788ns logic, 0.522ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_2 (FF)
  Destination:          spi_slave_inst/sh_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.275 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_2 to spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.CQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_2
    SLICE_X9Y25.A4       net (fanout=9)        1.290   spi_slave_inst/state_reg<2>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.B1       net (fanout=31)       1.879   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next171
                                                       spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (1.285ns logic, 3.610ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_4 (FF)
  Destination:          spi_slave_inst/sh_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.275 - 0.298)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_4 to spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.391   spi_slave_inst/state_reg<4>
                                                       spi_slave_inst/state_reg_4
    SLICE_X9Y25.A3       net (fanout=10)       1.215   spi_slave_inst/state_reg<4>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.B1       net (fanout=31)       1.879   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next171
                                                       spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (1.285ns logic, 3.535ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_1 (FF)
  Destination:          spi_slave_inst/sh_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.803ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.275 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_1 to spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.BQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_1
    SLICE_X9Y25.A5       net (fanout=9)        1.198   spi_slave_inst/state_reg<1>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.B1       net (fanout=31)       1.879   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next171
                                                       spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      4.803ns (1.285ns logic, 3.518ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_2 (FF)
  Destination:          spi_slave_inst/sh_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.275 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_2 to spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.CQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_2
    SLICE_X9Y25.A4       net (fanout=9)        1.290   spi_slave_inst/state_reg<2>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.C3       net (fanout=31)       1.749   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next181
                                                       spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (1.285ns logic, 3.480ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_5 (FF)
  Destination:          spi_slave_inst/sh_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.285 - 0.286)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_5 to spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.DMUX     Tshcko                0.461   N4
                                                       spi_slave_inst/state_reg_5
    SLICE_X9Y31.A1       net (fanout=11)       1.728   spi_slave_inst/state_reg<5>
    SLICE_X9Y31.A        Tilo                  0.259   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/_n0487<5>1
    SLICE_X3Y18.D2       net (fanout=32)       1.988   spi_slave_inst/_n0487
    SLICE_X3Y18.CLK      Tas                   0.322   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next151
                                                       spi_slave_inst/sh_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      4.758ns (1.042ns logic, 3.716ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_2 (FF)
  Destination:          spi_slave_inst/sh_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.718ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.275 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_2 to spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.CQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_2
    SLICE_X9Y25.A4       net (fanout=9)        1.290   spi_slave_inst/state_reg<2>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.D3       net (fanout=31)       1.702   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next191
                                                       spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      4.718ns (1.285ns logic, 3.433ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_3 (FF)
  Destination:          spi_slave_inst/sh_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.275 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_3 to spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.DQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_3
    SLICE_X9Y25.A6       net (fanout=9)        1.103   spi_slave_inst/state_reg<3>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.B1       net (fanout=31)       1.879   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next171
                                                       spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (1.285ns logic, 3.423ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_4 (FF)
  Destination:          spi_slave_inst/sh_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.275 - 0.298)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_4 to spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.391   spi_slave_inst/state_reg<4>
                                                       spi_slave_inst/state_reg_4
    SLICE_X9Y25.A3       net (fanout=10)       1.215   spi_slave_inst/state_reg<4>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.C3       net (fanout=31)       1.749   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next181
                                                       spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      4.690ns (1.285ns logic, 3.405ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_1 (FF)
  Destination:          spi_slave_inst/sh_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.275 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_1 to spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.BQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_1
    SLICE_X9Y25.A5       net (fanout=9)        1.198   spi_slave_inst/state_reg<1>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.C3       net (fanout=31)       1.749   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next181
                                                       spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (1.285ns logic, 3.388ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_4 (FF)
  Destination:          spi_slave_inst/sh_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.275 - 0.298)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_4 to spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.391   spi_slave_inst/state_reg<4>
                                                       spi_slave_inst/state_reg_4
    SLICE_X9Y25.A3       net (fanout=10)       1.215   spi_slave_inst/state_reg<4>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.D3       net (fanout=31)       1.702   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next191
                                                       spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (1.285ns logic, 3.358ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_1 (FF)
  Destination:          spi_slave_inst/sh_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.626ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.275 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_1 to spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.BQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_1
    SLICE_X9Y25.A5       net (fanout=9)        1.198   spi_slave_inst/state_reg<1>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.D3       net (fanout=31)       1.702   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next191
                                                       spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      4.626ns (1.285ns logic, 3.341ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_5 (FF)
  Destination:          spi_slave_inst/sh_reg_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.285 - 0.286)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_5 to spi_slave_inst/sh_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.DMUX     Tshcko                0.461   N4
                                                       spi_slave_inst/state_reg_5
    SLICE_X9Y31.A1       net (fanout=11)       1.728   spi_slave_inst/state_reg<5>
    SLICE_X9Y31.A        Tilo                  0.259   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/_n0487<5>1
    SLICE_X3Y18.C6       net (fanout=32)       1.847   spi_slave_inst/_n0487
    SLICE_X3Y18.CLK      Tas                   0.322   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next141
                                                       spi_slave_inst/sh_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (1.042ns logic, 3.575ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_3 (FF)
  Destination:          spi_slave_inst/sh_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.275 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_3 to spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.DQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_3
    SLICE_X9Y25.A6       net (fanout=9)        1.103   spi_slave_inst/state_reg<3>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.C3       net (fanout=31)       1.749   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next181
                                                       spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (1.285ns logic, 3.293ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_2 (FF)
  Destination:          spi_slave_inst/sh_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_2 to spi_slave_inst/sh_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.CQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_2
    SLICE_X9Y25.A4       net (fanout=9)        1.290   spi_slave_inst/state_reg<2>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X3Y18.B4       net (fanout=31)       1.552   spi_slave_inst/tx_bit_next<31>1
    SLICE_X3Y18.CLK      Tas                   0.322   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next131
                                                       spi_slave_inst/sh_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (1.285ns logic, 3.283ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_3 (FF)
  Destination:          spi_slave_inst/sh_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.275 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_3 to spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.DQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_3
    SLICE_X9Y25.A6       net (fanout=9)        1.103   spi_slave_inst/state_reg<3>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.D3       net (fanout=31)       1.702   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next191
                                                       spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (1.285ns logic, 3.246ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_2 (FF)
  Destination:          spi_slave_inst/sh_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.512ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.275 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_2 to spi_slave_inst/sh_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.CQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_2
    SLICE_X9Y25.A4       net (fanout=9)        1.290   spi_slave_inst/state_reg<2>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.A6       net (fanout=31)       1.496   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next161
                                                       spi_slave_inst/sh_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      4.512ns (1.285ns logic, 3.227ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_5 (FF)
  Destination:          spi_slave_inst/sh_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.285 - 0.286)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_5 to spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.DMUX     Tshcko                0.461   N4
                                                       spi_slave_inst/state_reg_5
    SLICE_X9Y31.A1       net (fanout=11)       1.728   spi_slave_inst/state_reg<5>
    SLICE_X9Y31.A        Tilo                  0.259   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/_n0487<5>1
    SLICE_X3Y18.A5       net (fanout=32)       1.749   spi_slave_inst/_n0487
    SLICE_X3Y18.CLK      Tas                   0.322   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next111
                                                       spi_slave_inst/sh_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (1.042ns logic, 3.477ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_4 (FF)
  Destination:          spi_slave_inst/sh_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.493ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.285 - 0.298)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_4 to spi_slave_inst/sh_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.391   spi_slave_inst/state_reg<4>
                                                       spi_slave_inst/state_reg_4
    SLICE_X9Y25.A3       net (fanout=10)       1.215   spi_slave_inst/state_reg<4>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X3Y18.B4       net (fanout=31)       1.552   spi_slave_inst/tx_bit_next<31>1
    SLICE_X3Y18.CLK      Tas                   0.322   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next131
                                                       spi_slave_inst/sh_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.285ns logic, 3.208ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_1 (FF)
  Destination:          spi_slave_inst/sh_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.476ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_1 to spi_slave_inst/sh_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.BQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_1
    SLICE_X9Y25.A5       net (fanout=9)        1.198   spi_slave_inst/state_reg<1>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X3Y18.B4       net (fanout=31)       1.552   spi_slave_inst/tx_bit_next<31>1
    SLICE_X3Y18.CLK      Tas                   0.322   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next131
                                                       spi_slave_inst/sh_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (1.285ns logic, 3.191ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_4 (FF)
  Destination:          spi_slave_inst/sh_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.437ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.275 - 0.298)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_4 to spi_slave_inst/sh_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.391   spi_slave_inst/state_reg<4>
                                                       spi_slave_inst/state_reg_4
    SLICE_X9Y25.A3       net (fanout=10)       1.215   spi_slave_inst/state_reg<4>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.A6       net (fanout=31)       1.496   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next161
                                                       spi_slave_inst/sh_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (1.285ns logic, 3.152ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_5 (FF)
  Destination:          spi_slave_inst/sh_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.450ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.285 - 0.286)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_5 to spi_slave_inst/sh_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.DMUX     Tshcko                0.461   N4
                                                       spi_slave_inst/state_reg_5
    SLICE_X9Y31.A1       net (fanout=11)       1.728   spi_slave_inst/state_reg<5>
    SLICE_X9Y31.A        Tilo                  0.259   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/_n0487<5>1
    SLICE_X3Y18.B6       net (fanout=32)       1.680   spi_slave_inst/_n0487
    SLICE_X3Y18.CLK      Tas                   0.322   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next131
                                                       spi_slave_inst/sh_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (1.042ns logic, 3.408ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_slave_inst/state_reg_1 (FF)
  Destination:          spi_slave_inst/sh_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.420ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.275 - 0.301)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/state_reg_1 to spi_slave_inst/sh_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.BQ       Tcko                  0.391   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_1
    SLICE_X9Y25.A5       net (fanout=9)        1.198   spi_slave_inst/state_reg<1>
    SLICE_X9Y25.A        Tilo                  0.259   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y25.C2       net (fanout=3)        0.441   spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.A6       net (fanout=31)       1.496   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next161
                                                       spi_slave_inst/sh_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      4.420ns (1.285ns logic, 3.135ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_SPI = PERIOD TIMEGRP "spi_clk_grp" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_18 (FF)
  Destination:          spi_slave_inst/sh_reg_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_18 to spi_slave_inst/sh_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.DQ       Tcko                  0.200   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/sh_reg_18
    SLICE_X6Y16.D6       net (fanout=2)        0.023   spi_slave_inst/sh_reg<18>
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.190   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next101
                                                       spi_slave_inst/sh_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_22 (FF)
  Destination:          spi_slave_inst/sh_reg_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_22 to spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y18.DQ       Tcko                  0.198   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/sh_reg_22
    SLICE_X3Y18.D6       net (fanout=2)        0.025   spi_slave_inst/sh_reg<22>
    SLICE_X3Y18.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next151
                                                       spi_slave_inst/sh_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_10 (FF)
  Destination:          spi_slave_inst/sh_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_10 to spi_slave_inst/sh_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.DQ       Tcko                  0.198   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/sh_reg_10
    SLICE_X9Y25.D6       net (fanout=2)        0.026   spi_slave_inst/sh_reg<10>
    SLICE_X9Y25.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/Mmux_sh_next21
                                                       spi_slave_inst/sh_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_27 (FF)
  Destination:          spi_slave_inst/sh_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_27 to spi_slave_inst/sh_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y27.AQ       Tcko                  0.234   spi_slave_inst/sh_reg<30>
                                                       spi_slave_inst/sh_reg_27
    SLICE_X0Y27.A6       net (fanout=2)        0.023   spi_slave_inst/sh_reg<27>
    SLICE_X0Y27.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<30>
                                                       spi_slave_inst/Mmux_sh_next201
                                                       spi_slave_inst/sh_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.431ns logic, 0.023ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/state_reg_3 (FF)
  Destination:          spi_slave_inst/state_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/state_reg_3 to spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.DQ       Tcko                  0.198   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_3
    SLICE_X3Y31.D6       net (fanout=9)        0.042   spi_slave_inst/state_reg<3>
    SLICE_X3Y31.CLK      Tah         (-Th)    -0.215   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/Mmux_state_next41
                                                       spi_slave_inst/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.413ns logic, 0.042ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_14 (FF)
  Destination:          spi_slave_inst/sh_reg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_14 to spi_slave_inst/sh_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DQ       Tcko                  0.234   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/sh_reg_14
    SLICE_X8Y21.D6       net (fanout=2)        0.025   spi_slave_inst/sh_reg<14>
    SLICE_X8Y21.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/Mmux_sh_next61
                                                       spi_slave_inst/sh_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_17 (FF)
  Destination:          spi_slave_inst/sh_reg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_17 to spi_slave_inst/sh_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.CQ       Tcko                  0.200   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/sh_reg_17
    SLICE_X6Y16.C5       net (fanout=2)        0.066   spi_slave_inst/sh_reg<17>
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.190   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next91
                                                       spi_slave_inst/sh_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.390ns logic, 0.066ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/state_reg_4 (FF)
  Destination:          spi_slave_inst/state_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/state_reg_4 to spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.AQ       Tcko                  0.198   spi_slave_inst/state_reg<4>
                                                       spi_slave_inst/state_reg_4
    SLICE_X3Y28.A6       net (fanout=10)       0.043   spi_slave_inst/state_reg<4>
    SLICE_X3Y28.CLK      Tah         (-Th)    -0.215   spi_slave_inst/state_reg<4>
                                                       spi_slave_inst/Mmux_state_next51
                                                       spi_slave_inst/state_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.413ns logic, 0.043ns route)
                                                       (90.6% logic, 9.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_6 (FF)
  Destination:          spi_slave_inst/sh_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_6 to spi_slave_inst/sh_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.234   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/sh_reg_6
    SLICE_X8Y31.D6       net (fanout=2)        0.026   spi_slave_inst/sh_reg<6>
    SLICE_X8Y31.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/Mmux_sh_next291
                                                       spi_slave_inst/sh_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.431ns logic, 0.026ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_16 (FF)
  Destination:          spi_slave_inst/sh_reg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_16 to spi_slave_inst/sh_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.BQ       Tcko                  0.200   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/sh_reg_16
    SLICE_X6Y16.B5       net (fanout=2)        0.075   spi_slave_inst/sh_reg<16>
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.190   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next81
                                                       spi_slave_inst/sh_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.390ns logic, 0.075ns route)
                                                       (83.9% logic, 16.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_1 (FF)
  Destination:          spi_slave_inst/sh_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_1 to spi_slave_inst/sh_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.198   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/sh_reg_1
    SLICE_X9Y31.C5       net (fanout=2)        0.057   spi_slave_inst/sh_reg<1>
    SLICE_X9Y31.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/Mmux_sh_next121
                                                       spi_slave_inst/sh_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.413ns logic, 0.057ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_25 (FF)
  Destination:          spi_slave_inst/sh_reg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_25 to spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y24.CQ       Tcko                  0.198   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/sh_reg_25
    SLICE_X1Y24.C5       net (fanout=2)        0.057   spi_slave_inst/sh_reg<25>
    SLICE_X1Y24.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next181
                                                       spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.413ns logic, 0.057ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_0 (FF)
  Destination:          spi_slave_inst/sh_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_0 to spi_slave_inst/sh_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.198   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/sh_reg_0
    SLICE_X9Y31.B5       net (fanout=2)        0.072   spi_slave_inst/sh_reg<0>
    SLICE_X9Y31.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/Mmux_sh_next110
                                                       spi_slave_inst/sh_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.413ns logic, 0.072ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_24 (FF)
  Destination:          spi_slave_inst/sh_reg_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_24 to spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y24.BQ       Tcko                  0.198   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/sh_reg_24
    SLICE_X1Y24.B5       net (fanout=2)        0.073   spi_slave_inst/sh_reg<24>
    SLICE_X1Y24.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next171
                                                       spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.413ns logic, 0.073ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_5 (FF)
  Destination:          spi_slave_inst/sh_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_5 to spi_slave_inst/sh_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.234   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/sh_reg_5
    SLICE_X8Y31.C5       net (fanout=2)        0.064   spi_slave_inst/sh_reg<5>
    SLICE_X8Y31.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/Mmux_sh_next281
                                                       spi_slave_inst/sh_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.431ns logic, 0.064ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_13 (FF)
  Destination:          spi_slave_inst/sh_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_13 to spi_slave_inst/sh_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.234   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/sh_reg_13
    SLICE_X8Y21.C5       net (fanout=2)        0.064   spi_slave_inst/sh_reg<13>
    SLICE_X8Y21.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/Mmux_sh_next51
                                                       spi_slave_inst/sh_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.431ns logic, 0.064ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_8 (FF)
  Destination:          spi_slave_inst/sh_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_8 to spi_slave_inst/sh_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.234   spi_slave_inst/sh_reg<8>
                                                       spi_slave_inst/sh_reg_8
    SLICE_X8Y29.B5       net (fanout=2)        0.067   spi_slave_inst/sh_reg<8>
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<8>
                                                       spi_slave_inst/Mmux_sh_next311
                                                       spi_slave_inst/sh_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.431ns logic, 0.067ns route)
                                                       (86.5% logic, 13.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/state_reg_2 (FF)
  Destination:          spi_slave_inst/state_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/state_reg_2 to spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.CQ       Tcko                  0.198   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_2
    SLICE_X3Y31.C5       net (fanout=9)        0.088   spi_slave_inst/state_reg<2>
    SLICE_X3Y31.CLK      Tah         (-Th)    -0.215   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_next<2>1
                                                       spi_slave_inst/state_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.413ns logic, 0.088ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_16 (FF)
  Destination:          spi_slave_inst/sh_reg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_16 to spi_slave_inst/sh_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.BQ       Tcko                  0.200   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/sh_reg_16
    SLICE_X6Y16.C6       net (fanout=2)        0.119   spi_slave_inst/sh_reg<16>
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.190   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next91
                                                       spi_slave_inst/sh_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.390ns logic, 0.119ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_9 (FF)
  Destination:          spi_slave_inst/sh_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_9 to spi_slave_inst/sh_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.BQ       Tcko                  0.198   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/sh_reg_9
    SLICE_X9Y25.D4       net (fanout=2)        0.110   spi_slave_inst/sh_reg<9>
    SLICE_X9Y25.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/Mmux_sh_next21
                                                       spi_slave_inst/sh_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.413ns logic, 0.110ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_2 (FF)
  Destination:          spi_slave_inst/sh_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_2 to spi_slave_inst/sh_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.DQ       Tcko                  0.198   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/sh_reg_2
    SLICE_X8Y31.A3       net (fanout=2)        0.155   spi_slave_inst/sh_reg<2>
    SLICE_X8Y31.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/Mmux_sh_next261
                                                       spi_slave_inst/sh_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.395ns logic, 0.155ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/state_reg_1 (FF)
  Destination:          spi_slave_inst/state_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/state_reg_1 to spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.BQ       Tcko                  0.198   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_1
    SLICE_X3Y31.D4       net (fanout=9)        0.135   spi_slave_inst/state_reg<1>
    SLICE_X3Y31.CLK      Tah         (-Th)    -0.215   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/Mmux_state_next41
                                                       spi_slave_inst/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.413ns logic, 0.135ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_12 (FF)
  Destination:          spi_slave_inst/sh_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_12 to spi_slave_inst/sh_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.234   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/sh_reg_12
    SLICE_X8Y21.C6       net (fanout=2)        0.119   spi_slave_inst/sh_reg<12>
    SLICE_X8Y21.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/Mmux_sh_next51
                                                       spi_slave_inst/sh_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.431ns logic, 0.119ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/state_reg_2 (FF)
  Destination:          spi_slave_inst/state_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/state_reg_2 to spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.CQ       Tcko                  0.198   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_2
    SLICE_X3Y31.A4       net (fanout=9)        0.143   spi_slave_inst/state_reg<2>
    SLICE_X3Y31.CLK      Tah         (-Th)    -0.215   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/Mmux_state_next11
                                                       spi_slave_inst/state_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.413ns logic, 0.143ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_7 (FF)
  Destination:          spi_slave_inst/sh_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_7 to spi_slave_inst/sh_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.234   spi_slave_inst/sh_reg<8>
                                                       spi_slave_inst/sh_reg_7
    SLICE_X8Y29.A5       net (fanout=2)        0.198   spi_slave_inst/sh_reg<7>
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<8>
                                                       spi_slave_inst/Mmux_sh_next301
                                                       spi_slave_inst/sh_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.431ns logic, 0.198ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_11 (FF)
  Destination:          spi_slave_inst/sh_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_11 to spi_slave_inst/sh_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.234   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/sh_reg_11
    SLICE_X8Y21.A5       net (fanout=2)        0.198   spi_slave_inst/sh_reg<11>
    SLICE_X8Y21.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/Mmux_sh_next31
                                                       spi_slave_inst/sh_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.431ns logic, 0.198ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/state_reg_0 (FF)
  Destination:          spi_slave_inst/state_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/state_reg_0 to spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y31.AQ       Tcko                  0.198   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_0
    SLICE_X3Y31.A5       net (fanout=11)       0.220   spi_slave_inst/state_reg<0>
    SLICE_X3Y31.CLK      Tah         (-Th)    -0.215   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/Mmux_state_next11
                                                       spi_slave_inst/state_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.413ns logic, 0.220ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.638ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_15 (FF)
  Destination:          spi_slave_inst/sh_reg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_15 to spi_slave_inst/sh_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.AQ       Tcko                  0.200   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/sh_reg_15
    SLICE_X6Y16.A4       net (fanout=2)        0.248   spi_slave_inst/sh_reg<15>
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.190   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next71
                                                       spi_slave_inst/sh_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.390ns logic, 0.248ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.639ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_30 (FF)
  Destination:          spi_slave_inst/sh_reg_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_30 to spi_slave_inst/sh_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y27.DQ       Tcko                  0.234   spi_slave_inst/sh_reg<30>
                                                       spi_slave_inst/sh_reg_30
    SLICE_X0Y27.D5       net (fanout=2)        0.208   spi_slave_inst/sh_reg<30>
    SLICE_X0Y27.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<30>
                                                       spi_slave_inst/Mmux_sh_next241
                                                       spi_slave_inst/sh_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      0.639ns (0.431ns logic, 0.208ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi_slave_inst/sh_reg_17 (FF)
  Destination:          spi_slave_inst/sh_reg_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/sh_reg_17 to spi_slave_inst/sh_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.CQ       Tcko                  0.200   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/sh_reg_17
    SLICE_X6Y16.D2       net (fanout=2)        0.257   spi_slave_inst/sh_reg<17>
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.190   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next101
                                                       spi_slave_inst/sh_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.390ns logic, 0.257ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_SPI = PERIOD TIMEGRP "spi_clk_grp" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: spi_sck_BUFGP/BUFG/I0
  Logical resource: spi_sck_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: spi_sck_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi_slave_inst/tx_bit_reg/CLK
  Logical resource: spi_slave_inst/tx_bit_reg/CK
  Location pin: SLICE_X2Y27.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<18>/CLK
  Logical resource: spi_slave_inst/sh_reg_15/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<18>/CLK
  Logical resource: spi_slave_inst/sh_reg_16/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<18>/CLK
  Logical resource: spi_slave_inst/sh_reg_17/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<18>/CLK
  Logical resource: spi_slave_inst/sh_reg_18/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<30>/CLK
  Logical resource: spi_slave_inst/sh_reg_27/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<30>/CLK
  Logical resource: spi_slave_inst/sh_reg_28/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<30>/CLK
  Logical resource: spi_slave_inst/sh_reg_29/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<30>/CLK
  Logical resource: spi_slave_inst/sh_reg_30/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<31>/CLK
  Logical resource: spi_slave_inst/sh_reg_31/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/di_req_reg/CLK
  Logical resource: spi_slave_inst/di_req_reg/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<14>/CLK
  Logical resource: spi_slave_inst/sh_reg_11/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<14>/CLK
  Logical resource: spi_slave_inst/sh_reg_12/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<14>/CLK
  Logical resource: spi_slave_inst/sh_reg_13/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<14>/CLK
  Logical resource: spi_slave_inst/sh_reg_14/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<8>/CLK
  Logical resource: spi_slave_inst/sh_reg_7/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<8>/CLK
  Logical resource: spi_slave_inst/sh_reg_8/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<6>/CLK
  Logical resource: spi_slave_inst/sh_reg_3/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<6>/CLK
  Logical resource: spi_slave_inst/sh_reg_4/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<6>/CLK
  Logical resource: spi_slave_inst/sh_reg_5/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<6>/CLK
  Logical resource: spi_slave_inst/sh_reg_6/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<26>/CLK
  Logical resource: spi_slave_inst/sh_reg_23/CK
  Location pin: SLICE_X1Y24.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<26>/CLK
  Logical resource: spi_slave_inst/sh_reg_24/CK
  Location pin: SLICE_X1Y24.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<26>/CLK
  Logical resource: spi_slave_inst/sh_reg_25/CK
  Location pin: SLICE_X1Y24.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<26>/CLK
  Logical resource: spi_slave_inst/sh_reg_26/CK
  Location pin: SLICE_X1Y24.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<22>/CLK
  Logical resource: spi_slave_inst/sh_reg_19/CK
  Location pin: SLICE_X3Y18.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<22>/CLK
  Logical resource: spi_slave_inst/sh_reg_20/CK
  Location pin: SLICE_X3Y18.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<22>/CLK
  Logical resource: spi_slave_inst/sh_reg_21/CK
  Location pin: SLICE_X3Y18.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi_slave_inst/sh_reg<22>/CLK
  Logical resource: spi_slave_inst/sh_reg_22/CK
  Location pin: SLICE_X3Y18.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG1_path" TIG;

 65 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     4.786ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_24 (FF)
  Data Path Delay:      4.096ns (Levels of Logic = 2)
  Clock Path Skew:      -0.655ns (2.129 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.B1       net (fanout=31)       1.879   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next171
                                                       spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (1.123ns logic, 2.973ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.656ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_25 (FF)
  Data Path Delay:      3.966ns (Levels of Logic = 2)
  Clock Path Skew:      -0.655ns (2.129 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.C3       net (fanout=31)       1.749   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next181
                                                       spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (1.123ns logic, 2.843ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.609ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_26 (FF)
  Data Path Delay:      3.919ns (Levels of Logic = 2)
  Clock Path Skew:      -0.655ns (2.129 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.D3       net (fanout=31)       1.702   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next191
                                                       spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      3.919ns (1.123ns logic, 2.796ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.449ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_20 (FF)
  Data Path Delay:      3.769ns (Levels of Logic = 2)
  Clock Path Skew:      -0.645ns (2.139 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X3Y18.B4       net (fanout=31)       1.552   spi_slave_inst/tx_bit_next<31>1
    SLICE_X3Y18.CLK      Tas                   0.322   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next131
                                                       spi_slave_inst/sh_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.123ns logic, 2.646ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.403ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_23 (FF)
  Data Path Delay:      3.713ns (Levels of Logic = 2)
  Clock Path Skew:      -0.655ns (2.129 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X1Y24.A6       net (fanout=31)       1.496   spi_slave_inst/tx_bit_next<31>1
    SLICE_X1Y24.CLK      Tas                   0.322   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next161
                                                       spi_slave_inst/sh_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (1.123ns logic, 2.590ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.271ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_22 (FF)
  Data Path Delay:      3.591ns (Levels of Logic = 2)
  Clock Path Skew:      -0.645ns (2.139 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X3Y18.D3       net (fanout=31)       1.374   spi_slave_inst/tx_bit_next<31>1
    SLICE_X3Y18.CLK      Tas                   0.322   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next151
                                                       spi_slave_inst/sh_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (1.123ns logic, 2.468ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.250ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_21 (FF)
  Data Path Delay:      3.570ns (Levels of Logic = 2)
  Clock Path Skew:      -0.645ns (2.139 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X3Y18.C4       net (fanout=31)       1.353   spi_slave_inst/tx_bit_next<31>1
    SLICE_X3Y18.CLK      Tas                   0.322   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next141
                                                       spi_slave_inst/sh_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (1.123ns logic, 2.447ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.220ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_30 (FF)
  Data Path Delay:      3.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.648ns (2.136 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X0Y27.D3       net (fanout=31)       1.353   spi_slave_inst/tx_bit_next<31>1
    SLICE_X0Y27.CLK      Tas                   0.289   spi_slave_inst/sh_reg<30>
                                                       spi_slave_inst/Mmux_sh_next241
                                                       spi_slave_inst/sh_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.090ns logic, 2.447ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.200ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_17 (FF)
  Data Path Delay:      3.514ns (Levels of Logic = 2)
  Clock Path Skew:      -0.651ns (2.133 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X6Y16.C4       net (fanout=31)       1.278   spi_slave_inst/tx_bit_next<31>1
    SLICE_X6Y16.CLK      Tas                   0.341   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next91
                                                       spi_slave_inst/sh_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (1.142ns logic, 2.372ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.181ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_27 (FF)
  Data Path Delay:      3.498ns (Levels of Logic = 2)
  Clock Path Skew:      -0.648ns (2.136 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X0Y27.A4       net (fanout=31)       1.314   spi_slave_inst/tx_bit_next<31>1
    SLICE_X0Y27.CLK      Tas                   0.289   spi_slave_inst/sh_reg<30>
                                                       spi_slave_inst/Mmux_sh_next201
                                                       spi_slave_inst/sh_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.090ns logic, 2.408ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.175ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_28 (FF)
  Data Path Delay:      3.492ns (Levels of Logic = 2)
  Clock Path Skew:      -0.648ns (2.136 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X0Y27.B4       net (fanout=31)       1.308   spi_slave_inst/tx_bit_next<31>1
    SLICE_X0Y27.CLK      Tas                   0.289   spi_slave_inst/sh_reg<30>
                                                       spi_slave_inst/Mmux_sh_next211
                                                       spi_slave_inst/sh_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (1.090ns logic, 2.402ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.132ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_16 (FF)
  Data Path Delay:      3.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.651ns (2.133 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X6Y16.B4       net (fanout=31)       1.210   spi_slave_inst/tx_bit_next<31>1
    SLICE_X6Y16.CLK      Tas                   0.341   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next81
                                                       spi_slave_inst/sh_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      3.446ns (1.142ns logic, 2.304ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.091ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_29 (FF)
  Data Path Delay:      3.408ns (Levels of Logic = 2)
  Clock Path Skew:      -0.648ns (2.136 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X0Y27.C5       net (fanout=31)       1.224   spi_slave_inst/tx_bit_next<31>1
    SLICE_X0Y27.CLK      Tas                   0.289   spi_slave_inst/sh_reg<30>
                                                       spi_slave_inst/Mmux_sh_next221
                                                       spi_slave_inst/sh_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (1.090ns logic, 2.318ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.073ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_19 (FF)
  Data Path Delay:      3.393ns (Levels of Logic = 2)
  Clock Path Skew:      -0.645ns (2.139 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X3Y18.A6       net (fanout=31)       1.176   spi_slave_inst/tx_bit_next<31>1
    SLICE_X3Y18.CLK      Tas                   0.322   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next111
                                                       spi_slave_inst/sh_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.123ns logic, 2.270ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.058ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_18 (FF)
  Data Path Delay:      3.372ns (Levels of Logic = 2)
  Clock Path Skew:      -0.651ns (2.133 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X6Y16.D5       net (fanout=31)       1.136   spi_slave_inst/tx_bit_next<31>1
    SLICE_X6Y16.CLK      Tas                   0.341   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next101
                                                       spi_slave_inst/sh_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (1.142ns logic, 2.230ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.023ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_15 (FF)
  Data Path Delay:      3.337ns (Levels of Logic = 2)
  Clock Path Skew:      -0.651ns (2.133 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X6Y16.A5       net (fanout=31)       1.101   spi_slave_inst/tx_bit_next<31>1
    SLICE_X6Y16.CLK      Tas                   0.341   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next71
                                                       spi_slave_inst/sh_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (1.142ns logic, 2.195ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.010ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_31 (FF)
  Data Path Delay:      3.329ns (Levels of Logic = 2)
  Clock Path Skew:      -0.646ns (2.138 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X0Y28.A6       net (fanout=31)       1.145   spi_slave_inst/tx_bit_next<31>1
    SLICE_X0Y28.CLK      Tas                   0.289   spi_slave_inst/sh_reg<31>
                                                       spi_slave_inst/Mmux_sh_next251
                                                       spi_slave_inst/sh_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (1.090ns logic, 2.239ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.002ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_2 (FF)
  Data Path Delay:      3.309ns (Levels of Logic = 2)
  Clock Path Skew:      -0.658ns (2.126 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y31.D3       net (fanout=31)       1.092   spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y31.CLK      Tas                   0.322   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/Mmux_sh_next231
                                                       spi_slave_inst/sh_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (1.123ns logic, 2.186ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.976ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_1 (FF)
  Data Path Delay:      3.283ns (Levels of Logic = 2)
  Clock Path Skew:      -0.658ns (2.126 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y31.C3       net (fanout=31)       1.066   spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y31.CLK      Tas                   0.322   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/Mmux_sh_next121
                                                       spi_slave_inst/sh_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.123ns logic, 2.160ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.959ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_5 (FF)
  Data Path Delay:      3.266ns (Levels of Logic = 2)
  Clock Path Skew:      -0.658ns (2.126 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X8Y31.C3       net (fanout=31)       1.082   spi_slave_inst/tx_bit_next<31>1
    SLICE_X8Y31.CLK      Tas                   0.289   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/Mmux_sh_next281
                                                       spi_slave_inst/sh_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.090ns logic, 2.176ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.949ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_6 (FF)
  Data Path Delay:      3.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.658ns (2.126 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X8Y31.D3       net (fanout=31)       1.072   spi_slave_inst/tx_bit_next<31>1
    SLICE_X8Y31.CLK      Tas                   0.289   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/Mmux_sh_next291
                                                       spi_slave_inst/sh_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.090ns logic, 2.166ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.884ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/di_reg_31 (FF)
  Destination:          spi_slave_inst/tx_bit_reg (FF)
  Data Path Delay:      3.186ns (Levels of Logic = 2)
  Clock Path Skew:      -0.663ns (2.136 - 2.799)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/di_reg_31 to spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y28.DQ       Tcko                  0.391   spi_slave_inst/di_reg<31>
                                                       spi_slave_inst/di_reg_31
    SLICE_X4Y25.B4       net (fanout=2)        1.259   spi_slave_inst/di_reg<31>
    SLICE_X4Y25.B        Tilo                  0.203   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/tx_bit_next<31>_SW1
    SLICE_X2Y27.A2       net (fanout=1)        0.992   N6
    SLICE_X2Y27.CLK      Tas                   0.341   spi_slave_inst/tx_bit_reg
                                                       spi_slave_inst/tx_bit_next<31>
                                                       spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.935ns logic, 2.251ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.778ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_13 (FF)
  Data Path Delay:      3.077ns (Levels of Logic = 2)
  Clock Path Skew:      -0.666ns (2.118 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X8Y21.C3       net (fanout=31)       0.893   spi_slave_inst/tx_bit_next<31>1
    SLICE_X8Y21.CLK      Tas                   0.289   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/Mmux_sh_next51
                                                       spi_slave_inst/sh_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      3.077ns (1.090ns logic, 1.987ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.771ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_4 (FF)
  Data Path Delay:      3.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.658ns (2.126 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X8Y31.B6       net (fanout=31)       0.894   spi_slave_inst/tx_bit_next<31>1
    SLICE_X8Y31.CLK      Tas                   0.289   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/Mmux_sh_next271
                                                       spi_slave_inst/sh_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (1.090ns logic, 1.988ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.771ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_3 (FF)
  Data Path Delay:      3.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.658ns (2.126 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X8Y31.A6       net (fanout=31)       0.894   spi_slave_inst/tx_bit_next<31>1
    SLICE_X8Y31.CLK      Tas                   0.289   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/Mmux_sh_next261
                                                       spi_slave_inst/sh_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (1.090ns logic, 1.988ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.656ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_14 (FF)
  Data Path Delay:      2.955ns (Levels of Logic = 2)
  Clock Path Skew:      -0.666ns (2.118 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X8Y21.D5       net (fanout=31)       0.771   spi_slave_inst/tx_bit_next<31>1
    SLICE_X8Y21.CLK      Tas                   0.289   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/Mmux_sh_next61
                                                       spi_slave_inst/sh_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (1.090ns logic, 1.865ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.590ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_12 (FF)
  Data Path Delay:      2.889ns (Levels of Logic = 2)
  Clock Path Skew:      -0.666ns (2.118 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X8Y21.B6       net (fanout=31)       0.705   spi_slave_inst/tx_bit_next<31>1
    SLICE_X8Y21.CLK      Tas                   0.289   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/Mmux_sh_next41
                                                       spi_slave_inst/sh_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (1.090ns logic, 1.799ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.590ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_11 (FF)
  Data Path Delay:      2.889ns (Levels of Logic = 2)
  Clock Path Skew:      -0.666ns (2.118 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X8Y21.A6       net (fanout=31)       0.705   spi_slave_inst/tx_bit_next<31>1
    SLICE_X8Y21.CLK      Tas                   0.289   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/Mmux_sh_next31
                                                       spi_slave_inst/sh_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (1.090ns logic, 1.799ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.562ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_8 (FF)
  Data Path Delay:      2.868ns (Levels of Logic = 2)
  Clock Path Skew:      -0.659ns (2.125 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X8Y29.B6       net (fanout=31)       0.684   spi_slave_inst/tx_bit_next<31>1
    SLICE_X8Y29.CLK      Tas                   0.289   spi_slave_inst/sh_reg<8>
                                                       spi_slave_inst/Mmux_sh_next311
                                                       spi_slave_inst/sh_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (1.090ns logic, 1.778ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.562ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wren (FF)
  Destination:          spi_slave_inst/sh_reg_7 (FF)
  Data Path Delay:      2.868ns (Levels of Logic = 2)
  Clock Path Skew:      -0.659ns (2.125 - 2.784)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wren to spi_slave_inst/sh_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y25.BMUX     Tshcko                0.488   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren
    SLICE_X9Y25.C1       net (fanout=2)        1.094   spi_slave_inst/wren
    SLICE_X9Y25.CMUX     Tilo                  0.313   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/tx_bit_next<31>11
    SLICE_X8Y29.A6       net (fanout=31)       0.684   spi_slave_inst/tx_bit_next<31>1
    SLICE_X8Y29.CLK      Tas                   0.289   spi_slave_inst/sh_reg<8>
                                                       spi_slave_inst/Mmux_sh_next301
                                                       spi_slave_inst/sh_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (1.090ns logic, 1.778ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG1_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      0.173ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_29 (FF)
  Destination:          spi_slave_inst/sh_reg_30 (FF)
  Data Path Delay:      0.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.665ns (2.800 - 2.135)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: spi_slave_inst/di_reg_29 to spi_slave_inst/sh_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y28.BQ       Tcko                  0.368   spi_slave_inst/di_reg<31>
                                                       spi_slave_inst/di_reg_29
    SLICE_X0Y27.D6       net (fanout=1)        0.264   spi_slave_inst/di_reg<29>
    SLICE_X0Y27.CLK      Tah         (-Th)    -0.241   spi_slave_inst/sh_reg<30>
                                                       spi_slave_inst/Mmux_sh_next241
                                                       spi_slave_inst/sh_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.609ns logic, 0.264ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.297ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_28 (FF)
  Destination:          spi_slave_inst/sh_reg_29 (FF)
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.297ns (1.512 - 1.215)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_28 to spi_slave_inst/sh_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y28.AQ       Tcko                  0.198   spi_slave_inst/di_reg<31>
                                                       spi_slave_inst/di_reg_28
    SLICE_X0Y27.C4       net (fanout=1)        0.234   spi_slave_inst/di_reg<28>
    SLICE_X0Y27.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<30>
                                                       spi_slave_inst/Mmux_sh_next221
                                                       spi_slave_inst/sh_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.395ns logic, 0.234ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.301ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_5 (FF)
  Destination:          spi_slave_inst/sh_reg_6 (FF)
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.301ns (1.502 - 1.201)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_5 to spi_slave_inst/sh_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BMUX     Tshcko                0.266   spi_slave_inst/di_reg<3>
                                                       spi_slave_inst/di_reg_5
    SLICE_X8Y31.D5       net (fanout=1)        0.174   spi_slave_inst/di_reg<5>
    SLICE_X8Y31.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/Mmux_sh_next291
                                                       spi_slave_inst/sh_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.463ns logic, 0.174ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.310ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_27 (FF)
  Destination:          spi_slave_inst/sh_reg_28 (FF)
  Data Path Delay:      0.644ns (Levels of Logic = 1)
  Clock Path Skew:      0.299ns (1.512 - 1.213)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_27 to spi_slave_inst/sh_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y27.DQ       Tcko                  0.198   spi_slave_inst/di_reg<27>
                                                       spi_slave_inst/di_reg_27
    SLICE_X0Y27.B1       net (fanout=1)        0.249   spi_slave_inst/di_reg<27>
    SLICE_X0Y27.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<30>
                                                       spi_slave_inst/Mmux_sh_next211
                                                       spi_slave_inst/sh_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.395ns logic, 0.249ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.326ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_26 (FF)
  Destination:          spi_slave_inst/sh_reg_27 (FF)
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.299ns (1.512 - 1.213)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_26 to spi_slave_inst/sh_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y27.CQ       Tcko                  0.198   spi_slave_inst/di_reg<27>
                                                       spi_slave_inst/di_reg_26
    SLICE_X0Y27.A1       net (fanout=1)        0.265   spi_slave_inst/di_reg<26>
    SLICE_X0Y27.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<30>
                                                       spi_slave_inst/Mmux_sh_next201
                                                       spi_slave_inst/sh_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.395ns logic, 0.265ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.351ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_21 (FF)
  Destination:          spi_slave_inst/sh_reg_22 (FF)
  Data Path Delay:      0.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.303ns (1.515 - 1.212)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_21 to spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y20.BQ       Tcko                  0.198   spi_slave_inst/di_reg<23>
                                                       spi_slave_inst/di_reg_21
    SLICE_X3Y18.D5       net (fanout=1)        0.276   spi_slave_inst/di_reg<21>
    SLICE_X3Y18.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next151
                                                       spi_slave_inst/sh_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.413ns logic, 0.276ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.352ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_25 (FF)
  Destination:          spi_slave_inst/sh_reg_26 (FF)
  Data Path Delay:      0.679ns (Levels of Logic = 1)
  Clock Path Skew:      0.292ns (1.505 - 1.213)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_25 to spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y27.BQ       Tcko                  0.198   spi_slave_inst/di_reg<27>
                                                       spi_slave_inst/di_reg_25
    SLICE_X1Y24.D5       net (fanout=1)        0.266   spi_slave_inst/di_reg<25>
    SLICE_X1Y24.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next191
                                                       spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      0.679ns (0.413ns logic, 0.266ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.361ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_3 (FF)
  Destination:          spi_slave_inst/sh_reg_4 (FF)
  Data Path Delay:      0.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.301ns (1.502 - 1.201)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_3 to spi_slave_inst/sh_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.DQ       Tcko                  0.234   spi_slave_inst/di_reg<3>
                                                       spi_slave_inst/di_reg_3
    SLICE_X8Y31.B3       net (fanout=1)        0.266   spi_slave_inst/di_reg<3>
    SLICE_X8Y31.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/Mmux_sh_next271
                                                       spi_slave_inst/sh_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.431ns logic, 0.266ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.366ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_9 (FF)
  Destination:          spi_slave_inst/sh_reg_10 (FF)
  Data Path Delay:      0.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.300ns (1.492 - 1.192)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_9 to spi_slave_inst/sh_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.234   spi_slave_inst/di_reg<11>
                                                       spi_slave_inst/di_reg_9
    SLICE_X9Y25.D2       net (fanout=1)        0.252   spi_slave_inst/di_reg<9>
    SLICE_X9Y25.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/Mmux_sh_next21
                                                       spi_slave_inst/sh_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.449ns logic, 0.252ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.386ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_24 (FF)
  Destination:          spi_slave_inst/sh_reg_25 (FF)
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.292ns (1.505 - 1.213)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_24 to spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y27.AQ       Tcko                  0.198   spi_slave_inst/di_reg<27>
                                                       spi_slave_inst/di_reg_24
    SLICE_X1Y24.C4       net (fanout=1)        0.300   spi_slave_inst/di_reg<24>
    SLICE_X1Y24.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next181
                                                       spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.413ns logic, 0.300ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.429ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_0 (FF)
  Destination:          spi_slave_inst/sh_reg_1 (FF)
  Data Path Delay:      0.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.301ns (1.502 - 1.201)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_0 to spi_slave_inst/sh_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.234   spi_slave_inst/di_reg<3>
                                                       spi_slave_inst/di_reg_0
    SLICE_X9Y31.C4       net (fanout=1)        0.316   spi_slave_inst/di_reg<0>
    SLICE_X9Y31.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/Mmux_sh_next121
                                                       spi_slave_inst/sh_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.449ns logic, 0.316ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.431ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_30 (FF)
  Destination:          spi_slave_inst/sh_reg_31 (FF)
  Data Path Delay:      0.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.299ns (1.514 - 1.215)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_30 to spi_slave_inst/sh_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y28.CQ       Tcko                  0.198   spi_slave_inst/di_reg<31>
                                                       spi_slave_inst/di_reg_30
    SLICE_X0Y28.A2       net (fanout=1)        0.370   spi_slave_inst/di_reg<30>
    SLICE_X0Y28.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<31>
                                                       spi_slave_inst/Mmux_sh_next251
                                                       spi_slave_inst/sh_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.395ns logic, 0.370ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.432ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_2 (FF)
  Destination:          spi_slave_inst/sh_reg_3 (FF)
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.301ns (1.502 - 1.201)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_2 to spi_slave_inst/sh_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.234   spi_slave_inst/di_reg<3>
                                                       spi_slave_inst/di_reg_2
    SLICE_X8Y31.A2       net (fanout=1)        0.337   spi_slave_inst/di_reg<2>
    SLICE_X8Y31.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/Mmux_sh_next261
                                                       spi_slave_inst/sh_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.431ns logic, 0.337ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.437ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_23 (FF)
  Destination:          spi_slave_inst/sh_reg_24 (FF)
  Data Path Delay:      0.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.293ns (1.505 - 1.212)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_23 to spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y20.DQ       Tcko                  0.198   spi_slave_inst/di_reg<23>
                                                       spi_slave_inst/di_reg_23
    SLICE_X1Y24.B4       net (fanout=1)        0.352   spi_slave_inst/di_reg<23>
    SLICE_X1Y24.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next171
                                                       spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.413ns logic, 0.352ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.447ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_10 (FF)
  Destination:          spi_slave_inst/sh_reg_11 (FF)
  Data Path Delay:      0.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.302ns (1.494 - 1.192)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_10 to spi_slave_inst/sh_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.234   spi_slave_inst/di_reg<11>
                                                       spi_slave_inst/di_reg_10
    SLICE_X8Y21.A4       net (fanout=1)        0.353   spi_slave_inst/di_reg<10>
    SLICE_X8Y21.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/Mmux_sh_next31
                                                       spi_slave_inst/sh_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.431ns logic, 0.353ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.452ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_13 (FF)
  Destination:          spi_slave_inst/sh_reg_14 (FF)
  Data Path Delay:      0.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.292ns (1.494 - 1.202)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_13 to spi_slave_inst/sh_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.BQ       Tcko                  0.198   spi_slave_inst/di_reg<15>
                                                       spi_slave_inst/di_reg_13
    SLICE_X8Y21.D3       net (fanout=1)        0.384   spi_slave_inst/di_reg<13>
    SLICE_X8Y21.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/Mmux_sh_next61
                                                       spi_slave_inst/sh_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.395ns logic, 0.384ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.453ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_19 (FF)
  Destination:          spi_slave_inst/sh_reg_20 (FF)
  Data Path Delay:      0.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.298ns (1.515 - 1.217)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_19 to spi_slave_inst/sh_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.DQ       Tcko                  0.198   spi_slave_inst/di_reg<19>
                                                       spi_slave_inst/di_reg_19
    SLICE_X3Y18.B2       net (fanout=1)        0.373   spi_slave_inst/di_reg<19>
    SLICE_X3Y18.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next131
                                                       spi_slave_inst/sh_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.413ns logic, 0.373ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.455ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_18 (FF)
  Destination:          spi_slave_inst/sh_reg_19 (FF)
  Data Path Delay:      0.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.298ns (1.515 - 1.217)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_18 to spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.CQ       Tcko                  0.198   spi_slave_inst/di_reg<19>
                                                       spi_slave_inst/di_reg_18
    SLICE_X3Y18.A2       net (fanout=1)        0.375   spi_slave_inst/di_reg<18>
    SLICE_X3Y18.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next111
                                                       spi_slave_inst/sh_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.413ns logic, 0.375ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.456ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_15 (FF)
  Destination:          spi_slave_inst/sh_reg_16 (FF)
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.307ns (1.509 - 1.202)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_15 to spi_slave_inst/sh_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.DQ       Tcko                  0.198   spi_slave_inst/di_reg<15>
                                                       spi_slave_inst/di_reg_15
    SLICE_X6Y16.B1       net (fanout=1)        0.410   spi_slave_inst/di_reg<15>
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.190   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next81
                                                       spi_slave_inst/sh_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.388ns logic, 0.410ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.461ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_1 (FF)
  Destination:          spi_slave_inst/sh_reg_2 (FF)
  Data Path Delay:      0.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.301ns (1.502 - 1.201)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_1 to spi_slave_inst/sh_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.234   spi_slave_inst/di_reg<3>
                                                       spi_slave_inst/di_reg_1
    SLICE_X9Y31.D2       net (fanout=1)        0.348   spi_slave_inst/di_reg<1>
    SLICE_X9Y31.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/Mmux_sh_next231
                                                       spi_slave_inst/sh_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.449ns logic, 0.348ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.469ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_7 (FF)
  Destination:          spi_slave_inst/sh_reg_8 (FF)
  Data Path Delay:      0.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.300ns (1.501 - 1.201)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_7 to spi_slave_inst/sh_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.DMUX     Tshcko                0.266   spi_slave_inst/di_reg<3>
                                                       spi_slave_inst/di_reg_7
    SLICE_X8Y29.B4       net (fanout=1)        0.341   spi_slave_inst/di_reg<7>
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<8>
                                                       spi_slave_inst/Mmux_sh_next311
                                                       spi_slave_inst/sh_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.463ns logic, 0.341ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.493ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_6 (FF)
  Destination:          spi_slave_inst/sh_reg_7 (FF)
  Data Path Delay:      0.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.300ns (1.501 - 1.201)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_6 to spi_slave_inst/sh_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CMUX     Tshcko                0.266   spi_slave_inst/di_reg<3>
                                                       spi_slave_inst/di_reg_6
    SLICE_X8Y29.A1       net (fanout=1)        0.365   spi_slave_inst/di_reg<6>
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<8>
                                                       spi_slave_inst/Mmux_sh_next301
                                                       spi_slave_inst/sh_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.463ns logic, 0.365ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.536ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_12 (FF)
  Destination:          spi_slave_inst/sh_reg_13 (FF)
  Data Path Delay:      0.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.292ns (1.494 - 1.202)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_12 to spi_slave_inst/sh_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.AQ       Tcko                  0.198   spi_slave_inst/di_reg<15>
                                                       spi_slave_inst/di_reg_12
    SLICE_X8Y21.C2       net (fanout=1)        0.468   spi_slave_inst/di_reg<12>
    SLICE_X8Y21.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/Mmux_sh_next51
                                                       spi_slave_inst/sh_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.395ns logic, 0.468ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.560ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_8 (FF)
  Destination:          spi_slave_inst/sh_reg_9 (FF)
  Data Path Delay:      0.895ns (Levels of Logic = 1)
  Clock Path Skew:      0.300ns (1.492 - 1.192)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_8 to spi_slave_inst/sh_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.234   spi_slave_inst/di_reg<11>
                                                       spi_slave_inst/di_reg_8
    SLICE_X9Y25.B1       net (fanout=1)        0.446   spi_slave_inst/di_reg<8>
    SLICE_X9Y25.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/Mmux_sh_next321
                                                       spi_slave_inst/sh_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.449ns logic, 0.446ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.571ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_20 (FF)
  Destination:          spi_slave_inst/sh_reg_21 (FF)
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.303ns (1.515 - 1.212)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_20 to spi_slave_inst/sh_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y20.AQ       Tcko                  0.198   spi_slave_inst/di_reg<23>
                                                       spi_slave_inst/di_reg_20
    SLICE_X3Y18.C2       net (fanout=1)        0.496   spi_slave_inst/di_reg<20>
    SLICE_X3Y18.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<22>
                                                       spi_slave_inst/Mmux_sh_next141
                                                       spi_slave_inst/sh_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.413ns logic, 0.496ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.582ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_14 (FF)
  Destination:          spi_slave_inst/sh_reg_15 (FF)
  Data Path Delay:      0.924ns (Levels of Logic = 1)
  Clock Path Skew:      0.307ns (1.509 - 1.202)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_14 to spi_slave_inst/sh_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.CQ       Tcko                  0.198   spi_slave_inst/di_reg<15>
                                                       spi_slave_inst/di_reg_14
    SLICE_X6Y16.A1       net (fanout=1)        0.536   spi_slave_inst/di_reg<14>
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.190   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next71
                                                       spi_slave_inst/sh_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.388ns logic, 0.536ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.594ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_22 (FF)
  Destination:          spi_slave_inst/sh_reg_23 (FF)
  Data Path Delay:      0.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.293ns (1.505 - 1.212)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_22 to spi_slave_inst/sh_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y20.CQ       Tcko                  0.198   spi_slave_inst/di_reg<23>
                                                       spi_slave_inst/di_reg_22
    SLICE_X1Y24.A2       net (fanout=1)        0.509   spi_slave_inst/di_reg<22>
    SLICE_X1Y24.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<26>
                                                       spi_slave_inst/Mmux_sh_next161
                                                       spi_slave_inst/sh_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.413ns logic, 0.509ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.604ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_4 (FF)
  Destination:          spi_slave_inst/sh_reg_5 (FF)
  Data Path Delay:      0.940ns (Levels of Logic = 1)
  Clock Path Skew:      0.301ns (1.502 - 1.201)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_4 to spi_slave_inst/sh_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AMUX     Tshcko                0.266   spi_slave_inst/di_reg<3>
                                                       spi_slave_inst/di_reg_4
    SLICE_X8Y31.C1       net (fanout=1)        0.477   spi_slave_inst/di_reg<4>
    SLICE_X8Y31.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<6>
                                                       spi_slave_inst/Mmux_sh_next281
                                                       spi_slave_inst/sh_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.463ns logic, 0.477ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.670ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_11 (FF)
  Destination:          spi_slave_inst/sh_reg_12 (FF)
  Data Path Delay:      1.007ns (Levels of Logic = 1)
  Clock Path Skew:      0.302ns (1.494 - 1.192)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_11 to spi_slave_inst/sh_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.234   spi_slave_inst/di_reg<11>
                                                       spi_slave_inst/di_reg_11
    SLICE_X8Y21.B3       net (fanout=1)        0.576   spi_slave_inst/di_reg<11>
    SLICE_X8Y21.CLK      Tah         (-Th)    -0.197   spi_slave_inst/sh_reg<14>
                                                       spi_slave_inst/Mmux_sh_next41
                                                       spi_slave_inst/sh_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.431ns logic, 0.576ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.697ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_reg_16 (FF)
  Destination:          spi_slave_inst/sh_reg_17 (FF)
  Data Path Delay:      1.024ns (Levels of Logic = 1)
  Clock Path Skew:      0.292ns (1.509 - 1.217)
  Source Clock:         wb_clk_BUFGP rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_16 to spi_slave_inst/sh_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.AQ       Tcko                  0.198   spi_slave_inst/di_reg<19>
                                                       spi_slave_inst/di_reg_16
    SLICE_X6Y16.C2       net (fanout=1)        0.636   spi_slave_inst/di_reg<16>
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.190   spi_slave_inst/sh_reg<18>
                                                       spi_slave_inst/Mmux_sh_next91
                                                       spi_slave_inst/sh_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      1.024ns (0.388ns logic, 0.636ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG2_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     2.335ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/di_req_reg (FF)
  Destination:          spi_slave_inst/di_req_o_A (FF)
  Data Path Delay:      1.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.670ns (2.120 - 2.790)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/di_req_reg to spi_slave_inst/di_req_o_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.BQ       Tcko                  0.447   spi_slave_inst/di_req_reg
                                                       spi_slave_inst/di_req_reg
    SLICE_X4Y25.AX       net (fanout=2)        1.097   spi_slave_inst/di_req_reg
    SLICE_X4Y25.CLK      Tdick                 0.086   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/di_req_o_A
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (0.533ns logic, 1.097ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.159ns (data path - clock path skew + uncertainty)
  Source:               spi_slave_inst/wr_ack_reg (FF)
  Destination:          spi_slave_inst/wren (FF)
  Data Path Delay:      1.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.660ns (2.120 - 2.780)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_slave_inst/wr_ack_reg to spi_slave_inst/wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.CQ       Tcko                  0.391   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/wr_ack_reg
    SLICE_X4Y25.B2       net (fanout=2)        0.919   spi_slave_inst/wr_ack_reg
    SLICE_X4Y25.CLK      Tas                   0.154   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren_rstpot
                                                       spi_slave_inst/wren
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.545ns logic, 0.919ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      0.506ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/wr_ack_reg (FF)
  Destination:          spi_slave_inst/wren (FF)
  Data Path Delay:      0.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.300ns (1.496 - 1.196)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/wr_ack_reg to spi_slave_inst/wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.CQ       Tcko                  0.198   spi_slave_inst/sh_reg<10>
                                                       spi_slave_inst/wr_ack_reg
    SLICE_X4Y25.B2       net (fanout=2)        0.512   spi_slave_inst/wr_ack_reg
    SLICE_X4Y25.CLK      Tah         (-Th)    -0.131   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/wren_rstpot
                                                       spi_slave_inst/wren
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.329ns logic, 0.512ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.719ns (datapath - clock path skew - uncertainty)
  Source:               spi_slave_inst/di_req_reg (FF)
  Destination:          spi_slave_inst/di_req_o_A (FF)
  Data Path Delay:      1.044ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (1.496 - 1.206)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_req_reg to spi_slave_inst/di_req_o_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.BQ       Tcko                  0.234   spi_slave_inst/di_req_reg
                                                       spi_slave_inst/di_req_reg
    SLICE_X4Y25.AX       net (fanout=2)        0.769   spi_slave_inst/di_req_reg
    SLICE_X4Y25.CLK      Tckdi       (-Th)    -0.041   spi_slave_inst/di_req_o_A
                                                       spi_slave_inst/di_req_o_A
    -------------------------------------------------  ---------------------------
    Total                                      1.044ns (0.275ns logic, 0.769ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"spi_sck_BUFGP" 

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.030ns.
--------------------------------------------------------------------------------
Offset (setup paths):   3.030ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/state_reg_5 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      5.131ns (Levels of Logic = 1)
  Clock Path Delay:     2.126ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_ss to spi_slave_inst/state_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.790   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X5Y26.SR       net (fanout=5)        4.118   spi_ss_IBUF
    SLICE_X5Y26.CLK      Trck                  0.223   N4
                                                       spi_slave_inst/state_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.131ns (1.013ns logic, 4.118ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: spi_sck to spi_slave_inst/state_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.684   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.595   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X5Y26.CLK      net (fanout=16)       0.650   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (0.881ns logic, 1.245ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   2.964ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/state_reg_3 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      5.080ns (Levels of Logic = 1)
  Clock Path Delay:     2.141ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_ss to spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.790   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y31.SR       net (fanout=5)        3.977   spi_ss_IBUF
    SLICE_X3Y31.CLK      Trck                  0.313   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.080ns (1.103ns logic, 3.977ns route)
                                                       (21.7% logic, 78.3% route)

  Minimum Clock Path at Slow Process Corner: spi_sck to spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.684   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.595   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y31.CLK      net (fanout=16)       0.665   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (0.881ns logic, 1.260ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Offset (setup paths):   2.940ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/state_reg_2 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      5.056ns (Levels of Logic = 1)
  Clock Path Delay:     2.141ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_ss to spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.790   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y31.SR       net (fanout=5)        3.977   spi_ss_IBUF
    SLICE_X3Y31.CLK      Trck                  0.289   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.056ns (1.079ns logic, 3.977ns route)
                                                       (21.3% logic, 78.7% route)

  Minimum Clock Path at Slow Process Corner: spi_sck to spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.684   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.595   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y31.CLK      net (fanout=16)       0.665   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (0.881ns logic, 1.260ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Offset (setup paths):   2.930ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/state_reg_4 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      5.043ns (Levels of Logic = 1)
  Clock Path Delay:     2.138ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_ss to spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.790   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y28.SR       net (fanout=5)        3.986   spi_ss_IBUF
    SLICE_X3Y28.CLK      Trck                  0.267   spi_slave_inst/state_reg<4>
                                                       spi_slave_inst/state_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (1.057ns logic, 3.986ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: spi_sck to spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.684   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.595   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y28.CLK      net (fanout=16)       0.662   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.881ns logic, 1.257ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   2.920ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/state_reg_1 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 1)
  Clock Path Delay:     2.141ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_ss to spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.790   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y31.SR       net (fanout=5)        3.977   spi_ss_IBUF
    SLICE_X3Y31.CLK      Trck                  0.269   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (1.059ns logic, 3.977ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: spi_sck to spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.684   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.595   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y31.CLK      net (fanout=16)       0.665   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (0.881ns logic, 1.260ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Offset (setup paths):   2.918ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/state_reg_0 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      5.034ns (Levels of Logic = 1)
  Clock Path Delay:     2.141ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_ss to spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.790   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y31.SR       net (fanout=5)        3.977   spi_ss_IBUF
    SLICE_X3Y31.CLK      Trck                  0.267   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (1.057ns logic, 3.977ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: spi_sck to spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.684   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.595   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y31.CLK      net (fanout=16)       0.665   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (0.881ns logic, 1.260ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Offset (setup paths):   2.731ns (data path - clock path + uncertainty)
  Source:               spi_mosi (PAD)
  Destination:          spi_slave_inst/sh_reg_0 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      4.832ns (Levels of Logic = 2)
  Clock Path Delay:     2.126ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_mosi to spi_slave_inst/sh_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.790   spi_mosi
                                                       spi_mosi
                                                       spi_mosi_IBUF
                                                       ProtoComp3.IMUX.21
    SLICE_X9Y31.B1       net (fanout=1)        3.720   spi_mosi_IBUF
    SLICE_X9Y31.CLK      Tas                   0.322   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/Mmux_sh_next110
                                                       spi_slave_inst/sh_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (1.112ns logic, 3.720ns route)
                                                       (23.0% logic, 77.0% route)

  Minimum Clock Path at Slow Process Corner: spi_sck to spi_slave_inst/sh_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.684   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.595   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y31.CLK      net (fanout=16)       0.650   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (0.881ns logic, 1.245ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   -1.339ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/preload_miso (FF)
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 1)
  Clock Path Delay:     2.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_ss to spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.790   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y27.AX       net (fanout=5)        3.919   spi_ss_IBUF
    SLICE_X3Y27.CLK      Tdick                 0.063   spi_slave_inst/preload_miso
                                                       spi_slave_inst/preload_miso
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (0.853ns logic, 3.919ns route)
                                                       (17.9% logic, 82.1% route)

  Minimum Clock Path at Slow Process Corner: spi_sck to spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.684   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.595   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y27.CLK      net (fanout=16)       0.660   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.881ns logic, 1.255ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   -0.844ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/preload_miso (FF)
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      5.267ns (Levels of Logic = 1)
  Clock Path Delay:     2.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi_ss to spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.790   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y27.SR       net (fanout=5)        4.175   spi_ss_IBUF
    SLICE_X3Y27.CLK      Trck                  0.302   spi_slave_inst/preload_miso
                                                       spi_slave_inst/preload_miso
    -------------------------------------------------  ---------------------------
    Total                                      5.267ns (1.092ns logic, 4.175ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Slow Process Corner: spi_sck to spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.684   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.595   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y27.CLK      net (fanout=16)       0.660   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.881ns logic, 1.255ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Hold Paths: Unconstrained OFFSET IN BEFORE analysis for clock "spi_sck_BUFGP"

--------------------------------------------------------------------------------
Offset (hold paths):    -2.667ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/preload_miso (FF)
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      2.820ns (Levels of Logic = 1)
  Clock Path Delay:     1.512ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_ss to spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.321   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y27.AX       net (fanout=5)        2.440   spi_ss_IBUF
    SLICE_X3Y27.CLK      Tckdi       (-Th)    -0.059   spi_slave_inst/preload_miso
                                                       spi_slave_inst/preload_miso
    -------------------------------------------------  ---------------------------
    Total                                      2.820ns (0.380ns logic, 2.440ns route)
                                                       (13.5% logic, 86.5% route)

  Maximum Clock Path at Fast Process Corner: spi_sck to spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.367   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.282   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y27.CLK      net (fanout=16)       0.800   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.430ns logic, 1.082ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -2.347ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/preload_miso (FF)
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      3.140ns (Levels of Logic = 1)
  Clock Path Delay:     1.512ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_ss to spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.321   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y27.SR       net (fanout=5)        2.640   spi_ss_IBUF
    SLICE_X3Y27.CLK      Tremck      (-Th)    -0.179   spi_slave_inst/preload_miso
                                                       spi_slave_inst/preload_miso
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (0.500ns logic, 2.640ns route)
                                                       (15.9% logic, 84.1% route)

  Maximum Clock Path at Fast Process Corner: spi_sck to spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.367   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.282   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y27.CLK      net (fanout=16)       0.800   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.430ns logic, 1.082ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Offset (hold paths):    1.425ns (data path - clock path + uncertainty)
  Source:               spi_mosi (PAD)
  Destination:          spi_slave_inst/sh_reg_0 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.902ns (Levels of Logic = 2)
  Clock Path Delay:     1.502ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_mosi to spi_slave_inst/sh_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.321   spi_mosi
                                                       spi_mosi
                                                       spi_mosi_IBUF
                                                       ProtoComp3.IMUX.21
    SLICE_X9Y31.B1       net (fanout=1)        2.366   spi_mosi_IBUF
    SLICE_X9Y31.CLK      Tah         (-Th)    -0.215   spi_slave_inst/sh_reg<2>
                                                       spi_slave_inst/Mmux_sh_next110
                                                       spi_slave_inst/sh_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (0.536ns logic, 2.366ns route)
                                                       (18.5% logic, 81.5% route)

  Maximum Clock Path at Fast Process Corner: spi_sck to spi_slave_inst/sh_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.367   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.282   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y31.CLK      net (fanout=16)       0.790   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (0.430ns logic, 1.072ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Offset (hold paths):    1.452ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/state_reg_0 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.944ns (Levels of Logic = 1)
  Clock Path Delay:     1.517ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_ss to spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.321   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y31.SR       net (fanout=5)        2.477   spi_ss_IBUF
    SLICE_X3Y31.CLK      Tremck      (-Th)    -0.146   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (0.467ns logic, 2.477ns route)
                                                       (15.9% logic, 84.1% route)

  Maximum Clock Path at Fast Process Corner: spi_sck to spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.367   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.282   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y31.CLK      net (fanout=16)       0.805   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.430ns logic, 1.087ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Offset (hold paths):    1.455ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/state_reg_1 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.947ns (Levels of Logic = 1)
  Clock Path Delay:     1.517ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_ss to spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.321   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y31.SR       net (fanout=5)        2.477   spi_ss_IBUF
    SLICE_X3Y31.CLK      Tremck      (-Th)    -0.149   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.470ns logic, 2.477ns route)
                                                       (15.9% logic, 84.1% route)

  Maximum Clock Path at Fast Process Corner: spi_sck to spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.367   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.282   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y31.CLK      net (fanout=16)       0.805   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.430ns logic, 1.087ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Offset (hold paths):    1.456ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/state_reg_3 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.948ns (Levels of Logic = 1)
  Clock Path Delay:     1.517ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_ss to spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.321   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y31.SR       net (fanout=5)        2.477   spi_ss_IBUF
    SLICE_X3Y31.CLK      Tremck      (-Th)    -0.150   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.471ns logic, 2.477ns route)
                                                       (16.0% logic, 84.0% route)

  Maximum Clock Path at Fast Process Corner: spi_sck to spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.367   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.282   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y31.CLK      net (fanout=16)       0.805   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.430ns logic, 1.087ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Offset (hold paths):    1.462ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/state_reg_2 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 1)
  Clock Path Delay:     1.517ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_ss to spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.321   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y31.SR       net (fanout=5)        2.477   spi_ss_IBUF
    SLICE_X3Y31.CLK      Tremck      (-Th)    -0.156   spi_slave_inst/state_reg<3>
                                                       spi_slave_inst/state_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.477ns logic, 2.477ns route)
                                                       (16.1% logic, 83.9% route)

  Maximum Clock Path at Fast Process Corner: spi_sck to spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.367   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.282   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y31.CLK      net (fanout=16)       0.805   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.430ns logic, 1.087ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Offset (hold paths):    1.464ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/state_reg_4 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.953ns (Levels of Logic = 1)
  Clock Path Delay:     1.514ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_ss to spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.321   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X3Y28.SR       net (fanout=5)        2.486   spi_ss_IBUF
    SLICE_X3Y28.CLK      Tremck      (-Th)    -0.146   spi_slave_inst/state_reg<4>
                                                       spi_slave_inst/state_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.953ns (0.467ns logic, 2.486ns route)
                                                       (15.8% logic, 84.2% route)

  Maximum Clock Path at Fast Process Corner: spi_sck to spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.367   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.282   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y28.CLK      net (fanout=16)       0.802   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.514ns (0.430ns logic, 1.084ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Offset (hold paths):    1.562ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi_slave_inst/state_reg_5 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      3.039ns (Levels of Logic = 1)
  Clock Path Delay:     1.502ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: spi_ss to spi_slave_inst/state_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.321   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp3.IMUX.13
    SLICE_X5Y26.SR       net (fanout=5)        2.579   spi_ss_IBUF
    SLICE_X5Y26.CLK      Tremck      (-Th)    -0.139   N4
                                                       spi_slave_inst/state_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (0.460ns logic, 2.579ns route)
                                                       (15.1% logic, 84.9% route)

  Maximum Clock Path at Fast Process Corner: spi_sck to spi_slave_inst/state_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.367   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.282   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X5Y26.CLK      net (fanout=16)       0.790   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (0.430ns logic, 1.072ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"spi_sck_BUFGP" 

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  13.761ns.
--------------------------------------------------------------------------------
Offset (slowest paths): 13.761ns (clock path + data path + uncertainty)
  Source:               spi_slave_inst/preload_miso (FF)
  Destination:          spi_miso (PAD)
  Source Clock:         spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      6.936ns (Levels of Logic = 2)
  Clock Path Delay:     2.800ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spi_sck to spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y27.CLK      net (fanout=16)       1.119   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.999ns logic, 1.801ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Data Path at Slow Process Corner: spi_slave_inst/preload_miso to spi_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y27.AQ       Tcko                  0.391   spi_slave_inst/preload_miso
                                                       spi_slave_inst/preload_miso
    SLICE_X3Y27.D4       net (fanout=1)        0.791   spi_slave_inst/preload_miso
    SLICE_X3Y27.D        Tilo                  0.259   spi_slave_inst/preload_miso
                                                       spi_slave_inst/Mmux_spi_miso_o11
    P138.O               net (fanout=1)        3.494   spi_miso_OBUF
    P138.PAD             Tioop                 2.001   spi_miso
                                                       spi_miso_OBUF
                                                       spi_miso
    -------------------------------------------------  ---------------------------
    Total                                      6.936ns (2.651ns logic, 4.285ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 13.310ns (clock path + data path + uncertainty)
  Source:               spi_slave_inst/tx_bit_reg (FF)
  Destination:          spi_miso (PAD)
  Source Clock:         spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      6.485ns (Levels of Logic = 2)
  Clock Path Delay:     2.800ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spi_sck to spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X2Y27.CLK      net (fanout=16)       1.119   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.999ns logic, 1.801ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Data Path at Slow Process Corner: spi_slave_inst/tx_bit_reg to spi_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y27.AQ       Tcko                  0.408   spi_slave_inst/tx_bit_reg
                                                       spi_slave_inst/tx_bit_reg
    SLICE_X3Y27.D3       net (fanout=2)        0.323   spi_slave_inst/tx_bit_reg
    SLICE_X3Y27.D        Tilo                  0.259   spi_slave_inst/preload_miso
                                                       spi_slave_inst/Mmux_spi_miso_o11
    P138.O               net (fanout=1)        3.494   spi_miso_OBUF
    P138.PAD             Tioop                 2.001   spi_miso
                                                       spi_miso_OBUF
                                                       spi_miso
    -------------------------------------------------  ---------------------------
    Total                                      6.485ns (2.668ns logic, 3.817ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Fastest Paths: Unconstrained OFFSET OUT AFTER analysis for clock "spi_sck_BUFGP"

--------------------------------------------------------------------------------
Offset (fastest paths): 8.968ns (clock path + data path - uncertainty)
  Source:               spi_slave_inst/tx_bit_reg (FF)
  Destination:          spi_miso (PAD)
  Source Clock:         spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: spi_sck to spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.337   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X2Y27.CLK      net (fanout=16)       0.499   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (0.380ns logic, 0.836ns route)
                                                       (31.3% logic, 68.8% route)

  Minimum Data Path at Fast Process Corner: spi_slave_inst/tx_bit_reg to spi_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y27.AQ       Tcko                  0.200   spi_slave_inst/tx_bit_reg
                                                       spi_slave_inst/tx_bit_reg
    SLICE_X3Y27.D3       net (fanout=2)        0.178   spi_slave_inst/tx_bit_reg
    SLICE_X3Y27.D        Tilo                  0.156   spi_slave_inst/preload_miso
                                                       spi_slave_inst/Mmux_spi_miso_o11
    P138.O               net (fanout=1)        2.205   spi_miso_OBUF
    P138.PAD             Tioop                 1.038   spi_miso
                                                       spi_miso_OBUF
                                                       spi_miso
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.394ns logic, 2.383ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 9.229ns (clock path + data path - uncertainty)
  Source:               spi_slave_inst/preload_miso (FF)
  Destination:          spi_miso (PAD)
  Source Clock:         spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: spi_sck to spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.337   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y27.CLK      net (fanout=16)       0.499   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (0.380ns logic, 0.836ns route)
                                                       (31.3% logic, 68.8% route)

  Minimum Data Path at Fast Process Corner: spi_slave_inst/preload_miso to spi_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y27.AQ       Tcko                  0.198   spi_slave_inst/preload_miso
                                                       spi_slave_inst/preload_miso
    SLICE_X3Y27.D4       net (fanout=1)        0.441   spi_slave_inst/preload_miso
    SLICE_X3Y27.D        Tilo                  0.156   spi_slave_inst/preload_miso
                                                       spi_slave_inst/Mmux_spi_miso_o11
    P138.O               net (fanout=1)        2.205   spi_miso_OBUF
    P138.PAD             Tioop                 1.038   spi_miso
                                                       spi_miso_OBUF
                                                       spi_miso
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (1.392ns logic, 2.646ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"wb_clk_BUFGP" 

 69 paths analyzed, 69 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.373ns.
--------------------------------------------------------------------------------
Offset (setup paths):   4.373ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_14 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      6.469ns (Levels of Logic = 2)
  Clock Path Delay:     2.121ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y16.CE      net (fanout=8)        2.174   wb_shim_inst/_n0032_inv
    SLICE_X11Y16.CLK     Tceck                 0.340   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_14
    -------------------------------------------------  ---------------------------
    Total                                      6.469ns (1.335ns logic, 5.134ns route)
                                                       (20.6% logic, 79.4% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y16.CLK     net (fanout=21)       0.649   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.881ns logic, 1.240ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.357ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_13 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      6.453ns (Levels of Logic = 2)
  Clock Path Delay:     2.121ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y16.CE      net (fanout=8)        2.174   wb_shim_inst/_n0032_inv
    SLICE_X11Y16.CLK     Tceck                 0.324   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_13
    -------------------------------------------------  ---------------------------
    Total                                      6.453ns (1.319ns logic, 5.134ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y16.CLK     net (fanout=21)       0.649   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.881ns logic, 1.240ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.349ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_15 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      6.445ns (Levels of Logic = 2)
  Clock Path Delay:     2.121ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y16.CE      net (fanout=8)        2.174   wb_shim_inst/_n0032_inv
    SLICE_X11Y16.CLK     Tceck                 0.316   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_15
    -------------------------------------------------  ---------------------------
    Total                                      6.445ns (1.311ns logic, 5.134ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y16.CLK     net (fanout=21)       0.649   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.881ns logic, 1.240ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.328ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_12 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      6.424ns (Levels of Logic = 2)
  Clock Path Delay:     2.121ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y16.CE      net (fanout=8)        2.174   wb_shim_inst/_n0032_inv
    SLICE_X11Y16.CLK     Tceck                 0.295   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_12
    -------------------------------------------------  ---------------------------
    Total                                      6.424ns (1.290ns logic, 5.134ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y16.CLK     net (fanout=21)       0.649   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.881ns logic, 1.240ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.569ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_16 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.682ns (Levels of Logic = 2)
  Clock Path Delay:     2.138ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y16.CE       net (fanout=8)        1.396   wb_shim_inst/_n0032_inv
    SLICE_X0Y16.CLK      Tceck                 0.331   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_16
    -------------------------------------------------  ---------------------------
    Total                                      5.682ns (1.326ns logic, 4.356ns route)
                                                       (23.3% logic, 76.7% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y16.CLK      net (fanout=21)       0.666   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.881ns logic, 1.257ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.562ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_10 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.648ns (Levels of Logic = 2)
  Clock Path Delay:     2.111ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y25.CE      net (fanout=8)        1.353   wb_shim_inst/_n0032_inv
    SLICE_X11Y25.CLK     Tceck                 0.340   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_10
    -------------------------------------------------  ---------------------------
    Total                                      5.648ns (1.335ns logic, 4.313ns route)
                                                       (23.6% logic, 76.4% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y25.CLK     net (fanout=21)       0.639   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.881ns logic, 1.230ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.546ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_9 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.632ns (Levels of Logic = 2)
  Clock Path Delay:     2.111ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y25.CE      net (fanout=8)        1.353   wb_shim_inst/_n0032_inv
    SLICE_X11Y25.CLK     Tceck                 0.324   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_9
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (1.319ns logic, 4.313ns route)
                                                       (23.4% logic, 76.6% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y25.CLK     net (fanout=21)       0.639   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.881ns logic, 1.230ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.538ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_11 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.624ns (Levels of Logic = 2)
  Clock Path Delay:     2.111ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y25.CE      net (fanout=8)        1.353   wb_shim_inst/_n0032_inv
    SLICE_X11Y25.CLK     Tceck                 0.316   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_11
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (1.311ns logic, 4.313ns route)
                                                       (23.3% logic, 76.7% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y25.CLK     net (fanout=21)       0.639   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.881ns logic, 1.230ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.533ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_18 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.646ns (Levels of Logic = 2)
  Clock Path Delay:     2.138ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y16.CE       net (fanout=8)        1.396   wb_shim_inst/_n0032_inv
    SLICE_X0Y16.CLK      Tceck                 0.295   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_18
    -------------------------------------------------  ---------------------------
    Total                                      5.646ns (1.290ns logic, 4.356ns route)
                                                       (22.8% logic, 77.2% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y16.CLK      net (fanout=21)       0.666   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.881ns logic, 1.257ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.529ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_19 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.642ns (Levels of Logic = 2)
  Clock Path Delay:     2.138ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y16.CE       net (fanout=8)        1.396   wb_shim_inst/_n0032_inv
    SLICE_X0Y16.CLK      Tceck                 0.291   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_19
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (1.286ns logic, 4.356ns route)
                                                       (22.8% logic, 77.2% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y16.CLK      net (fanout=21)       0.666   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.881ns logic, 1.257ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.517ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_8 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.603ns (Levels of Logic = 2)
  Clock Path Delay:     2.111ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y25.CE      net (fanout=8)        1.353   wb_shim_inst/_n0032_inv
    SLICE_X11Y25.CLK     Tceck                 0.295   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_8
    -------------------------------------------------  ---------------------------
    Total                                      5.603ns (1.290ns logic, 4.313ns route)
                                                       (23.0% logic, 77.0% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y25.CLK     net (fanout=21)       0.639   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.881ns logic, 1.230ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.514ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_17 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.627ns (Levels of Logic = 2)
  Clock Path Delay:     2.138ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y16.CE       net (fanout=8)        1.396   wb_shim_inst/_n0032_inv
    SLICE_X0Y16.CLK      Tceck                 0.276   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_17
    -------------------------------------------------  ---------------------------
    Total                                      5.627ns (1.271ns logic, 4.356ns route)
                                                       (22.6% logic, 77.4% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y16.CLK      net (fanout=21)       0.666   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.881ns logic, 1.257ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.334ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_20 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.441ns (Levels of Logic = 2)
  Clock Path Delay:     2.132ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y20.CE       net (fanout=8)        1.155   wb_shim_inst/_n0032_inv
    SLICE_X0Y20.CLK      Tceck                 0.331   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_20
    -------------------------------------------------  ---------------------------
    Total                                      5.441ns (1.326ns logic, 4.115ns route)
                                                       (24.4% logic, 75.6% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y20.CLK      net (fanout=21)       0.660   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.881ns logic, 1.251ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.298ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_22 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.405ns (Levels of Logic = 2)
  Clock Path Delay:     2.132ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y20.CE       net (fanout=8)        1.155   wb_shim_inst/_n0032_inv
    SLICE_X0Y20.CLK      Tceck                 0.295   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_22
    -------------------------------------------------  ---------------------------
    Total                                      5.405ns (1.290ns logic, 4.115ns route)
                                                       (23.9% logic, 76.1% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y20.CLK      net (fanout=21)       0.660   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.881ns logic, 1.251ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.294ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_23 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 2)
  Clock Path Delay:     2.132ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y20.CE       net (fanout=8)        1.155   wb_shim_inst/_n0032_inv
    SLICE_X0Y20.CLK      Tceck                 0.291   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_23
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.286ns logic, 4.115ns route)
                                                       (23.8% logic, 76.2% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y20.CLK      net (fanout=21)       0.660   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.881ns logic, 1.251ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.289ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_2 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.385ns (Levels of Logic = 2)
  Clock Path Delay:     2.121ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y31.CE      net (fanout=8)        1.090   wb_shim_inst/_n0032_inv
    SLICE_X11Y31.CLK     Tceck                 0.340   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_2
    -------------------------------------------------  ---------------------------
    Total                                      5.385ns (1.335ns logic, 4.050ns route)
                                                       (24.8% logic, 75.2% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y31.CLK     net (fanout=21)       0.649   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.881ns logic, 1.240ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.279ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_21 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.386ns (Levels of Logic = 2)
  Clock Path Delay:     2.132ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y20.CE       net (fanout=8)        1.155   wb_shim_inst/_n0032_inv
    SLICE_X0Y20.CLK      Tceck                 0.276   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_21
    -------------------------------------------------  ---------------------------
    Total                                      5.386ns (1.271ns logic, 4.115ns route)
                                                       (23.6% logic, 76.4% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y20.CLK      net (fanout=21)       0.660   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.881ns logic, 1.251ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.273ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_1 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.369ns (Levels of Logic = 2)
  Clock Path Delay:     2.121ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y31.CE      net (fanout=8)        1.090   wb_shim_inst/_n0032_inv
    SLICE_X11Y31.CLK     Tceck                 0.324   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_1
    -------------------------------------------------  ---------------------------
    Total                                      5.369ns (1.319ns logic, 4.050ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y31.CLK     net (fanout=21)       0.649   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.881ns logic, 1.240ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.265ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_3 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.361ns (Levels of Logic = 2)
  Clock Path Delay:     2.121ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y31.CE      net (fanout=8)        1.090   wb_shim_inst/_n0032_inv
    SLICE_X11Y31.CLK     Tceck                 0.316   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_3
    -------------------------------------------------  ---------------------------
    Total                                      5.361ns (1.311ns logic, 4.050ns route)
                                                       (24.5% logic, 75.5% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y31.CLK     net (fanout=21)       0.649   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.881ns logic, 1.240ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.244ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_0 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.340ns (Levels of Logic = 2)
  Clock Path Delay:     2.121ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X11Y31.CE      net (fanout=8)        1.090   wb_shim_inst/_n0032_inv
    SLICE_X11Y31.CLK     Tceck                 0.295   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_0
    -------------------------------------------------  ---------------------------
    Total                                      5.340ns (1.290ns logic, 4.050ns route)
                                                       (24.2% logic, 75.8% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y31.CLK     net (fanout=21)       0.649   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.881ns logic, 1.240ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.080ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_4 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.175ns (Levels of Logic = 2)
  Clock Path Delay:     2.120ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X10Y30.CE      net (fanout=8)        0.885   wb_shim_inst/_n0032_inv
    SLICE_X10Y30.CLK     Tceck                 0.335   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_4
    -------------------------------------------------  ---------------------------
    Total                                      5.175ns (1.330ns logic, 3.845ns route)
                                                       (25.7% logic, 74.3% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X10Y30.CLK     net (fanout=21)       0.648   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.881ns logic, 1.239ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.060ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_7 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.155ns (Levels of Logic = 2)
  Clock Path Delay:     2.120ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X10Y30.CE      net (fanout=8)        0.885   wb_shim_inst/_n0032_inv
    SLICE_X10Y30.CLK     Tceck                 0.315   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_7
    -------------------------------------------------  ---------------------------
    Total                                      5.155ns (1.310ns logic, 3.845ns route)
                                                       (25.4% logic, 74.6% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X10Y30.CLK     net (fanout=21)       0.648   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.881ns logic, 1.239ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.059ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_6 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.154ns (Levels of Logic = 2)
  Clock Path Delay:     2.120ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X10Y30.CE      net (fanout=8)        0.885   wb_shim_inst/_n0032_inv
    SLICE_X10Y30.CLK     Tceck                 0.314   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_6
    -------------------------------------------------  ---------------------------
    Total                                      5.154ns (1.309ns logic, 3.845ns route)
                                                       (25.4% logic, 74.6% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X10Y30.CLK     net (fanout=21)       0.648   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.881ns logic, 1.239ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.041ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_5 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.136ns (Levels of Logic = 2)
  Clock Path Delay:     2.120ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X10Y30.CE      net (fanout=8)        0.885   wb_shim_inst/_n0032_inv
    SLICE_X10Y30.CLK     Tceck                 0.296   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_5
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (1.291ns logic, 3.845ns route)
                                                       (25.1% logic, 74.9% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X10Y30.CLK     net (fanout=21)       0.648   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.881ns logic, 1.239ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   2.824ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_24 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      4.935ns (Levels of Logic = 2)
  Clock Path Delay:     2.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y29.CE       net (fanout=8)        0.649   wb_shim_inst/_n0032_inv
    SLICE_X0Y29.CLK      Tceck                 0.331   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_24
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (1.326ns logic, 3.609ns route)
                                                       (26.9% logic, 73.1% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y29.CLK      net (fanout=21)       0.664   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.881ns logic, 1.255ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   2.788ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_26 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      4.899ns (Levels of Logic = 2)
  Clock Path Delay:     2.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y29.CE       net (fanout=8)        0.649   wb_shim_inst/_n0032_inv
    SLICE_X0Y29.CLK      Tceck                 0.295   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_26
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (1.290ns logic, 3.609ns route)
                                                       (26.3% logic, 73.7% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y29.CLK      net (fanout=21)       0.664   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.881ns logic, 1.255ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   2.784ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_27 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 2)
  Clock Path Delay:     2.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y29.CE       net (fanout=8)        0.649   wb_shim_inst/_n0032_inv
    SLICE_X0Y29.CLK      Tceck                 0.291   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_27
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (1.286ns logic, 3.609ns route)
                                                       (26.3% logic, 73.7% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y29.CLK      net (fanout=21)       0.664   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.881ns logic, 1.255ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   2.769ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_25 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      4.880ns (Levels of Logic = 2)
  Clock Path Delay:     2.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y29.CE       net (fanout=8)        0.649   wb_shim_inst/_n0032_inv
    SLICE_X0Y29.CLK      Tceck                 0.276   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_25
    -------------------------------------------------  ---------------------------
    Total                                      4.880ns (1.271ns logic, 3.609ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y29.CLK      net (fanout=21)       0.664   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.881ns logic, 1.255ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   2.691ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_28 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      4.804ns (Levels of Logic = 2)
  Clock Path Delay:     2.138ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y31.CE       net (fanout=8)        0.518   wb_shim_inst/_n0032_inv
    SLICE_X0Y31.CLK      Tceck                 0.331   wb_shim_inst/spi_di_o<31>
                                                       wb_shim_inst/spi_di_o_28
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (1.326ns logic, 3.478ns route)
                                                       (27.6% logic, 72.4% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y31.CLK      net (fanout=21)       0.666   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.881ns logic, 1.257ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Offset (setup paths):   2.655ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/spi_di_o_30 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      4.768ns (Levels of Logic = 2)
  Clock Path Delay:     2.138ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wb_rst to wb_shim_inst/spi_di_o_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        2.960   wb_rst_IBUF
    SLICE_X2Y30.D        Tilo                  0.205   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/_n0032_inv1
    SLICE_X0Y31.CE       net (fanout=8)        0.518   wb_shim_inst/_n0032_inv
    SLICE_X0Y31.CLK      Tceck                 0.295   wb_shim_inst/spi_di_o<31>
                                                       wb_shim_inst/spi_di_o_30
    -------------------------------------------------  ---------------------------
    Total                                      4.768ns (1.290ns logic, 3.478ns route)
                                                       (27.1% logic, 72.9% route)

  Minimum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.684   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.591   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y31.CLK      net (fanout=21)       0.666   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.881ns logic, 1.257ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Hold Paths: Unconstrained OFFSET IN BEFORE analysis for clock "wb_clk_BUFGP"

--------------------------------------------------------------------------------
Offset (hold paths):    -0.580ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<23> (PAD)
  Destination:          wb_shim_inst/spi_di_o_23 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      2.191ns (Levels of Logic = 1)
  Clock Path Delay:     2.796ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<23> to wb_shim_inst/spi_di_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.684   wb_dat_i0<23>
                                                       wb_dat_i0<23>
                                                       wb_dat_i0_23_IBUF
                                                       ProtoComp3.IMUX.33
    SLICE_X0Y20.DX       net (fanout=1)        1.457   wb_dat_i0_23_IBUF
    SLICE_X0Y20.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_23
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (0.734ns logic, 1.457ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y20.CLK      net (fanout=21)       1.119   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.999ns logic, 1.797ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -0.485ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<24> (PAD)
  Destination:          wb_shim_inst/spi_di_o_24 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      2.290ns (Levels of Logic = 1)
  Clock Path Delay:     2.800ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<24> to wb_shim_inst/spi_di_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P24.I                Tiopi                 0.684   wb_dat_i0<24>
                                                       wb_dat_i0<24>
                                                       wb_dat_i0_24_IBUF
                                                       ProtoComp3.IMUX.37
    SLICE_X0Y29.AX       net (fanout=1)        1.556   wb_dat_i0_24_IBUF
    SLICE_X0Y29.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_24
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.734ns logic, 1.556ns route)
                                                       (32.1% logic, 67.9% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y29.CLK      net (fanout=21)       1.123   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.999ns logic, 1.801ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -0.426ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<25> (PAD)
  Destination:          wb_shim_inst/spi_di_o_25 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      2.349ns (Levels of Logic = 1)
  Clock Path Delay:     2.800ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<25> to wb_shim_inst/spi_di_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P23.I                Tiopi                 0.684   wb_dat_i0<25>
                                                       wb_dat_i0<25>
                                                       wb_dat_i0_25_IBUF
                                                       ProtoComp3.IMUX.2
    SLICE_X0Y29.BX       net (fanout=1)        1.615   wb_dat_i0_25_IBUF
    SLICE_X0Y29.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_25
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (0.734ns logic, 1.615ns route)
                                                       (31.2% logic, 68.8% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y29.CLK      net (fanout=21)       1.123   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.999ns logic, 1.801ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -0.322ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<28> (PAD)
  Destination:          wb_shim_inst/spi_di_o_28 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      2.455ns (Levels of Logic = 1)
  Clock Path Delay:     2.802ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<28> to wb_shim_inst/spi_di_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.I                Tiopi                 0.684   wb_dat_i0<28>
                                                       wb_dat_i0<28>
                                                       wb_dat_i0_28_IBUF
                                                       ProtoComp3.IMUX.10
    SLICE_X0Y31.AX       net (fanout=1)        1.721   wb_dat_i0_28_IBUF
    SLICE_X0Y31.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<31>
                                                       wb_shim_inst/spi_di_o_28
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (0.734ns logic, 1.721ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y31.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -0.279ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<26> (PAD)
  Destination:          wb_shim_inst/spi_di_o_26 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      2.496ns (Levels of Logic = 1)
  Clock Path Delay:     2.800ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<26> to wb_shim_inst/spi_di_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P22.I                Tiopi                 0.684   wb_dat_i0<26>
                                                       wb_dat_i0<26>
                                                       wb_dat_i0_26_IBUF
                                                       ProtoComp3.IMUX.5
    SLICE_X0Y29.CX       net (fanout=1)        1.762   wb_dat_i0_26_IBUF
    SLICE_X0Y29.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_26
    -------------------------------------------------  ---------------------------
    Total                                      2.496ns (0.734ns logic, 1.762ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y29.CLK      net (fanout=21)       1.123   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.999ns logic, 1.801ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -0.244ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<21> (PAD)
  Destination:          wb_shim_inst/spi_di_o_21 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      2.527ns (Levels of Logic = 1)
  Clock Path Delay:     2.796ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<21> to wb_shim_inst/spi_di_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P29.I                Tiopi                 0.684   wb_dat_i0<21>
                                                       wb_dat_i0<21>
                                                       wb_dat_i0_21_IBUF
                                                       ProtoComp3.IMUX.27
    SLICE_X0Y20.BX       net (fanout=1)        1.793   wb_dat_i0_21_IBUF
    SLICE_X0Y20.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_21
    -------------------------------------------------  ---------------------------
    Total                                      2.527ns (0.734ns logic, 1.793ns route)
                                                       (29.0% logic, 71.0% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y20.CLK      net (fanout=21)       1.119   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.999ns logic, 1.797ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -0.212ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<22> (PAD)
  Destination:          wb_shim_inst/spi_di_o_22 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      2.559ns (Levels of Logic = 1)
  Clock Path Delay:     2.796ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<22> to wb_shim_inst/spi_di_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P27.I                Tiopi                 0.684   wb_dat_i0<22>
                                                       wb_dat_i0<22>
                                                       wb_dat_i0_22_IBUF
                                                       ProtoComp3.IMUX.29
    SLICE_X0Y20.CX       net (fanout=1)        1.825   wb_dat_i0_22_IBUF
    SLICE_X0Y20.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_22
    -------------------------------------------------  ---------------------------
    Total                                      2.559ns (0.734ns logic, 1.825ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y20.CLK      net (fanout=21)       1.119   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.999ns logic, 1.797ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -0.204ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<29> (PAD)
  Destination:          wb_shim_inst/spi_di_o_29 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      2.573ns (Levels of Logic = 1)
  Clock Path Delay:     2.802ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<29> to wb_shim_inst/spi_di_o_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.I                Tiopi                 0.684   wb_dat_i0<29>
                                                       wb_dat_i0<29>
                                                       wb_dat_i0_29_IBUF
                                                       ProtoComp3.IMUX.12
    SLICE_X0Y31.BX       net (fanout=1)        1.839   wb_dat_i0_29_IBUF
    SLICE_X0Y31.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<31>
                                                       wb_shim_inst/spi_di_o_29
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (0.734ns logic, 1.839ns route)
                                                       (28.5% logic, 71.5% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y31.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -0.178ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<20> (PAD)
  Destination:          wb_shim_inst/spi_di_o_20 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      2.593ns (Levels of Logic = 1)
  Clock Path Delay:     2.796ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<20> to wb_shim_inst/spi_di_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.684   wb_dat_i0<20>
                                                       wb_dat_i0<20>
                                                       wb_dat_i0_20_IBUF
                                                       ProtoComp3.IMUX.25
    SLICE_X0Y20.AX       net (fanout=1)        1.859   wb_dat_i0_20_IBUF
    SLICE_X0Y20.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<23>
                                                       wb_shim_inst/spi_di_o_20
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.734ns logic, 1.859ns route)
                                                       (28.3% logic, 71.7% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y20.CLK      net (fanout=21)       1.119   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.999ns logic, 1.797ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -0.018ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<27> (PAD)
  Destination:          wb_shim_inst/spi_di_o_27 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Clock Path Delay:     2.800ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<27> to wb_shim_inst/spi_di_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P17.I                Tiopi                 0.684   wb_dat_i0<27>
                                                       wb_dat_i0<27>
                                                       wb_dat_i0_27_IBUF
                                                       ProtoComp3.IMUX.8
    SLICE_X0Y29.DX       net (fanout=1)        2.023   wb_dat_i0_27_IBUF
    SLICE_X0Y29.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<27>
                                                       wb_shim_inst/spi_di_o_27
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (0.734ns logic, 2.023ns route)
                                                       (26.6% logic, 73.4% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y29.CLK      net (fanout=21)       1.123   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.999ns logic, 1.801ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.254ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<3> (PAD)
  Destination:          wb_shim_inst/spi_di_o_3 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 1)
  Clock Path Delay:     2.785ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<3> to wb_shim_inst/spi_di_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P92.I                Tiopi                 0.684   wb_dat_i0<3>
                                                       wb_dat_i0<3>
                                                       wb_dat_i0_3_IBUF
                                                       ProtoComp3.IMUX.3
    SLICE_X11Y31.DX      net (fanout=1)        2.282   wb_dat_i0_3_IBUF
    SLICE_X11Y31.CLK     Tckdi       (-Th)    -0.048   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_3
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (0.732ns logic, 2.282ns route)
                                                       (24.3% logic, 75.7% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y31.CLK     net (fanout=21)       1.108   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.999ns logic, 1.786ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.258ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<10> (PAD)
  Destination:          wb_shim_inst/spi_di_o_10 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.008ns (Levels of Logic = 1)
  Clock Path Delay:     2.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<10> to wb_shim_inst/spi_di_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P81.I                Tiopi                 0.684   wb_dat_i0<10>
                                                       wb_dat_i0<10>
                                                       wb_dat_i0_10_IBUF
                                                       ProtoComp3.IMUX.22
    SLICE_X11Y25.CX      net (fanout=1)        2.276   wb_dat_i0_10_IBUF
    SLICE_X11Y25.CLK     Tckdi       (-Th)    -0.048   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_10
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.732ns logic, 2.276ns route)
                                                       (24.3% logic, 75.7% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y25.CLK     net (fanout=21)       1.098   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.999ns logic, 1.776ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.269ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<17> (PAD)
  Destination:          wb_shim_inst/spi_di_o_17 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.046ns (Levels of Logic = 1)
  Clock Path Delay:     2.802ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<17> to wb_shim_inst/spi_di_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P34.I                Tiopi                 0.684   wb_dat_i0<17>
                                                       wb_dat_i0<17>
                                                       wb_dat_i0_17_IBUF
                                                       ProtoComp3.IMUX.1
    SLICE_X0Y16.BX       net (fanout=1)        2.312   wb_dat_i0_17_IBUF
    SLICE_X0Y16.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_17
    -------------------------------------------------  ---------------------------
    Total                                      3.046ns (0.734ns logic, 2.312ns route)
                                                       (24.1% logic, 75.9% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y16.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.274ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<11> (PAD)
  Destination:          wb_shim_inst/spi_di_o_11 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.024ns (Levels of Logic = 1)
  Clock Path Delay:     2.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<11> to wb_shim_inst/spi_di_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P80.I                Tiopi                 0.684   wb_dat_i0<11>
                                                       wb_dat_i0<11>
                                                       wb_dat_i0_11_IBUF
                                                       ProtoComp3.IMUX.23
    SLICE_X11Y25.DX      net (fanout=1)        2.292   wb_dat_i0_11_IBUF
    SLICE_X11Y25.CLK     Tckdi       (-Th)    -0.048   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_11
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (0.732ns logic, 2.292ns route)
                                                       (24.2% logic, 75.8% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y25.CLK     net (fanout=21)       1.098   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.999ns logic, 1.776ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.300ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<16> (PAD)
  Destination:          wb_shim_inst/spi_di_o_16 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.077ns (Levels of Logic = 1)
  Clock Path Delay:     2.802ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<16> to wb_shim_inst/spi_di_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P35.I                Tiopi                 0.684   wb_dat_i0<16>
                                                       wb_dat_i0<16>
                                                       wb_dat_i0_16_IBUF
                                                       ProtoComp3.IMUX.36
    SLICE_X0Y16.AX       net (fanout=1)        2.343   wb_dat_i0_16_IBUF
    SLICE_X0Y16.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_16
    -------------------------------------------------  ---------------------------
    Total                                      3.077ns (0.734ns logic, 2.343ns route)
                                                       (23.9% logic, 76.1% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y16.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.301ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<9> (PAD)
  Destination:          wb_shim_inst/spi_di_o_9 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.051ns (Levels of Logic = 1)
  Clock Path Delay:     2.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<9> to wb_shim_inst/spi_di_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P82.I                Tiopi                 0.684   wb_dat_i0<9>
                                                       wb_dat_i0<9>
                                                       wb_dat_i0_9_IBUF
                                                       ProtoComp3.IMUX.17
    SLICE_X11Y25.BX      net (fanout=1)        2.319   wb_dat_i0_9_IBUF
    SLICE_X11Y25.CLK     Tckdi       (-Th)    -0.048   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_9
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (0.732ns logic, 2.319ns route)
                                                       (24.0% logic, 76.0% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y25.CLK     net (fanout=21)       1.098   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.999ns logic, 1.776ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.335ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<19> (PAD)
  Destination:          wb_shim_inst/spi_di_o_19 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 1)
  Clock Path Delay:     2.802ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<19> to wb_shim_inst/spi_di_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P32.I                Tiopi                 0.684   wb_dat_i0<19>
                                                       wb_dat_i0<19>
                                                       wb_dat_i0_19_IBUF
                                                       ProtoComp3.IMUX.7
    SLICE_X0Y16.DX       net (fanout=1)        2.378   wb_dat_i0_19_IBUF
    SLICE_X0Y16.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_19
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (0.734ns logic, 2.378ns route)
                                                       (23.6% logic, 76.4% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y16.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.343ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<1> (PAD)
  Destination:          wb_shim_inst/spi_di_o_1 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.103ns (Levels of Logic = 1)
  Clock Path Delay:     2.785ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<1> to wb_shim_inst/spi_di_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P94.I                Tiopi                 0.684   wb_dat_i0<1>
                                                       wb_dat_i0<1>
                                                       wb_dat_i0_1_IBUF
                                                       ProtoComp3.IMUX.35
    SLICE_X11Y31.BX      net (fanout=1)        2.371   wb_dat_i0_1_IBUF
    SLICE_X11Y31.CLK     Tckdi       (-Th)    -0.048   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_1
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (0.732ns logic, 2.371ns route)
                                                       (23.6% logic, 76.4% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y31.CLK     net (fanout=21)       1.108   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.999ns logic, 1.786ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.347ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<7> (PAD)
  Destination:          wb_shim_inst/spi_di_o_7 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Delay:     2.784ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<7> to wb_shim_inst/spi_di_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   wb_dat_i0<7>
                                                       wb_dat_i0<7>
                                                       wb_dat_i0_7_IBUF
                                                       ProtoComp3.IMUX.14
    SLICE_X10Y30.DX      net (fanout=1)        2.315   wb_dat_i0_7_IBUF
    SLICE_X10Y30.CLK     Tckdi       (-Th)    -0.107   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_7
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.791ns logic, 2.315ns route)
                                                       (25.5% logic, 74.5% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X10Y30.CLK     net (fanout=21)       1.107   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.999ns logic, 1.785ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.357ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<5> (PAD)
  Destination:          wb_shim_inst/spi_di_o_5 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.116ns (Levels of Logic = 1)
  Clock Path Delay:     2.784ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<5> to wb_shim_inst/spi_di_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P87.I                Tiopi                 0.684   wb_dat_i0<5>
                                                       wb_dat_i0<5>
                                                       wb_dat_i0_5_IBUF
                                                       ProtoComp3.IMUX.9
    SLICE_X10Y30.BX      net (fanout=1)        2.325   wb_dat_i0_5_IBUF
    SLICE_X10Y30.CLK     Tckdi       (-Th)    -0.107   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_5
    -------------------------------------------------  ---------------------------
    Total                                      3.116ns (0.791ns logic, 2.325ns route)
                                                       (25.4% logic, 74.6% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X10Y30.CLK     net (fanout=21)       1.107   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.999ns logic, 1.785ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.375ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<6> (PAD)
  Destination:          wb_shim_inst/spi_di_o_6 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 1)
  Clock Path Delay:     2.784ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<6> to wb_shim_inst/spi_di_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P85.I                Tiopi                 0.684   wb_dat_i0<6>
                                                       wb_dat_i0<6>
                                                       wb_dat_i0_6_IBUF
                                                       ProtoComp3.IMUX.11
    SLICE_X10Y30.CX      net (fanout=1)        2.343   wb_dat_i0_6_IBUF
    SLICE_X10Y30.CLK     Tckdi       (-Th)    -0.107   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_6
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (0.791ns logic, 2.343ns route)
                                                       (25.2% logic, 74.8% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X10Y30.CLK     net (fanout=21)       1.107   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.999ns logic, 1.785ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.398ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<12> (PAD)
  Destination:          wb_shim_inst/spi_di_o_12 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 1)
  Clock Path Delay:     2.785ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<12> to wb_shim_inst/spi_di_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P79.I                Tiopi                 0.684   wb_dat_i0<12>
                                                       wb_dat_i0<12>
                                                       wb_dat_i0_12_IBUF
                                                       ProtoComp3.IMUX.24
    SLICE_X11Y16.AX      net (fanout=1)        2.426   wb_dat_i0_12_IBUF
    SLICE_X11Y16.CLK     Tckdi       (-Th)    -0.048   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_12
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.732ns logic, 2.426ns route)
                                                       (23.2% logic, 76.8% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y16.CLK     net (fanout=21)       1.108   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.999ns logic, 1.786ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.408ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<2> (PAD)
  Destination:          wb_shim_inst/spi_di_o_2 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 1)
  Clock Path Delay:     2.785ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<2> to wb_shim_inst/spi_di_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P93.I                Tiopi                 0.684   wb_dat_i0<2>
                                                       wb_dat_i0<2>
                                                       wb_dat_i0_2_IBUF
                                                       ProtoComp3.IMUX
    SLICE_X11Y31.CX      net (fanout=1)        2.436   wb_dat_i0_2_IBUF
    SLICE_X11Y31.CLK     Tckdi       (-Th)    -0.048   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_2
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.732ns logic, 2.436ns route)
                                                       (23.1% logic, 76.9% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y31.CLK     net (fanout=21)       1.108   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.999ns logic, 1.786ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.417ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<0> (PAD)
  Destination:          wb_shim_inst/spi_di_o_0 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.177ns (Levels of Logic = 1)
  Clock Path Delay:     2.785ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<0> to wb_shim_inst/spi_di_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P95.I                Tiopi                 0.684   wb_dat_i0<0>
                                                       wb_dat_i0<0>
                                                       wb_dat_i0_0_IBUF
                                                       ProtoComp3.IMUX.31
    SLICE_X11Y31.AX      net (fanout=1)        2.445   wb_dat_i0_0_IBUF
    SLICE_X11Y31.CLK     Tckdi       (-Th)    -0.048   wb_shim_inst/spi_di_o<3>
                                                       wb_shim_inst/spi_di_o_0
    -------------------------------------------------  ---------------------------
    Total                                      3.177ns (0.732ns logic, 2.445ns route)
                                                       (23.0% logic, 77.0% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y31.CLK     net (fanout=21)       1.108   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.999ns logic, 1.786ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.429ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<13> (PAD)
  Destination:          wb_shim_inst/spi_di_o_13 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.189ns (Levels of Logic = 1)
  Clock Path Delay:     2.785ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<13> to wb_shim_inst/spi_di_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.684   wb_dat_i0<13>
                                                       wb_dat_i0<13>
                                                       wb_dat_i0_13_IBUF
                                                       ProtoComp3.IMUX.26
    SLICE_X11Y16.BX      net (fanout=1)        2.457   wb_dat_i0_13_IBUF
    SLICE_X11Y16.CLK     Tckdi       (-Th)    -0.048   wb_shim_inst/spi_di_o<15>
                                                       wb_shim_inst/spi_di_o_13
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (0.732ns logic, 2.457ns route)
                                                       (23.0% logic, 77.0% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y16.CLK     net (fanout=21)       1.108   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.999ns logic, 1.786ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.444ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<8> (PAD)
  Destination:          wb_shim_inst/spi_di_o_8 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.194ns (Levels of Logic = 1)
  Clock Path Delay:     2.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<8> to wb_shim_inst/spi_di_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P83.I                Tiopi                 0.684   wb_dat_i0<8>
                                                       wb_dat_i0<8>
                                                       wb_dat_i0_8_IBUF
                                                       ProtoComp3.IMUX.16
    SLICE_X11Y25.AX      net (fanout=1)        2.462   wb_dat_i0_8_IBUF
    SLICE_X11Y25.CLK     Tckdi       (-Th)    -0.048   wb_shim_inst/spi_di_o<11>
                                                       wb_shim_inst/spi_di_o_8
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (0.732ns logic, 2.462ns route)
                                                       (22.9% logic, 77.1% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y25.CLK     net (fanout=21)       1.098   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.999ns logic, 1.776ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.456ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<18> (PAD)
  Destination:          wb_shim_inst/spi_di_o_18 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.233ns (Levels of Logic = 1)
  Clock Path Delay:     2.802ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<18> to wb_shim_inst/spi_di_o_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P33.I                Tiopi                 0.684   wb_dat_i0<18>
                                                       wb_dat_i0<18>
                                                       wb_dat_i0_18_IBUF
                                                       ProtoComp3.IMUX.4
    SLICE_X0Y16.CX       net (fanout=1)        2.499   wb_dat_i0_18_IBUF
    SLICE_X0Y16.CLK      Tckdi       (-Th)    -0.050   wb_shim_inst/spi_di_o<19>
                                                       wb_shim_inst/spi_di_o_18
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (0.734ns logic, 2.499ns route)
                                                       (22.7% logic, 77.3% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y16.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.506ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<4> (PAD)
  Destination:          wb_shim_inst/spi_di_o_4 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.265ns (Levels of Logic = 1)
  Clock Path Delay:     2.784ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: wb_dat_i0<4> to wb_shim_inst/spi_di_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P88.I                Tiopi                 0.684   wb_dat_i0<4>
                                                       wb_dat_i0<4>
                                                       wb_dat_i0_4_IBUF
                                                       ProtoComp3.IMUX.6
    SLICE_X10Y30.AX      net (fanout=1)        2.474   wb_dat_i0_4_IBUF
    SLICE_X10Y30.CLK     Tckdi       (-Th)    -0.107   wb_shim_inst/spi_di_o<7>
                                                       wb_shim_inst/spi_di_o_4
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (0.791ns logic, 2.474ns route)
                                                       (24.2% logic, 75.8% route)

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X10Y30.CLK     net (fanout=21)       1.107   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.999ns logic, 1.785ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.717ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<31> (PAD)
  Destination:          wb_shim_inst/spi_di_o_31 (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      2.206ns (Levels of Logic = 1)
  Clock Path Delay:     1.514ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<31> to wb_shim_inst/spi_di_o_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 0.321   wb_dat_i0<31>
                                                       wb_dat_i0<31>
                                                       wb_dat_i0_31_IBUF
                                                       ProtoComp3.IMUX.34
    SLICE_X0Y31.DX       net (fanout=1)        1.844   wb_dat_i0_31_IBUF
    SLICE_X0Y31.CLK      Tckdi       (-Th)    -0.041   wb_shim_inst/spi_di_o<31>
                                                       wb_shim_inst/spi_di_o_31
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (0.362ns logic, 1.844ns route)
                                                       (16.4% logic, 83.6% route)

  Maximum Clock Path at Fast Process Corner: wb_clk to wb_shim_inst/spi_di_o_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.367   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.278   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y31.CLK      net (fanout=21)       0.806   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.514ns (0.430ns logic, 1.084ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Offset (hold paths):    0.792ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          wb_shim_inst/wb_cyc_o (FF)
  Destination Clock:    wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      2.280ns (Levels of Logic = 2)
  Clock Path Delay:     1.513ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: wb_rst to wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp3.IMUX.15
    SLICE_X2Y30.D4       net (fanout=2)        1.838   wb_rst_IBUF
    SLICE_X2Y30.CLK      Tah         (-Th)    -0.121   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/wb_cyc_o_rstpot
                                                       wb_shim_inst/wb_cyc_o
    -------------------------------------------------  ---------------------------
    Total                                      2.280ns (0.442ns logic, 1.838ns route)
                                                       (19.4% logic, 80.6% route)

  Maximum Clock Path at Fast Process Corner: wb_clk to wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.367   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.278   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X2Y30.CLK      net (fanout=21)       0.805   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.513ns (0.430ns logic, 1.083ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"wb_clk_BUFGP" 

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   9.764ns.
--------------------------------------------------------------------------------
Offset (slowest paths): 9.764ns (clock path + data path + uncertainty)
  Source:               wb_shim_inst/wb_cyc_o (FF)
  Destination:          wb_cyc_o (PAD)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      6.938ns (Levels of Logic = 1)
  Clock Path Delay:     2.801ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X2Y30.CLK      net (fanout=21)       1.124   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.999ns logic, 1.802ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Data Path at Slow Process Corner: wb_shim_inst/wb_cyc_o to wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.DMUX     Tshcko                0.455   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/wb_cyc_o
    P98.O                net (fanout=3)        4.482   wb_shim_inst/wb_cyc_o
    P98.PAD              Tioop                 2.001   wb_cyc_o
                                                       wb_cyc_o_OBUF
                                                       wb_cyc_o
    -------------------------------------------------  ---------------------------
    Total                                      6.938ns (2.456ns logic, 4.482ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 9.303ns (clock path + data path + uncertainty)
  Source:               spi_slave_inst/di_reg_31 (FF)
  Destination:          spi_miso (PAD)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      6.479ns (Levels of Logic = 2)
  Clock Path Delay:     2.799ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: wb_clk to spi_slave_inst/di_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X1Y28.CLK      net (fanout=21)       1.122   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (0.999ns logic, 1.800ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Data Path at Slow Process Corner: spi_slave_inst/di_reg_31 to spi_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y28.DQ       Tcko                  0.391   spi_slave_inst/di_reg<31>
                                                       spi_slave_inst/di_reg_31
    SLICE_X3Y27.D6       net (fanout=2)        0.334   spi_slave_inst/di_reg<31>
    SLICE_X3Y27.D        Tilo                  0.259   spi_slave_inst/preload_miso
                                                       spi_slave_inst/Mmux_spi_miso_o11
    P138.O               net (fanout=1)        3.494   spi_miso_OBUF
    P138.PAD             Tioop                 2.001   spi_miso
                                                       spi_miso_OBUF
                                                       spi_miso
    -------------------------------------------------  ---------------------------
    Total                                      6.479ns (2.651ns logic, 3.828ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 8.231ns (clock path + data path + uncertainty)
  Source:               wb_shim_inst/wb_cyc_o (FF)
  Destination:          wb_stb_o (PAD)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      5.405ns (Levels of Logic = 1)
  Clock Path Delay:     2.801ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: wb_clk to wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X2Y30.CLK      net (fanout=21)       1.124   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.999ns logic, 1.802ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Data Path at Slow Process Corner: wb_shim_inst/wb_cyc_o to wb_stb_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.DMUX     Tshcko                0.455   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/wb_cyc_o
    P10.O                net (fanout=3)        2.949   wb_shim_inst/wb_cyc_o
    P10.PAD              Tioop                 2.001   wb_stb_o
                                                       wb_stb_o_OBUF
                                                       wb_stb_o
    -------------------------------------------------  ---------------------------
    Total                                      5.405ns (2.456ns logic, 2.949ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Fastest Paths: Unconstrained OFFSET OUT AFTER analysis for clock "wb_clk_BUFGP"

--------------------------------------------------------------------------------
Offset (fastest paths): 4.300ns (clock path + data path - uncertainty)
  Source:               wb_shim_inst/wb_cyc_o (FF)
  Destination:          wb_stb_o (PAD)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.108ns (Levels of Logic = 1)
  Clock Path Delay:     1.217ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: wb_clk to wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X2Y30.CLK      net (fanout=21)       0.504   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (0.380ns logic, 0.837ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Data Path at Fast Process Corner: wb_shim_inst/wb_cyc_o to wb_stb_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.DMUX     Tshcko                0.238   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/wb_cyc_o
    P10.O                net (fanout=3)        1.832   wb_shim_inst/wb_cyc_o
    P10.PAD              Tioop                 1.038   wb_stb_o
                                                       wb_stb_o_OBUF
                                                       wb_stb_o
    -------------------------------------------------  ---------------------------
    Total                                      3.108ns (1.276ns logic, 1.832ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.943ns (clock path + data path - uncertainty)
  Source:               spi_slave_inst/di_reg_31 (FF)
  Destination:          spi_miso (PAD)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 2)
  Clock Path Delay:     1.215ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X1Y28.CLK      net (fanout=21)       0.502   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.380ns logic, 0.835ns route)
                                                       (31.3% logic, 68.7% route)

  Minimum Data Path at Fast Process Corner: spi_slave_inst/di_reg_31 to spi_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y28.DQ       Tcko                  0.198   spi_slave_inst/di_reg<31>
                                                       spi_slave_inst/di_reg_31
    SLICE_X3Y27.D6       net (fanout=2)        0.156   spi_slave_inst/di_reg<31>
    SLICE_X3Y27.D        Tilo                  0.156   spi_slave_inst/preload_miso
                                                       spi_slave_inst/Mmux_spi_miso_o11
    P138.O               net (fanout=1)        2.205   spi_miso_OBUF
    P138.PAD             Tioop                 1.038   spi_miso
                                                       spi_miso_OBUF
                                                       spi_miso
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.392ns logic, 2.361ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 5.322ns (clock path + data path - uncertainty)
  Source:               wb_shim_inst/wb_cyc_o (FF)
  Destination:          wb_cyc_o (PAD)
  Source Clock:         wb_clk_BUFGP rising at 0.000ns
  Data Path Delay:      4.130ns (Levels of Logic = 1)
  Clock Path Delay:     1.217ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: wb_clk to wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X2Y30.CLK      net (fanout=21)       0.504   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (0.380ns logic, 0.837ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Data Path at Fast Process Corner: wb_shim_inst/wb_cyc_o to wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.DMUX     Tshcko                0.238   wb_shim_inst/_n0032_inv
                                                       wb_shim_inst/wb_cyc_o
    P98.O                net (fanout=3)        2.854   wb_shim_inst/wb_cyc_o
    P98.PAD              Tioop                 1.038   wb_cyc_o
                                                       wb_cyc_o_OBUF
                                                       wb_cyc_o
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (1.276ns logic, 2.854ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 115 paths analyzed, 115 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.805ns.
--------------------------------------------------------------------------------
Delay (setup path):     2.805ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/state_reg_3 (FF)
  Data Path Delay:      2.805ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y31.CLK      net (fanout=16)       1.124   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (0.999ns logic, 1.806ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.805ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/state_reg_2 (FF)
  Data Path Delay:      2.805ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y31.CLK      net (fanout=16)       1.124   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (0.999ns logic, 1.806ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.805ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/state_reg_1 (FF)
  Data Path Delay:      2.805ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y31.CLK      net (fanout=16)       1.124   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (0.999ns logic, 1.806ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.805ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/state_reg_0 (FF)
  Data Path Delay:      2.805ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y31.CLK      net (fanout=16)       1.124   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (0.999ns logic, 1.806ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.803ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_21 (FF)
  Data Path Delay:      2.803ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/sh_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y18.CLK      net (fanout=16)       1.122   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (0.999ns logic, 1.804ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.803ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_20 (FF)
  Data Path Delay:      2.803ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/sh_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y18.CLK      net (fanout=16)       1.122   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (0.999ns logic, 1.804ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.803ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_22 (FF)
  Data Path Delay:      2.803ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y18.CLK      net (fanout=16)       1.122   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (0.999ns logic, 1.804ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.803ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_19 (FF)
  Data Path Delay:      2.803ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y18.CLK      net (fanout=16)       1.122   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (0.999ns logic, 1.804ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.802ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_28 (FF)
  Data Path Delay:      2.802ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y31.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.802ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_30 (FF)
  Data Path Delay:      2.802ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y31.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.802ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_29 (FF)
  Data Path Delay:      2.802ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y31.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.802ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_17 (FF)
  Data Path Delay:      2.802ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y16.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.802ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_19 (FF)
  Data Path Delay:      2.802ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y16.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.802ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_18 (FF)
  Data Path Delay:      2.802ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y16.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.802ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_31 (FF)
  Data Path Delay:      2.802ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y31.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.802ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_31 (FF)
  Data Path Delay:      2.802ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/sh_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X0Y28.CLK      net (fanout=16)       1.121   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.802ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_16 (FF)
  Data Path Delay:      2.802ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y16.CLK      net (fanout=21)       1.125   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.802ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/state_reg_4 (FF)
  Data Path Delay:      2.802ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X3Y28.CLK      net (fanout=16)       1.121   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.999ns logic, 1.803ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.801ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_16 (FF)
  Data Path Delay:      2.801ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to spi_slave_inst/di_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X3Y16.CLK      net (fanout=21)       1.124   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.999ns logic, 1.802ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.801ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_wren_o (FF)
  Data Path Delay:      2.801ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_wren_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X3Y30.CLK      net (fanout=21)       1.124   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.999ns logic, 1.802ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.801ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_19 (FF)
  Data Path Delay:      2.801ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to spi_slave_inst/di_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X3Y16.CLK      net (fanout=21)       1.124   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.999ns logic, 1.802ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.801ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_18 (FF)
  Data Path Delay:      2.801ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to spi_slave_inst/di_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X3Y16.CLK      net (fanout=21)       1.124   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.999ns logic, 1.802ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.801ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_17 (FF)
  Data Path Delay:      2.801ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to spi_slave_inst/di_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X3Y16.CLK      net (fanout=21)       1.124   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.999ns logic, 1.802ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.801ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/wb_cyc_o (FF)
  Data Path Delay:      2.801ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X2Y30.CLK      net (fanout=21)       1.124   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.999ns logic, 1.802ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.801ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/state (FF)
  Data Path Delay:      2.801ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to wb_shim_inst/state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X3Y30.CLK      net (fanout=21)       1.124   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.999ns logic, 1.802ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.800ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_29 (FF)
  Data Path Delay:      2.800ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/sh_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X0Y27.CLK      net (fanout=16)       1.119   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.999ns logic, 1.801ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.800ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_30 (FF)
  Data Path Delay:      2.800ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/sh_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X0Y27.CLK      net (fanout=16)       1.119   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.999ns logic, 1.801ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.800ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_27 (FF)
  Data Path Delay:      2.800ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/sh_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X0Y27.CLK      net (fanout=16)       1.119   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.999ns logic, 1.801ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.800ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_28 (FF)
  Data Path Delay:      2.800ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi_slave_inst/sh_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.682   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X0Y27.CLK      net (fanout=16)       1.119   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.999ns logic, 1.801ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.800ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_24 (FF)
  Data Path Delay:      2.800ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: wb_clk to wb_shim_inst/spi_di_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.790   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.678   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X0Y29.CLK      net (fanout=21)       1.123   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.999ns logic, 1.801ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: Unconstrained path analysis

--------------------------------------------------------------------------------
Delay (hold path):      1.191ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to wb_shim_inst/spi_di_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y25.CLK     net (fanout=21)       0.478   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.380ns logic, 0.811ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.191ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to wb_shim_inst/spi_di_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y25.CLK     net (fanout=21)       0.478   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.380ns logic, 0.811ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.191ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to wb_shim_inst/spi_di_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y25.CLK     net (fanout=21)       0.478   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.380ns logic, 0.811ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.191ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to wb_shim_inst/spi_di_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y25.CLK     net (fanout=21)       0.478   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.380ns logic, 0.811ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.192ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X8Y25.CLK      net (fanout=21)       0.479   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.380ns logic, 0.812ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.192ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X8Y25.CLK      net (fanout=21)       0.479   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.380ns logic, 0.812ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.192ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X8Y25.CLK      net (fanout=21)       0.479   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.380ns logic, 0.812ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.192ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X8Y25.CLK      net (fanout=21)       0.479   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.380ns logic, 0.812ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.196ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.196ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: spi_sck to spi_slave_inst/sh_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.337   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y25.CLK      net (fanout=16)       0.479   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.380ns logic, 0.816ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.196ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/wr_ack_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.196ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: spi_sck to spi_slave_inst/wr_ack_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.337   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y25.CLK      net (fanout=16)       0.479   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.380ns logic, 0.816ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.196ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.196ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: spi_sck to spi_slave_inst/sh_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.337   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y25.CLK      net (fanout=16)       0.479   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.380ns logic, 0.816ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.198ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.198ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: spi_sck to spi_slave_inst/sh_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.337   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X8Y21.CLK      net (fanout=16)       0.481   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.380ns logic, 0.818ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.198ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.198ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: spi_sck to spi_slave_inst/sh_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.337   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X8Y21.CLK      net (fanout=16)       0.481   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.380ns logic, 0.818ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.198ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.198ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: spi_sck to spi_slave_inst/sh_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.337   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X8Y21.CLK      net (fanout=16)       0.481   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.380ns logic, 0.818ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.198ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi_slave_inst/sh_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.198ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: spi_sck to spi_slave_inst/sh_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P14.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.19
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.337   spi_sck_BUFGP/IBUFG
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X8Y21.CLK      net (fanout=16)       0.481   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.380ns logic, 0.818ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.200ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.200ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to wb_shim_inst/spi_di_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X10Y30.CLK     net (fanout=21)       0.487   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.380ns logic, 0.820ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.200ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.200ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to wb_shim_inst/spi_di_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X10Y30.CLK     net (fanout=21)       0.487   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.380ns logic, 0.820ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.200ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.200ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to wb_shim_inst/spi_di_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X10Y30.CLK     net (fanout=21)       0.487   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.380ns logic, 0.820ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.200ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.200ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to wb_shim_inst/spi_di_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X10Y30.CLK     net (fanout=21)       0.487   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.380ns logic, 0.820ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.200ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/wren (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.200ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X4Y25.CLK      net (fanout=21)       0.487   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.380ns logic, 0.820ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.200ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_req_o_A (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.200ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_req_o_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X4Y25.CLK      net (fanout=21)       0.487   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.380ns logic, 0.820ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.201ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X8Y30.CLK      net (fanout=21)       0.488   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.380ns logic, 0.821ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.201ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X8Y30.CLK      net (fanout=21)       0.488   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.380ns logic, 0.821ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.201ns (data path)
  Source:               wb_clk (PAD)
  Destination:          wb_shim_inst/spi_di_o_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to wb_shim_inst/spi_di_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X11Y16.CLK     net (fanout=21)       0.488   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.380ns logic, 0.821ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.201ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X8Y30.CLK      net (fanout=21)       0.488   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.380ns logic, 0.821ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.201ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X8Y30.CLK      net (fanout=21)       0.488   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.380ns logic, 0.821ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.201ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X8Y30.CLK      net (fanout=21)       0.488   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.380ns logic, 0.821ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.201ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X8Y30.CLK      net (fanout=21)       0.488   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.380ns logic, 0.821ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.201ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X8Y30.CLK      net (fanout=21)       0.488   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.380ns logic, 0.821ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.201ns (data path)
  Source:               wb_clk (PAD)
  Destination:          spi_slave_inst/di_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: wb_clk to spi_slave_inst/di_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   wb_clk
                                                       wb_clk
                                                       wb_clk_BUFGP/IBUFG
                                                       ProtoComp3.IMUX.18
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   wb_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   wb_clk_BUFGP/BUFG
                                                       wb_clk_BUFGP/BUFG
    SLICE_X8Y30.CLK      net (fanout=21)       0.488   wb_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.380ns logic, 0.821ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock spi_sck
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
spi_mosi    |    2.731(R)|      SLOW  |   -1.375(R)|      FAST  |spi_sck_BUFGP     |   0.000|
spi_ss      |    3.030(R)|      SLOW  |   -1.402(R)|      FAST  |spi_sck_BUFGP     |   0.000|
            |   -0.844(F)|      SLOW  |    2.717(F)|      FAST  |spi_sck_BUFGP     |   4.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock wb_clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
wb_ack_i     |    2.129(R)|      SLOW  |   -0.884(R)|      FAST  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<0> |    1.325(R)|      SLOW  |   -0.367(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<1> |    1.255(R)|      SLOW  |   -0.293(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<2> |    1.318(R)|      SLOW  |   -0.358(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<3> |    1.149(R)|      SLOW  |   -0.204(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<4> |    1.427(R)|      SLOW  |   -0.456(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<5> |    1.276(R)|      SLOW  |   -0.307(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<6> |    1.296(R)|      SLOW  |   -0.325(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<7> |    1.265(R)|      SLOW  |   -0.297(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<8> |    1.351(R)|      SLOW  |   -0.394(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<9> |    1.204(R)|      SLOW  |   -0.251(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<10>|    1.165(R)|      SLOW  |   -0.208(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<11>|    1.177(R)|      SLOW  |   -0.224(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<12>|    1.306(R)|      SLOW  |   -0.348(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<13>|    1.341(R)|      SLOW  |   -0.379(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<14>|    1.786(R)|      SLOW  |   -0.796(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<15>|    1.829(R)|      SLOW  |   -0.842(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<16>|    1.241(R)|      SLOW  |   -0.250(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<17>|    1.207(R)|      SLOW  |   -0.219(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<18>|    1.405(R)|      SLOW  |   -0.406(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<19>|    1.277(R)|      SLOW  |   -0.285(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<20>|    0.734(R)|      SLOW  |    0.228(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<21>|    0.665(R)|      SLOW  |    0.294(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<22>|    0.698(R)|      SLOW  |    0.262(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<23>|    0.308(R)|      SLOW  |    0.630(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<24>|    0.409(R)|      SLOW  |    0.535(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<25>|    0.472(R)|      SLOW  |    0.476(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<26>|    0.627(R)|      SLOW  |    0.329(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<27>|    0.902(R)|      SLOW  |    0.068(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<28>|    0.580(R)|      SLOW  |    0.372(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<29>|    0.707(R)|      SLOW  |    0.254(R)|      SLOW  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<30>|    1.864(R)|      SLOW  |   -0.756(R)|      FAST  |wb_clk_BUFGP      |   0.000|
wb_dat_i0<31>|    1.714(R)|      SLOW  |   -0.667(R)|      FAST  |wb_clk_BUFGP      |   0.000|
wb_rst       |    4.373(R)|      SLOW  |   -0.742(R)|      FAST  |wb_clk_BUFGP      |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock spi_sck to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
spi_miso    |        13.761(F)|      SLOW  |         8.968(F)|      FAST  |spi_sck_BUFGP     |   4.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock wb_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
spi_miso    |         9.303(R)|      SLOW  |         4.943(R)|      FAST  |wb_clk_BUFGP      |   0.000|
wb_cyc_o    |         9.764(R)|      SLOW  |         5.322(R)|      FAST  |wb_clk_BUFGP      |   0.000|
wb_stb_o    |         8.231(R)|      SLOW  |         4.300(R)|      FAST  |wb_clk_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock spi_sck
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spi_sck        |    4.956|         |    3.191|    1.552|
wb_clk         |    4.786|         |    3.884|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wb_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spi_sck        |    2.335|         |         |         |
wb_clk         |    3.788|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1063 paths, 0 nets, and 405 connections

Design statistics:
   Minimum period:   6.382ns{1}   (Maximum frequency: 156.691MHz)
   Maximum combinational path delay:   2.805ns
   Minimum input required time before clock:   4.373ns
   Maximum output delay after clock:  13.761ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 08 22:31:47 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



