{"identifier":{"url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/Machine\/statesEncoding","interfaceLanguage":"swift"},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"statesEncoding","kind":"identifier"},{"text":": ","kind":"text"},{"text":"SignalType","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" }","kind":"text"}],"languages":["swift"],"platforms":["Linux"]}]}],"kind":"symbol","sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/utilities\/vhdlmachines\/machine\/statesencoding"]}],"abstract":[{"text":"The type for representing a state.","type":"text"}],"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/Machine"]]},"schemaVersion":{"patch":0,"major":0,"minor":3},"metadata":{"symbolKind":"property","role":"symbol","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"statesEncoding"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType"}],"modules":[{"name":"Utilities","relatedModules":["VHDLMachines"]}],"roleHeading":"Instance Property","externalID":"s:12VHDLMachines7MachineV9UtilitiesE14statesEncoding11VHDLParsing10SignalTypeOvp","title":"statesEncoding","extendedModule":"VHDLMachines"},"references":{"doc://Utilities/documentation/Utilities/VHDLMachines/Machine":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/Machine","fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Machine"}],"title":"Machine","abstract":[{"text":"Add state encoding helpers.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlmachines\/machine","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLMachines/Machine/statesEncoding":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/Machine\/statesEncoding","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"statesEncoding"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"}],"kind":"symbol","title":"statesEncoding","abstract":[{"text":"The type for representing a state.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlmachines\/machine\/statesencoding","role":"symbol"},"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLMachines":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines","kind":"symbol","title":"VHDLMachines","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlmachines","role":"collection"}}}