

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_1_x0'
================================================================
* Date:           Sun Sep 18 09:14:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   120065|   120065|  0.400 ms|  0.400 ms|  120065|  120065|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L2_out_1_x0_loop_1_C_drain_IO_L2_out_1_x0_loop_2_C_drain_IO_L2_out_1_x0_loop_3  |   120064|   120064|        67|          -|          -|  1792|        no|
        | + C_drain_IO_L2_out_1_x0_loop_4_C_drain_IO_L2_out_1_x0_loop_5                               |       64|       64|         2|          1|          1|    64|       yes|
        | + C_drain_IO_L2_out_1_x0_loop_6_C_drain_IO_L2_out_1_x0_loop_7                               |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 5 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x0294, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0293, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x0236, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x0294, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0293, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x0236, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln17236 = br void" [./dut.cpp:17236]   --->   Operation 14 'br' 'br_ln17236' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i11 0, void, i11 %add_ln890_18, void %.loopexit"   --->   Operation 15 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i8 0, void, i8 %select_ln890, void %.loopexit"   --->   Operation 16 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c3_V = phi i4 1, void, i4 %add_ln691, void %.loopexit"   --->   Operation 17 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.73ns)   --->   "%add_ln890_18 = add i11 %indvar_flatten27, i11 1"   --->   Operation 18 'add' 'add_ln890_18' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten27, i11 1792"   --->   Operation 19 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split13, void"   --->   Operation 20 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_1_x0_loop_1_C_drain_IO_L2_out_1_x0_loop_2_C_drain_IO_L2_out_1_x0_loop_3_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1792, i64 1792, i64 1792"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.58ns)   --->   "%icmp_ln890_336 = icmp_eq  i8 %indvar_flatten15, i8 112"   --->   Operation 23 'icmp' 'icmp_ln890_336' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln17237)   --->   "%xor_ln17236 = xor i1 %icmp_ln890_336, i1 1" [./dut.cpp:17236]   --->   Operation 24 'xor' 'xor_ln17236' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln89035 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 25 'icmp' 'icmp_ln89035' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln17237)   --->   "%and_ln17236 = and i1 %icmp_ln89035, i1 %xor_ln17236" [./dut.cpp:17236]   --->   Operation 26 'and' 'and_ln17236' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_1_x0_loop_2_C_drain_IO_L2_out_1_x0_loop_3_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln17237)   --->   "%or_ln17237 = or i1 %and_ln17236, i1 %icmp_ln890_336" [./dut.cpp:17237]   --->   Operation 28 'or' 'or_ln17237' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln17237 = select i1 %or_ln17237, i4 1, i4 %c3_V" [./dut.cpp:17237]   --->   Operation 29 'select' 'select_ln17237' <Predicate = (!icmp_ln890)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_365"   --->   Operation 30 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %select_ln17237, i4 1"   --->   Operation 31 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln17243 = br i1 %icmp_ln870, void %.preheader.preheader.preheader, void %.preheader1.preheader.preheader" [./dut.cpp:17243]   --->   Operation 32 'br' 'br_ln17243' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 33 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !icmp_ln870)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1.preheader"   --->   Operation 34 'br' 'br_ln890' <Predicate = (!icmp_ln890 & icmp_ln870)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln17274 = ret" [./dut.cpp:17274]   --->   Operation 35 'ret' 'ret_ln17274' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i7 %add_ln890_16, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 36 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln890_16 = add i7 %indvar_flatten7, i7 1"   --->   Operation 37 'add' 'add_ln890_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.59ns)   --->   "%icmp_ln890_338 = icmp_eq  i7 %indvar_flatten7, i7 64"   --->   Operation 38 'icmp' 'icmp_ln890_338' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_338, void %.preheader, void %.loopexit.loopexit"   --->   Operation 39 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_1_x0_loop_6_C_drain_IO_L2_out_1_x0_loop_7_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_338)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_338)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln17260 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:17260]   --->   Operation 42 'specpipeline' 'specpipeline_ln17260' <Predicate = (!icmp_ln890_338)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln17260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [./dut.cpp:17260]   --->   Operation 43 'specloopname' 'specloopname_ln17260' <Predicate = (!icmp_ln890_338)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.21ns)   --->   "%tmp_70 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x0294" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp_70' <Predicate = (!icmp_ln890_338)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 45 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0293, i128 %tmp_70" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'write' 'write_ln174' <Predicate = (!icmp_ln890_338)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln890_338)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %select_ln17237, i4 1"   --->   Operation 49 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln890_17 = add i8 %indvar_flatten15, i8 1"   --->   Operation 50 'add' 'add_ln890_17' <Predicate = (!icmp_ln890_336)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln890 = select i1 %icmp_ln890_336, i8 1, i8 %add_ln890_17"   --->   Operation 51 'select' 'select_ln890' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln890, void %.preheader1, i7 0, void %.preheader1.preheader.preheader"   --->   Operation 53 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten, i7 1"   --->   Operation 54 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.59ns)   --->   "%icmp_ln890_337 = icmp_eq  i7 %indvar_flatten, i7 64"   --->   Operation 55 'icmp' 'icmp_ln890_337' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_337, void %.preheader1, void %.loopexit.loopexit39"   --->   Operation 56 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.43>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_1_x0_loop_4_C_drain_IO_L2_out_1_x0_loop_5_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_337)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_337)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln17246 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:17246]   --->   Operation 59 'specpipeline' 'specpipeline_ln17246' <Predicate = (!icmp_ln890_337)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln17246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_360" [./dut.cpp:17246]   --->   Operation 60 'specloopname' 'specloopname_ln17246' <Predicate = (!icmp_ln890_337)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.21ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x0236" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'tmp' <Predicate = (!icmp_ln890_337)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 62 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0293, i128 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = (!icmp_ln890_337)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln890_337)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_2_x0294]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_1_x0293]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_0_x0236]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
br_ln17236            (br               ) [ 01111111]
indvar_flatten27      (phi              ) [ 00100000]
indvar_flatten15      (phi              ) [ 00111111]
c3_V                  (phi              ) [ 00100000]
add_ln890_18          (add              ) [ 01111111]
icmp_ln890            (icmp             ) [ 00111111]
br_ln890              (br               ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
icmp_ln890_336        (icmp             ) [ 00011111]
xor_ln17236           (xor              ) [ 00000000]
icmp_ln89035          (icmp             ) [ 00000000]
and_ln17236           (and              ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
or_ln17237            (or               ) [ 00000000]
select_ln17237        (select           ) [ 00011111]
specloopname_ln1616   (specloopname     ) [ 00000000]
icmp_ln870            (icmp             ) [ 00111111]
br_ln17243            (br               ) [ 00000000]
br_ln890              (br               ) [ 00111111]
br_ln890              (br               ) [ 00111111]
ret_ln17274           (ret              ) [ 00000000]
indvar_flatten7       (phi              ) [ 00010000]
add_ln890_16          (add              ) [ 00111111]
icmp_ln890_338        (icmp             ) [ 00111111]
br_ln890              (br               ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specpipeline_ln17260  (specpipeline     ) [ 00000000]
specloopname_ln17260  (specloopname     ) [ 00000000]
tmp_70                (read             ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln0                (br               ) [ 00111111]
br_ln0                (br               ) [ 00000000]
br_ln0                (br               ) [ 00000000]
add_ln691             (add              ) [ 01111111]
add_ln890_17          (add              ) [ 00000000]
select_ln890          (select           ) [ 01111111]
br_ln0                (br               ) [ 01111111]
indvar_flatten        (phi              ) [ 00000010]
add_ln890             (add              ) [ 00111111]
icmp_ln890_337        (icmp             ) [ 00111111]
br_ln890              (br               ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specpipeline_ln17246  (specpipeline     ) [ 00000000]
specloopname_ln17246  (specloopname     ) [ 00000000]
tmp                   (read             ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln0                (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_2_x0294">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_2_x0294"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_1_x0293">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1_x0293"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_0_x0236">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0_x0236"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_271"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1068"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_1_x0_loop_1_C_drain_IO_L2_out_1_x0_loop_2_C_drain_IO_L2_out_1_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_1_x0_loop_2_C_drain_IO_L2_out_1_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_365"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_1_x0_loop_6_C_drain_IO_L2_out_1_x0_loop_7_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_1_x0_loop_4_C_drain_IO_L2_out_1_x0_loop_5_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_360"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_70_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_70/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="0"/>
<pin id="85" dir="0" index="2" bw="128" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/7 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="97" class="1005" name="indvar_flatten27_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="1"/>
<pin id="99" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten27 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="indvar_flatten27_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="11" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten27/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="indvar_flatten15_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="1"/>
<pin id="110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten15 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten15_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="8" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten15/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="c3_V_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="1"/>
<pin id="122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="c3_V_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="4" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="indvar_flatten7_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="1"/>
<pin id="133" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="indvar_flatten7_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="indvar_flatten_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="1"/>
<pin id="144" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln890_18_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_18/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln890_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="0"/>
<pin id="161" dir="0" index="1" bw="9" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln890_336_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_336/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="xor_ln17236_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17236/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln89035_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89035/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="and_ln17236_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17236/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="or_ln17237_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17237/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln17237_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17237/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln870_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln890_16_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_16/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln890_338_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_338/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln691_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="2"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln890_17_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="2"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_17/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln890_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="2"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln890_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln890_337_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_337/6 "/>
</bind>
</comp>

<comp id="251" class="1005" name="add_ln890_18_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_18 "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln890_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="260" class="1005" name="icmp_ln890_336_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="2"/>
<pin id="262" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln890_336 "/>
</bind>
</comp>

<comp id="265" class="1005" name="select_ln17237_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="2"/>
<pin id="267" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln17237 "/>
</bind>
</comp>

<comp id="270" class="1005" name="icmp_ln870_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="274" class="1005" name="add_ln890_16_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_16 "/>
</bind>
</comp>

<comp id="279" class="1005" name="icmp_ln890_338_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_338 "/>
</bind>
</comp>

<comp id="283" class="1005" name="add_ln691_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="1"/>
<pin id="285" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="288" class="1005" name="select_ln890_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="1"/>
<pin id="290" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="293" class="1005" name="add_ln890_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="298" class="1005" name="icmp_ln890_337_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_337 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="66" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="68" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="76" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="90" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="101" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="101" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="112" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="124" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="171" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="165" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="124" pin="4"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="135" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="135" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="108" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="70" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="226" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="146" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="146" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="54" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="153" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="259"><net_src comp="159" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="165" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="268"><net_src comp="195" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="273"><net_src comp="203" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="209" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="282"><net_src comp="215" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="221" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="291"><net_src comp="232" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="296"><net_src comp="239" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="301"><net_src comp="245" pin="2"/><net_sink comp="298" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L2_out_1_x0293 | {4 7 }
 - Input state : 
	Port: C_drain_IO_L2_out_1_x0 : fifo_C_drain_C_drain_IO_L2_out_2_x0294 | {4 }
	Port: C_drain_IO_L2_out_1_x0 : fifo_C_drain_C_drain_IO_L1_out_1_0_x0236 | {7 }
  - Chain level:
	State 1
	State 2
		add_ln890_18 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln890_336 : 1
		xor_ln17236 : 2
		icmp_ln89035 : 1
		and_ln17236 : 2
		or_ln17237 : 2
		select_ln17237 : 2
		icmp_ln870 : 3
		br_ln17243 : 4
	State 3
		add_ln890_16 : 1
		icmp_ln890_338 : 1
		br_ln890 : 2
	State 4
	State 5
		select_ln890 : 1
	State 6
		add_ln890 : 1
		icmp_ln890_337 : 1
		br_ln890 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |  add_ln890_18_fu_153  |    0    |    18   |
|          |  add_ln890_16_fu_209  |    0    |    14   |
|    add   |    add_ln691_fu_221   |    0    |    12   |
|          |  add_ln890_17_fu_226  |    0    |    15   |
|          |    add_ln890_fu_239   |    0    |    14   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_159   |    0    |    11   |
|          | icmp_ln890_336_fu_165 |    0    |    11   |
|   icmp   |  icmp_ln89035_fu_177  |    0    |    9    |
|          |   icmp_ln870_fu_203   |    0    |    9    |
|          | icmp_ln890_338_fu_215 |    0    |    10   |
|          | icmp_ln890_337_fu_245 |    0    |    10   |
|----------|-----------------------|---------|---------|
|  select  | select_ln17237_fu_195 |    0    |    4    |
|          |  select_ln890_fu_232  |    0    |    8    |
|----------|-----------------------|---------|---------|
|    xor   |   xor_ln17236_fu_171  |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |   and_ln17236_fu_183  |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |   or_ln17237_fu_189   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |   tmp_70_read_fu_76   |    0    |    0    |
|          |     tmp_read_fu_90    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_82    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   151   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln691_reg_283   |    4   |
|  add_ln890_16_reg_274  |    7   |
|  add_ln890_18_reg_251  |   11   |
|    add_ln890_reg_293   |    7   |
|      c3_V_reg_120      |    4   |
|   icmp_ln870_reg_270   |    1   |
| icmp_ln890_336_reg_260 |    1   |
| icmp_ln890_337_reg_298 |    1   |
| icmp_ln890_338_reg_279 |    1   |
|   icmp_ln890_reg_256   |    1   |
|indvar_flatten15_reg_108|    8   |
| indvar_flatten27_reg_97|   11   |
| indvar_flatten7_reg_131|    7   |
| indvar_flatten_reg_142 |    7   |
| select_ln17237_reg_265 |    4   |
|  select_ln890_reg_288  |    8   |
+------------------------+--------+
|          Total         |   83   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_82     |  p2  |   2  |  128 |   256  ||    9    |
| indvar_flatten15_reg_108 |  p0  |   2  |   8  |   16   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   272  ||  0.774  ||    18   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   151  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   83   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   83   |   169  |
+-----------+--------+--------+--------+
