Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov  3 14:35:10 2025
| Host         : DESKTOP-8J48ADF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_dsp_wrapper_control_sets_placed.rpt
| Design       : design_dsp_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            6 |
| No           | No                    | Yes                    |             428 |          123 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             132 |           41 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|                                    Clock Signal                                   |                                                         Enable Signal                                                         |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out | design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg[7]_i_1__0_n_0               | design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2_n_0 |                3 |              8 |         2.67 |
|  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out | design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_1/counter_o[7]_i_1_n_0                                            | design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2_n_0 |                3 |              8 |         2.67 |
|  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out | design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/counter_sw_2/counter_o[7]_i_1__0_n_0                                         | design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2_n_0 |                3 |              8 |         2.67 |
|  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out | design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/E[0]                                  | design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2_n_0 |                4 |             10 |         2.50 |
|  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out |                                                                                                                               |                                                          |                6 |             16 |         2.67 |
|  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out | design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/FSM_sequential_fsm_state_ff_reg[0][0] | design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2_n_0 |                4 |             28 |         7.00 |
|  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out | design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/start_d_reg_0[0]                      | design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2_n_0 |                8 |             33 |         4.12 |
|  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out | design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_0                                           | design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2_n_0 |               16 |             37 |         2.31 |
|  design_dsp_i/alu_top_wrapper_0/inst/alu_top_inst/clknetwork/inst/sys_clk_100_out |                                                                                                                               | design_dsp_i/alu_top_wrapper_0/inst/counter_o[7]_i_2_n_0 |              123 |            428 |         3.48 |
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


