
DAC_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002310  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000874  080024f4  080024f4  000124f4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002d68  08002d68  00012d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002d6c  08002d6c  00012d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08002d70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000c0  2000000c  08002d7c  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000cc  08002d7c  000200cc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001557a  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002ea4  00000000  00000000  000355af  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005d24  00000000  00000000  00038453  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000007f8  00000000  00000000  0003e178  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ba0  00000000  00000000  0003e970  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006017  00000000  00000000  0003f510  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002ee0  00000000  00000000  00045527  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00048407  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000170c  00000000  00000000  00048484  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	080024dc 	.word	0x080024dc

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	080024dc 	.word	0x080024dc

08000224 <__aeabi_frsub>:
 8000224:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000228:	e002      	b.n	8000230 <__addsf3>
 800022a:	bf00      	nop

0800022c <__aeabi_fsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000230 <__addsf3>:
 8000230:	0042      	lsls	r2, r0, #1
 8000232:	bf1f      	itttt	ne
 8000234:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000238:	ea92 0f03 	teqne	r2, r3
 800023c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000240:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000244:	d06a      	beq.n	800031c <__addsf3+0xec>
 8000246:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800024a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800024e:	bfc1      	itttt	gt
 8000250:	18d2      	addgt	r2, r2, r3
 8000252:	4041      	eorgt	r1, r0
 8000254:	4048      	eorgt	r0, r1
 8000256:	4041      	eorgt	r1, r0
 8000258:	bfb8      	it	lt
 800025a:	425b      	neglt	r3, r3
 800025c:	2b19      	cmp	r3, #25
 800025e:	bf88      	it	hi
 8000260:	4770      	bxhi	lr
 8000262:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000266:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800026a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800026e:	bf18      	it	ne
 8000270:	4240      	negne	r0, r0
 8000272:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000276:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800027a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4249      	negne	r1, r1
 8000282:	ea92 0f03 	teq	r2, r3
 8000286:	d03f      	beq.n	8000308 <__addsf3+0xd8>
 8000288:	f1a2 0201 	sub.w	r2, r2, #1
 800028c:	fa41 fc03 	asr.w	ip, r1, r3
 8000290:	eb10 000c 	adds.w	r0, r0, ip
 8000294:	f1c3 0320 	rsb	r3, r3, #32
 8000298:	fa01 f103 	lsl.w	r1, r1, r3
 800029c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002a0:	d502      	bpl.n	80002a8 <__addsf3+0x78>
 80002a2:	4249      	negs	r1, r1
 80002a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002a8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002ac:	d313      	bcc.n	80002d6 <__addsf3+0xa6>
 80002ae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002b2:	d306      	bcc.n	80002c2 <__addsf3+0x92>
 80002b4:	0840      	lsrs	r0, r0, #1
 80002b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ba:	f102 0201 	add.w	r2, r2, #1
 80002be:	2afe      	cmp	r2, #254	; 0xfe
 80002c0:	d251      	bcs.n	8000366 <__addsf3+0x136>
 80002c2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80002c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002ca:	bf08      	it	eq
 80002cc:	f020 0001 	biceq.w	r0, r0, #1
 80002d0:	ea40 0003 	orr.w	r0, r0, r3
 80002d4:	4770      	bx	lr
 80002d6:	0049      	lsls	r1, r1, #1
 80002d8:	eb40 0000 	adc.w	r0, r0, r0
 80002dc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80002e0:	f1a2 0201 	sub.w	r2, r2, #1
 80002e4:	d1ed      	bne.n	80002c2 <__addsf3+0x92>
 80002e6:	fab0 fc80 	clz	ip, r0
 80002ea:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ee:	ebb2 020c 	subs.w	r2, r2, ip
 80002f2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002f6:	bfaa      	itet	ge
 80002f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002fc:	4252      	neglt	r2, r2
 80002fe:	4318      	orrge	r0, r3
 8000300:	bfbc      	itt	lt
 8000302:	40d0      	lsrlt	r0, r2
 8000304:	4318      	orrlt	r0, r3
 8000306:	4770      	bx	lr
 8000308:	f092 0f00 	teq	r2, #0
 800030c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000310:	bf06      	itte	eq
 8000312:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000316:	3201      	addeq	r2, #1
 8000318:	3b01      	subne	r3, #1
 800031a:	e7b5      	b.n	8000288 <__addsf3+0x58>
 800031c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000324:	bf18      	it	ne
 8000326:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800032a:	d021      	beq.n	8000370 <__addsf3+0x140>
 800032c:	ea92 0f03 	teq	r2, r3
 8000330:	d004      	beq.n	800033c <__addsf3+0x10c>
 8000332:	f092 0f00 	teq	r2, #0
 8000336:	bf08      	it	eq
 8000338:	4608      	moveq	r0, r1
 800033a:	4770      	bx	lr
 800033c:	ea90 0f01 	teq	r0, r1
 8000340:	bf1c      	itt	ne
 8000342:	2000      	movne	r0, #0
 8000344:	4770      	bxne	lr
 8000346:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800034a:	d104      	bne.n	8000356 <__addsf3+0x126>
 800034c:	0040      	lsls	r0, r0, #1
 800034e:	bf28      	it	cs
 8000350:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800035a:	bf3c      	itt	cc
 800035c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000360:	4770      	bxcc	lr
 8000362:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000366:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800036e:	4770      	bx	lr
 8000370:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000374:	bf16      	itet	ne
 8000376:	4608      	movne	r0, r1
 8000378:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800037c:	4601      	movne	r1, r0
 800037e:	0242      	lsls	r2, r0, #9
 8000380:	bf06      	itte	eq
 8000382:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000386:	ea90 0f01 	teqeq	r0, r1
 800038a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800038e:	4770      	bx	lr

08000390 <__aeabi_ui2f>:
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	e004      	b.n	80003a0 <__aeabi_i2f+0x8>
 8000396:	bf00      	nop

08000398 <__aeabi_i2f>:
 8000398:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800039c:	bf48      	it	mi
 800039e:	4240      	negmi	r0, r0
 80003a0:	ea5f 0c00 	movs.w	ip, r0
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003ac:	4601      	mov	r1, r0
 80003ae:	f04f 0000 	mov.w	r0, #0
 80003b2:	e01c      	b.n	80003ee <__aeabi_l2f+0x2a>

080003b4 <__aeabi_ul2f>:
 80003b4:	ea50 0201 	orrs.w	r2, r0, r1
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f04f 0300 	mov.w	r3, #0
 80003c0:	e00a      	b.n	80003d8 <__aeabi_l2f+0x14>
 80003c2:	bf00      	nop

080003c4 <__aeabi_l2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__aeabi_l2f+0x14>
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	ea5f 0c01 	movs.w	ip, r1
 80003dc:	bf02      	ittt	eq
 80003de:	4684      	moveq	ip, r0
 80003e0:	4601      	moveq	r1, r0
 80003e2:	2000      	moveq	r0, #0
 80003e4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80003e8:	bf08      	it	eq
 80003ea:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003ee:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003f2:	fabc f28c 	clz	r2, ip
 80003f6:	3a08      	subs	r2, #8
 80003f8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003fc:	db10      	blt.n	8000420 <__aeabi_l2f+0x5c>
 80003fe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000402:	4463      	add	r3, ip
 8000404:	fa00 fc02 	lsl.w	ip, r0, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000410:	fa20 f202 	lsr.w	r2, r0, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	f020 0001 	biceq.w	r0, r0, #1
 800041e:	4770      	bx	lr
 8000420:	f102 0220 	add.w	r2, r2, #32
 8000424:	fa01 fc02 	lsl.w	ip, r1, r2
 8000428:	f1c2 0220 	rsb	r2, r2, #32
 800042c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000430:	fa21 f202 	lsr.w	r2, r1, r2
 8000434:	eb43 0002 	adc.w	r0, r3, r2
 8000438:	bf08      	it	eq
 800043a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043e:	4770      	bx	lr

08000440 <__aeabi_fmul>:
 8000440:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000444:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000448:	bf1e      	ittt	ne
 800044a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800044e:	ea92 0f0c 	teqne	r2, ip
 8000452:	ea93 0f0c 	teqne	r3, ip
 8000456:	d06f      	beq.n	8000538 <__aeabi_fmul+0xf8>
 8000458:	441a      	add	r2, r3
 800045a:	ea80 0c01 	eor.w	ip, r0, r1
 800045e:	0240      	lsls	r0, r0, #9
 8000460:	bf18      	it	ne
 8000462:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000466:	d01e      	beq.n	80004a6 <__aeabi_fmul+0x66>
 8000468:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800046c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000470:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000474:	fba0 3101 	umull	r3, r1, r0, r1
 8000478:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800047c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000480:	bf3e      	ittt	cc
 8000482:	0049      	lslcc	r1, r1, #1
 8000484:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000488:	005b      	lslcc	r3, r3, #1
 800048a:	ea40 0001 	orr.w	r0, r0, r1
 800048e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000492:	2afd      	cmp	r2, #253	; 0xfd
 8000494:	d81d      	bhi.n	80004d2 <__aeabi_fmul+0x92>
 8000496:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800049a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800049e:	bf08      	it	eq
 80004a0:	f020 0001 	biceq.w	r0, r0, #1
 80004a4:	4770      	bx	lr
 80004a6:	f090 0f00 	teq	r0, #0
 80004aa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80004ae:	bf08      	it	eq
 80004b0:	0249      	lsleq	r1, r1, #9
 80004b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ba:	3a7f      	subs	r2, #127	; 0x7f
 80004bc:	bfc2      	ittt	gt
 80004be:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80004c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004c6:	4770      	bxgt	lr
 80004c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	3a01      	subs	r2, #1
 80004d2:	dc5d      	bgt.n	8000590 <__aeabi_fmul+0x150>
 80004d4:	f112 0f19 	cmn.w	r2, #25
 80004d8:	bfdc      	itt	le
 80004da:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80004de:	4770      	bxle	lr
 80004e0:	f1c2 0200 	rsb	r2, r2, #0
 80004e4:	0041      	lsls	r1, r0, #1
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	f1c2 0220 	rsb	r2, r2, #32
 80004ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80004f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80004f6:	f140 0000 	adc.w	r0, r0, #0
 80004fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004fe:	bf08      	it	eq
 8000500:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000504:	4770      	bx	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800050e:	bf02      	ittt	eq
 8000510:	0040      	lsleq	r0, r0, #1
 8000512:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000516:	3a01      	subeq	r2, #1
 8000518:	d0f9      	beq.n	800050e <__aeabi_fmul+0xce>
 800051a:	ea40 000c 	orr.w	r0, r0, ip
 800051e:	f093 0f00 	teq	r3, #0
 8000522:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000526:	bf02      	ittt	eq
 8000528:	0049      	lsleq	r1, r1, #1
 800052a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800052e:	3b01      	subeq	r3, #1
 8000530:	d0f9      	beq.n	8000526 <__aeabi_fmul+0xe6>
 8000532:	ea41 010c 	orr.w	r1, r1, ip
 8000536:	e78f      	b.n	8000458 <__aeabi_fmul+0x18>
 8000538:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800053c:	ea92 0f0c 	teq	r2, ip
 8000540:	bf18      	it	ne
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d00a      	beq.n	800055e <__aeabi_fmul+0x11e>
 8000548:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800054c:	bf18      	it	ne
 800054e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000552:	d1d8      	bne.n	8000506 <__aeabi_fmul+0xc6>
 8000554:	ea80 0001 	eor.w	r0, r0, r1
 8000558:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800055c:	4770      	bx	lr
 800055e:	f090 0f00 	teq	r0, #0
 8000562:	bf17      	itett	ne
 8000564:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000568:	4608      	moveq	r0, r1
 800056a:	f091 0f00 	teqne	r1, #0
 800056e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000572:	d014      	beq.n	800059e <__aeabi_fmul+0x15e>
 8000574:	ea92 0f0c 	teq	r2, ip
 8000578:	d101      	bne.n	800057e <__aeabi_fmul+0x13e>
 800057a:	0242      	lsls	r2, r0, #9
 800057c:	d10f      	bne.n	800059e <__aeabi_fmul+0x15e>
 800057e:	ea93 0f0c 	teq	r3, ip
 8000582:	d103      	bne.n	800058c <__aeabi_fmul+0x14c>
 8000584:	024b      	lsls	r3, r1, #9
 8000586:	bf18      	it	ne
 8000588:	4608      	movne	r0, r1
 800058a:	d108      	bne.n	800059e <__aeabi_fmul+0x15e>
 800058c:	ea80 0001 	eor.w	r0, r0, r1
 8000590:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000594:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000598:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800059c:	4770      	bx	lr
 800059e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005a2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_fdiv>:
 80005a8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005b0:	bf1e      	ittt	ne
 80005b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005b6:	ea92 0f0c 	teqne	r2, ip
 80005ba:	ea93 0f0c 	teqne	r3, ip
 80005be:	d069      	beq.n	8000694 <__aeabi_fdiv+0xec>
 80005c0:	eba2 0203 	sub.w	r2, r2, r3
 80005c4:	ea80 0c01 	eor.w	ip, r0, r1
 80005c8:	0249      	lsls	r1, r1, #9
 80005ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ce:	d037      	beq.n	8000640 <__aeabi_fdiv+0x98>
 80005d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80005d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005dc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bf38      	it	cc
 80005e4:	005b      	lslcc	r3, r3, #1
 80005e6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80005ea:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80005ee:	428b      	cmp	r3, r1
 80005f0:	bf24      	itt	cs
 80005f2:	1a5b      	subcs	r3, r3, r1
 80005f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80005f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005fc:	bf24      	itt	cs
 80005fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000602:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000606:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800060a:	bf24      	itt	cs
 800060c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000614:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000618:	bf24      	itt	cs
 800061a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800061e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	bf18      	it	ne
 8000626:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800062a:	d1e0      	bne.n	80005ee <__aeabi_fdiv+0x46>
 800062c:	2afd      	cmp	r2, #253	; 0xfd
 800062e:	f63f af50 	bhi.w	80004d2 <__aeabi_fmul+0x92>
 8000632:	428b      	cmp	r3, r1
 8000634:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000638:	bf08      	it	eq
 800063a:	f020 0001 	biceq.w	r0, r0, #1
 800063e:	4770      	bx	lr
 8000640:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000644:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000648:	327f      	adds	r2, #127	; 0x7f
 800064a:	bfc2      	ittt	gt
 800064c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000650:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000654:	4770      	bxgt	lr
 8000656:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	3a01      	subs	r2, #1
 8000660:	e737      	b.n	80004d2 <__aeabi_fmul+0x92>
 8000662:	f092 0f00 	teq	r2, #0
 8000666:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800066a:	bf02      	ittt	eq
 800066c:	0040      	lsleq	r0, r0, #1
 800066e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000672:	3a01      	subeq	r2, #1
 8000674:	d0f9      	beq.n	800066a <__aeabi_fdiv+0xc2>
 8000676:	ea40 000c 	orr.w	r0, r0, ip
 800067a:	f093 0f00 	teq	r3, #0
 800067e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000682:	bf02      	ittt	eq
 8000684:	0049      	lsleq	r1, r1, #1
 8000686:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800068a:	3b01      	subeq	r3, #1
 800068c:	d0f9      	beq.n	8000682 <__aeabi_fdiv+0xda>
 800068e:	ea41 010c 	orr.w	r1, r1, ip
 8000692:	e795      	b.n	80005c0 <__aeabi_fdiv+0x18>
 8000694:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000698:	ea92 0f0c 	teq	r2, ip
 800069c:	d108      	bne.n	80006b0 <__aeabi_fdiv+0x108>
 800069e:	0242      	lsls	r2, r0, #9
 80006a0:	f47f af7d 	bne.w	800059e <__aeabi_fmul+0x15e>
 80006a4:	ea93 0f0c 	teq	r3, ip
 80006a8:	f47f af70 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006ac:	4608      	mov	r0, r1
 80006ae:	e776      	b.n	800059e <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	d104      	bne.n	80006c0 <__aeabi_fdiv+0x118>
 80006b6:	024b      	lsls	r3, r1, #9
 80006b8:	f43f af4c 	beq.w	8000554 <__aeabi_fmul+0x114>
 80006bc:	4608      	mov	r0, r1
 80006be:	e76e      	b.n	800059e <__aeabi_fmul+0x15e>
 80006c0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80006c4:	bf18      	it	ne
 80006c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80006ca:	d1ca      	bne.n	8000662 <__aeabi_fdiv+0xba>
 80006cc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80006d0:	f47f af5c 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006d4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80006d8:	f47f af3c 	bne.w	8000554 <__aeabi_fmul+0x114>
 80006dc:	e75f      	b.n	800059e <__aeabi_fmul+0x15e>
 80006de:	bf00      	nop

080006e0 <__aeabi_f2uiz>:
 80006e0:	0042      	lsls	r2, r0, #1
 80006e2:	d20e      	bcs.n	8000702 <__aeabi_f2uiz+0x22>
 80006e4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80006e8:	d30b      	bcc.n	8000702 <__aeabi_f2uiz+0x22>
 80006ea:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80006ee:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80006f2:	d409      	bmi.n	8000708 <__aeabi_f2uiz+0x28>
 80006f4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80006f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006fc:	fa23 f002 	lsr.w	r0, r3, r2
 8000700:	4770      	bx	lr
 8000702:	f04f 0000 	mov.w	r0, #0
 8000706:	4770      	bx	lr
 8000708:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800070c:	d101      	bne.n	8000712 <__aeabi_f2uiz+0x32>
 800070e:	0242      	lsls	r2, r0, #9
 8000710:	d102      	bne.n	8000718 <__aeabi_f2uiz+0x38>
 8000712:	f04f 30ff 	mov.w	r0, #4294967295
 8000716:	4770      	bx	lr
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop

08000720 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000720:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000722:	4b0e      	ldr	r3, [pc, #56]	; (800075c <HAL_InitTick+0x3c>)
{
 8000724:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000726:	7818      	ldrb	r0, [r3, #0]
 8000728:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800072c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000730:	4a0b      	ldr	r2, [pc, #44]	; (8000760 <HAL_InitTick+0x40>)
 8000732:	6810      	ldr	r0, [r2, #0]
 8000734:	fbb0 f0f3 	udiv	r0, r0, r3
 8000738:	f000 fb68 	bl	8000e0c <HAL_SYSTICK_Config>
 800073c:	4604      	mov	r4, r0
 800073e:	b958      	cbnz	r0, 8000758 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000740:	2d0f      	cmp	r5, #15
 8000742:	d809      	bhi.n	8000758 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000744:	4602      	mov	r2, r0
 8000746:	4629      	mov	r1, r5
 8000748:	f04f 30ff 	mov.w	r0, #4294967295
 800074c:	f000 fb2a 	bl	8000da4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000750:	4b04      	ldr	r3, [pc, #16]	; (8000764 <HAL_InitTick+0x44>)
 8000752:	4620      	mov	r0, r4
 8000754:	601d      	str	r5, [r3, #0]
 8000756:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000758:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800075a:	bd38      	pop	{r3, r4, r5, pc}
 800075c:	20000000 	.word	0x20000000
 8000760:	20000008 	.word	0x20000008
 8000764:	20000004 	.word	0x20000004

08000768 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000768:	4a07      	ldr	r2, [pc, #28]	; (8000788 <HAL_Init+0x20>)
{
 800076a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800076c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800076e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000770:	f043 0310 	orr.w	r3, r3, #16
 8000774:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000776:	f000 fb03 	bl	8000d80 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800077a:	2000      	movs	r0, #0
 800077c:	f7ff ffd0 	bl	8000720 <HAL_InitTick>
  HAL_MspInit();
 8000780:	f001 fc10 	bl	8001fa4 <HAL_MspInit>
}
 8000784:	2000      	movs	r0, #0
 8000786:	bd08      	pop	{r3, pc}
 8000788:	40022000 	.word	0x40022000

0800078c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800078c:	4a03      	ldr	r2, [pc, #12]	; (800079c <HAL_IncTick+0x10>)
 800078e:	4b04      	ldr	r3, [pc, #16]	; (80007a0 <HAL_IncTick+0x14>)
 8000790:	6811      	ldr	r1, [r2, #0]
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	440b      	add	r3, r1
 8000796:	6013      	str	r3, [r2, #0]
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	20000028 	.word	0x20000028
 80007a0:	20000000 	.word	0x20000000

080007a4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80007a4:	4b01      	ldr	r3, [pc, #4]	; (80007ac <HAL_GetTick+0x8>)
 80007a6:	6818      	ldr	r0, [r3, #0]
}
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	20000028 	.word	0x20000028

080007b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007b0:	b538      	push	{r3, r4, r5, lr}
 80007b2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80007b4:	f7ff fff6 	bl	80007a4 <HAL_GetTick>
 80007b8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007ba:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80007bc:	bf1e      	ittt	ne
 80007be:	4b04      	ldrne	r3, [pc, #16]	; (80007d0 <HAL_Delay+0x20>)
 80007c0:	781b      	ldrbne	r3, [r3, #0]
 80007c2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007c4:	f7ff ffee 	bl	80007a4 <HAL_GetTick>
 80007c8:	1b40      	subs	r0, r0, r5
 80007ca:	4284      	cmp	r4, r0
 80007cc:	d8fa      	bhi.n	80007c4 <HAL_Delay+0x14>
  {
  }
}
 80007ce:	bd38      	pop	{r3, r4, r5, pc}
 80007d0:	20000000 	.word	0x20000000

080007d4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80007d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80007d6:	2600      	movs	r6, #0
{
 80007d8:	4604      	mov	r4, r0
 80007da:	460d      	mov	r5, r1
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80007dc:	9601      	str	r6, [sp, #4]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80007de:	f7ff ffe1 	bl	80007a4 <HAL_GetTick>
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80007e2:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80007e4:	4607      	mov	r7, r0
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80007e6:	689a      	ldr	r2, [r3, #8]
 80007e8:	05d2      	lsls	r2, r2, #23
 80007ea:	d508      	bpl.n	80007fe <HAL_ADC_PollForConversion+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
    
    return HAL_ERROR;
 80007ec:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007ee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    __HAL_UNLOCK(hadc);
 80007f0:	f884 6024 	strb.w	r6, [r4, #36]	; 0x24
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007f4:	f043 0320 	orr.w	r3, r3, #32
 80007f8:	62a3      	str	r3, [r4, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
}
 80007fa:	b003      	add	sp, #12
 80007fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80007fe:	685a      	ldr	r2, [r3, #4]
 8000800:	05d6      	lsls	r6, r2, #23
 8000802:	d403      	bmi.n	800080c <HAL_ADC_PollForConversion+0x38>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000806:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 800080a:	d03b      	beq.n	8000884 <HAL_ADC_PollForConversion+0xb0>
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800080c:	4b3a      	ldr	r3, [pc, #232]	; (80008f8 <HAL_ADC_PollForConversion+0x124>)
 800080e:	2002      	movs	r0, #2
 8000810:	681e      	ldr	r6, [r3, #0]
 8000812:	f001 f9b3 	bl	8001b7c <HAL_RCCEx_GetPeriphCLKFreq>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000816:	6823      	ldr	r3, [r4, #0]
 8000818:	4a38      	ldr	r2, [pc, #224]	; (80008fc <HAL_ADC_PollForConversion+0x128>)
 800081a:	6919      	ldr	r1, [r3, #16]
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800081c:	fbb6 f0f0 	udiv	r0, r6, r0
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000820:	4211      	tst	r1, r2
 8000822:	4a37      	ldr	r2, [pc, #220]	; (8000900 <HAL_ADC_PollForConversion+0x12c>)
 8000824:	d14f      	bne.n	80008c6 <HAL_ADC_PollForConversion+0xf2>
 8000826:	68de      	ldr	r6, [r3, #12]
 8000828:	4936      	ldr	r1, [pc, #216]	; (8000904 <HAL_ADC_PollForConversion+0x130>)
 800082a:	420e      	tst	r6, r1
 800082c:	d14b      	bne.n	80008c6 <HAL_ADC_PollForConversion+0xf2>
 800082e:	6919      	ldr	r1, [r3, #16]
 8000830:	4211      	tst	r1, r2
 8000832:	d159      	bne.n	80008e8 <HAL_ADC_PollForConversion+0x114>
 8000834:	68da      	ldr	r2, [r3, #12]
 8000836:	4b34      	ldr	r3, [pc, #208]	; (8000908 <HAL_ADC_PollForConversion+0x134>)
 8000838:	421a      	tst	r2, r3
 800083a:	bf14      	ite	ne
 800083c:	2329      	movne	r3, #41	; 0x29
 800083e:	2314      	moveq	r3, #20
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000840:	fb00 f603 	mul.w	r6, r0, r3
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000844:	9b01      	ldr	r3, [sp, #4]
 8000846:	429e      	cmp	r6, r3
 8000848:	d920      	bls.n	800088c <HAL_ADC_PollForConversion+0xb8>
      if(Timeout != HAL_MAX_DELAY)
 800084a:	1c6b      	adds	r3, r5, #1
 800084c:	d005      	beq.n	800085a <HAL_ADC_PollForConversion+0x86>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800084e:	b15d      	cbz	r5, 8000868 <HAL_ADC_PollForConversion+0x94>
 8000850:	f7ff ffa8 	bl	80007a4 <HAL_GetTick>
 8000854:	1bc0      	subs	r0, r0, r7
 8000856:	4285      	cmp	r5, r0
 8000858:	d306      	bcc.n	8000868 <HAL_ADC_PollForConversion+0x94>
      Conversion_Timeout_CPU_cycles ++;
 800085a:	9b01      	ldr	r3, [sp, #4]
 800085c:	3301      	adds	r3, #1
 800085e:	9301      	str	r3, [sp, #4]
 8000860:	e7f0      	b.n	8000844 <HAL_ADC_PollForConversion+0x70>
      if(Timeout != HAL_MAX_DELAY)
 8000862:	1c68      	adds	r0, r5, #1
 8000864:	d00f      	beq.n	8000886 <HAL_ADC_PollForConversion+0xb2>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000866:	b945      	cbnz	r5, 800087a <HAL_ADC_PollForConversion+0xa6>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000868:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          return HAL_TIMEOUT;
 800086a:	2003      	movs	r0, #3
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800086c:	f043 0304 	orr.w	r3, r3, #4
 8000870:	62a3      	str	r3, [r4, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 8000872:	2300      	movs	r3, #0
 8000874:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_TIMEOUT;
 8000878:	e7bf      	b.n	80007fa <HAL_ADC_PollForConversion+0x26>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800087a:	f7ff ff93 	bl	80007a4 <HAL_GetTick>
 800087e:	1bc0      	subs	r0, r0, r7
 8000880:	4285      	cmp	r5, r0
 8000882:	d3f1      	bcc.n	8000868 <HAL_ADC_PollForConversion+0x94>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000884:	6822      	ldr	r2, [r4, #0]
 8000886:	6813      	ldr	r3, [r2, #0]
 8000888:	0799      	lsls	r1, r3, #30
 800088a:	d5ea      	bpl.n	8000862 <HAL_ADC_PollForConversion+0x8e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800088c:	f06f 0312 	mvn.w	r3, #18
 8000890:	6822      	ldr	r2, [r4, #0]
 8000892:	6013      	str	r3, [r2, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000894:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000896:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800089a:	62a3      	str	r3, [r4, #40]	; 0x28
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800089c:	6893      	ldr	r3, [r2, #8]
 800089e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80008a2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80008a6:	d125      	bne.n	80008f4 <HAL_ADC_PollForConversion+0x120>
 80008a8:	68e3      	ldr	r3, [r4, #12]
 80008aa:	bb1b      	cbnz	r3, 80008f4 <HAL_ADC_PollForConversion+0x120>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80008ac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80008ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008b2:	62a3      	str	r3, [r4, #40]	; 0x28
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80008b4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80008b6:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 80008ba:	d11b      	bne.n	80008f4 <HAL_ADC_PollForConversion+0x120>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80008bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80008be:	f043 0301 	orr.w	r3, r3, #1
 80008c2:	62a3      	str	r3, [r4, #40]	; 0x28
 80008c4:	e799      	b.n	80007fa <HAL_ADC_PollForConversion+0x26>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80008c6:	6919      	ldr	r1, [r3, #16]
 80008c8:	4211      	tst	r1, r2
 80008ca:	d103      	bne.n	80008d4 <HAL_ADC_PollForConversion+0x100>
 80008cc:	68d9      	ldr	r1, [r3, #12]
 80008ce:	4a0e      	ldr	r2, [pc, #56]	; (8000908 <HAL_ADC_PollForConversion+0x134>)
 80008d0:	4211      	tst	r1, r2
 80008d2:	d00b      	beq.n	80008ec <HAL_ADC_PollForConversion+0x118>
 80008d4:	6919      	ldr	r1, [r3, #16]
 80008d6:	4a0d      	ldr	r2, [pc, #52]	; (800090c <HAL_ADC_PollForConversion+0x138>)
 80008d8:	4211      	tst	r1, r2
 80008da:	d109      	bne.n	80008f0 <HAL_ADC_PollForConversion+0x11c>
 80008dc:	68db      	ldr	r3, [r3, #12]
 80008de:	4213      	tst	r3, r2
 80008e0:	bf14      	ite	ne
 80008e2:	23fc      	movne	r3, #252	; 0xfc
 80008e4:	2354      	moveq	r3, #84	; 0x54
 80008e6:	e7ab      	b.n	8000840 <HAL_ADC_PollForConversion+0x6c>
 80008e8:	2329      	movs	r3, #41	; 0x29
 80008ea:	e7a9      	b.n	8000840 <HAL_ADC_PollForConversion+0x6c>
 80008ec:	2354      	movs	r3, #84	; 0x54
 80008ee:	e7a7      	b.n	8000840 <HAL_ADC_PollForConversion+0x6c>
 80008f0:	23fc      	movs	r3, #252	; 0xfc
 80008f2:	e7a5      	b.n	8000840 <HAL_ADC_PollForConversion+0x6c>
  return HAL_OK;
 80008f4:	2000      	movs	r0, #0
 80008f6:	e780      	b.n	80007fa <HAL_ADC_PollForConversion+0x26>
 80008f8:	20000008 	.word	0x20000008
 80008fc:	24924924 	.word	0x24924924
 8000900:	12492492 	.word	0x12492492
 8000904:	00924924 	.word	0x00924924
 8000908:	00492492 	.word	0x00492492
 800090c:	00249249 	.word	0x00249249

08000910 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000910:	6803      	ldr	r3, [r0, #0]
 8000912:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8000914:	4770      	bx	lr
	...

08000918 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8000918:	2300      	movs	r3, #0
{ 
 800091a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 800091c:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800091e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000922:	2b01      	cmp	r3, #1
 8000924:	d074      	beq.n	8000a10 <HAL_ADC_ConfigChannel+0xf8>
 8000926:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000928:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 800092a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800092e:	2d06      	cmp	r5, #6
 8000930:	6802      	ldr	r2, [r0, #0]
 8000932:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000936:	680c      	ldr	r4, [r1, #0]
 8000938:	d825      	bhi.n	8000986 <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800093a:	442b      	add	r3, r5
 800093c:	251f      	movs	r5, #31
 800093e:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000940:	3b05      	subs	r3, #5
 8000942:	409d      	lsls	r5, r3
 8000944:	ea26 0505 	bic.w	r5, r6, r5
 8000948:	fa04 f303 	lsl.w	r3, r4, r3
 800094c:	432b      	orrs	r3, r5
 800094e:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000950:	2c09      	cmp	r4, #9
 8000952:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000956:	688d      	ldr	r5, [r1, #8]
 8000958:	d92f      	bls.n	80009ba <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800095a:	2607      	movs	r6, #7
 800095c:	4423      	add	r3, r4
 800095e:	68d1      	ldr	r1, [r2, #12]
 8000960:	3b1e      	subs	r3, #30
 8000962:	409e      	lsls	r6, r3
 8000964:	ea21 0106 	bic.w	r1, r1, r6
 8000968:	fa05 f303 	lsl.w	r3, r5, r3
 800096c:	430b      	orrs	r3, r1
 800096e:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000970:	f1a4 0310 	sub.w	r3, r4, #16
 8000974:	2b01      	cmp	r3, #1
 8000976:	d92b      	bls.n	80009d0 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000978:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800097a:	2200      	movs	r2, #0
 800097c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000980:	4618      	mov	r0, r3
 8000982:	b002      	add	sp, #8
 8000984:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000986:	2d0c      	cmp	r5, #12
 8000988:	d80b      	bhi.n	80009a2 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800098a:	442b      	add	r3, r5
 800098c:	251f      	movs	r5, #31
 800098e:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000990:	3b23      	subs	r3, #35	; 0x23
 8000992:	409d      	lsls	r5, r3
 8000994:	ea26 0505 	bic.w	r5, r6, r5
 8000998:	fa04 f303 	lsl.w	r3, r4, r3
 800099c:	432b      	orrs	r3, r5
 800099e:	6313      	str	r3, [r2, #48]	; 0x30
 80009a0:	e7d6      	b.n	8000950 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80009a2:	442b      	add	r3, r5
 80009a4:	251f      	movs	r5, #31
 80009a6:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 80009a8:	3b41      	subs	r3, #65	; 0x41
 80009aa:	409d      	lsls	r5, r3
 80009ac:	ea26 0505 	bic.w	r5, r6, r5
 80009b0:	fa04 f303 	lsl.w	r3, r4, r3
 80009b4:	432b      	orrs	r3, r5
 80009b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80009b8:	e7ca      	b.n	8000950 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80009ba:	2607      	movs	r6, #7
 80009bc:	6911      	ldr	r1, [r2, #16]
 80009be:	4423      	add	r3, r4
 80009c0:	409e      	lsls	r6, r3
 80009c2:	ea21 0106 	bic.w	r1, r1, r6
 80009c6:	fa05 f303 	lsl.w	r3, r5, r3
 80009ca:	430b      	orrs	r3, r1
 80009cc:	6113      	str	r3, [r2, #16]
 80009ce:	e7cf      	b.n	8000970 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 80009d0:	4b10      	ldr	r3, [pc, #64]	; (8000a14 <HAL_ADC_ConfigChannel+0xfc>)
 80009d2:	429a      	cmp	r2, r3
 80009d4:	d116      	bne.n	8000a04 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80009d6:	6893      	ldr	r3, [r2, #8]
 80009d8:	021b      	lsls	r3, r3, #8
 80009da:	d4cd      	bmi.n	8000978 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80009dc:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80009de:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80009e0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80009e4:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80009e6:	d1c7      	bne.n	8000978 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80009e8:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <HAL_ADC_ConfigChannel+0x100>)
 80009ea:	4a0c      	ldr	r2, [pc, #48]	; (8000a1c <HAL_ADC_ConfigChannel+0x104>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80009f2:	230a      	movs	r3, #10
 80009f4:	4353      	muls	r3, r2
            wait_loop_index--;
 80009f6:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80009f8:	9b01      	ldr	r3, [sp, #4]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d0bc      	beq.n	8000978 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 80009fe:	9b01      	ldr	r3, [sp, #4]
 8000a00:	3b01      	subs	r3, #1
 8000a02:	e7f8      	b.n	80009f6 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a04:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000a06:	f043 0320 	orr.w	r3, r3, #32
 8000a0a:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	e7b4      	b.n	800097a <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000a10:	2302      	movs	r3, #2
 8000a12:	e7b5      	b.n	8000980 <HAL_ADC_ConfigChannel+0x68>
 8000a14:	40012400 	.word	0x40012400
 8000a18:	20000008 	.word	0x20000008
 8000a1c:	000f4240 	.word	0x000f4240

08000a20 <HAL_ADC_GetState>:
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
  /* Return ADC state */
  return hadc->State;
 8000a20:	6a80      	ldr	r0, [r0, #40]	; 0x28
}
 8000a22:	4770      	bx	lr

08000a24 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8000a24:	2300      	movs	r3, #0
{
 8000a26:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000a28:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000a2a:	6803      	ldr	r3, [r0, #0]
{
 8000a2c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000a2e:	689a      	ldr	r2, [r3, #8]
 8000a30:	07d2      	lsls	r2, r2, #31
 8000a32:	d502      	bpl.n	8000a3a <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000a34:	2000      	movs	r0, #0
}
 8000a36:	b002      	add	sp, #8
 8000a38:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000a3a:	689a      	ldr	r2, [r3, #8]
 8000a3c:	f042 0201 	orr.w	r2, r2, #1
 8000a40:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000a42:	4b12      	ldr	r3, [pc, #72]	; (8000a8c <ADC_Enable+0x68>)
 8000a44:	4a12      	ldr	r2, [pc, #72]	; (8000a90 <ADC_Enable+0x6c>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000a4c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000a4e:	9b01      	ldr	r3, [sp, #4]
 8000a50:	b9c3      	cbnz	r3, 8000a84 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000a52:	f7ff fea7 	bl	80007a4 <HAL_GetTick>
 8000a56:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000a58:	6823      	ldr	r3, [r4, #0]
 8000a5a:	689d      	ldr	r5, [r3, #8]
 8000a5c:	f015 0501 	ands.w	r5, r5, #1
 8000a60:	d1e8      	bne.n	8000a34 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000a62:	f7ff fe9f 	bl	80007a4 <HAL_GetTick>
 8000a66:	1b80      	subs	r0, r0, r6
 8000a68:	2802      	cmp	r0, #2
 8000a6a:	d9f5      	bls.n	8000a58 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000a6e:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a72:	f043 0310 	orr.w	r3, r3, #16
 8000a76:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a78:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000a7a:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a7c:	f043 0301 	orr.w	r3, r3, #1
 8000a80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000a82:	e7d8      	b.n	8000a36 <ADC_Enable+0x12>
      wait_loop_index--;
 8000a84:	9b01      	ldr	r3, [sp, #4]
 8000a86:	3b01      	subs	r3, #1
 8000a88:	e7e0      	b.n	8000a4c <ADC_Enable+0x28>
 8000a8a:	bf00      	nop
 8000a8c:	20000008 	.word	0x20000008
 8000a90:	000f4240 	.word	0x000f4240

08000a94 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8000a94:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000a98:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8000a9a:	2b01      	cmp	r3, #1
{
 8000a9c:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000a9e:	d054      	beq.n	8000b4a <HAL_ADC_Start+0xb6>
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8000aa6:	f7ff ffbd 	bl	8000a24 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8000aaa:	2800      	cmp	r0, #0
 8000aac:	d149      	bne.n	8000b42 <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 8000aae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000ab0:	4a27      	ldr	r2, [pc, #156]	; (8000b50 <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 8000ab2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000ab6:	f023 0301 	bic.w	r3, r3, #1
 8000aba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000abe:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000ac0:	6823      	ldr	r3, [r4, #0]
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d104      	bne.n	8000ad0 <HAL_ADC_Start+0x3c>
 8000ac6:	4923      	ldr	r1, [pc, #140]	; (8000b54 <HAL_ADC_Start+0xc0>)
 8000ac8:	684a      	ldr	r2, [r1, #4]
 8000aca:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000ace:	d12e      	bne.n	8000b2e <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ad0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000ad2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000ad6:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000ad8:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000ada:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000adc:	bf41      	itttt	mi
 8000ade:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8000ae0:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000ae4:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000ae8:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000aea:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000aec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000af0:	bf1c      	itt	ne
 8000af2:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8000af4:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8000af8:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8000afa:	2200      	movs	r2, #0
 8000afc:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000b00:	f06f 0202 	mvn.w	r2, #2
 8000b04:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000b06:	689a      	ldr	r2, [r3, #8]
 8000b08:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000b0c:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000b10:	d113      	bne.n	8000b3a <HAL_ADC_Start+0xa6>
 8000b12:	4a0f      	ldr	r2, [pc, #60]	; (8000b50 <HAL_ADC_Start+0xbc>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d105      	bne.n	8000b24 <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000b18:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000b1c:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000b1e:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000b22:	d10a      	bne.n	8000b3a <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000b24:	689a      	ldr	r2, [r3, #8]
 8000b26:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000b2a:	609a      	str	r2, [r3, #8]
 8000b2c:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000b2e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000b30:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000b34:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000b36:	684a      	ldr	r2, [r1, #4]
 8000b38:	e7cf      	b.n	8000ada <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000b3a:	689a      	ldr	r2, [r3, #8]
 8000b3c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000b40:	e7f3      	b.n	8000b2a <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 8000b42:	2300      	movs	r3, #0
 8000b44:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000b48:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000b4a:	2002      	movs	r0, #2
}
 8000b4c:	bd10      	pop	{r4, pc}
 8000b4e:	bf00      	nop
 8000b50:	40012800 	.word	0x40012800
 8000b54:	40012400 	.word	0x40012400

08000b58 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000b58:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000b5a:	6803      	ldr	r3, [r0, #0]
{
 8000b5c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000b5e:	689a      	ldr	r2, [r3, #8]
 8000b60:	07d2      	lsls	r2, r2, #31
 8000b62:	d401      	bmi.n	8000b68 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000b64:	2000      	movs	r0, #0
 8000b66:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000b68:	689a      	ldr	r2, [r3, #8]
 8000b6a:	f022 0201 	bic.w	r2, r2, #1
 8000b6e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000b70:	f7ff fe18 	bl	80007a4 <HAL_GetTick>
 8000b74:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000b76:	6823      	ldr	r3, [r4, #0]
 8000b78:	689b      	ldr	r3, [r3, #8]
 8000b7a:	07db      	lsls	r3, r3, #31
 8000b7c:	d5f2      	bpl.n	8000b64 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000b7e:	f7ff fe11 	bl	80007a4 <HAL_GetTick>
 8000b82:	1b40      	subs	r0, r0, r5
 8000b84:	2802      	cmp	r0, #2
 8000b86:	d9f6      	bls.n	8000b76 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b88:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b8a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b8c:	f043 0310 	orr.w	r3, r3, #16
 8000b90:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b92:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000b9a:	bd38      	pop	{r3, r4, r5, pc}

08000b9c <HAL_ADC_Init>:
{
 8000b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 8000b9e:	4604      	mov	r4, r0
 8000ba0:	2800      	cmp	r0, #0
 8000ba2:	d077      	beq.n	8000c94 <HAL_ADC_Init+0xf8>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000ba4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000ba6:	b923      	cbnz	r3, 8000bb2 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000ba8:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000baa:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000bae:	f001 f88f 	bl	8001cd0 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000bb2:	4620      	mov	r0, r4
 8000bb4:	f7ff ffd0 	bl	8000b58 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000bb8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000bba:	f013 0310 	ands.w	r3, r3, #16
 8000bbe:	d16b      	bne.n	8000c98 <HAL_ADC_Init+0xfc>
 8000bc0:	2800      	cmp	r0, #0
 8000bc2:	d169      	bne.n	8000c98 <HAL_ADC_Init+0xfc>
    ADC_STATE_CLR_SET(hadc->State,
 8000bc4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000bc6:	4937      	ldr	r1, [pc, #220]	; (8000ca4 <HAL_ADC_Init+0x108>)
    ADC_STATE_CLR_SET(hadc->State,
 8000bc8:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8000bcc:	f022 0202 	bic.w	r2, r2, #2
 8000bd0:	f042 0202 	orr.w	r2, r2, #2
 8000bd4:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000bd6:	e894 0024 	ldmia.w	r4, {r2, r5}
 8000bda:	428a      	cmp	r2, r1
 8000bdc:	69e1      	ldr	r1, [r4, #28]
 8000bde:	d104      	bne.n	8000bea <HAL_ADC_Init+0x4e>
 8000be0:	f5b1 2f40 	cmp.w	r1, #786432	; 0xc0000
 8000be4:	bf08      	it	eq
 8000be6:	f44f 2100 	moveq.w	r1, #524288	; 0x80000
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000bea:	68e6      	ldr	r6, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000bec:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 8000bf0:	4329      	orrs	r1, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000bf2:	68a5      	ldr	r5, [r4, #8]
 8000bf4:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8000bf8:	d035      	beq.n	8000c66 <HAL_ADC_Init+0xca>
 8000bfa:	2d01      	cmp	r5, #1
 8000bfc:	bf08      	it	eq
 8000bfe:	f44f 7380 	moveq.w	r3, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c02:	6967      	ldr	r7, [r4, #20]
 8000c04:	2f01      	cmp	r7, #1
 8000c06:	d106      	bne.n	8000c16 <HAL_ADC_Init+0x7a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c08:	bb7e      	cbnz	r6, 8000c6a <HAL_ADC_Init+0xce>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000c0a:	69a6      	ldr	r6, [r4, #24]
 8000c0c:	3e01      	subs	r6, #1
 8000c0e:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
 8000c12:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000c16:	6856      	ldr	r6, [r2, #4]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000c18:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000c1c:	f426 4669 	bic.w	r6, r6, #59648	; 0xe900
 8000c20:	ea43 0306 	orr.w	r3, r3, r6
 8000c24:	6053      	str	r3, [r2, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000c26:	6896      	ldr	r6, [r2, #8]
 8000c28:	4b1f      	ldr	r3, [pc, #124]	; (8000ca8 <HAL_ADC_Init+0x10c>)
 8000c2a:	ea03 0306 	and.w	r3, r3, r6
 8000c2e:	ea43 0301 	orr.w	r3, r3, r1
 8000c32:	6093      	str	r3, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000c34:	d001      	beq.n	8000c3a <HAL_ADC_Init+0x9e>
 8000c36:	2d01      	cmp	r5, #1
 8000c38:	d120      	bne.n	8000c7c <HAL_ADC_Init+0xe0>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000c3a:	6923      	ldr	r3, [r4, #16]
 8000c3c:	3b01      	subs	r3, #1
 8000c3e:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000c40:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
 8000c42:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000c46:	432b      	orrs	r3, r5
 8000c48:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000c4a:	6892      	ldr	r2, [r2, #8]
 8000c4c:	4b17      	ldr	r3, [pc, #92]	; (8000cac <HAL_ADC_Init+0x110>)
 8000c4e:	4013      	ands	r3, r2
 8000c50:	4299      	cmp	r1, r3
 8000c52:	d115      	bne.n	8000c80 <HAL_ADC_Init+0xe4>
      ADC_CLEAR_ERRORCODE(hadc);
 8000c54:	2300      	movs	r3, #0
 8000c56:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000c58:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000c5a:	f023 0303 	bic.w	r3, r3, #3
 8000c5e:	f043 0301 	orr.w	r3, r3, #1
 8000c62:	62a3      	str	r3, [r4, #40]	; 0x28
 8000c64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000c66:	462b      	mov	r3, r5
 8000c68:	e7cb      	b.n	8000c02 <HAL_ADC_Init+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8000c6c:	f046 0620 	orr.w	r6, r6, #32
 8000c70:	62a6      	str	r6, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c72:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8000c74:	f046 0601 	orr.w	r6, r6, #1
 8000c78:	62e6      	str	r6, [r4, #44]	; 0x2c
 8000c7a:	e7cc      	b.n	8000c16 <HAL_ADC_Init+0x7a>
  uint32_t tmp_sqr1 = 0U;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	e7df      	b.n	8000c40 <HAL_ADC_Init+0xa4>
      ADC_STATE_CLR_SET(hadc->State,
 8000c80:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000c82:	f023 0312 	bic.w	r3, r3, #18
 8000c86:	f043 0310 	orr.w	r3, r3, #16
 8000c8a:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c8c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000c8e:	f043 0301 	orr.w	r3, r3, #1
 8000c92:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000c94:	2001      	movs	r0, #1
}
 8000c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c98:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000c9a:	f043 0310 	orr.w	r3, r3, #16
 8000c9e:	62a3      	str	r3, [r4, #40]	; 0x28
 8000ca0:	e7f8      	b.n	8000c94 <HAL_ADC_Init+0xf8>
 8000ca2:	bf00      	nop
 8000ca4:	40013c00 	.word	0x40013c00
 8000ca8:	ffe1f7fd 	.word	0xffe1f7fd
 8000cac:	ff1f0efe 	.word	0xff1f0efe

08000cb0 <HAL_ADCEx_Calibration_Start>:
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8000cb0:	2300      	movs	r3, #0
{
 8000cb2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000cb4:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000cb6:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000cba:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d05a      	beq.n	8000d76 <HAL_ADCEx_Calibration_Start+0xc6>
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000cc6:	f7ff ff47 	bl	8000b58 <ADC_ConversionStop_Disable>
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000cca:	4605      	mov	r5, r0
 8000ccc:	2800      	cmp	r0, #0
 8000cce:	d132      	bne.n	8000d36 <HAL_ADCEx_Calibration_Start+0x86>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000cd0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000cd2:	2002      	movs	r0, #2
    ADC_STATE_CLR_SET(hadc->State,
 8000cd4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000cd8:	f023 0302 	bic.w	r3, r3, #2
 8000cdc:	f043 0302 	orr.w	r3, r3, #2
 8000ce0:	62a3      	str	r3, [r4, #40]	; 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000ce2:	4b26      	ldr	r3, [pc, #152]	; (8000d7c <HAL_ADCEx_Calibration_Start+0xcc>)
 8000ce4:	681e      	ldr	r6, [r3, #0]
 8000ce6:	f000 ff49 	bl	8001b7c <HAL_RCCEx_GetPeriphCLKFreq>
 8000cea:	fbb6 f0f0 	udiv	r0, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8000cee:	0040      	lsls	r0, r0, #1
    wait_loop_index = ((SystemCoreClock
 8000cf0:	9001      	str	r0, [sp, #4]

    while(wait_loop_index != 0U)
 8000cf2:	9b01      	ldr	r3, [sp, #4]
 8000cf4:	bb1b      	cbnz	r3, 8000d3e <HAL_ADCEx_Calibration_Start+0x8e>
    {
      wait_loop_index--;
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8000cf6:	4620      	mov	r0, r4
 8000cf8:	f7ff fe94 	bl	8000a24 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8000cfc:	6822      	ldr	r2, [r4, #0]
 8000cfe:	6893      	ldr	r3, [r2, #8]
 8000d00:	f043 0308 	orr.w	r3, r3, #8
 8000d04:	6093      	str	r3, [r2, #8]
    
    tickstart = HAL_GetTick();  
 8000d06:	f7ff fd4d 	bl	80007a4 <HAL_GetTick>
 8000d0a:	4606      	mov	r6, r0

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000d0c:	6823      	ldr	r3, [r4, #0]
 8000d0e:	689a      	ldr	r2, [r3, #8]
 8000d10:	0712      	lsls	r2, r2, #28
 8000d12:	d418      	bmi.n	8000d46 <HAL_ADCEx_Calibration_Start+0x96>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8000d14:	689a      	ldr	r2, [r3, #8]
 8000d16:	f042 0204 	orr.w	r2, r2, #4
 8000d1a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000d1c:	f7ff fd42 	bl	80007a4 <HAL_GetTick>
 8000d20:	4606      	mov	r6, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000d22:	6823      	ldr	r3, [r4, #0]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	075b      	lsls	r3, r3, #29
 8000d28:	d41f      	bmi.n	8000d6a <HAL_ADCEx_Calibration_Start+0xba>
        return HAL_ERROR;
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d2a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d2c:	f023 0303 	bic.w	r3, r3, #3
 8000d30:	f043 0301 	orr.w	r3, r3, #1
 8000d34:	62a3      	str	r3, [r4, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000d36:	2300      	movs	r3, #0
 8000d38:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000d3c:	e012      	b.n	8000d64 <HAL_ADCEx_Calibration_Start+0xb4>
      wait_loop_index--;
 8000d3e:	9b01      	ldr	r3, [sp, #4]
 8000d40:	3b01      	subs	r3, #1
 8000d42:	9301      	str	r3, [sp, #4]
 8000d44:	e7d5      	b.n	8000cf2 <HAL_ADCEx_Calibration_Start+0x42>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000d46:	f7ff fd2d 	bl	80007a4 <HAL_GetTick>
 8000d4a:	1b80      	subs	r0, r0, r6
 8000d4c:	280a      	cmp	r0, #10
 8000d4e:	d9dd      	bls.n	8000d0c <HAL_ADCEx_Calibration_Start+0x5c>
        ADC_STATE_CLR_SET(hadc->State,
 8000d50:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        return HAL_ERROR;
 8000d52:	2501      	movs	r5, #1
        ADC_STATE_CLR_SET(hadc->State,
 8000d54:	f023 0312 	bic.w	r3, r3, #18
 8000d58:	f043 0310 	orr.w	r3, r3, #16
 8000d5c:	62a3      	str	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000d5e:	2300      	movs	r3, #0
 8000d60:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8000d64:	4628      	mov	r0, r5
 8000d66:	b002      	add	sp, #8
 8000d68:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000d6a:	f7ff fd1b 	bl	80007a4 <HAL_GetTick>
 8000d6e:	1b80      	subs	r0, r0, r6
 8000d70:	280a      	cmp	r0, #10
 8000d72:	d9d6      	bls.n	8000d22 <HAL_ADCEx_Calibration_Start+0x72>
 8000d74:	e7ec      	b.n	8000d50 <HAL_ADCEx_Calibration_Start+0xa0>
  __HAL_LOCK(hadc);
 8000d76:	2502      	movs	r5, #2
 8000d78:	e7f4      	b.n	8000d64 <HAL_ADCEx_Calibration_Start+0xb4>
 8000d7a:	bf00      	nop
 8000d7c:	20000008 	.word	0x20000008

08000d80 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d80:	4a07      	ldr	r2, [pc, #28]	; (8000da0 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000d82:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d84:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000d86:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d8a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000d8e:	041b      	lsls	r3, r3, #16
 8000d90:	0c1b      	lsrs	r3, r3, #16
 8000d92:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000d9a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000d9c:	60d3      	str	r3, [r2, #12]
 8000d9e:	4770      	bx	lr
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da4:	4b17      	ldr	r3, [pc, #92]	; (8000e04 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000da6:	b530      	push	{r4, r5, lr}
 8000da8:	68dc      	ldr	r4, [r3, #12]
 8000daa:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dae:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000db2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000db4:	2b04      	cmp	r3, #4
 8000db6:	bf28      	it	cs
 8000db8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dba:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dbc:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dc0:	bf98      	it	ls
 8000dc2:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc4:	fa05 f303 	lsl.w	r3, r5, r3
 8000dc8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dcc:	bf88      	it	hi
 8000dce:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd0:	4019      	ands	r1, r3
 8000dd2:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dd4:	fa05 f404 	lsl.w	r4, r5, r4
 8000dd8:	3c01      	subs	r4, #1
 8000dda:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000ddc:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dde:	ea42 0201 	orr.w	r2, r2, r1
 8000de2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de6:	bfaf      	iteee	ge
 8000de8:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dec:	4b06      	ldrlt	r3, [pc, #24]	; (8000e08 <HAL_NVIC_SetPriority+0x64>)
 8000dee:	f000 000f 	andlt.w	r0, r0, #15
 8000df2:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df4:	bfa5      	ittet	ge
 8000df6:	b2d2      	uxtbge	r2, r2
 8000df8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dfc:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dfe:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000e02:	bd30      	pop	{r4, r5, pc}
 8000e04:	e000ed00 	.word	0xe000ed00
 8000e08:	e000ed14 	.word	0xe000ed14

08000e0c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e0c:	3801      	subs	r0, #1
 8000e0e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e12:	d20a      	bcs.n	8000e2a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e14:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e16:	4b06      	ldr	r3, [pc, #24]	; (8000e30 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e18:	4a06      	ldr	r2, [pc, #24]	; (8000e34 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e1a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e1c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e20:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e22:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e24:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000e2a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	e000e010 	.word	0xe000e010
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8000e38:	b510      	push	{r4, lr}
  /* Check DAC handle */
  if(hdac == NULL)
 8000e3a:	4604      	mov	r4, r0
 8000e3c:	b168      	cbz	r0, 8000e5a <HAL_DAC_Init+0x22>
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8000e3e:	7903      	ldrb	r3, [r0, #4]
 8000e40:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e44:	b913      	cbnz	r3, 8000e4c <HAL_DAC_Init+0x14>
  {  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000e46:	7142      	strb	r2, [r0, #5]
    
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000e48:	f000 ff8c 	bl	8001d64 <HAL_DAC_MspInit>
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000e4c:	2302      	movs	r3, #2
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000e4e:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8000e50:	7123      	strb	r3, [r4, #4]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000e52:	2301      	movs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000e54:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8000e56:	7123      	strb	r3, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 8000e58:	bd10      	pop	{r4, pc}
     return HAL_ERROR;
 8000e5a:	2001      	movs	r0, #1
}
 8000e5c:	bd10      	pop	{r4, pc}

08000e5e <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8000e5e:	7943      	ldrb	r3, [r0, #5]
{
 8000e60:	b510      	push	{r4, lr}
  __HAL_LOCK(hdac);
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	f04f 0302 	mov.w	r3, #2
 8000e68:	d015      	beq.n	8000e96 <HAL_DAC_Start+0x38>
 8000e6a:	2201      	movs	r2, #1
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000e6c:	7103      	strb	r3, [r0, #4]
  
  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 8000e6e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hdac);
 8000e70:	7142      	strb	r2, [r0, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 8000e72:	681c      	ldr	r4, [r3, #0]
 8000e74:	408a      	lsls	r2, r1
 8000e76:	4322      	orrs	r2, r4
 8000e78:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8000e7a:	681a      	ldr	r2, [r3, #0]
  if(Channel == DAC_CHANNEL_1)
 8000e7c:	b969      	cbnz	r1, 8000e9a <HAL_DAC_Start+0x3c>
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8000e7e:	f002 023c 	and.w	r2, r2, #60	; 0x3c
 8000e82:	2a3c      	cmp	r2, #60	; 0x3c
 8000e84:	d103      	bne.n	8000e8e <HAL_DAC_Start+0x30>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8000e86:	685a      	ldr	r2, [r3, #4]
 8000e88:	f042 0201 	orr.w	r2, r2, #1
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8000e8c:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	7103      	strb	r3, [r0, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000e92:	2300      	movs	r3, #0
 8000e94:	7143      	strb	r3, [r0, #5]
  __HAL_LOCK(hdac);
 8000e96:	4618      	mov	r0, r3
    
  /* Return function status */
  return HAL_OK;
}
 8000e98:	bd10      	pop	{r4, pc}
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 8000e9a:	f402 1270 	and.w	r2, r2, #3932160	; 0x3c0000
 8000e9e:	f5b2 1f70 	cmp.w	r2, #3932160	; 0x3c0000
 8000ea2:	d1f4      	bne.n	8000e8e <HAL_DAC_Start+0x30>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8000ea4:	685a      	ldr	r2, [r3, #4]
 8000ea6:	f042 0202 	orr.w	r2, r2, #2
 8000eaa:	e7ef      	b.n	8000e8c <HAL_DAC_Start+0x2e>

08000eac <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8000eac:	7943      	ldrb	r3, [r0, #5]
{
 8000eae:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hdac);
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	f04f 0302 	mov.w	r3, #2
 8000eb6:	d017      	beq.n	8000ee8 <HAL_DAC_ConfigChannel+0x3c>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000eb8:	7103      	strb	r3, [r0, #4]
  
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  SET_BIT(tmpreg1, (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer));
 8000eba:	c90a      	ldmia	r1, {r1, r3}
 8000ebc:	430b      	orrs	r3, r1
  
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */  
  /* Calculate CR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->CR,
 8000ebe:	f640 71fe 	movw	r1, #4094	; 0xffe
 8000ec2:	6804      	ldr	r4, [r0, #0]
 8000ec4:	4091      	lsls	r1, r2
 8000ec6:	6825      	ldr	r5, [r4, #0]
 8000ec8:	4093      	lsls	r3, r2
 8000eca:	ea25 0101 	bic.w	r1, r5, r1
 8000ece:	430b      	orrs	r3, r1
             ((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel,
             tmpreg1 << Channel);

  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8000ed0:	21c0      	movs	r1, #192	; 0xc0
  MODIFY_REG(hdac->Instance->CR,
 8000ed2:	6023      	str	r3, [r4, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8000ed4:	6823      	ldr	r3, [r4, #0]
 8000ed6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eda:	ea23 0202 	bic.w	r2, r3, r2
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000ede:	2301      	movs	r3, #1
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8000ee0:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8000ee2:	7103      	strb	r3, [r0, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	7143      	strb	r3, [r0, #5]
  __HAL_LOCK(hdac);
 8000ee8:	4618      	mov	r0, r3
  
  /* Return function status */
  return HAL_OK;
}
 8000eea:	bd30      	pop	{r4, r5, pc}

08000eec <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8000eec:	b513      	push	{r0, r1, r4, lr}
  __IO uint32_t tmp = 0U;
 8000eee:	2400      	movs	r4, #0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8000ef0:	6800      	ldr	r0, [r0, #0]
  __IO uint32_t tmp = 0U;
 8000ef2:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance; 
 8000ef4:	9001      	str	r0, [sp, #4]
  if(Channel == DAC_CHANNEL_1)
 8000ef6:	b941      	cbnz	r1, 8000f0a <HAL_DAC_SetValue+0x1e>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8000ef8:	9901      	ldr	r1, [sp, #4]
 8000efa:	3108      	adds	r1, #8
  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
  
  /* Return function status */
  return HAL_OK;
}
 8000efc:	2000      	movs	r0, #0
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8000efe:	440a      	add	r2, r1
 8000f00:	9201      	str	r2, [sp, #4]
  *(__IO uint32_t *) tmp = Data;
 8000f02:	9a01      	ldr	r2, [sp, #4]
 8000f04:	6013      	str	r3, [r2, #0]
}
 8000f06:	b002      	add	sp, #8
 8000f08:	bd10      	pop	{r4, pc}
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8000f0a:	9901      	ldr	r1, [sp, #4]
 8000f0c:	3114      	adds	r1, #20
 8000f0e:	e7f5      	b.n	8000efc <HAL_DAC_SetValue+0x10>

08000f10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000f14:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000f16:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f18:	4f6c      	ldr	r7, [pc, #432]	; (80010cc <HAL_GPIO_Init+0x1bc>)
 8000f1a:	4b6d      	ldr	r3, [pc, #436]	; (80010d0 <HAL_GPIO_Init+0x1c0>)
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f1c:	f8df e1b8 	ldr.w	lr, [pc, #440]	; 80010d8 <HAL_GPIO_Init+0x1c8>
      switch (GPIO_Init->Mode)
 8000f20:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 80010dc <HAL_GPIO_Init+0x1cc>
    ioposition = (0x01U << position);
 8000f24:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f28:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000f2a:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f2e:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000f32:	45a0      	cmp	r8, r4
 8000f34:	f040 8085 	bne.w	8001042 <HAL_GPIO_Init+0x132>
      switch (GPIO_Init->Mode)
 8000f38:	684d      	ldr	r5, [r1, #4]
 8000f3a:	2d12      	cmp	r5, #18
 8000f3c:	f000 80b7 	beq.w	80010ae <HAL_GPIO_Init+0x19e>
 8000f40:	f200 808d 	bhi.w	800105e <HAL_GPIO_Init+0x14e>
 8000f44:	2d02      	cmp	r5, #2
 8000f46:	f000 80af 	beq.w	80010a8 <HAL_GPIO_Init+0x198>
 8000f4a:	f200 8081 	bhi.w	8001050 <HAL_GPIO_Init+0x140>
 8000f4e:	2d00      	cmp	r5, #0
 8000f50:	f000 8091 	beq.w	8001076 <HAL_GPIO_Init+0x166>
 8000f54:	2d01      	cmp	r5, #1
 8000f56:	f000 80a5 	beq.w	80010a4 <HAL_GPIO_Init+0x194>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f5a:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f5e:	2cff      	cmp	r4, #255	; 0xff
 8000f60:	bf93      	iteet	ls
 8000f62:	4682      	movls	sl, r0
 8000f64:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000f68:	3d08      	subhi	r5, #8
 8000f6a:	f8d0 b000 	ldrls.w	fp, [r0]
 8000f6e:	bf92      	itee	ls
 8000f70:	00b5      	lslls	r5, r6, #2
 8000f72:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000f76:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f78:	fa09 f805 	lsl.w	r8, r9, r5
 8000f7c:	ea2b 0808 	bic.w	r8, fp, r8
 8000f80:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f84:	bf88      	it	hi
 8000f86:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f8a:	ea48 0505 	orr.w	r5, r8, r5
 8000f8e:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f92:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000f96:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000f9a:	d052      	beq.n	8001042 <HAL_GPIO_Init+0x132>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f9c:	69bd      	ldr	r5, [r7, #24]
 8000f9e:	f026 0803 	bic.w	r8, r6, #3
 8000fa2:	f045 0501 	orr.w	r5, r5, #1
 8000fa6:	61bd      	str	r5, [r7, #24]
 8000fa8:	69bd      	ldr	r5, [r7, #24]
 8000faa:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000fae:	f005 0501 	and.w	r5, r5, #1
 8000fb2:	9501      	str	r5, [sp, #4]
 8000fb4:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000fb8:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000fbc:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000fbe:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000fc2:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000fc6:	fa09 f90b 	lsl.w	r9, r9, fp
 8000fca:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fce:	4d41      	ldr	r5, [pc, #260]	; (80010d4 <HAL_GPIO_Init+0x1c4>)
 8000fd0:	42a8      	cmp	r0, r5
 8000fd2:	d071      	beq.n	80010b8 <HAL_GPIO_Init+0x1a8>
 8000fd4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000fd8:	42a8      	cmp	r0, r5
 8000fda:	d06f      	beq.n	80010bc <HAL_GPIO_Init+0x1ac>
 8000fdc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000fe0:	42a8      	cmp	r0, r5
 8000fe2:	d06d      	beq.n	80010c0 <HAL_GPIO_Init+0x1b0>
 8000fe4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000fe8:	42a8      	cmp	r0, r5
 8000fea:	d06b      	beq.n	80010c4 <HAL_GPIO_Init+0x1b4>
 8000fec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ff0:	42a8      	cmp	r0, r5
 8000ff2:	d069      	beq.n	80010c8 <HAL_GPIO_Init+0x1b8>
 8000ff4:	4570      	cmp	r0, lr
 8000ff6:	bf0c      	ite	eq
 8000ff8:	2505      	moveq	r5, #5
 8000ffa:	2506      	movne	r5, #6
 8000ffc:	fa05 f50b 	lsl.w	r5, r5, fp
 8001000:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001004:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001008:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800100a:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800100e:	bf14      	ite	ne
 8001010:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001012:	43a5      	biceq	r5, r4
 8001014:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001016:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001018:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800101c:	bf14      	ite	ne
 800101e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001020:	43a5      	biceq	r5, r4
 8001022:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001024:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001026:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800102a:	bf14      	ite	ne
 800102c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800102e:	43a5      	biceq	r5, r4
 8001030:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001032:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001034:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001038:	bf14      	ite	ne
 800103a:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800103c:	ea25 0404 	biceq.w	r4, r5, r4
 8001040:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001042:	3601      	adds	r6, #1
 8001044:	2e10      	cmp	r6, #16
 8001046:	f47f af6d 	bne.w	8000f24 <HAL_GPIO_Init+0x14>
        }
      }
    }
  }
}
 800104a:	b003      	add	sp, #12
 800104c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001050:	2d03      	cmp	r5, #3
 8001052:	d025      	beq.n	80010a0 <HAL_GPIO_Init+0x190>
 8001054:	2d11      	cmp	r5, #17
 8001056:	d180      	bne.n	8000f5a <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001058:	68ca      	ldr	r2, [r1, #12]
 800105a:	3204      	adds	r2, #4
          break;
 800105c:	e77d      	b.n	8000f5a <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 800105e:	4565      	cmp	r5, ip
 8001060:	d009      	beq.n	8001076 <HAL_GPIO_Init+0x166>
 8001062:	d812      	bhi.n	800108a <HAL_GPIO_Init+0x17a>
 8001064:	f8df 9078 	ldr.w	r9, [pc, #120]	; 80010e0 <HAL_GPIO_Init+0x1d0>
 8001068:	454d      	cmp	r5, r9
 800106a:	d004      	beq.n	8001076 <HAL_GPIO_Init+0x166>
 800106c:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001070:	454d      	cmp	r5, r9
 8001072:	f47f af72 	bne.w	8000f5a <HAL_GPIO_Init+0x4a>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001076:	688a      	ldr	r2, [r1, #8]
 8001078:	b1e2      	cbz	r2, 80010b4 <HAL_GPIO_Init+0x1a4>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800107a:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 800107c:	bf0c      	ite	eq
 800107e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001082:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001086:	2208      	movs	r2, #8
 8001088:	e767      	b.n	8000f5a <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 800108a:	f8df 9058 	ldr.w	r9, [pc, #88]	; 80010e4 <HAL_GPIO_Init+0x1d4>
 800108e:	454d      	cmp	r5, r9
 8001090:	d0f1      	beq.n	8001076 <HAL_GPIO_Init+0x166>
 8001092:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001096:	454d      	cmp	r5, r9
 8001098:	d0ed      	beq.n	8001076 <HAL_GPIO_Init+0x166>
 800109a:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 800109e:	e7e7      	b.n	8001070 <HAL_GPIO_Init+0x160>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80010a0:	2200      	movs	r2, #0
 80010a2:	e75a      	b.n	8000f5a <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80010a4:	68ca      	ldr	r2, [r1, #12]
          break;
 80010a6:	e758      	b.n	8000f5a <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80010a8:	68ca      	ldr	r2, [r1, #12]
 80010aa:	3208      	adds	r2, #8
          break;
 80010ac:	e755      	b.n	8000f5a <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80010ae:	68ca      	ldr	r2, [r1, #12]
 80010b0:	320c      	adds	r2, #12
          break;
 80010b2:	e752      	b.n	8000f5a <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80010b4:	2204      	movs	r2, #4
 80010b6:	e750      	b.n	8000f5a <HAL_GPIO_Init+0x4a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010b8:	2500      	movs	r5, #0
 80010ba:	e79f      	b.n	8000ffc <HAL_GPIO_Init+0xec>
 80010bc:	2501      	movs	r5, #1
 80010be:	e79d      	b.n	8000ffc <HAL_GPIO_Init+0xec>
 80010c0:	2502      	movs	r5, #2
 80010c2:	e79b      	b.n	8000ffc <HAL_GPIO_Init+0xec>
 80010c4:	2503      	movs	r5, #3
 80010c6:	e799      	b.n	8000ffc <HAL_GPIO_Init+0xec>
 80010c8:	2504      	movs	r5, #4
 80010ca:	e797      	b.n	8000ffc <HAL_GPIO_Init+0xec>
 80010cc:	40021000 	.word	0x40021000
 80010d0:	40010400 	.word	0x40010400
 80010d4:	40010800 	.word	0x40010800
 80010d8:	40011c00 	.word	0x40011c00
 80010dc:	10210000 	.word	0x10210000
 80010e0:	10110000 	.word	0x10110000
 80010e4:	10310000 	.word	0x10310000

080010e8 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80010e8:	6802      	ldr	r2, [r0, #0]
 80010ea:	6953      	ldr	r3, [r2, #20]
 80010ec:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80010f0:	d00d      	beq.n	800110e <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80010f2:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80010f6:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80010f8:	2304      	movs	r3, #4
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 80010fa:	2220      	movs	r2, #32
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80010fc:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80010fe:	2300      	movs	r3, #0
 8001100:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001102:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 8001106:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 800110a:	2001      	movs	r0, #1
 800110c:	4770      	bx	lr
  }
  return HAL_OK;
 800110e:	4618      	mov	r0, r3
}
 8001110:	4770      	bx	lr

08001112 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001112:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001116:	4604      	mov	r4, r0
 8001118:	4617      	mov	r7, r2
 800111a:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800111c:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8001120:	b28e      	uxth	r6, r1
 8001122:	6825      	ldr	r5, [r4, #0]
 8001124:	f1b8 0f01 	cmp.w	r8, #1
 8001128:	bf0c      	ite	eq
 800112a:	696b      	ldreq	r3, [r5, #20]
 800112c:	69ab      	ldrne	r3, [r5, #24]
 800112e:	ea36 0303 	bics.w	r3, r6, r3
 8001132:	bf14      	ite	ne
 8001134:	2001      	movne	r0, #1
 8001136:	2000      	moveq	r0, #0
 8001138:	b908      	cbnz	r0, 800113e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 800113a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800113e:	696b      	ldr	r3, [r5, #20]
 8001140:	055a      	lsls	r2, r3, #21
 8001142:	d512      	bpl.n	800116a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001144:	682b      	ldr	r3, [r5, #0]
      hi2c->State= HAL_I2C_STATE_READY;
 8001146:	2220      	movs	r2, #32
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001148:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800114c:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800114e:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001152:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001154:	2304      	movs	r3, #4
 8001156:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8001158:	2300      	movs	r3, #0
      return HAL_ERROR;
 800115a:	2001      	movs	r0, #1
      hi2c->PreviousState = I2C_STATE_NONE;
 800115c:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 800115e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8001162:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001166:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 800116a:	1c7b      	adds	r3, r7, #1
 800116c:	d0d9      	beq.n	8001122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800116e:	b94f      	cbnz	r7, 8001184 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001170:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001172:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001174:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001176:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 800117a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 800117e:	2003      	movs	r0, #3
 8001180:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001184:	f7ff fb0e 	bl	80007a4 <HAL_GetTick>
 8001188:	eba0 0009 	sub.w	r0, r0, r9
 800118c:	4287      	cmp	r7, r0
 800118e:	d2c8      	bcs.n	8001122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001190:	e7ee      	b.n	8001170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08001192 <I2C_WaitOnFlagUntilTimeout>:
{
 8001192:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001196:	4604      	mov	r4, r0
 8001198:	4690      	mov	r8, r2
 800119a:	461f      	mov	r7, r3
 800119c:	9e08      	ldr	r6, [sp, #32]
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800119e:	f3c1 4907 	ubfx	r9, r1, #16, #8
 80011a2:	b28d      	uxth	r5, r1
 80011a4:	6823      	ldr	r3, [r4, #0]
 80011a6:	f1b9 0f01 	cmp.w	r9, #1
 80011aa:	bf0c      	ite	eq
 80011ac:	695b      	ldreq	r3, [r3, #20]
 80011ae:	699b      	ldrne	r3, [r3, #24]
 80011b0:	ea35 0303 	bics.w	r3, r5, r3
 80011b4:	bf0c      	ite	eq
 80011b6:	2301      	moveq	r3, #1
 80011b8:	2300      	movne	r3, #0
 80011ba:	4543      	cmp	r3, r8
 80011bc:	d002      	beq.n	80011c4 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 80011be:	2000      	movs	r0, #0
}
 80011c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 80011c4:	1c7b      	adds	r3, r7, #1
 80011c6:	d0ed      	beq.n	80011a4 <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80011c8:	b95f      	cbnz	r7, 80011e2 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 80011ca:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 80011cc:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80011ce:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80011d0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80011d4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 80011d8:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80011da:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80011de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80011e2:	f7ff fadf 	bl	80007a4 <HAL_GetTick>
 80011e6:	1b80      	subs	r0, r0, r6
 80011e8:	4287      	cmp	r7, r0
 80011ea:	d2db      	bcs.n	80011a4 <I2C_WaitOnFlagUntilTimeout+0x12>
 80011ec:	e7ed      	b.n	80011ca <I2C_WaitOnFlagUntilTimeout+0x38>

080011ee <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 80011ee:	b570      	push	{r4, r5, r6, lr}
 80011f0:	4604      	mov	r4, r0
 80011f2:	460d      	mov	r5, r1
 80011f4:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80011f6:	6823      	ldr	r3, [r4, #0]
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	061b      	lsls	r3, r3, #24
 80011fc:	d501      	bpl.n	8001202 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 80011fe:	2000      	movs	r0, #0
 8001200:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001202:	4620      	mov	r0, r4
 8001204:	f7ff ff70 	bl	80010e8 <I2C_IsAcknowledgeFailed>
 8001208:	b9a8      	cbnz	r0, 8001236 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 800120a:	1c6a      	adds	r2, r5, #1
 800120c:	d0f3      	beq.n	80011f6 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800120e:	b965      	cbnz	r5, 800122a <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001210:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001212:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001214:	f043 0320 	orr.w	r3, r3, #32
 8001218:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800121a:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 800121c:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 800121e:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001220:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001224:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 8001228:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800122a:	f7ff fabb 	bl	80007a4 <HAL_GetTick>
 800122e:	1b80      	subs	r0, r0, r6
 8001230:	4285      	cmp	r5, r0
 8001232:	d2e0      	bcs.n	80011f6 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8001234:	e7ec      	b.n	8001210 <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001236:	2001      	movs	r0, #1
}
 8001238:	bd70      	pop	{r4, r5, r6, pc}
	...

0800123c <I2C_RequestMemoryWrite>:
{
 800123c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001240:	4615      	mov	r5, r2
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001242:	6802      	ldr	r2, [r0, #0]
{
 8001244:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001246:	6813      	ldr	r3, [r2, #0]
{
 8001248:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_START;
 800124a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800124e:	6013      	str	r3, [r2, #0]
{
 8001250:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001252:	9600      	str	r6, [sp, #0]
 8001254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001256:	2200      	movs	r2, #0
 8001258:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 800125c:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800125e:	f7ff ff98 	bl	8001192 <I2C_WaitOnFlagUntilTimeout>
 8001262:	b968      	cbnz	r0, 8001280 <I2C_RequestMemoryWrite+0x44>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001264:	6823      	ldr	r3, [r4, #0]
 8001266:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 800126a:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800126c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800126e:	4633      	mov	r3, r6
 8001270:	491a      	ldr	r1, [pc, #104]	; (80012dc <I2C_RequestMemoryWrite+0xa0>)
 8001272:	4620      	mov	r0, r4
 8001274:	f7ff ff4d 	bl	8001112 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001278:	b130      	cbz	r0, 8001288 <I2C_RequestMemoryWrite+0x4c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800127a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800127c:	2b04      	cmp	r3, #4
 800127e:	d018      	beq.n	80012b2 <I2C_RequestMemoryWrite+0x76>
      return HAL_TIMEOUT;
 8001280:	2003      	movs	r0, #3
}
 8001282:	b004      	add	sp, #16
 8001284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001288:	6823      	ldr	r3, [r4, #0]
 800128a:	9003      	str	r0, [sp, #12]
 800128c:	695a      	ldr	r2, [r3, #20]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800128e:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001290:	9203      	str	r2, [sp, #12]
 8001292:	699b      	ldr	r3, [r3, #24]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001294:	4632      	mov	r2, r6
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001296:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001298:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800129a:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800129c:	f7ff ffa7 	bl	80011ee <I2C_WaitOnTXEFlagUntilTimeout>
 80012a0:	b148      	cbz	r0, 80012b6 <I2C_RequestMemoryWrite+0x7a>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80012a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012a4:	2b04      	cmp	r3, #4
 80012a6:	d1eb      	bne.n	8001280 <I2C_RequestMemoryWrite+0x44>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80012a8:	6822      	ldr	r2, [r4, #0]
 80012aa:	6813      	ldr	r3, [r2, #0]
 80012ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012b0:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 80012b2:	2001      	movs	r0, #1
 80012b4:	e7e5      	b.n	8001282 <I2C_RequestMemoryWrite+0x46>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80012b6:	f1b8 0f01 	cmp.w	r8, #1
 80012ba:	6823      	ldr	r3, [r4, #0]
 80012bc:	d102      	bne.n	80012c4 <I2C_RequestMemoryWrite+0x88>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80012be:	b2ed      	uxtb	r5, r5
 80012c0:	611d      	str	r5, [r3, #16]
 80012c2:	e7de      	b.n	8001282 <I2C_RequestMemoryWrite+0x46>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80012c4:	0a2a      	lsrs	r2, r5, #8
 80012c6:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80012c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80012ca:	4632      	mov	r2, r6
 80012cc:	4620      	mov	r0, r4
 80012ce:	f7ff ff8e 	bl	80011ee <I2C_WaitOnTXEFlagUntilTimeout>
 80012d2:	2800      	cmp	r0, #0
 80012d4:	d1e5      	bne.n	80012a2 <I2C_RequestMemoryWrite+0x66>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80012d6:	6823      	ldr	r3, [r4, #0]
 80012d8:	e7f1      	b.n	80012be <I2C_RequestMemoryWrite+0x82>
 80012da:	bf00      	nop
 80012dc:	00010002 	.word	0x00010002

080012e0 <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 80012e0:	b570      	push	{r4, r5, r6, lr}
 80012e2:	4604      	mov	r4, r0
 80012e4:	460d      	mov	r5, r1
 80012e6:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80012e8:	6823      	ldr	r3, [r4, #0]
 80012ea:	695b      	ldr	r3, [r3, #20]
 80012ec:	075b      	lsls	r3, r3, #29
 80012ee:	d501      	bpl.n	80012f4 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 80012f0:	2000      	movs	r0, #0
 80012f2:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80012f4:	4620      	mov	r0, r4
 80012f6:	f7ff fef7 	bl	80010e8 <I2C_IsAcknowledgeFailed>
 80012fa:	b9a8      	cbnz	r0, 8001328 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 80012fc:	1c6a      	adds	r2, r5, #1
 80012fe:	d0f3      	beq.n	80012e8 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001300:	b965      	cbnz	r5, 800131c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001302:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001304:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001306:	f043 0320 	orr.w	r3, r3, #32
 800130a:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800130c:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 800130e:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 8001310:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001312:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001316:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 800131a:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800131c:	f7ff fa42 	bl	80007a4 <HAL_GetTick>
 8001320:	1b80      	subs	r0, r0, r6
 8001322:	4285      	cmp	r5, r0
 8001324:	d2e0      	bcs.n	80012e8 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8001326:	e7ec      	b.n	8001302 <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001328:	2001      	movs	r0, #1
}
 800132a:	bd70      	pop	{r4, r5, r6, pc}

0800132c <HAL_I2C_Init>:
{
 800132c:	b538      	push	{r3, r4, r5, lr}
  if(hi2c == NULL)
 800132e:	4604      	mov	r4, r0
 8001330:	b908      	cbnz	r0, 8001336 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8001332:	2001      	movs	r0, #1
 8001334:	bd38      	pop	{r3, r4, r5, pc}
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001336:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800133a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800133e:	b91b      	cbnz	r3, 8001348 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8001340:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001344:	f000 fd74 	bl	8001e30 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001348:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 800134a:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800134c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001350:	6813      	ldr	r3, [r2, #0]
 8001352:	f023 0301 	bic.w	r3, r3, #1
 8001356:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001358:	f000 fb78 	bl	8001a4c <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800135c:	6863      	ldr	r3, [r4, #4]
 800135e:	4a2f      	ldr	r2, [pc, #188]	; (800141c <HAL_I2C_Init+0xf0>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d830      	bhi.n	80013c6 <HAL_I2C_Init+0x9a>
 8001364:	4a2e      	ldr	r2, [pc, #184]	; (8001420 <HAL_I2C_Init+0xf4>)
 8001366:	4290      	cmp	r0, r2
 8001368:	d9e3      	bls.n	8001332 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 800136a:	4a2e      	ldr	r2, [pc, #184]	; (8001424 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->CR2 = freqrange;
 800136c:	6821      	ldr	r1, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 800136e:	fbb0 f2f2 	udiv	r2, r0, r2
  hi2c->Instance->CR2 = freqrange;
 8001372:	604a      	str	r2, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001374:	3201      	adds	r2, #1
 8001376:	620a      	str	r2, [r1, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001378:	4a28      	ldr	r2, [pc, #160]	; (800141c <HAL_I2C_Init+0xf0>)
 800137a:	3801      	subs	r0, #1
 800137c:	4293      	cmp	r3, r2
 800137e:	d832      	bhi.n	80013e6 <HAL_I2C_Init+0xba>
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	fbb0 f0f3 	udiv	r0, r0, r3
 8001386:	1c43      	adds	r3, r0, #1
 8001388:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800138c:	2b04      	cmp	r3, #4
 800138e:	bf38      	it	cc
 8001390:	2304      	movcc	r3, #4
 8001392:	61cb      	str	r3, [r1, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001394:	6a22      	ldr	r2, [r4, #32]
 8001396:	69e3      	ldr	r3, [r4, #28]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001398:	2000      	movs	r0, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800139a:	4313      	orrs	r3, r2
 800139c:	600b      	str	r3, [r1, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 800139e:	68e2      	ldr	r2, [r4, #12]
 80013a0:	6923      	ldr	r3, [r4, #16]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	608b      	str	r3, [r1, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80013a6:	69a2      	ldr	r2, [r4, #24]
 80013a8:	6963      	ldr	r3, [r4, #20]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 80013ae:	680b      	ldr	r3, [r1, #0]
 80013b0:	f043 0301 	orr.w	r3, r3, #1
 80013b4:	600b      	str	r3, [r1, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80013b6:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013b8:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80013ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80013be:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80013c0:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80013c4:	bd38      	pop	{r3, r4, r5, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80013c6:	4a18      	ldr	r2, [pc, #96]	; (8001428 <HAL_I2C_Init+0xfc>)
 80013c8:	4290      	cmp	r0, r2
 80013ca:	d9b2      	bls.n	8001332 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 80013cc:	4d15      	ldr	r5, [pc, #84]	; (8001424 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80013ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 80013d2:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->CR2 = freqrange;
 80013d6:	6821      	ldr	r1, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80013d8:	436a      	muls	r2, r5
  hi2c->Instance->CR2 = freqrange;
 80013da:	604d      	str	r5, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80013dc:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 80013e0:	fbb2 f2f5 	udiv	r2, r2, r5
 80013e4:	e7c6      	b.n	8001374 <HAL_I2C_Init+0x48>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80013e6:	68a2      	ldr	r2, [r4, #8]
 80013e8:	b952      	cbnz	r2, 8001400 <HAL_I2C_Init+0xd4>
 80013ea:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80013ee:	fbb0 f0f3 	udiv	r0, r0, r3
 80013f2:	1c43      	adds	r3, r0, #1
 80013f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013f8:	b16b      	cbz	r3, 8001416 <HAL_I2C_Init+0xea>
 80013fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013fe:	e7c8      	b.n	8001392 <HAL_I2C_Init+0x66>
 8001400:	2219      	movs	r2, #25
 8001402:	4353      	muls	r3, r2
 8001404:	fbb0 f0f3 	udiv	r0, r0, r3
 8001408:	1c43      	adds	r3, r0, #1
 800140a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800140e:	b113      	cbz	r3, 8001416 <HAL_I2C_Init+0xea>
 8001410:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001414:	e7bd      	b.n	8001392 <HAL_I2C_Init+0x66>
 8001416:	2301      	movs	r3, #1
 8001418:	e7bb      	b.n	8001392 <HAL_I2C_Init+0x66>
 800141a:	bf00      	nop
 800141c:	000186a0 	.word	0x000186a0
 8001420:	001e847f 	.word	0x001e847f
 8001424:	000f4240 	.word	0x000f4240
 8001428:	003d08ff 	.word	0x003d08ff

0800142c <HAL_I2C_Mem_Write>:
{
 800142c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8001430:	4604      	mov	r4, r0
 8001432:	469a      	mov	sl, r3
 8001434:	4688      	mov	r8, r1
 8001436:	4691      	mov	r9, r2
 8001438:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  tickstart = HAL_GetTick();
 800143a:	f7ff f9b3 	bl	80007a4 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 800143e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 8001442:	4605      	mov	r5, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001444:	2b20      	cmp	r3, #32
 8001446:	d003      	beq.n	8001450 <HAL_I2C_Mem_Write+0x24>
    return HAL_BUSY;
 8001448:	2002      	movs	r0, #2
}
 800144a:	b002      	add	sp, #8
 800144c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001450:	9000      	str	r0, [sp, #0]
 8001452:	2319      	movs	r3, #25
 8001454:	2201      	movs	r2, #1
 8001456:	493e      	ldr	r1, [pc, #248]	; (8001550 <HAL_I2C_Mem_Write+0x124>)
 8001458:	4620      	mov	r0, r4
 800145a:	f7ff fe9a 	bl	8001192 <I2C_WaitOnFlagUntilTimeout>
 800145e:	2800      	cmp	r0, #0
 8001460:	d1f2      	bne.n	8001448 <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 8001462:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001466:	2b01      	cmp	r3, #1
 8001468:	d0ee      	beq.n	8001448 <HAL_I2C_Mem_Write+0x1c>
 800146a:	2301      	movs	r3, #1
 800146c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001470:	6823      	ldr	r3, [r4, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001472:	2700      	movs	r7, #0
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001474:	681a      	ldr	r2, [r3, #0]
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001476:	4641      	mov	r1, r8
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001478:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800147a:	bf58      	it	pl
 800147c:	681a      	ldrpl	r2, [r3, #0]
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800147e:	4620      	mov	r0, r4
      __HAL_I2C_ENABLE(hi2c);
 8001480:	bf5c      	itt	pl
 8001482:	f042 0201 	orrpl.w	r2, r2, #1
 8001486:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800148e:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001490:	2321      	movs	r3, #33	; 0x21
 8001492:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001496:	2340      	movs	r3, #64	; 0x40
 8001498:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 800149c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800149e:	6427      	str	r7, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80014a0:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80014a2:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80014a6:	9501      	str	r5, [sp, #4]
    hi2c->XferCount   = Size;
 80014a8:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80014aa:	4b2a      	ldr	r3, [pc, #168]	; (8001554 <HAL_I2C_Mem_Write+0x128>)
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80014ac:	9600      	str	r6, [sp, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80014ae:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80014b0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80014b2:	464a      	mov	r2, r9
    hi2c->XferSize    = hi2c->XferCount;
 80014b4:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80014b6:	4653      	mov	r3, sl
 80014b8:	f7ff fec0 	bl	800123c <I2C_RequestMemoryWrite>
 80014bc:	2800      	cmp	r0, #0
 80014be:	d02a      	beq.n	8001516 <HAL_I2C_Mem_Write+0xea>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80014c2:	f884 703c 	strb.w	r7, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014c6:	2b04      	cmp	r3, #4
 80014c8:	d107      	bne.n	80014da <HAL_I2C_Mem_Write+0xae>
        return HAL_ERROR;
 80014ca:	2001      	movs	r0, #1
 80014cc:	e7bd      	b.n	800144a <HAL_I2C_Mem_Write+0x1e>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014ce:	f7ff fe8e 	bl	80011ee <I2C_WaitOnTXEFlagUntilTimeout>
 80014d2:	b120      	cbz	r0, 80014de <HAL_I2C_Mem_Write+0xb2>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014d6:	2b04      	cmp	r3, #4
 80014d8:	d034      	beq.n	8001544 <HAL_I2C_Mem_Write+0x118>
          return HAL_TIMEOUT;
 80014da:	2003      	movs	r0, #3
 80014dc:	e7b5      	b.n	800144a <HAL_I2C_Mem_Write+0x1e>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80014de:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80014e0:	6827      	ldr	r7, [r4, #0]
 80014e2:	1c4b      	adds	r3, r1, #1
 80014e4:	6263      	str	r3, [r4, #36]	; 0x24
 80014e6:	780b      	ldrb	r3, [r1, #0]
      hi2c->XferSize--;
 80014e8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80014ea:	613b      	str	r3, [r7, #16]
      hi2c->XferCount--;
 80014ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80014ee:	1e50      	subs	r0, r2, #1
      hi2c->XferCount--;
 80014f0:	3b01      	subs	r3, #1
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80014f6:	697b      	ldr	r3, [r7, #20]
      hi2c->XferSize--;
 80014f8:	b280      	uxth	r0, r0
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80014fa:	075b      	lsls	r3, r3, #29
      hi2c->XferSize--;
 80014fc:	8520      	strh	r0, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80014fe:	d50a      	bpl.n	8001516 <HAL_I2C_Mem_Write+0xea>
 8001500:	b148      	cbz	r0, 8001516 <HAL_I2C_Mem_Write+0xea>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001502:	1c8b      	adds	r3, r1, #2
 8001504:	6263      	str	r3, [r4, #36]	; 0x24
 8001506:	784b      	ldrb	r3, [r1, #1]
        hi2c->XferSize--;
 8001508:	3a02      	subs	r2, #2
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800150a:	613b      	str	r3, [r7, #16]
        hi2c->XferCount--;
 800150c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 800150e:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001510:	3b01      	subs	r3, #1
 8001512:	b29b      	uxth	r3, r3
 8001514:	8563      	strh	r3, [r4, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8001516:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001518:	462a      	mov	r2, r5
 800151a:	4631      	mov	r1, r6
 800151c:	4620      	mov	r0, r4
    while(hi2c->XferSize > 0U)
 800151e:	2b00      	cmp	r3, #0
 8001520:	d1d5      	bne.n	80014ce <HAL_I2C_Mem_Write+0xa2>
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001522:	f7ff fedd 	bl	80012e0 <I2C_WaitOnBTFFlagUntilTimeout>
 8001526:	2800      	cmp	r0, #0
 8001528:	d1d4      	bne.n	80014d4 <HAL_I2C_Mem_Write+0xa8>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800152a:	6822      	ldr	r2, [r4, #0]
 800152c:	6813      	ldr	r3, [r2, #0]
 800152e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001532:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001534:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 8001536:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 800153a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800153e:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    return HAL_OK;
 8001542:	e782      	b.n	800144a <HAL_I2C_Mem_Write+0x1e>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001544:	6822      	ldr	r2, [r4, #0]
 8001546:	6813      	ldr	r3, [r2, #0]
 8001548:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800154c:	6013      	str	r3, [r2, #0]
 800154e:	e7bc      	b.n	80014ca <HAL_I2C_Mem_Write+0x9e>
 8001550:	00100002 	.word	0x00100002
 8001554:	ffff0000 	.word	0xffff0000

08001558 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001558:	6803      	ldr	r3, [r0, #0]
{
 800155a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800155e:	07db      	lsls	r3, r3, #31
{
 8001560:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001562:	d410      	bmi.n	8001586 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001564:	682b      	ldr	r3, [r5, #0]
 8001566:	079f      	lsls	r7, r3, #30
 8001568:	d45e      	bmi.n	8001628 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800156a:	682b      	ldr	r3, [r5, #0]
 800156c:	0719      	lsls	r1, r3, #28
 800156e:	f100 8095 	bmi.w	800169c <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001572:	682b      	ldr	r3, [r5, #0]
 8001574:	075a      	lsls	r2, r3, #29
 8001576:	f100 80bf 	bmi.w	80016f8 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800157a:	69ea      	ldr	r2, [r5, #28]
 800157c:	2a00      	cmp	r2, #0
 800157e:	f040 812d 	bne.w	80017dc <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001582:	2000      	movs	r0, #0
 8001584:	e014      	b.n	80015b0 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001586:	4c90      	ldr	r4, [pc, #576]	; (80017c8 <HAL_RCC_OscConfig+0x270>)
 8001588:	6863      	ldr	r3, [r4, #4]
 800158a:	f003 030c 	and.w	r3, r3, #12
 800158e:	2b04      	cmp	r3, #4
 8001590:	d007      	beq.n	80015a2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001592:	6863      	ldr	r3, [r4, #4]
 8001594:	f003 030c 	and.w	r3, r3, #12
 8001598:	2b08      	cmp	r3, #8
 800159a:	d10c      	bne.n	80015b6 <HAL_RCC_OscConfig+0x5e>
 800159c:	6863      	ldr	r3, [r4, #4]
 800159e:	03de      	lsls	r6, r3, #15
 80015a0:	d509      	bpl.n	80015b6 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a2:	6823      	ldr	r3, [r4, #0]
 80015a4:	039c      	lsls	r4, r3, #14
 80015a6:	d5dd      	bpl.n	8001564 <HAL_RCC_OscConfig+0xc>
 80015a8:	686b      	ldr	r3, [r5, #4]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d1da      	bne.n	8001564 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80015ae:	2001      	movs	r0, #1
}
 80015b0:	b002      	add	sp, #8
 80015b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015b6:	686b      	ldr	r3, [r5, #4]
 80015b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015bc:	d110      	bne.n	80015e0 <HAL_RCC_OscConfig+0x88>
 80015be:	6823      	ldr	r3, [r4, #0]
 80015c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015c4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80015c6:	f7ff f8ed 	bl	80007a4 <HAL_GetTick>
 80015ca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015cc:	6823      	ldr	r3, [r4, #0]
 80015ce:	0398      	lsls	r0, r3, #14
 80015d0:	d4c8      	bmi.n	8001564 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015d2:	f7ff f8e7 	bl	80007a4 <HAL_GetTick>
 80015d6:	1b80      	subs	r0, r0, r6
 80015d8:	2864      	cmp	r0, #100	; 0x64
 80015da:	d9f7      	bls.n	80015cc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80015dc:	2003      	movs	r0, #3
 80015de:	e7e7      	b.n	80015b0 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015e0:	b99b      	cbnz	r3, 800160a <HAL_RCC_OscConfig+0xb2>
 80015e2:	6823      	ldr	r3, [r4, #0]
 80015e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015e8:	6023      	str	r3, [r4, #0]
 80015ea:	6823      	ldr	r3, [r4, #0]
 80015ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015f0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80015f2:	f7ff f8d7 	bl	80007a4 <HAL_GetTick>
 80015f6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015f8:	6823      	ldr	r3, [r4, #0]
 80015fa:	0399      	lsls	r1, r3, #14
 80015fc:	d5b2      	bpl.n	8001564 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015fe:	f7ff f8d1 	bl	80007a4 <HAL_GetTick>
 8001602:	1b80      	subs	r0, r0, r6
 8001604:	2864      	cmp	r0, #100	; 0x64
 8001606:	d9f7      	bls.n	80015f8 <HAL_RCC_OscConfig+0xa0>
 8001608:	e7e8      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800160a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800160e:	6823      	ldr	r3, [r4, #0]
 8001610:	d103      	bne.n	800161a <HAL_RCC_OscConfig+0xc2>
 8001612:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001616:	6023      	str	r3, [r4, #0]
 8001618:	e7d1      	b.n	80015be <HAL_RCC_OscConfig+0x66>
 800161a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800161e:	6023      	str	r3, [r4, #0]
 8001620:	6823      	ldr	r3, [r4, #0]
 8001622:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001626:	e7cd      	b.n	80015c4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001628:	4c67      	ldr	r4, [pc, #412]	; (80017c8 <HAL_RCC_OscConfig+0x270>)
 800162a:	6863      	ldr	r3, [r4, #4]
 800162c:	f013 0f0c 	tst.w	r3, #12
 8001630:	d007      	beq.n	8001642 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001632:	6863      	ldr	r3, [r4, #4]
 8001634:	f003 030c 	and.w	r3, r3, #12
 8001638:	2b08      	cmp	r3, #8
 800163a:	d110      	bne.n	800165e <HAL_RCC_OscConfig+0x106>
 800163c:	6863      	ldr	r3, [r4, #4]
 800163e:	03da      	lsls	r2, r3, #15
 8001640:	d40d      	bmi.n	800165e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001642:	6823      	ldr	r3, [r4, #0]
 8001644:	079b      	lsls	r3, r3, #30
 8001646:	d502      	bpl.n	800164e <HAL_RCC_OscConfig+0xf6>
 8001648:	692b      	ldr	r3, [r5, #16]
 800164a:	2b01      	cmp	r3, #1
 800164c:	d1af      	bne.n	80015ae <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800164e:	6823      	ldr	r3, [r4, #0]
 8001650:	696a      	ldr	r2, [r5, #20]
 8001652:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001656:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800165a:	6023      	str	r3, [r4, #0]
 800165c:	e785      	b.n	800156a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800165e:	692a      	ldr	r2, [r5, #16]
 8001660:	4b5a      	ldr	r3, [pc, #360]	; (80017cc <HAL_RCC_OscConfig+0x274>)
 8001662:	b16a      	cbz	r2, 8001680 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001664:	2201      	movs	r2, #1
 8001666:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001668:	f7ff f89c 	bl	80007a4 <HAL_GetTick>
 800166c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800166e:	6823      	ldr	r3, [r4, #0]
 8001670:	079f      	lsls	r7, r3, #30
 8001672:	d4ec      	bmi.n	800164e <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001674:	f7ff f896 	bl	80007a4 <HAL_GetTick>
 8001678:	1b80      	subs	r0, r0, r6
 800167a:	2802      	cmp	r0, #2
 800167c:	d9f7      	bls.n	800166e <HAL_RCC_OscConfig+0x116>
 800167e:	e7ad      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001680:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001682:	f7ff f88f 	bl	80007a4 <HAL_GetTick>
 8001686:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001688:	6823      	ldr	r3, [r4, #0]
 800168a:	0798      	lsls	r0, r3, #30
 800168c:	f57f af6d 	bpl.w	800156a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001690:	f7ff f888 	bl	80007a4 <HAL_GetTick>
 8001694:	1b80      	subs	r0, r0, r6
 8001696:	2802      	cmp	r0, #2
 8001698:	d9f6      	bls.n	8001688 <HAL_RCC_OscConfig+0x130>
 800169a:	e79f      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800169c:	69aa      	ldr	r2, [r5, #24]
 800169e:	4c4a      	ldr	r4, [pc, #296]	; (80017c8 <HAL_RCC_OscConfig+0x270>)
 80016a0:	4b4b      	ldr	r3, [pc, #300]	; (80017d0 <HAL_RCC_OscConfig+0x278>)
 80016a2:	b1da      	cbz	r2, 80016dc <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80016a4:	2201      	movs	r2, #1
 80016a6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80016a8:	f7ff f87c 	bl	80007a4 <HAL_GetTick>
 80016ac:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80016b0:	079b      	lsls	r3, r3, #30
 80016b2:	d50d      	bpl.n	80016d0 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016b4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80016b8:	4b46      	ldr	r3, [pc, #280]	; (80017d4 <HAL_RCC_OscConfig+0x27c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80016c0:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80016c2:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80016c4:	9b01      	ldr	r3, [sp, #4]
 80016c6:	1e5a      	subs	r2, r3, #1
 80016c8:	9201      	str	r2, [sp, #4]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d1f9      	bne.n	80016c2 <HAL_RCC_OscConfig+0x16a>
 80016ce:	e750      	b.n	8001572 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016d0:	f7ff f868 	bl	80007a4 <HAL_GetTick>
 80016d4:	1b80      	subs	r0, r0, r6
 80016d6:	2802      	cmp	r0, #2
 80016d8:	d9e9      	bls.n	80016ae <HAL_RCC_OscConfig+0x156>
 80016da:	e77f      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80016dc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80016de:	f7ff f861 	bl	80007a4 <HAL_GetTick>
 80016e2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80016e6:	079f      	lsls	r7, r3, #30
 80016e8:	f57f af43 	bpl.w	8001572 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016ec:	f7ff f85a 	bl	80007a4 <HAL_GetTick>
 80016f0:	1b80      	subs	r0, r0, r6
 80016f2:	2802      	cmp	r0, #2
 80016f4:	d9f6      	bls.n	80016e4 <HAL_RCC_OscConfig+0x18c>
 80016f6:	e771      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016f8:	4c33      	ldr	r4, [pc, #204]	; (80017c8 <HAL_RCC_OscConfig+0x270>)
 80016fa:	69e3      	ldr	r3, [r4, #28]
 80016fc:	00d8      	lsls	r0, r3, #3
 80016fe:	d424      	bmi.n	800174a <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001700:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001702:	69e3      	ldr	r3, [r4, #28]
 8001704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001708:	61e3      	str	r3, [r4, #28]
 800170a:	69e3      	ldr	r3, [r4, #28]
 800170c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001714:	4e30      	ldr	r6, [pc, #192]	; (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001716:	6833      	ldr	r3, [r6, #0]
 8001718:	05d9      	lsls	r1, r3, #23
 800171a:	d518      	bpl.n	800174e <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800171c:	68eb      	ldr	r3, [r5, #12]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d126      	bne.n	8001770 <HAL_RCC_OscConfig+0x218>
 8001722:	6a23      	ldr	r3, [r4, #32]
 8001724:	f043 0301 	orr.w	r3, r3, #1
 8001728:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800172a:	f7ff f83b 	bl	80007a4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800172e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001732:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001734:	6a23      	ldr	r3, [r4, #32]
 8001736:	079b      	lsls	r3, r3, #30
 8001738:	d53f      	bpl.n	80017ba <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 800173a:	2f00      	cmp	r7, #0
 800173c:	f43f af1d 	beq.w	800157a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001740:	69e3      	ldr	r3, [r4, #28]
 8001742:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001746:	61e3      	str	r3, [r4, #28]
 8001748:	e717      	b.n	800157a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800174a:	2700      	movs	r7, #0
 800174c:	e7e2      	b.n	8001714 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800174e:	6833      	ldr	r3, [r6, #0]
 8001750:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001754:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001756:	f7ff f825 	bl	80007a4 <HAL_GetTick>
 800175a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800175c:	6833      	ldr	r3, [r6, #0]
 800175e:	05da      	lsls	r2, r3, #23
 8001760:	d4dc      	bmi.n	800171c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001762:	f7ff f81f 	bl	80007a4 <HAL_GetTick>
 8001766:	eba0 0008 	sub.w	r0, r0, r8
 800176a:	2864      	cmp	r0, #100	; 0x64
 800176c:	d9f6      	bls.n	800175c <HAL_RCC_OscConfig+0x204>
 800176e:	e735      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001770:	b9ab      	cbnz	r3, 800179e <HAL_RCC_OscConfig+0x246>
 8001772:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001774:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001778:	f023 0301 	bic.w	r3, r3, #1
 800177c:	6223      	str	r3, [r4, #32]
 800177e:	6a23      	ldr	r3, [r4, #32]
 8001780:	f023 0304 	bic.w	r3, r3, #4
 8001784:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001786:	f7ff f80d 	bl	80007a4 <HAL_GetTick>
 800178a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800178c:	6a23      	ldr	r3, [r4, #32]
 800178e:	0798      	lsls	r0, r3, #30
 8001790:	d5d3      	bpl.n	800173a <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001792:	f7ff f807 	bl	80007a4 <HAL_GetTick>
 8001796:	1b80      	subs	r0, r0, r6
 8001798:	4540      	cmp	r0, r8
 800179a:	d9f7      	bls.n	800178c <HAL_RCC_OscConfig+0x234>
 800179c:	e71e      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800179e:	2b05      	cmp	r3, #5
 80017a0:	6a23      	ldr	r3, [r4, #32]
 80017a2:	d103      	bne.n	80017ac <HAL_RCC_OscConfig+0x254>
 80017a4:	f043 0304 	orr.w	r3, r3, #4
 80017a8:	6223      	str	r3, [r4, #32]
 80017aa:	e7ba      	b.n	8001722 <HAL_RCC_OscConfig+0x1ca>
 80017ac:	f023 0301 	bic.w	r3, r3, #1
 80017b0:	6223      	str	r3, [r4, #32]
 80017b2:	6a23      	ldr	r3, [r4, #32]
 80017b4:	f023 0304 	bic.w	r3, r3, #4
 80017b8:	e7b6      	b.n	8001728 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017ba:	f7fe fff3 	bl	80007a4 <HAL_GetTick>
 80017be:	eba0 0008 	sub.w	r0, r0, r8
 80017c2:	42b0      	cmp	r0, r6
 80017c4:	d9b6      	bls.n	8001734 <HAL_RCC_OscConfig+0x1dc>
 80017c6:	e709      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
 80017c8:	40021000 	.word	0x40021000
 80017cc:	42420000 	.word	0x42420000
 80017d0:	42420480 	.word	0x42420480
 80017d4:	20000008 	.word	0x20000008
 80017d8:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017dc:	4c22      	ldr	r4, [pc, #136]	; (8001868 <HAL_RCC_OscConfig+0x310>)
 80017de:	6863      	ldr	r3, [r4, #4]
 80017e0:	f003 030c 	and.w	r3, r3, #12
 80017e4:	2b08      	cmp	r3, #8
 80017e6:	f43f aee2 	beq.w	80015ae <HAL_RCC_OscConfig+0x56>
 80017ea:	2300      	movs	r3, #0
 80017ec:	4e1f      	ldr	r6, [pc, #124]	; (800186c <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017ee:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80017f0:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017f2:	d12b      	bne.n	800184c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80017f4:	f7fe ffd6 	bl	80007a4 <HAL_GetTick>
 80017f8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017fa:	6823      	ldr	r3, [r4, #0]
 80017fc:	0199      	lsls	r1, r3, #6
 80017fe:	d41f      	bmi.n	8001840 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001800:	6a2b      	ldr	r3, [r5, #32]
 8001802:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001806:	d105      	bne.n	8001814 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001808:	6862      	ldr	r2, [r4, #4]
 800180a:	68a9      	ldr	r1, [r5, #8]
 800180c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001810:	430a      	orrs	r2, r1
 8001812:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001814:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001816:	6862      	ldr	r2, [r4, #4]
 8001818:	430b      	orrs	r3, r1
 800181a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800181e:	4313      	orrs	r3, r2
 8001820:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001822:	2301      	movs	r3, #1
 8001824:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001826:	f7fe ffbd 	bl	80007a4 <HAL_GetTick>
 800182a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800182c:	6823      	ldr	r3, [r4, #0]
 800182e:	019a      	lsls	r2, r3, #6
 8001830:	f53f aea7 	bmi.w	8001582 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001834:	f7fe ffb6 	bl	80007a4 <HAL_GetTick>
 8001838:	1b40      	subs	r0, r0, r5
 800183a:	2802      	cmp	r0, #2
 800183c:	d9f6      	bls.n	800182c <HAL_RCC_OscConfig+0x2d4>
 800183e:	e6cd      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001840:	f7fe ffb0 	bl	80007a4 <HAL_GetTick>
 8001844:	1bc0      	subs	r0, r0, r7
 8001846:	2802      	cmp	r0, #2
 8001848:	d9d7      	bls.n	80017fa <HAL_RCC_OscConfig+0x2a2>
 800184a:	e6c7      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 800184c:	f7fe ffaa 	bl	80007a4 <HAL_GetTick>
 8001850:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001852:	6823      	ldr	r3, [r4, #0]
 8001854:	019b      	lsls	r3, r3, #6
 8001856:	f57f ae94 	bpl.w	8001582 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800185a:	f7fe ffa3 	bl	80007a4 <HAL_GetTick>
 800185e:	1b40      	subs	r0, r0, r5
 8001860:	2802      	cmp	r0, #2
 8001862:	d9f6      	bls.n	8001852 <HAL_RCC_OscConfig+0x2fa>
 8001864:	e6ba      	b.n	80015dc <HAL_RCC_OscConfig+0x84>
 8001866:	bf00      	nop
 8001868:	40021000 	.word	0x40021000
 800186c:	42420060 	.word	0x42420060

08001870 <HAL_RCC_GetSysClockFreq>:
{
 8001870:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001872:	4b19      	ldr	r3, [pc, #100]	; (80018d8 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001874:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001876:	ac02      	add	r4, sp, #8
 8001878:	f103 0510 	add.w	r5, r3, #16
 800187c:	4622      	mov	r2, r4
 800187e:	6818      	ldr	r0, [r3, #0]
 8001880:	6859      	ldr	r1, [r3, #4]
 8001882:	3308      	adds	r3, #8
 8001884:	c203      	stmia	r2!, {r0, r1}
 8001886:	42ab      	cmp	r3, r5
 8001888:	4614      	mov	r4, r2
 800188a:	d1f7      	bne.n	800187c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800188c:	2301      	movs	r3, #1
 800188e:	f88d 3004 	strb.w	r3, [sp, #4]
 8001892:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001894:	4911      	ldr	r1, [pc, #68]	; (80018dc <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001896:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800189a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800189c:	f003 020c 	and.w	r2, r3, #12
 80018a0:	2a08      	cmp	r2, #8
 80018a2:	d117      	bne.n	80018d4 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018a4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80018a8:	a806      	add	r0, sp, #24
 80018aa:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018ac:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018ae:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018b2:	d50c      	bpl.n	80018ce <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018b4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018b6:	480a      	ldr	r0, [pc, #40]	; (80018e0 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018b8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018bc:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018be:	aa06      	add	r2, sp, #24
 80018c0:	4413      	add	r3, r2
 80018c2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018c6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80018ca:	b007      	add	sp, #28
 80018cc:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018ce:	4805      	ldr	r0, [pc, #20]	; (80018e4 <HAL_RCC_GetSysClockFreq+0x74>)
 80018d0:	4350      	muls	r0, r2
 80018d2:	e7fa      	b.n	80018ca <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80018d4:	4802      	ldr	r0, [pc, #8]	; (80018e0 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80018d6:	e7f8      	b.n	80018ca <HAL_RCC_GetSysClockFreq+0x5a>
 80018d8:	080024f4 	.word	0x080024f4
 80018dc:	40021000 	.word	0x40021000
 80018e0:	007a1200 	.word	0x007a1200
 80018e4:	003d0900 	.word	0x003d0900

080018e8 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018e8:	4a54      	ldr	r2, [pc, #336]	; (8001a3c <HAL_RCC_ClockConfig+0x154>)
{
 80018ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018ee:	6813      	ldr	r3, [r2, #0]
{
 80018f0:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	428b      	cmp	r3, r1
{
 80018f8:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018fa:	d32a      	bcc.n	8001952 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018fc:	6829      	ldr	r1, [r5, #0]
 80018fe:	078c      	lsls	r4, r1, #30
 8001900:	d434      	bmi.n	800196c <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001902:	07ca      	lsls	r2, r1, #31
 8001904:	d447      	bmi.n	8001996 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001906:	4a4d      	ldr	r2, [pc, #308]	; (8001a3c <HAL_RCC_ClockConfig+0x154>)
 8001908:	6813      	ldr	r3, [r2, #0]
 800190a:	f003 0307 	and.w	r3, r3, #7
 800190e:	429e      	cmp	r6, r3
 8001910:	f0c0 8082 	bcc.w	8001a18 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001914:	682a      	ldr	r2, [r5, #0]
 8001916:	4c4a      	ldr	r4, [pc, #296]	; (8001a40 <HAL_RCC_ClockConfig+0x158>)
 8001918:	f012 0f04 	tst.w	r2, #4
 800191c:	f040 8087 	bne.w	8001a2e <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001920:	0713      	lsls	r3, r2, #28
 8001922:	d506      	bpl.n	8001932 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001924:	6863      	ldr	r3, [r4, #4]
 8001926:	692a      	ldr	r2, [r5, #16]
 8001928:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800192c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001930:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001932:	f7ff ff9d 	bl	8001870 <HAL_RCC_GetSysClockFreq>
 8001936:	6863      	ldr	r3, [r4, #4]
 8001938:	4a42      	ldr	r2, [pc, #264]	; (8001a44 <HAL_RCC_ClockConfig+0x15c>)
 800193a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800193e:	5cd3      	ldrb	r3, [r2, r3]
 8001940:	40d8      	lsrs	r0, r3
 8001942:	4b41      	ldr	r3, [pc, #260]	; (8001a48 <HAL_RCC_ClockConfig+0x160>)
 8001944:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001946:	2000      	movs	r0, #0
 8001948:	f7fe feea 	bl	8000720 <HAL_InitTick>
  return HAL_OK;
 800194c:	2000      	movs	r0, #0
}
 800194e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001952:	6813      	ldr	r3, [r2, #0]
 8001954:	f023 0307 	bic.w	r3, r3, #7
 8001958:	430b      	orrs	r3, r1
 800195a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800195c:	6813      	ldr	r3, [r2, #0]
 800195e:	f003 0307 	and.w	r3, r3, #7
 8001962:	4299      	cmp	r1, r3
 8001964:	d0ca      	beq.n	80018fc <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001966:	2001      	movs	r0, #1
 8001968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800196c:	4b34      	ldr	r3, [pc, #208]	; (8001a40 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800196e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001972:	bf1e      	ittt	ne
 8001974:	685a      	ldrne	r2, [r3, #4]
 8001976:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800197a:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800197c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800197e:	bf42      	ittt	mi
 8001980:	685a      	ldrmi	r2, [r3, #4]
 8001982:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001986:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001988:	685a      	ldr	r2, [r3, #4]
 800198a:	68a8      	ldr	r0, [r5, #8]
 800198c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001990:	4302      	orrs	r2, r0
 8001992:	605a      	str	r2, [r3, #4]
 8001994:	e7b5      	b.n	8001902 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001996:	686a      	ldr	r2, [r5, #4]
 8001998:	4c29      	ldr	r4, [pc, #164]	; (8001a40 <HAL_RCC_ClockConfig+0x158>)
 800199a:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800199c:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800199e:	d11c      	bne.n	80019da <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019a0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a4:	d0df      	beq.n	8001966 <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019a6:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019a8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019ac:	f023 0303 	bic.w	r3, r3, #3
 80019b0:	4313      	orrs	r3, r2
 80019b2:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80019b4:	f7fe fef6 	bl	80007a4 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019b8:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80019ba:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d114      	bne.n	80019ea <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80019c0:	6863      	ldr	r3, [r4, #4]
 80019c2:	f003 030c 	and.w	r3, r3, #12
 80019c6:	2b04      	cmp	r3, #4
 80019c8:	d09d      	beq.n	8001906 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019ca:	f7fe feeb 	bl	80007a4 <HAL_GetTick>
 80019ce:	1bc0      	subs	r0, r0, r7
 80019d0:	4540      	cmp	r0, r8
 80019d2:	d9f5      	bls.n	80019c0 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 80019d4:	2003      	movs	r0, #3
 80019d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019da:	2a02      	cmp	r2, #2
 80019dc:	d102      	bne.n	80019e4 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019de:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80019e2:	e7df      	b.n	80019a4 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019e4:	f013 0f02 	tst.w	r3, #2
 80019e8:	e7dc      	b.n	80019a4 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d10f      	bne.n	8001a0e <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019ee:	6863      	ldr	r3, [r4, #4]
 80019f0:	f003 030c 	and.w	r3, r3, #12
 80019f4:	2b08      	cmp	r3, #8
 80019f6:	d086      	beq.n	8001906 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019f8:	f7fe fed4 	bl	80007a4 <HAL_GetTick>
 80019fc:	1bc0      	subs	r0, r0, r7
 80019fe:	4540      	cmp	r0, r8
 8001a00:	d9f5      	bls.n	80019ee <HAL_RCC_ClockConfig+0x106>
 8001a02:	e7e7      	b.n	80019d4 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a04:	f7fe fece 	bl	80007a4 <HAL_GetTick>
 8001a08:	1bc0      	subs	r0, r0, r7
 8001a0a:	4540      	cmp	r0, r8
 8001a0c:	d8e2      	bhi.n	80019d4 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a0e:	6863      	ldr	r3, [r4, #4]
 8001a10:	f013 0f0c 	tst.w	r3, #12
 8001a14:	d1f6      	bne.n	8001a04 <HAL_RCC_ClockConfig+0x11c>
 8001a16:	e776      	b.n	8001906 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a18:	6813      	ldr	r3, [r2, #0]
 8001a1a:	f023 0307 	bic.w	r3, r3, #7
 8001a1e:	4333      	orrs	r3, r6
 8001a20:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a22:	6813      	ldr	r3, [r2, #0]
 8001a24:	f003 0307 	and.w	r3, r3, #7
 8001a28:	429e      	cmp	r6, r3
 8001a2a:	d19c      	bne.n	8001966 <HAL_RCC_ClockConfig+0x7e>
 8001a2c:	e772      	b.n	8001914 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a2e:	6863      	ldr	r3, [r4, #4]
 8001a30:	68e9      	ldr	r1, [r5, #12]
 8001a32:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a36:	430b      	orrs	r3, r1
 8001a38:	6063      	str	r3, [r4, #4]
 8001a3a:	e771      	b.n	8001920 <HAL_RCC_ClockConfig+0x38>
 8001a3c:	40022000 	.word	0x40022000
 8001a40:	40021000 	.word	0x40021000
 8001a44:	08002531 	.word	0x08002531
 8001a48:	20000008 	.word	0x20000008

08001a4c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a4c:	4b04      	ldr	r3, [pc, #16]	; (8001a60 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001a4e:	4a05      	ldr	r2, [pc, #20]	; (8001a64 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001a56:	5cd3      	ldrb	r3, [r2, r3]
 8001a58:	4a03      	ldr	r2, [pc, #12]	; (8001a68 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001a5a:	6810      	ldr	r0, [r2, #0]
}    
 8001a5c:	40d8      	lsrs	r0, r3
 8001a5e:	4770      	bx	lr
 8001a60:	40021000 	.word	0x40021000
 8001a64:	08002541 	.word	0x08002541
 8001a68:	20000008 	.word	0x20000008

08001a6c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a6c:	4b04      	ldr	r3, [pc, #16]	; (8001a80 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001a6e:	4a05      	ldr	r2, [pc, #20]	; (8001a84 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001a76:	5cd3      	ldrb	r3, [r2, r3]
 8001a78:	4a03      	ldr	r2, [pc, #12]	; (8001a88 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001a7a:	6810      	ldr	r0, [r2, #0]
} 
 8001a7c:	40d8      	lsrs	r0, r3
 8001a7e:	4770      	bx	lr
 8001a80:	40021000 	.word	0x40021000
 8001a84:	08002541 	.word	0x08002541
 8001a88:	20000008 	.word	0x20000008

08001a8c <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a8c:	6803      	ldr	r3, [r0, #0]
{
 8001a8e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a92:	07d9      	lsls	r1, r3, #31
{
 8001a94:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a96:	d520      	bpl.n	8001ada <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a98:	4c35      	ldr	r4, [pc, #212]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001a9a:	69e3      	ldr	r3, [r4, #28]
 8001a9c:	00da      	lsls	r2, r3, #3
 8001a9e:	d432      	bmi.n	8001b06 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001aa0:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8001aa2:	69e3      	ldr	r3, [r4, #28]
 8001aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa8:	61e3      	str	r3, [r4, #28]
 8001aaa:	69e3      	ldr	r3, [r4, #28]
 8001aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab0:	9301      	str	r3, [sp, #4]
 8001ab2:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab4:	4e2f      	ldr	r6, [pc, #188]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001ab6:	6833      	ldr	r3, [r6, #0]
 8001ab8:	05db      	lsls	r3, r3, #23
 8001aba:	d526      	bpl.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001abc:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001abe:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001ac2:	d136      	bne.n	8001b32 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001ac4:	6a23      	ldr	r3, [r4, #32]
 8001ac6:	686a      	ldr	r2, [r5, #4]
 8001ac8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001acc:	4313      	orrs	r3, r2
 8001ace:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ad0:	b11f      	cbz	r7, 8001ada <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ad2:	69e3      	ldr	r3, [r4, #28]
 8001ad4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ad8:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ada:	6828      	ldr	r0, [r5, #0]
 8001adc:	0783      	lsls	r3, r0, #30
 8001ade:	d506      	bpl.n	8001aee <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001ae0:	4a23      	ldr	r2, [pc, #140]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001ae2:	68a9      	ldr	r1, [r5, #8]
 8001ae4:	6853      	ldr	r3, [r2, #4]
 8001ae6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001aea:	430b      	orrs	r3, r1
 8001aec:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001aee:	f010 0010 	ands.w	r0, r0, #16
 8001af2:	d01b      	beq.n	8001b2c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001af4:	4a1e      	ldr	r2, [pc, #120]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001af6:	6969      	ldr	r1, [r5, #20]
 8001af8:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001afa:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001afc:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001b00:	430b      	orrs	r3, r1
 8001b02:	6053      	str	r3, [r2, #4]
 8001b04:	e012      	b.n	8001b2c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001b06:	2700      	movs	r7, #0
 8001b08:	e7d4      	b.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b0a:	6833      	ldr	r3, [r6, #0]
 8001b0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b10:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001b12:	f7fe fe47 	bl	80007a4 <HAL_GetTick>
 8001b16:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b18:	6833      	ldr	r3, [r6, #0]
 8001b1a:	05d8      	lsls	r0, r3, #23
 8001b1c:	d4ce      	bmi.n	8001abc <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b1e:	f7fe fe41 	bl	80007a4 <HAL_GetTick>
 8001b22:	eba0 0008 	sub.w	r0, r0, r8
 8001b26:	2864      	cmp	r0, #100	; 0x64
 8001b28:	d9f6      	bls.n	8001b18 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001b2a:	2003      	movs	r0, #3
}
 8001b2c:	b002      	add	sp, #8
 8001b2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b32:	686a      	ldr	r2, [r5, #4]
 8001b34:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d0c3      	beq.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b3c:	2001      	movs	r0, #1
 8001b3e:	4a0e      	ldr	r2, [pc, #56]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b40:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b42:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b44:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b46:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b4a:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001b4c:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001b4e:	07d9      	lsls	r1, r3, #31
 8001b50:	d5b8      	bpl.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001b52:	f7fe fe27 	bl	80007a4 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b56:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001b5a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b5c:	6a23      	ldr	r3, [r4, #32]
 8001b5e:	079a      	lsls	r2, r3, #30
 8001b60:	d4b0      	bmi.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b62:	f7fe fe1f 	bl	80007a4 <HAL_GetTick>
 8001b66:	1b80      	subs	r0, r0, r6
 8001b68:	4540      	cmp	r0, r8
 8001b6a:	d9f7      	bls.n	8001b5c <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8001b6c:	e7dd      	b.n	8001b2a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001b6e:	bf00      	nop
 8001b70:	40021000 	.word	0x40021000
 8001b74:	40007000 	.word	0x40007000
 8001b78:	42420440 	.word	0x42420440

08001b7c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	b570      	push	{r4, r5, r6, lr}
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b80:	4b3b      	ldr	r3, [pc, #236]	; (8001c70 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>)
{
 8001b82:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b84:	ad02      	add	r5, sp, #8
 8001b86:	f103 0610 	add.w	r6, r3, #16
 8001b8a:	462c      	mov	r4, r5
 8001b8c:	6818      	ldr	r0, [r3, #0]
 8001b8e:	6859      	ldr	r1, [r3, #4]
 8001b90:	3308      	adds	r3, #8
 8001b92:	c403      	stmia	r4!, {r0, r1}
 8001b94:	42b3      	cmp	r3, r6
 8001b96:	4625      	mov	r5, r4
 8001b98:	d1f7      	bne.n	8001b8a <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	f88d 3004 	strb.w	r3, [sp, #4]
 8001ba0:	2302      	movs	r3, #2
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8001ba2:	1e50      	subs	r0, r2, #1
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ba4:	f88d 3005 	strb.w	r3, [sp, #5]
  switch (PeriphClk)
 8001ba8:	280f      	cmp	r0, #15
 8001baa:	d85e      	bhi.n	8001c6a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8001bac:	e8df f000 	tbb	[pc, r0]
 8001bb0:	2d5d5132 	.word	0x2d5d5132
 8001bb4:	2d5d5d5d 	.word	0x2d5d5d5d
 8001bb8:	5d5d5d5d 	.word	0x5d5d5d5d
 8001bbc:	085d5d5d 	.word	0x085d5d5d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8001bc0:	4b2c      	ldr	r3, [pc, #176]	; (8001c74 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>)
 8001bc2:	6859      	ldr	r1, [r3, #4]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8001bc4:	6818      	ldr	r0, [r3, #0]
 8001bc6:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8001bca:	d037      	beq.n	8001c3c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001bcc:	f3c1 4283 	ubfx	r2, r1, #18, #4
 8001bd0:	a806      	add	r0, sp, #24
 8001bd2:	4402      	add	r2, r0
 8001bd4:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001bd8:	03ca      	lsls	r2, r1, #15
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001bda:	bf41      	itttt	mi
 8001bdc:	685a      	ldrmi	r2, [r3, #4]
 8001bde:	a906      	addmi	r1, sp, #24
 8001be0:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 8001be4:	1852      	addmi	r2, r2, r1
 8001be6:	bf44      	itt	mi
 8001be8:	f812 1c14 	ldrbmi.w	r1, [r2, #-20]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001bec:	4a22      	ldrmi	r2, [pc, #136]	; (8001c78 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>)
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001bee:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001bf0:	bf4c      	ite	mi
 8001bf2:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bf6:	4a21      	ldrpl	r2, [pc, #132]	; (8001c7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001bf8:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bfa:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001bfe:	d41d      	bmi.n	8001c3c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
 8001c00:	2303      	movs	r3, #3
 8001c02:	0040      	lsls	r0, r0, #1
      }
      break;
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001c04:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001c08:	e018      	b.n	8001c3c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
    {
      break;
    }
  }
  return(frequency);
}
 8001c0a:	b006      	add	sp, #24
 8001c0c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      frequency = HAL_RCC_GetSysClockFreq();
 8001c10:	f7ff be2e 	b.w	8001870 <HAL_RCC_GetSysClockFreq>
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001c14:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 8001c18:	4a16      	ldr	r2, [pc, #88]	; (8001c74 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>)
 8001c1a:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001c1c:	4019      	ands	r1, r3
 8001c1e:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 8001c22:	d01f      	beq.n	8001c64 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001c24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c2c:	d108      	bne.n	8001c40 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        frequency = LSI_VALUE;
 8001c2e:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001c32:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 8001c34:	f013 0f02 	tst.w	r3, #2
        frequency = HSE_VALUE / 128U;
 8001c38:	bf08      	it	eq
 8001c3a:	2000      	moveq	r0, #0
}
 8001c3c:	b006      	add	sp, #24
 8001c3e:	bd70      	pop	{r4, r5, r6, pc}
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001c40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001c44:	d111      	bne.n	8001c6a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8001c46:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128U;
 8001c48:	f24f 4024 	movw	r0, #62500	; 0xf424
 8001c4c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001c50:	e7f2      	b.n	8001c38 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001c52:	f7ff ff0b 	bl	8001a6c <HAL_RCC_GetPCLK2Freq>
 8001c56:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f3c3 3381 	ubfx	r3, r3, #14, #2
 8001c5e:	3301      	adds	r3, #1
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	e7cf      	b.n	8001c04 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
        frequency = LSE_VALUE;
 8001c64:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001c68:	e7e8      	b.n	8001c3c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
        frequency = 0U;
 8001c6a:	2000      	movs	r0, #0
 8001c6c:	e7e6      	b.n	8001c3c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8001c6e:	bf00      	nop
 8001c70:	08002504 	.word	0x08002504
 8001c74:	40021000 	.word	0x40021000
 8001c78:	007a1200 	.word	0x007a1200
 8001c7c:	003d0900 	.word	0x003d0900

08001c80 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001c80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig = {0};

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001c82:	4811      	ldr	r0, [pc, #68]	; (8001cc8 <MX_ADC1_Init+0x48>)
 8001c84:	4a11      	ldr	r2, [pc, #68]	; (8001ccc <MX_ADC1_Init+0x4c>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c86:	2300      	movs	r3, #0
  hadc1.Instance = ADC1;
 8001c88:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8001c8a:	2401      	movs	r4, #1
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c8c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c90:	9301      	str	r3, [sp, #4]
 8001c92:	9302      	str	r3, [sp, #8]
 8001c94:	9303      	str	r3, [sp, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c96:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c98:	60c3      	str	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c9a:	6143      	str	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c9c:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c9e:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001ca0:	6104      	str	r4, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ca2:	f7fe ff7b 	bl	8000b9c <HAL_ADC_Init>
 8001ca6:	b108      	cbz	r0, 8001cac <MX_ADC1_Init+0x2c>
  {
    Error_Handler();
 8001ca8:	f000 f97a 	bl	8001fa0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001cac:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cae:	a901      	add	r1, sp, #4
 8001cb0:	4805      	ldr	r0, [pc, #20]	; (8001cc8 <MX_ADC1_Init+0x48>)
  sConfig.Channel = ADC_CHANNEL_1;
 8001cb2:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cb4:	9402      	str	r4, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001cb6:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cb8:	f7fe fe2e 	bl	8000918 <HAL_ADC_ConfigChannel>
 8001cbc:	b108      	cbz	r0, 8001cc2 <MX_ADC1_Init+0x42>
  {
    Error_Handler();
 8001cbe:	f000 f96f 	bl	8001fa0 <Error_Handler>
  }

}
 8001cc2:	b004      	add	sp, #16
 8001cc4:	bd10      	pop	{r4, pc}
 8001cc6:	bf00      	nop
 8001cc8:	2000002c 	.word	0x2000002c
 8001ccc:	40012400 	.word	0x40012400

08001cd0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001cd0:	b510      	push	{r4, lr}
 8001cd2:	4604      	mov	r4, r0
 8001cd4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd6:	2210      	movs	r2, #16
 8001cd8:	2100      	movs	r1, #0
 8001cda:	a802      	add	r0, sp, #8
 8001cdc:	f000 fbf6 	bl	80024cc <memset>
  if(adcHandle->Instance==ADC1)
 8001ce0:	6822      	ldr	r2, [r4, #0]
 8001ce2:	4b10      	ldr	r3, [pc, #64]	; (8001d24 <HAL_ADC_MspInit+0x54>)
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d11b      	bne.n	8001d20 <HAL_ADC_MspInit+0x50>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ce8:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8001cec:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cee:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001cf4:	619a      	str	r2, [r3, #24]
 8001cf6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf8:	480b      	ldr	r0, [pc, #44]	; (8001d28 <HAL_ADC_MspInit+0x58>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cfa:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001cfe:	9200      	str	r2, [sp, #0]
 8001d00:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d02:	699a      	ldr	r2, [r3, #24]
 8001d04:	f042 0204 	orr.w	r2, r2, #4
 8001d08:	619a      	str	r2, [r3, #24]
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	9301      	str	r3, [sp, #4]
 8001d12:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001d14:	2302      	movs	r3, #2
 8001d16:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1c:	f7ff f8f8 	bl	8000f10 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001d20:	b006      	add	sp, #24
 8001d22:	bd10      	pop	{r4, pc}
 8001d24:	40012400 	.word	0x40012400
 8001d28:	40010800 	.word	0x40010800

08001d2c <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8001d2c:	b513      	push	{r0, r1, r4, lr}
  DAC_ChannelConfTypeDef sConfig = {0};
 8001d2e:	2400      	movs	r4, #0

  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 8001d30:	480a      	ldr	r0, [pc, #40]	; (8001d5c <MX_DAC_Init+0x30>)
 8001d32:	4b0b      	ldr	r3, [pc, #44]	; (8001d60 <MX_DAC_Init+0x34>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8001d34:	9400      	str	r4, [sp, #0]
 8001d36:	9401      	str	r4, [sp, #4]
  hdac.Instance = DAC;
 8001d38:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001d3a:	f7ff f87d 	bl	8000e38 <HAL_DAC_Init>
 8001d3e:	b108      	cbz	r0, 8001d44 <MX_DAC_Init+0x18>
  {
    Error_Handler();
 8001d40:	f000 f92e 	bl	8001fa0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001d44:	2200      	movs	r2, #0
 8001d46:	4669      	mov	r1, sp
 8001d48:	4804      	ldr	r0, [pc, #16]	; (8001d5c <MX_DAC_Init+0x30>)
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001d4a:	9400      	str	r4, [sp, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001d4c:	9401      	str	r4, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001d4e:	f7ff f8ad 	bl	8000eac <HAL_DAC_ConfigChannel>
 8001d52:	b108      	cbz	r0, 8001d58 <MX_DAC_Init+0x2c>
  {
    Error_Handler();
 8001d54:	f000 f924 	bl	8001fa0 <Error_Handler>
  }

}
 8001d58:	b002      	add	sp, #8
 8001d5a:	bd10      	pop	{r4, pc}
 8001d5c:	2000005c 	.word	0x2000005c
 8001d60:	40007400 	.word	0x40007400

08001d64 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001d64:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d66:	2410      	movs	r4, #16
{
 8001d68:	4605      	mov	r5, r0
 8001d6a:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	4622      	mov	r2, r4
 8001d6e:	2100      	movs	r1, #0
 8001d70:	a802      	add	r0, sp, #8
 8001d72:	f000 fbab 	bl	80024cc <memset>
  if(dacHandle->Instance==DAC)
 8001d76:	682a      	ldr	r2, [r5, #0]
 8001d78:	4b0f      	ldr	r3, [pc, #60]	; (8001db8 <HAL_DAC_MspInit+0x54>)
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d11a      	bne.n	8001db4 <HAL_DAC_MspInit+0x50>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001d7e:	f503 33ce 	add.w	r3, r3, #105472	; 0x19c00
 8001d82:	69da      	ldr	r2, [r3, #28]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d84:	a902      	add	r1, sp, #8
    __HAL_RCC_DAC_CLK_ENABLE();
 8001d86:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001d8a:	61da      	str	r2, [r3, #28]
 8001d8c:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8e:	480b      	ldr	r0, [pc, #44]	; (8001dbc <HAL_DAC_MspInit+0x58>)
    __HAL_RCC_DAC_CLK_ENABLE();
 8001d90:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8001d94:	9200      	str	r2, [sp, #0]
 8001d96:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d98:	699a      	ldr	r2, [r3, #24]
 8001d9a:	f042 0204 	orr.w	r2, r2, #4
 8001d9e:	619a      	str	r2, [r3, #24]
 8001da0:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001da2:	9402      	str	r4, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da4:	f003 0304 	and.w	r3, r3, #4
 8001da8:	9301      	str	r3, [sp, #4]
 8001daa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dac:	2303      	movs	r3, #3
 8001dae:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db0:	f7ff f8ae 	bl	8000f10 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8001db4:	b007      	add	sp, #28
 8001db6:	bd30      	pop	{r4, r5, pc}
 8001db8:	40007400 	.word	0x40007400
 8001dbc:	40010800 	.word	0x40010800

08001dc0 <MX_GPIO_Init>:
*/
void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	; (8001dec <MX_GPIO_Init+0x2c>)
{
 8001dc2:	b082      	sub	sp, #8
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc4:	699a      	ldr	r2, [r3, #24]
 8001dc6:	f042 0204 	orr.w	r2, r2, #4
 8001dca:	619a      	str	r2, [r3, #24]
 8001dcc:	699a      	ldr	r2, [r3, #24]
 8001dce:	f002 0204 	and.w	r2, r2, #4
 8001dd2:	9200      	str	r2, [sp, #0]
 8001dd4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd6:	699a      	ldr	r2, [r3, #24]
 8001dd8:	f042 0208 	orr.w	r2, r2, #8
 8001ddc:	619a      	str	r2, [r3, #24]
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	f003 0308 	and.w	r3, r3, #8
 8001de4:	9301      	str	r3, [sp, #4]
 8001de6:	9b01      	ldr	r3, [sp, #4]

}
 8001de8:	b002      	add	sp, #8
 8001dea:	4770      	bx	lr
 8001dec:	40021000 	.word	0x40021000

08001df0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001df0:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8001df2:	480c      	ldr	r0, [pc, #48]	; (8001e24 <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 100000;
 8001df4:	4b0c      	ldr	r3, [pc, #48]	; (8001e28 <MX_I2C1_Init+0x38>)
 8001df6:	f8df e034 	ldr.w	lr, [pc, #52]	; 8001e2c <MX_I2C1_Init+0x3c>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dfa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 100000;
 8001dfe:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e02:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e04:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e06:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e08:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e0a:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e0c:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e0e:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e10:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e12:	f7ff fa8b 	bl	800132c <HAL_I2C_Init>
 8001e16:	b118      	cbz	r0, 8001e20 <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 8001e18:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001e1c:	f000 b8c0 	b.w	8001fa0 <Error_Handler>
 8001e20:	bd08      	pop	{r3, pc}
 8001e22:	bf00      	nop
 8001e24:	20000070 	.word	0x20000070
 8001e28:	40005400 	.word	0x40005400
 8001e2c:	000186a0 	.word	0x000186a0

08001e30 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e30:	b510      	push	{r4, lr}
 8001e32:	4604      	mov	r4, r0
 8001e34:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e36:	2210      	movs	r2, #16
 8001e38:	2100      	movs	r1, #0
 8001e3a:	a802      	add	r0, sp, #8
 8001e3c:	f000 fb46 	bl	80024cc <memset>
  if(i2cHandle->Instance==I2C1)
 8001e40:	6822      	ldr	r2, [r4, #0]
 8001e42:	4b11      	ldr	r3, [pc, #68]	; (8001e88 <HAL_I2C_MspInit+0x58>)
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d11c      	bne.n	8001e82 <HAL_I2C_MspInit+0x52>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e48:	4c10      	ldr	r4, [pc, #64]	; (8001e8c <HAL_I2C_MspInit+0x5c>)
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e4a:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4c:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e4e:	4810      	ldr	r0, [pc, #64]	; (8001e90 <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e50:	f043 0308 	orr.w	r3, r3, #8
 8001e54:	61a3      	str	r3, [r4, #24]
 8001e56:	69a3      	ldr	r3, [r4, #24]
 8001e58:	f003 0308 	and.w	r3, r3, #8
 8001e5c:	9300      	str	r3, [sp, #0]
 8001e5e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e60:	23c0      	movs	r3, #192	; 0xc0
 8001e62:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e64:	2312      	movs	r3, #18
 8001e66:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e6c:	f7ff f850 	bl	8000f10 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e70:	69e3      	ldr	r3, [r4, #28]
 8001e72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e76:	61e3      	str	r3, [r4, #28]
 8001e78:	69e3      	ldr	r3, [r4, #28]
 8001e7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e7e:	9301      	str	r3, [sp, #4]
 8001e80:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001e82:	b006      	add	sp, #24
 8001e84:	bd10      	pop	{r4, pc}
 8001e86:	bf00      	nop
 8001e88:	40005400 	.word	0x40005400
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	40010c00 	.word	0x40010c00

08001e94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e94:	b510      	push	{r4, lr}
 8001e96:	b096      	sub	sp, #88	; 0x58
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e98:	2228      	movs	r2, #40	; 0x28
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	a80c      	add	r0, sp, #48	; 0x30
 8001e9e:	f000 fb15 	bl	80024cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ea2:	2214      	movs	r2, #20
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	a801      	add	r0, sp, #4
 8001ea8:	f000 fb10 	bl	80024cc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eac:	2218      	movs	r2, #24
 8001eae:	2100      	movs	r1, #0
 8001eb0:	eb0d 0002 	add.w	r0, sp, r2
 8001eb4:	f000 fb0a 	bl	80024cc <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001eb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ebc:	2402      	movs	r4, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ebe:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ec0:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ec2:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ec4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ec8:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001eca:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ecc:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ece:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ed0:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ed2:	f7ff fb41 	bl	8001558 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ed6:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ed8:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001edc:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ede:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ee0:	4621      	mov	r1, r4
 8001ee2:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ee4:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ee6:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ee8:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001eea:	9402      	str	r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001eec:	f7ff fcfc 	bl	80018e8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001ef0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ef4:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001ef6:	9406      	str	r4, [sp, #24]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001ef8:	9308      	str	r3, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001efa:	f7ff fdc7 	bl	8001a8c <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8001efe:	b016      	add	sp, #88	; 0x58
 8001f00:	bd10      	pop	{r4, pc}
	...

08001f04 <main>:
{
 8001f04:	b508      	push	{r3, lr}
  HAL_Init();
 8001f06:	f7fe fc2f 	bl	8000768 <HAL_Init>
  SystemClock_Config();
 8001f0a:	f7ff ffc3 	bl	8001e94 <SystemClock_Config>
  MX_GPIO_Init();
 8001f0e:	f7ff ff57 	bl	8001dc0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001f12:	f7ff feb5 	bl	8001c80 <MX_ADC1_Init>
  MX_DAC_Init();
 8001f16:	f7ff ff09 	bl	8001d2c <MX_DAC_Init>
  MX_I2C1_Init();
 8001f1a:	f7ff ff69 	bl	8001df0 <MX_I2C1_Init>
  OLED_Init();
 8001f1e:	f000 f8bb 	bl	8002098 <OLED_Init>
  OLED_CLS();
 8001f22:	f000 f93e 	bl	80021a2 <OLED_CLS>
  OLED_ShowStr(1,0,(uint8_t *)"Voltage:",1);
 8001f26:	2301      	movs	r3, #1
 8001f28:	4a18      	ldr	r2, [pc, #96]	; (8001f8c <main+0x88>)
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	f000 f93b 	bl	80021a8 <OLED_ShowStr>
  OLED_ShowStr(1,2,(uint8_t *)"Designed by Joe_joe",1);
 8001f32:	2301      	movs	r3, #1
 8001f34:	4a16      	ldr	r2, [pc, #88]	; (8001f90 <main+0x8c>)
 8001f36:	4618      	mov	r0, r3
 8001f38:	2102      	movs	r1, #2
 8001f3a:	f000 f935 	bl	80021a8 <OLED_ShowStr>
  HAL_DAC_SetValue(&hdac,DAC_CHANNEL_1,DAC_ALIGN_12B_R,2048);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f44:	4611      	mov	r1, r2
 8001f46:	4813      	ldr	r0, [pc, #76]	; (8001f94 <main+0x90>)
 8001f48:	f7fe ffd0 	bl	8000eec <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac,DAC_CHANNEL_1);
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	4811      	ldr	r0, [pc, #68]	; (8001f94 <main+0x90>)
 8001f50:	f7fe ff85 	bl	8000e5e <HAL_DAC_Start>
  HAL_ADCEx_Calibration_Start(&hadc1);
 8001f54:	4810      	ldr	r0, [pc, #64]	; (8001f98 <main+0x94>)
 8001f56:	f7fe feab 	bl	8000cb0 <HAL_ADCEx_Calibration_Start>
	  HAL_ADC_Start(&hadc1);
 8001f5a:	4c0f      	ldr	r4, [pc, #60]	; (8001f98 <main+0x94>)
 8001f5c:	4d0f      	ldr	r5, [pc, #60]	; (8001f9c <main+0x98>)
 8001f5e:	4620      	mov	r0, r4
 8001f60:	f7fe fd98 	bl	8000a94 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1,50);
 8001f64:	2132      	movs	r1, #50	; 0x32
 8001f66:	4620      	mov	r0, r4
 8001f68:	f7fe fc34 	bl	80007d4 <HAL_ADC_PollForConversion>
	  if(HAL_IS_BIT_SET(HAL_ADC_GetState(&hadc1),HAL_ADC_STATE_REG_EOC))
 8001f6c:	4620      	mov	r0, r4
 8001f6e:	f7fe fd57 	bl	8000a20 <HAL_ADC_GetState>
 8001f72:	0583      	lsls	r3, r0, #22
 8001f74:	d503      	bpl.n	8001f7e <main+0x7a>
		  ADC_Value = HAL_ADC_GetValue(&hadc1);
 8001f76:	4620      	mov	r0, r4
 8001f78:	f7fe fcca 	bl	8000910 <HAL_ADC_GetValue>
 8001f7c:	8028      	strh	r0, [r5, #0]
	  OLED_ShowADCV(50,0,ADC_Value,1);
 8001f7e:	2301      	movs	r3, #1
 8001f80:	882a      	ldrh	r2, [r5, #0]
 8001f82:	2100      	movs	r1, #0
 8001f84:	2032      	movs	r0, #50	; 0x32
 8001f86:	f000 f9fd 	bl	8002384 <OLED_ShowADCV>
	  HAL_ADC_Start(&hadc1);
 8001f8a:	e7e8      	b.n	8001f5e <main+0x5a>
 8001f8c:	08002514 	.word	0x08002514
 8001f90:	0800251d 	.word	0x0800251d
 8001f94:	2000005c 	.word	0x2000005c
 8001f98:	2000002c 	.word	0x2000002c
 8001f9c:	200000c6 	.word	0x200000c6

08001fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fa0:	4770      	bx	lr
	...

08001fa4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001fa4:	4b0e      	ldr	r3, [pc, #56]	; (8001fe0 <HAL_MspInit+0x3c>)
{
 8001fa6:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001fa8:	699a      	ldr	r2, [r3, #24]
 8001faa:	f042 0201 	orr.w	r2, r2, #1
 8001fae:	619a      	str	r2, [r3, #24]
 8001fb0:	699a      	ldr	r2, [r3, #24]
 8001fb2:	f002 0201 	and.w	r2, r2, #1
 8001fb6:	9200      	str	r2, [sp, #0]
 8001fb8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fba:	69da      	ldr	r2, [r3, #28]
 8001fbc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001fc0:	61da      	str	r2, [r3, #28]
 8001fc2:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001fc4:	4a07      	ldr	r2, [pc, #28]	; (8001fe4 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fca:	9301      	str	r3, [sp, #4]
 8001fcc:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001fce:	6853      	ldr	r3, [r2, #4]
 8001fd0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001fd4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fd8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fda:	b002      	add	sp, #8
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	40010000 	.word	0x40010000

08001fe8 <NMI_Handler>:
 8001fe8:	4770      	bx	lr

08001fea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fea:	e7fe      	b.n	8001fea <HardFault_Handler>

08001fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fec:	e7fe      	b.n	8001fec <MemManage_Handler>

08001fee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fee:	e7fe      	b.n	8001fee <BusFault_Handler>

08001ff0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ff0:	e7fe      	b.n	8001ff0 <UsageFault_Handler>

08001ff2 <SVC_Handler>:
 8001ff2:	4770      	bx	lr

08001ff4 <DebugMon_Handler>:
 8001ff4:	4770      	bx	lr

08001ff6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ff6:	4770      	bx	lr

08001ff8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ff8:	f7fe bbc8 	b.w	800078c <HAL_IncTick>

08001ffc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001ffc:	4b0f      	ldr	r3, [pc, #60]	; (800203c <SystemInit+0x40>)
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	f042 0201 	orr.w	r2, r2, #1
 8002004:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002006:	6859      	ldr	r1, [r3, #4]
 8002008:	4a0d      	ldr	r2, [pc, #52]	; (8002040 <SystemInit+0x44>)
 800200a:	400a      	ands	r2, r1
 800200c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002014:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002018:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002020:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002022:	685a      	ldr	r2, [r3, #4]
 8002024:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002028:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800202a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800202e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002030:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002034:	4b03      	ldr	r3, [pc, #12]	; (8002044 <SystemInit+0x48>)
 8002036:	609a      	str	r2, [r3, #8]
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	40021000 	.word	0x40021000
 8002040:	f8ff0000 	.word	0xf8ff0000
 8002044:	e000ed00 	.word	0xe000ed00

08002048 <WriteCmd>:
#include "oleds.h"
#include "ascii.h"
#include "main.h"
#include "stm32f1xx_hal.h"
void WriteCmd(unsigned char I2C_Command)//
 {
 8002048:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

		HAL_I2C_Mem_Write(&hi2c1,OLED0561_ADD,COM,I2C_MEMADD_SIZE_8BIT,&I2C_Command,1,100);
 800204a:	2364      	movs	r3, #100	; 0x64
 {
 800204c:	aa06      	add	r2, sp, #24
 800204e:	f802 0d01 	strb.w	r0, [r2, #-1]!
		HAL_I2C_Mem_Write(&hi2c1,OLED0561_ADD,COM,I2C_MEMADD_SIZE_8BIT,&I2C_Command,1,100);
 8002052:	9302      	str	r3, [sp, #8]
 8002054:	2301      	movs	r3, #1
 8002056:	2178      	movs	r1, #120	; 0x78
 8002058:	e88d 000c 	stmia.w	sp, {r2, r3}
 800205c:	4803      	ldr	r0, [pc, #12]	; (800206c <WriteCmd+0x24>)
 800205e:	2200      	movs	r2, #0
 8002060:	f7ff f9e4 	bl	800142c <HAL_I2C_Mem_Write>
	
 }
 8002064:	b007      	add	sp, #28
 8002066:	f85d fb04 	ldr.w	pc, [sp], #4
 800206a:	bf00      	nop
 800206c:	20000070 	.word	0x20000070

08002070 <WriteDat>:
		
void WriteDat(unsigned char I2C_Data)//
 
 {
 8002070:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

		HAL_I2C_Mem_Write(&hi2c1,OLED0561_ADD,DAT,I2C_MEMADD_SIZE_8BIT,&I2C_Data,1,100);
 8002072:	2364      	movs	r3, #100	; 0x64
 {
 8002074:	aa06      	add	r2, sp, #24
 8002076:	f802 0d01 	strb.w	r0, [r2, #-1]!
		HAL_I2C_Mem_Write(&hi2c1,OLED0561_ADD,DAT,I2C_MEMADD_SIZE_8BIT,&I2C_Data,1,100);
 800207a:	9302      	str	r3, [sp, #8]
 800207c:	2301      	movs	r3, #1
 800207e:	2178      	movs	r1, #120	; 0x78
 8002080:	e88d 000c 	stmia.w	sp, {r2, r3}
 8002084:	4803      	ldr	r0, [pc, #12]	; (8002094 <WriteDat+0x24>)
 8002086:	2240      	movs	r2, #64	; 0x40
 8002088:	f7ff f9d0 	bl	800142c <HAL_I2C_Mem_Write>
	
  }
 800208c:	b007      	add	sp, #28
 800208e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002092:	bf00      	nop
 8002094:	20000070 	.word	0x20000070

08002098 <OLED_Init>:
 
void OLED_Init(void)
{
 8002098:	b508      	push	{r3, lr}
	HAL_Delay(100); //
 800209a:	2064      	movs	r0, #100	; 0x64
 800209c:	f7fe fb88 	bl	80007b0 <HAL_Delay>
	
	WriteCmd(0xAE); //display off
 80020a0:	20ae      	movs	r0, #174	; 0xae
 80020a2:	f7ff ffd1 	bl	8002048 <WriteCmd>
	WriteCmd(0x20);	//Set Memory Addressing Mode	
 80020a6:	2020      	movs	r0, #32
 80020a8:	f7ff ffce 	bl	8002048 <WriteCmd>
	WriteCmd(0x10);	//00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80020ac:	2010      	movs	r0, #16
 80020ae:	f7ff ffcb 	bl	8002048 <WriteCmd>
	WriteCmd(0xb0);	//Set Page Start Address for Page Addressing Mode,0-7
 80020b2:	20b0      	movs	r0, #176	; 0xb0
 80020b4:	f7ff ffc8 	bl	8002048 <WriteCmd>
	WriteCmd(0xc8);	//Set COM Output Scan Direction
 80020b8:	20c8      	movs	r0, #200	; 0xc8
 80020ba:	f7ff ffc5 	bl	8002048 <WriteCmd>
	WriteCmd(0x00); //---set low column address
 80020be:	2000      	movs	r0, #0
 80020c0:	f7ff ffc2 	bl	8002048 <WriteCmd>
	WriteCmd(0x10); //---set high column address
 80020c4:	2010      	movs	r0, #16
 80020c6:	f7ff ffbf 	bl	8002048 <WriteCmd>
	WriteCmd(0x40); //--set start line address
 80020ca:	2040      	movs	r0, #64	; 0x40
 80020cc:	f7ff ffbc 	bl	8002048 <WriteCmd>
	WriteCmd(0x81); //--set contrast control register
 80020d0:	2081      	movs	r0, #129	; 0x81
 80020d2:	f7ff ffb9 	bl	8002048 <WriteCmd>
	WriteCmd(0xff); // 0x00~0xff
 80020d6:	20ff      	movs	r0, #255	; 0xff
 80020d8:	f7ff ffb6 	bl	8002048 <WriteCmd>
	WriteCmd(0xa1); //--set segment re-map 0 to 127
 80020dc:	20a1      	movs	r0, #161	; 0xa1
 80020de:	f7ff ffb3 	bl	8002048 <WriteCmd>
	WriteCmd(0xa6); //--set normal display
 80020e2:	20a6      	movs	r0, #166	; 0xa6
 80020e4:	f7ff ffb0 	bl	8002048 <WriteCmd>
	WriteCmd(0xa8); //--set multiplex ratio(1 to 64)
 80020e8:	20a8      	movs	r0, #168	; 0xa8
 80020ea:	f7ff ffad 	bl	8002048 <WriteCmd>
	WriteCmd(0x3F); //
 80020ee:	203f      	movs	r0, #63	; 0x3f
 80020f0:	f7ff ffaa 	bl	8002048 <WriteCmd>
	WriteCmd(0xa4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80020f4:	20a4      	movs	r0, #164	; 0xa4
 80020f6:	f7ff ffa7 	bl	8002048 <WriteCmd>
	WriteCmd(0xd3); //-set display offset
 80020fa:	20d3      	movs	r0, #211	; 0xd3
 80020fc:	f7ff ffa4 	bl	8002048 <WriteCmd>
	WriteCmd(0x00); //-not offset
 8002100:	2000      	movs	r0, #0
 8002102:	f7ff ffa1 	bl	8002048 <WriteCmd>
	WriteCmd(0xd5); //--set display clock divide ratio/oscillator frequency
 8002106:	20d5      	movs	r0, #213	; 0xd5
 8002108:	f7ff ff9e 	bl	8002048 <WriteCmd>
	WriteCmd(0xf0); //--set divide ratio
 800210c:	20f0      	movs	r0, #240	; 0xf0
 800210e:	f7ff ff9b 	bl	8002048 <WriteCmd>
	WriteCmd(0xd9); //--set pre-charge period
 8002112:	20d9      	movs	r0, #217	; 0xd9
 8002114:	f7ff ff98 	bl	8002048 <WriteCmd>
	WriteCmd(0x22); //
 8002118:	2022      	movs	r0, #34	; 0x22
 800211a:	f7ff ff95 	bl	8002048 <WriteCmd>
	WriteCmd(0xda); //--set com pins hardware configuration
 800211e:	20da      	movs	r0, #218	; 0xda
 8002120:	f7ff ff92 	bl	8002048 <WriteCmd>
	WriteCmd(0x12);
 8002124:	2012      	movs	r0, #18
 8002126:	f7ff ff8f 	bl	8002048 <WriteCmd>
	WriteCmd(0xdb); //--set vcomh
 800212a:	20db      	movs	r0, #219	; 0xdb
 800212c:	f7ff ff8c 	bl	8002048 <WriteCmd>
	WriteCmd(0x20); //0x20,0.77xVcc
 8002130:	2020      	movs	r0, #32
 8002132:	f7ff ff89 	bl	8002048 <WriteCmd>
	WriteCmd(0x8d); //--set DC-DC enable
 8002136:	208d      	movs	r0, #141	; 0x8d
 8002138:	f7ff ff86 	bl	8002048 <WriteCmd>
	WriteCmd(0x14); //
 800213c:	2014      	movs	r0, #20
 800213e:	f7ff ff83 	bl	8002048 <WriteCmd>
	WriteCmd(0xaf); //--turn on oled panel
}
 8002142:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	WriteCmd(0xaf); //--turn on oled panel
 8002146:	20af      	movs	r0, #175	; 0xaf
 8002148:	f7ff bf7e 	b.w	8002048 <WriteCmd>

0800214c <OLED_SetPos>:

void OLED_SetPos(unsigned char x, unsigned char y) //
{ 
 800214c:	b510      	push	{r4, lr}
 800214e:	4604      	mov	r4, r0
	WriteCmd(0xb0+y);
 8002150:	3950      	subs	r1, #80	; 0x50
 8002152:	b2c8      	uxtb	r0, r1
 8002154:	f7ff ff78 	bl	8002048 <WriteCmd>
	WriteCmd(((x&0xf0)>>4)|0x10);
 8002158:	0920      	lsrs	r0, r4, #4
 800215a:	f040 0010 	orr.w	r0, r0, #16
 800215e:	f7ff ff73 	bl	8002048 <WriteCmd>
	WriteCmd((x&0x0f)|0x01);
 8002162:	f004 000e 	and.w	r0, r4, #14
 8002166:	f040 0001 	orr.w	r0, r0, #1
}
 800216a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	WriteCmd((x&0x0f)|0x01);
 800216e:	f7ff bf6b 	b.w	8002048 <WriteCmd>

08002172 <OLED_Fill>:

void OLED_Fill(unsigned char fill_Data)//
{
 8002172:	b570      	push	{r4, r5, r6, lr}
 8002174:	4606      	mov	r6, r0
 8002176:	24b0      	movs	r4, #176	; 0xb0
	unsigned char m,n;
	for(m=0;m<8;m++)
	{
		WriteCmd(0xb0+m);		//page0-page1
 8002178:	4620      	mov	r0, r4
 800217a:	f7ff ff65 	bl	8002048 <WriteCmd>
		WriteCmd(0x00);		//low column start address
 800217e:	2000      	movs	r0, #0
 8002180:	f7ff ff62 	bl	8002048 <WriteCmd>
		WriteCmd(0x10);		//high column start address
 8002184:	2010      	movs	r0, #16
 8002186:	f7ff ff5f 	bl	8002048 <WriteCmd>
		for(n=0;n<128;n++)
 800218a:	2581      	movs	r5, #129	; 0x81
 800218c:	3d01      	subs	r5, #1
 800218e:	d104      	bne.n	800219a <OLED_Fill+0x28>
 8002190:	3401      	adds	r4, #1
 8002192:	b2e4      	uxtb	r4, r4
	for(m=0;m<8;m++)
 8002194:	2cb8      	cmp	r4, #184	; 0xb8
 8002196:	d1ef      	bne.n	8002178 <OLED_Fill+0x6>
			{
				WriteDat(fill_Data);
			}
	}
}
 8002198:	bd70      	pop	{r4, r5, r6, pc}
				WriteDat(fill_Data);
 800219a:	4630      	mov	r0, r6
 800219c:	f7ff ff68 	bl	8002070 <WriteDat>
 80021a0:	e7f4      	b.n	800218c <OLED_Fill+0x1a>

080021a2 <OLED_CLS>:


void OLED_CLS(void)//
{
	OLED_Fill(0x00);
 80021a2:	2000      	movs	r0, #0
 80021a4:	f7ff bfe5 	b.w	8002172 <OLED_Fill>

080021a8 <OLED_ShowStr>:
// Parameters     : x,y -- (x:0~127, y:0~7); ch[] -- ; TextSize -- (1:6*8 ; 2:8*16)
// Description    : codetab.hASCII,6*88*16
void OLED_ShowStr(unsigned char x, unsigned char y, unsigned char ch[], unsigned char TextSize)
{
	unsigned char c = 0,i = 0,j = 0;
	switch(TextSize)
 80021a8:	2b01      	cmp	r3, #1
{
 80021aa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021ae:	4604      	mov	r4, r0
 80021b0:	460d      	mov	r5, r1
 80021b2:	4617      	mov	r7, r2
	switch(TextSize)
 80021b4:	d00b      	beq.n	80021ce <OLED_ShowStr+0x26>
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d113      	bne.n	80021e2 <OLED_ShowStr+0x3a>
 80021ba:	f04f 0800 	mov.w	r8, #0
 80021be:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 800227c <OLED_ShowStr+0xd4>
				j++;
			}
		}break;
		case 2:
		{
			while(ch[j] != '\0')
 80021c2:	fa5f f388 	uxtb.w	r3, r8
 80021c6:	5cfe      	ldrb	r6, [r7, r3]
 80021c8:	b96e      	cbnz	r6, 80021e6 <OLED_ShowStr+0x3e>
 80021ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch(TextSize)
 80021ce:	f04f 0a00 	mov.w	sl, #0
 80021d2:	f04f 0906 	mov.w	r9, #6
 80021d6:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8002280 <OLED_ShowStr+0xd8>
			while(ch[j] != '\0')
 80021da:	fa5f f38a 	uxtb.w	r3, sl
 80021de:	5cfb      	ldrb	r3, [r7, r3]
 80021e0:	bb7b      	cbnz	r3, 8002242 <OLED_ShowStr+0x9a>
 80021e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			{
				c = ch[j] - 32;
				if(x > 120)
 80021e6:	2c78      	cmp	r4, #120	; 0x78
				{
					x = 0;
 80021e8:	bf82      	ittt	hi
 80021ea:	2400      	movhi	r4, #0
					y++;
 80021ec:	3501      	addhi	r5, #1
 80021ee:	b2ed      	uxtbhi	r5, r5
				}
				OLED_SetPos(x,y);
 80021f0:	4629      	mov	r1, r5
 80021f2:	4620      	mov	r0, r4
 80021f4:	f7ff ffaa 	bl	800214c <OLED_SetPos>
				for(i=0;i<8;i++)
					WriteDat(F8X16[c*16+i]);
 80021f8:	f04f 0a00 	mov.w	sl, #0
				c = ch[j] - 32;
 80021fc:	3e20      	subs	r6, #32
 80021fe:	b2f6      	uxtb	r6, r6
 8002200:	eb09 1606 	add.w	r6, r9, r6, lsl #4
					WriteDat(F8X16[c*16+i]);
 8002204:	f816 000a 	ldrb.w	r0, [r6, sl]
 8002208:	f10a 0a01 	add.w	sl, sl, #1
 800220c:	f7ff ff30 	bl	8002070 <WriteDat>
				for(i=0;i<8;i++)
 8002210:	f1ba 0f08 	cmp.w	sl, #8
 8002214:	d1f6      	bne.n	8002204 <OLED_ShowStr+0x5c>
				OLED_SetPos(x,y+1);
 8002216:	1c69      	adds	r1, r5, #1
 8002218:	b2c9      	uxtb	r1, r1
 800221a:	4620      	mov	r0, r4
 800221c:	f7ff ff96 	bl	800214c <OLED_SetPos>
 8002220:	f04f 0a00 	mov.w	sl, #0
				for(i=0;i<8;i++)
					WriteDat(F8X16[c*16+i+8]);
 8002224:	eb06 030a 	add.w	r3, r6, sl
 8002228:	7a18      	ldrb	r0, [r3, #8]
 800222a:	f10a 0a01 	add.w	sl, sl, #1
 800222e:	f7ff ff1f 	bl	8002070 <WriteDat>
				for(i=0;i<8;i++)
 8002232:	f1ba 0f08 	cmp.w	sl, #8
 8002236:	d1f5      	bne.n	8002224 <OLED_ShowStr+0x7c>
				x += 8;
 8002238:	3408      	adds	r4, #8
 800223a:	b2e4      	uxtb	r4, r4
 800223c:	f108 0801 	add.w	r8, r8, #1
 8002240:	e7bf      	b.n	80021c2 <OLED_ShowStr+0x1a>
				if(x > 126)
 8002242:	2c7e      	cmp	r4, #126	; 0x7e
					x = 0;
 8002244:	bf82      	ittt	hi
 8002246:	2400      	movhi	r4, #0
					y++;
 8002248:	3501      	addhi	r5, #1
 800224a:	b2ed      	uxtbhi	r5, r5
				c = ch[j] - 32;
 800224c:	3b20      	subs	r3, #32
				OLED_SetPos(x,y);
 800224e:	4629      	mov	r1, r5
 8002250:	4620      	mov	r0, r4
				c = ch[j] - 32;
 8002252:	b2de      	uxtb	r6, r3
				OLED_SetPos(x,y);
 8002254:	f04f 0b00 	mov.w	fp, #0
 8002258:	f7ff ff78 	bl	800214c <OLED_SetPos>
 800225c:	fb09 8606 	mla	r6, r9, r6, r8
					WriteDat(F6x8[c][i]);
 8002260:	f816 000b 	ldrb.w	r0, [r6, fp]
 8002264:	f10b 0b01 	add.w	fp, fp, #1
 8002268:	f7ff ff02 	bl	8002070 <WriteDat>
				for(i=0;i<6;i++)
 800226c:	f1bb 0f06 	cmp.w	fp, #6
 8002270:	d1f6      	bne.n	8002260 <OLED_ShowStr+0xb8>
				x += 6;
 8002272:	3406      	adds	r4, #6
 8002274:	b2e4      	uxtb	r4, r4
 8002276:	f10a 0a01 	add.w	sl, sl, #1
 800227a:	e7ae      	b.n	80021da <OLED_ShowStr+0x32>
 800227c:	08002771 	.word	0x08002771
 8002280:	08002549 	.word	0x08002549

08002284 <OLED_ShowChar>:




void OLED_ShowChar(u8 x,u8 y,u8 chr,u8 Char_Size)
{      	
 8002284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned char c=0,i=0;	
		c=chr-' ';//			
 8002286:	3a20      	subs	r2, #32
{      	
 8002288:	460c      	mov	r4, r1
		c=chr-' ';//			
 800228a:	b2d5      	uxtb	r5, r2
		if(x>128-1){x=0;y=y+2;}
 800228c:	0602      	lsls	r2, r0, #24
{      	
 800228e:	4606      	mov	r6, r0
		if(x>128-1){x=0;y=y+2;}
 8002290:	bf42      	ittt	mi
 8002292:	2600      	movmi	r6, #0
 8002294:	3402      	addmi	r4, #2
 8002296:	b2e4      	uxtbmi	r4, r4
		if(Char_Size ==16)
 8002298:	2b10      	cmp	r3, #16
			{
			OLED_SetPos(x,y);	
 800229a:	4621      	mov	r1, r4
 800229c:	4630      	mov	r0, r6
		if(Char_Size ==16)
 800229e:	d119      	bne.n	80022d4 <OLED_ShowChar+0x50>
			for(i=0;i<8;i++)
			WriteDat(F8X16[c*16+i]);
 80022a0:	2700      	movs	r7, #0
			OLED_SetPos(x,y);	
 80022a2:	f7ff ff53 	bl	800214c <OLED_SetPos>
 80022a6:	4a12      	ldr	r2, [pc, #72]	; (80022f0 <OLED_ShowChar+0x6c>)
 80022a8:	eb02 1505 	add.w	r5, r2, r5, lsl #4
			WriteDat(F8X16[c*16+i]);
 80022ac:	5de8      	ldrb	r0, [r5, r7]
 80022ae:	3701      	adds	r7, #1
 80022b0:	f7ff fede 	bl	8002070 <WriteDat>
			for(i=0;i<8;i++)
 80022b4:	2f08      	cmp	r7, #8
 80022b6:	d1f9      	bne.n	80022ac <OLED_ShowChar+0x28>
			OLED_SetPos(x,y+1);
 80022b8:	1c61      	adds	r1, r4, #1
 80022ba:	b2c9      	uxtb	r1, r1
 80022bc:	4630      	mov	r0, r6
 80022be:	f7ff ff45 	bl	800214c <OLED_SetPos>
 80022c2:	2400      	movs	r4, #0
			for(i=0;i<8;i++)
			WriteDat(F8X16[c*16+i+8]);
 80022c4:	192b      	adds	r3, r5, r4
 80022c6:	7a18      	ldrb	r0, [r3, #8]
 80022c8:	3401      	adds	r4, #1
 80022ca:	f7ff fed1 	bl	8002070 <WriteDat>
			for(i=0;i<8;i++)
 80022ce:	2c08      	cmp	r4, #8
 80022d0:	d1f8      	bne.n	80022c4 <OLED_ShowChar+0x40>
 80022d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			}
			else {	
				OLED_SetPos(x,y);
 80022d4:	f7ff ff3a 	bl	800214c <OLED_SetPos>
 80022d8:	2306      	movs	r3, #6
 80022da:	2400      	movs	r4, #0
 80022dc:	4a05      	ldr	r2, [pc, #20]	; (80022f4 <OLED_ShowChar+0x70>)
 80022de:	fb03 2505 	mla	r5, r3, r5, r2
				for(i=0;i<6;i++)
				WriteDat(F6x8[c][i]);
 80022e2:	5d28      	ldrb	r0, [r5, r4]
 80022e4:	3401      	adds	r4, #1
 80022e6:	f7ff fec3 	bl	8002070 <WriteDat>
				for(i=0;i<6;i++)
 80022ea:	2c06      	cmp	r4, #6
 80022ec:	d1f9      	bne.n	80022e2 <OLED_ShowChar+0x5e>
 80022ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80022f0:	08002771 	.word	0x08002771
 80022f4:	08002549 	.word	0x08002549

080022f8 <OLED_ShowNum>:
//len :
//size:
//mode:	0,;1,
//num:(0~4294967295);	 		  
void OLED_ShowNum(u8 x,u8 y,u32 num,u8 len,u8 size2)
{         	
 80022f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022fc:	4699      	mov	r9, r3
	u8 t,temp;
	u8 enshow=0;						   
	for(t=0;t<len;t++)
 80022fe:	2400      	movs	r4, #0
{         	
 8002300:	4605      	mov	r5, r0
 8002302:	468a      	mov	sl, r1
	for(t=0;t<len;t++)
 8002304:	4606      	mov	r6, r0
 8002306:	f04f 080a 	mov.w	r8, #10
{         	
 800230a:	b085      	sub	sp, #20
 800230c:	f89d 7038 	ldrb.w	r7, [sp, #56]	; 0x38
 8002310:	9203      	str	r2, [sp, #12]
				OLED_ShowChar(x+(size2/2)*t,y,' ',size2);
				continue;
			}else enshow=1; 
		 	 
		}
	 	OLED_ShowChar(x+(size2/2)*t,y,temp+'0',size2); 
 8002312:	087b      	lsrs	r3, r7, #1
 8002314:	9302      	str	r3, [sp, #8]
	u8 enshow=0;						   
 8002316:	9401      	str	r4, [sp, #4]
 8002318:	f109 3bff 	add.w	fp, r9, #4294967295
	for(t=0;t<len;t++)
 800231c:	454c      	cmp	r4, r9
 800231e:	d102      	bne.n	8002326 <OLED_ShowNum+0x2e>
	}
} 
 8002320:	b005      	add	sp, #20
 8002322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	u32 result=1;	 
 8002326:	2201      	movs	r2, #1
 8002328:	ebab 0304 	sub.w	r3, fp, r4
 800232c:	b2db      	uxtb	r3, r3
	while(n--)result*=m;    
 800232e:	3b01      	subs	r3, #1
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2bff      	cmp	r3, #255	; 0xff
 8002334:	d119      	bne.n	800236a <OLED_ShowNum+0x72>
		temp=(num/oled_pow(10,len-t-1))%10;
 8002336:	9b03      	ldr	r3, [sp, #12]
		if(enshow==0&&t<(len-1))
 8002338:	9901      	ldr	r1, [sp, #4]
		temp=(num/oled_pow(10,len-t-1))%10;
 800233a:	fbb3 f2f2 	udiv	r2, r3, r2
 800233e:	fbb2 f3f8 	udiv	r3, r2, r8
 8002342:	fb08 2213 	mls	r2, r8, r3, r2
 8002346:	b2d3      	uxtb	r3, r2
		if(enshow==0&&t<(len-1))
 8002348:	b9a1      	cbnz	r1, 8002374 <OLED_ShowNum+0x7c>
 800234a:	45a3      	cmp	fp, r4
 800234c:	dd12      	ble.n	8002374 <OLED_ShowNum+0x7c>
			if(temp==0)
 800234e:	b97a      	cbnz	r2, 8002370 <OLED_ShowNum+0x78>
				OLED_ShowChar(x+(size2/2)*t,y,' ',size2);
 8002350:	463b      	mov	r3, r7
 8002352:	2220      	movs	r2, #32
 8002354:	4651      	mov	r1, sl
 8002356:	4628      	mov	r0, r5
	 	OLED_ShowChar(x+(size2/2)*t,y,temp+'0',size2); 
 8002358:	f7ff ff94 	bl	8002284 <OLED_ShowChar>
 800235c:	9b02      	ldr	r3, [sp, #8]
 800235e:	3401      	adds	r4, #1
 8002360:	441d      	add	r5, r3
 8002362:	441e      	add	r6, r3
 8002364:	b2ed      	uxtb	r5, r5
 8002366:	b2f6      	uxtb	r6, r6
 8002368:	e7d8      	b.n	800231c <OLED_ShowNum+0x24>
	while(n--)result*=m;    
 800236a:	fb08 f202 	mul.w	r2, r8, r2
 800236e:	e7de      	b.n	800232e <OLED_ShowNum+0x36>
 8002370:	2201      	movs	r2, #1
 8002372:	9201      	str	r2, [sp, #4]
	 	OLED_ShowChar(x+(size2/2)*t,y,temp+'0',size2); 
 8002374:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002378:	b2d2      	uxtb	r2, r2
 800237a:	463b      	mov	r3, r7
 800237c:	4651      	mov	r1, sl
 800237e:	4630      	mov	r0, r6
 8002380:	e7ea      	b.n	8002358 <OLED_ShowNum+0x60>
	...

08002384 <OLED_ShowADCV>:



void OLED_ShowADCV(u8 x, u8 y,u16 adc_value,u8 size)
{
 8002384:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002388:	4604      	mov	r4, r0
	uint16_t temp;
	float voltage;
	voltage = adc_value * 3.3f/4095;
 800238a:	4610      	mov	r0, r2
{
 800238c:	461e      	mov	r6, r3
 800238e:	460d      	mov	r5, r1
	voltage = adc_value * 3.3f/4095;
 8002390:	f7fe f802 	bl	8000398 <__aeabi_i2f>
 8002394:	4923      	ldr	r1, [pc, #140]	; (8002424 <OLED_ShowADCV+0xa0>)
 8002396:	f7fe f853 	bl	8000440 <__aeabi_fmul>
 800239a:	4923      	ldr	r1, [pc, #140]	; (8002428 <OLED_ShowADCV+0xa4>)
 800239c:	f7fe f904 	bl	80005a8 <__aeabi_fdiv>
 80023a0:	4680      	mov	r8, r0
	temp = voltage;
 80023a2:	f7fe f99d 	bl	80006e0 <__aeabi_f2uiz>
 80023a6:	b287      	uxth	r7, r0
	OLED_ShowNum(x,y,temp,2,size);
 80023a8:	463a      	mov	r2, r7
 80023aa:	2302      	movs	r3, #2
 80023ac:	4629      	mov	r1, r5
 80023ae:	4620      	mov	r0, r4
 80023b0:	9600      	str	r6, [sp, #0]
 80023b2:	f7ff ffa1 	bl	80022f8 <OLED_ShowNum>
	HAL_Delay(250);
 80023b6:	20fa      	movs	r0, #250	; 0xfa
 80023b8:	f7fe f9fa 	bl	80007b0 <HAL_Delay>
	voltage -= temp;
 80023bc:	4638      	mov	r0, r7
 80023be:	f7fd ffeb 	bl	8000398 <__aeabi_i2f>
 80023c2:	4601      	mov	r1, r0
 80023c4:	4640      	mov	r0, r8
 80023c6:	f7fd ff31 	bl	800022c <__aeabi_fsub>
 80023ca:	4607      	mov	r7, r0
	voltage *= 1000;
	OLED_ShowStr(x + 8,y,(uint8_t *)".",size);
 80023cc:	f104 0008 	add.w	r0, r4, #8
 80023d0:	4633      	mov	r3, r6
 80023d2:	4a16      	ldr	r2, [pc, #88]	; (800242c <OLED_ShowADCV+0xa8>)
 80023d4:	4629      	mov	r1, r5
 80023d6:	b2c0      	uxtb	r0, r0
 80023d8:	f7ff fee6 	bl	80021a8 <OLED_ShowStr>
	HAL_Delay(250);
 80023dc:	20fa      	movs	r0, #250	; 0xfa
 80023de:	f7fe f9e7 	bl	80007b0 <HAL_Delay>
	voltage *= 1000;
 80023e2:	4913      	ldr	r1, [pc, #76]	; (8002430 <OLED_ShowADCV+0xac>)
 80023e4:	4638      	mov	r0, r7
 80023e6:	f7fe f82b 	bl	8000440 <__aeabi_fmul>
	OLED_ShowNum(x + 18,y,voltage,3,size);
 80023ea:	f7fe f979 	bl	80006e0 <__aeabi_f2uiz>
 80023ee:	f104 0712 	add.w	r7, r4, #18
 80023f2:	4602      	mov	r2, r0
 80023f4:	4629      	mov	r1, r5
 80023f6:	2303      	movs	r3, #3
 80023f8:	b2f8      	uxtb	r0, r7
 80023fa:	9600      	str	r6, [sp, #0]
 80023fc:	f7ff ff7c 	bl	80022f8 <OLED_ShowNum>
	HAL_Delay(250);
 8002400:	20fa      	movs	r0, #250	; 0xfa
 8002402:	f7fe f9d5 	bl	80007b0 <HAL_Delay>
	OLED_ShowStr(x + 30,y,(uint8_t *)"V",size);
 8002406:	f104 001e 	add.w	r0, r4, #30
 800240a:	4633      	mov	r3, r6
 800240c:	4a09      	ldr	r2, [pc, #36]	; (8002434 <OLED_ShowADCV+0xb0>)
 800240e:	4629      	mov	r1, r5
 8002410:	b2c0      	uxtb	r0, r0
 8002412:	f7ff fec9 	bl	80021a8 <OLED_ShowStr>
	HAL_Delay(250);
 8002416:	20fa      	movs	r0, #250	; 0xfa
}
 8002418:	b002      	add	sp, #8
 800241a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	HAL_Delay(250);
 800241e:	f7fe b9c7 	b.w	80007b0 <HAL_Delay>
 8002422:	bf00      	nop
 8002424:	40533333 	.word	0x40533333
 8002428:	457ff000 	.word	0x457ff000
 800242c:	08002d61 	.word	0x08002d61
 8002430:	447a0000 	.word	0x447a0000
 8002434:	08002d63 	.word	0x08002d63

08002438 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002438:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800243a:	e003      	b.n	8002444 <LoopCopyDataInit>

0800243c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800243c:	4b0b      	ldr	r3, [pc, #44]	; (800246c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800243e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002440:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002442:	3104      	adds	r1, #4

08002444 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002444:	480a      	ldr	r0, [pc, #40]	; (8002470 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002446:	4b0b      	ldr	r3, [pc, #44]	; (8002474 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002448:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800244a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800244c:	d3f6      	bcc.n	800243c <CopyDataInit>
  ldr r2, =_sbss
 800244e:	4a0a      	ldr	r2, [pc, #40]	; (8002478 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002450:	e002      	b.n	8002458 <LoopFillZerobss>

08002452 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002452:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002454:	f842 3b04 	str.w	r3, [r2], #4

08002458 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002458:	4b08      	ldr	r3, [pc, #32]	; (800247c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800245a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800245c:	d3f9      	bcc.n	8002452 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800245e:	f7ff fdcd 	bl	8001ffc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002462:	f000 f80f 	bl	8002484 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002466:	f7ff fd4d 	bl	8001f04 <main>
  bx lr
 800246a:	4770      	bx	lr
  ldr r3, =_sidata
 800246c:	08002d70 	.word	0x08002d70
  ldr r0, =_sdata
 8002470:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002474:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8002478:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800247c:	200000cc 	.word	0x200000cc

08002480 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002480:	e7fe      	b.n	8002480 <ADC1_2_IRQHandler>
	...

08002484 <__libc_init_array>:
 8002484:	b570      	push	{r4, r5, r6, lr}
 8002486:	2500      	movs	r5, #0
 8002488:	4e0c      	ldr	r6, [pc, #48]	; (80024bc <__libc_init_array+0x38>)
 800248a:	4c0d      	ldr	r4, [pc, #52]	; (80024c0 <__libc_init_array+0x3c>)
 800248c:	1ba4      	subs	r4, r4, r6
 800248e:	10a4      	asrs	r4, r4, #2
 8002490:	42a5      	cmp	r5, r4
 8002492:	d109      	bne.n	80024a8 <__libc_init_array+0x24>
 8002494:	f000 f822 	bl	80024dc <_init>
 8002498:	2500      	movs	r5, #0
 800249a:	4e0a      	ldr	r6, [pc, #40]	; (80024c4 <__libc_init_array+0x40>)
 800249c:	4c0a      	ldr	r4, [pc, #40]	; (80024c8 <__libc_init_array+0x44>)
 800249e:	1ba4      	subs	r4, r4, r6
 80024a0:	10a4      	asrs	r4, r4, #2
 80024a2:	42a5      	cmp	r5, r4
 80024a4:	d105      	bne.n	80024b2 <__libc_init_array+0x2e>
 80024a6:	bd70      	pop	{r4, r5, r6, pc}
 80024a8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024ac:	4798      	blx	r3
 80024ae:	3501      	adds	r5, #1
 80024b0:	e7ee      	b.n	8002490 <__libc_init_array+0xc>
 80024b2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024b6:	4798      	blx	r3
 80024b8:	3501      	adds	r5, #1
 80024ba:	e7f2      	b.n	80024a2 <__libc_init_array+0x1e>
 80024bc:	08002d68 	.word	0x08002d68
 80024c0:	08002d68 	.word	0x08002d68
 80024c4:	08002d68 	.word	0x08002d68
 80024c8:	08002d6c 	.word	0x08002d6c

080024cc <memset>:
 80024cc:	4603      	mov	r3, r0
 80024ce:	4402      	add	r2, r0
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d100      	bne.n	80024d6 <memset+0xa>
 80024d4:	4770      	bx	lr
 80024d6:	f803 1b01 	strb.w	r1, [r3], #1
 80024da:	e7f9      	b.n	80024d0 <memset+0x4>

080024dc <_init>:
 80024dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024de:	bf00      	nop
 80024e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024e2:	bc08      	pop	{r3}
 80024e4:	469e      	mov	lr, r3
 80024e6:	4770      	bx	lr

080024e8 <_fini>:
 80024e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024ea:	bf00      	nop
 80024ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024ee:	bc08      	pop	{r3}
 80024f0:	469e      	mov	lr, r3
 80024f2:	4770      	bx	lr
