
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.344 ; gain = 0.023 ; free physical = 7930 ; free virtual = 13724
Command: read_checkpoint -auto_incremental -incremental /home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40176
INFO: [Synth 8-11241] undeclared symbol 's_axi_awvalid', assumed default net type 'wire' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:18]
INFO: [Synth 8-11241] undeclared symbol 's_axi_awready', assumed default net type 'wire' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:19]
INFO: [Synth 8-11241] undeclared symbol 's_axi_wvalid', assumed default net type 'wire' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-11241] undeclared symbol 's_axi_wready', assumed default net type 'wire' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:24]
INFO: [Synth 8-11241] undeclared symbol 's_axi_bvalid', assumed default net type 'wire' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:27]
INFO: [Synth 8-11241] undeclared symbol 's_axi_bready', assumed default net type 'wire' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:28]
INFO: [Synth 8-11241] undeclared symbol 's_axi_arvalid', assumed default net type 'wire' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:31]
INFO: [Synth 8-11241] undeclared symbol 's_axi_arready', assumed default net type 'wire' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:32]
INFO: [Synth 8-11241] undeclared symbol 's_axi_rvalid', assumed default net type 'wire' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:36]
INFO: [Synth 8-11241] undeclared symbol 's_axi_rready', assumed default net type 'wire' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:37]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2045.738 ; gain = 378.801 ; free physical = 6979 ; free virtual = 12773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:5]
INFO: [Synth 8-6157] synthesizing module 'axi_uartlite_0' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.runs/synth_1/.Xil/Vivado-40099-stud209-4/realtime/axi_uartlite_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_uartlite_0' (0#1) [/home/stud2021/1kolanko/JOS/lab3/uart/uart.runs/synth_1/.Xil/Vivado-40099-stud209-4/realtime/axi_uartlite_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_master' [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/axi_master.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/axi_master.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'axi_master' (0#1) [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/axi_master.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:5]
WARNING: [Synth 8-3848] Net awvld in module/entity axi_master does not have driver. [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/axi_master.sv:24]
WARNING: [Synth 8-3848] Net wdat in module/entity axi_master does not have driver. [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/axi_master.sv:25]
WARNING: [Synth 8-3848] Net wvld in module/entity axi_master does not have driver. [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/axi_master.sv:25]
WARNING: [Synth 8-3848] Net brdy in module/entity axi_master does not have driver. [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/axi_master.sv:26]
WARNING: [Synth 8-3848] Net s_axi_awaddr in module/entity top does not have driver. [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv:6]
WARNING: [Synth 8-7129] Port awvld in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[31] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[30] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[29] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[28] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[27] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[26] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[25] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[24] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[23] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[22] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[21] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[20] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[19] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[18] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[17] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[16] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[15] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[14] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[13] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[12] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[11] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[10] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[9] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[8] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[7] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[6] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[5] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[4] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[3] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[2] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[1] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdat[0] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wvld in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port brdy in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port awadr[3] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port awadr[2] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port awadr[1] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port awadr[0] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port awrdy in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port wrdy in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port bresp[1] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port bresp[0] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port bvld in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[31] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[30] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[29] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[28] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[27] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[26] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[25] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[24] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[23] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[22] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[21] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[20] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[19] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[18] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[17] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[16] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[15] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[14] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[13] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[12] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[11] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[10] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[9] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[8] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[7] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[6] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[5] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[4] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[3] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[2] in module axi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdat[1] in module axi_master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.707 ; gain = 443.770 ; free physical = 6894 ; free virtual = 12689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.551 ; gain = 458.613 ; free physical = 6892 ; free virtual = 12687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.551 ; gain = 458.613 ; free physical = 6892 ; free virtual = 12687
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2125.551 ; gain = 0.000 ; free physical = 6892 ; free virtual = 12687
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/stud2021/1kolanko/JOS/lab3/uart/uart.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'slave'
Finished Parsing XDC File [/home/stud2021/1kolanko/JOS/lab3/uart/uart.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0/axi_uartlite_0_in_context.xdc] for cell 'slave'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.293 ; gain = 0.000 ; free physical = 6878 ; free virtual = 12673
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2237.293 ; gain = 0.000 ; free physical = 6878 ; free virtual = 12672
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6878 ; free virtual = 12673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6878 ; free virtual = 12673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for slave. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6878 ; free virtual = 12673
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'axi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              ReadStatus |                              001 | 00000000000000000000000000000000
              WaitStatus |                              010 | 00000000000000000000000000000001
                    Read |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'axi_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6874 ; free virtual = 12671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6866 ; free virtual = 12665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6869 ; free virtual = 12668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6869 ; free virtual = 12668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6869 ; free virtual = 12669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6880 ; free virtual = 12680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6880 ; free virtual = 12680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6880 ; free virtual = 12679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6880 ; free virtual = 12679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6880 ; free virtual = 12679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6880 ; free virtual = 12679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |axi_uartlite_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |axi_uartlite |     1|
|2     |BUFG         |     1|
|3     |LUT1         |     1|
|4     |LUT2         |     1|
|5     |LUT3         |     1|
|6     |LUT4         |     2|
|7     |FDCE         |     5|
|8     |FDPE         |     1|
|9     |IBUF         |     3|
|10    |OBUF         |     1|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6880 ; free virtual = 12679
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2237.293 ; gain = 458.613 ; free physical = 6880 ; free virtual = 12679
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2237.293 ; gain = 570.355 ; free physical = 6880 ; free virtual = 12679
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.293 ; gain = 0.000 ; free physical = 6967 ; free virtual = 12766
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.293 ; gain = 0.000 ; free physical = 7144 ; free virtual = 12944
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 83b81e1f
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2237.293 ; gain = 895.949 ; free physical = 7144 ; free virtual = 12943
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1766.789; main = 1453.709; forked = 362.949
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3193.949; main = 2237.297; forked = 972.660
INFO: [Common 17-1381] The checkpoint '/home/stud2021/1kolanko/JOS/lab3/uart/uart.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 13:53:27 2024...
