
module ConditionCheck(input logic [3:0] cond, input logic [1:0] flags32, flags10, 
								output logic condEX);
	
	
	always_comb begin
	
		case (cond)
			4'b000:
				condEx = flags32[0];
			4'b0001:
				condEx = !flags32[0];
			4'b0010:
				condEx = flags10[1];
			4'b0011:
				condEx = !flags10[1];
			4'b0100:
				condEx = flags32[1];
			4'b0101:
				condEx = !flags32[1];
			4'b0110:
				condEx = flags10[0];
			4'b0111:
				condEx = !flags10[0];
			4'b1000:
				condEx = (!flags32[1])&(flags10[1]);
			4'b1001:
				condEx = (!flags32[1])|(flags10[1]);
			4'b1010:
				condEx = !(flags32[1]^flags10[0]);
			4'b1011:
				condEx = (flags32[1]^flags10[0]);
			4'b1100:
				condEx = (!flags32[0])&(!(flags32[1]^flags10[0]));
			4'b1101:
				condEx = (flags32[0])|((flags32[1]^flags10[0]));
			4'b1110:
				condEx = 0;
			default:
				condEx = 0;
			
		endcase
	end

endmodule