{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676858916541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676858916542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 03:08:36 2023 " "Processing started: Mon Feb 20 03:08:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676858916542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858916542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858916542 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1676858916704 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1676858916704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/Lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StudentDesign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file StudentDesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StudentDesign " "Found entity 1: StudentDesign" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fact.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fact.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fact " "Found entity 1: fact" {  } { { "fact.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/fact.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file edgeDetector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/edgeDetector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factSTM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file factSTM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 factSTM " "Found entity 1: factSTM" {  } { { "factSTM.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/factSTM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_aComp_envShape.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wb_aComp_envShape.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShape " "Found entity 1: wb_aComp_envShape" {  } { { "wb_aComp_envShape.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShape.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexTo7segOne.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexTo7segOne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922482 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexTo7segAll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexTo7segAll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922482 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplekser.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplekser.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplekser " "Found entity 1: multiplekser" {  } { { "multiplekser.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/multiplekser.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StudentDesign " "Elaborating entity \"StudentDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676858922515 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RESULT_B\[15..0\] " "Pin \"RESULT_B\[15..0\]\" is missing source" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1676858922516 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "STATUS\[7..0\] " "Pin \"STATUS\[7..0\]\" is missing source" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 288 936 1112 304 "STATUS\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1676858922516 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "B " "Pin \"B\" not connected" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1676858922516 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D " "Pin \"D\" not connected" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 216 88 256 232 "D\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1676858922516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fact fact:inst5 " "Elaborating entity \"fact\" for hierarchy \"fact:inst5\"" {  } { { "StudentDesign.bdf" "inst5" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 64 624 864 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922516 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ENFACT " "Pin \"ENFACT\" not connected" {  } { { "fact.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/fact.bdf" { { 472 200 368 488 "ENFACT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1676858922517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "factSTM fact:inst5\|factSTM:inst1 " "Elaborating entity \"factSTM\" for hierarchy \"fact:inst5\|factSTM:inst1\"" {  } { { "fact.bdf" "inst1" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/fact.bdf" { { 312 800 1000 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922517 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_factorFinder.bdf 1 1 " "Using design file wb_aComp_factorFinder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factorFinder " "Found entity 1: wb_aComp_factorFinder" {  } { { "wb_aComp_factorFinder.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factorFinder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922518 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factorFinder fact:inst5\|wb_aComp_factorFinder:inst6 " "Elaborating entity \"wb_aComp_factorFinder\" for hierarchy \"fact:inst5\|wb_aComp_factorFinder:inst6\"" {  } { { "fact.bdf" "inst6" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/fact.bdf" { { 136 808 1016 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922518 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_factCount.vhd 2 1 " "Using design file wb_aComp_factCount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factcount-SYN " "Found design unit 1: wb_acomp_factcount-SYN" {  } { { "wb_aComp_factCount.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factCount.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922520 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factCount " "Found entity 1: wb_aComp_factCount" {  } { { "wb_aComp_factCount.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factCount.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factCount fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7 " "Elaborating entity \"wb_aComp_factCount\" for hierarchy \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\"" {  } { { "wb_aComp_factorFinder.bdf" "inst7" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factorFinder.bdf" { { 272 -368 -224 400 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "wb_aComp_factCount.vhd" "lpm_counter_component" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factCount.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "wb_aComp_factCount.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factCount.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922533 ""}  } { { "wb_aComp_factCount.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factCount.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676858922533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lhj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lhj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lhj " "Found entity 1: cntr_lhj" {  } { { "db/cntr_lhj.tdf" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/db/cntr_lhj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lhj fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\|cntr_lhj:auto_generated " "Elaborating entity \"cntr_lhj\" for hierarchy \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\|cntr_lhj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922554 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_binSearchReg.bdf 1 1 " "Using design file wb_aComp_binSearchReg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_binSearchReg " "Found entity 1: wb_aComp_binSearchReg" {  } { { "wb_aComp_binSearchReg.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_binSearchReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_binSearchReg fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2 " "Elaborating entity \"wb_aComp_binSearchReg\" for hierarchy \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\"" {  } { { "wb_aComp_factorFinder.bdf" "inst2" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factorFinder.bdf" { { 208 208 408 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_decoder.vhd 2 1 " "Using design file wb_block_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_decoder-behavior " "Found design unit 1: wb_block_decoder-behavior" {  } { { "wb_block_decoder.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_block_decoder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922558 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_decoder " "Found entity 1: wb_block_decoder" {  } { { "wb_block_decoder.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_block_decoder.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922558 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_decoder fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\|wb_block_decoder:inst2 " "Elaborating entity \"wb_block_decoder\" for hierarchy \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\|wb_block_decoder:inst2\"" {  } { { "wb_aComp_binSearchReg.bdf" "inst2" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_binSearchReg.bdf" { { 352 320 520 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922558 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_factCompare.vhd 2 1 " "Using design file wb_aComp_factCompare.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factcompare-SYN " "Found design unit 1: wb_acomp_factcompare-SYN" {  } { { "wb_aComp_factCompare.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factCompare.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922560 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factCompare " "Found entity 1: wb_aComp_factCompare" {  } { { "wb_aComp_factCompare.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factCompare.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922560 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factCompare fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1 " "Elaborating entity \"wb_aComp_factCompare\" for hierarchy \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\"" {  } { { "wb_aComp_factorFinder.bdf" "inst1" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factorFinder.bdf" { { 232 920 1072 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Elaborating entity \"lpm_compare\" for hierarchy \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "wb_aComp_factCompare.vhd" "lpm_compare_component" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factCompare.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Elaborated megafunction instantiation \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "wb_aComp_factCompare.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factCompare.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Instantiated megafunction \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922565 ""}  } { { "wb_aComp_factCompare.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factCompare.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676858922565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgj " "Found entity 1: cmpr_vgj" {  } { { "db/cmpr_vgj.tdf" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/db/cmpr_vgj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vgj fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\|cmpr_vgj:auto_generated " "Elaborating entity \"cmpr_vgj\" for hierarchy \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\|cmpr_vgj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_factorMult.vhd 2 1 " "Using design file wb_aComp_factorMult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factormult-SYN " "Found design unit 1: wb_acomp_factormult-SYN" {  } { { "wb_aComp_factorMult.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factorMult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922592 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factorMult " "Found entity 1: wb_aComp_factorMult" {  } { { "wb_aComp_factorMult.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factorMult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factorMult fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst " "Elaborating entity \"wb_aComp_factorMult\" for hierarchy \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\"" {  } { { "wb_aComp_factorFinder.bdf" "inst" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factorFinder.bdf" { { 224 736 904 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "wb_aComp_factorMult.vhd" "lpm_mult_component" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factorMult.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "wb_aComp_factorMult.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factorMult.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922599 ""}  } { { "wb_aComp_factorMult.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_factorMult.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676858922599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ofn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ofn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ofn " "Found entity 1: mult_ofn" {  } { { "db/mult_ofn.tdf" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/db/mult_ofn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ofn fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\|mult_ofn:auto_generated " "Elaborating entity \"mult_ofn\" for hierarchy \"fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\|mult_ofn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShape fact:inst5\|wb_aComp_envShape:inst8 " "Elaborating entity \"wb_aComp_envShape\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\"" {  } { { "fact.bdf" "inst8" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/fact.bdf" { { 136 456 720 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplekser fact:inst5\|wb_aComp_envShape:inst8\|multiplekser:inst " "Elaborating entity \"multiplekser\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|multiplekser:inst\"" {  } { { "wb_aComp_envShape.bdf" "inst" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShape.bdf" { { 496 1352 1672 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922625 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_envComp.vhd 2 1 " "Using design file wb_aComp_envComp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envcomp-SYN " "Found design unit 1: wb_acomp_envcomp-SYN" {  } { { "wb_aComp_envComp.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envComp.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922627 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envComp " "Found entity 1: wb_aComp_envComp" {  } { { "wb_aComp_envComp.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envComp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922627 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envComp fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst5 " "Elaborating entity \"wb_aComp_envComp\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst5\"" {  } { { "wb_aComp_envShape.bdf" "inst5" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShape.bdf" { { 328 1424 1552 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst5\|lpm_compare:lpm_compare_component " "Elaborating entity \"lpm_compare\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst5\|lpm_compare:lpm_compare_component\"" {  } { { "wb_aComp_envComp.vhd" "lpm_compare_component" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envComp.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst5\|lpm_compare:lpm_compare_component " "Elaborated megafunction instantiation \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst5\|lpm_compare:lpm_compare_component\"" {  } { { "wb_aComp_envComp.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envComp.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst5\|lpm_compare:lpm_compare_component " "Instantiated megafunction \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst5\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922628 ""}  } { { "wb_aComp_envComp.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envComp.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676858922628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ing.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ing.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ing " "Found entity 1: cmpr_ing" {  } { { "db/cmpr_ing.tdf" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/db/cmpr_ing.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ing fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst5\|lpm_compare:lpm_compare_component\|cmpr_ing:auto_generated " "Elaborating entity \"cmpr_ing\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst5\|lpm_compare:lpm_compare_component\|cmpr_ing:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922649 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_valueReducer.bdf 1 1 " "Using design file wb_aComp_valueReducer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_valueReducer " "Found entity 1: wb_aComp_valueReducer" {  } { { "wb_aComp_valueReducer.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_valueReducer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922651 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_valueReducer fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1 " "Elaborating entity \"wb_aComp_valueReducer\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\"" {  } { { "wb_aComp_envShape.bdf" "inst1" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShape.bdf" { { 344 1024 1256 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922651 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "wb_aComp_valueReducer.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_valueReducer.bdf" { { 416 656 656 456 "" "" } { 400 584 664 416 "multOut\[39..0\]" "" } { 400 656 736 416 "multOut\[39..8\]" "" } { 440 656 784 456 "mult_out\[7..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1676858922651 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_envShapeSub.vhd 2 1 " "Using design file wb_aComp_envShapeSub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envshapesub-SYN " "Found design unit 1: wb_acomp_envshapesub-SYN" {  } { { "wb_aComp_envShapeSub.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShapeSub.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922652 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShapeSub " "Found entity 1: wb_aComp_envShapeSub" {  } { { "wb_aComp_envShapeSub.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShapeSub.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShapeSub fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7 " "Elaborating entity \"wb_aComp_envShapeSub\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\"" {  } { { "wb_aComp_valueReducer.bdf" "inst7" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_valueReducer.bdf" { { 408 928 1088 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_aComp_envShapeSub.vhd" "lpm_add_sub_component" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShapeSub.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_aComp_envShapeSub.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShapeSub.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922658 ""}  } { { "wb_aComp_envShapeSub.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShapeSub.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676858922658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ai " "Found entity 1: add_sub_6ai" {  } { { "db/add_sub_6ai.tdf" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/db/add_sub_6ai.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6ai fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_6ai:auto_generated " "Elaborating entity \"add_sub_6ai\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_6ai:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922682 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_envShapeMult.vhd 2 1 " "Using design file wb_aComp_envShapeMult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envshapemult-SYN " "Found design unit 1: wb_acomp_envshapemult-SYN" {  } { { "wb_aComp_envShapeMult.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShapeMult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922684 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShapeMult " "Found entity 1: wb_aComp_envShapeMult" {  } { { "wb_aComp_envShapeMult.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShapeMult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922684 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShapeMult fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6 " "Elaborating entity \"wb_aComp_envShapeMult\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\"" {  } { { "wb_aComp_valueReducer.bdf" "inst6" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_valueReducer.bdf" { { 360 416 584 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "wb_aComp_envShapeMult.vhd" "lpm_mult_component" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShapeMult.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "wb_aComp_envShapeMult.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShapeMult.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 40 " "Parameter \"lpm_widthp\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922686 ""}  } { { "wb_aComp_envShapeMult.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_envShapeMult.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676858922686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mfn " "Found entity 1: mult_mfn" {  } { { "db/mult_mfn.tdf" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/db/mult_mfn.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_mfn fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_mfn:auto_generated " "Elaborating entity \"mult_mfn\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_mfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.vhd 2 1 " "Using design file lpm_decode0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922710 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922710 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\"" {  } { { "wb_aComp_valueReducer.bdf" "inst" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/wb_aComp_valueReducer.bdf" { { 104 136 264 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "lpm_decode_component" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676858922715 ""}  } { { "lpm_decode0.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676858922715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ucf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ucf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ucf " "Found entity 1: decode_ucf" {  } { { "db/decode_ucf.tdf" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/db/decode_ucf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858922736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ucf fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_ucf:auto_generated " "Elaborating entity \"decode_ucf\" for hierarchy \"fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_ucf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetector fact:inst5\|edgeDetector:inst " "Elaborating entity \"edgeDetector\" for hierarchy \"fact:inst5\|edgeDetector:inst\"" {  } { { "fact.bdf" "inst" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/fact.bdf" { { 328 456 608 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922737 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ABSLT.bdf 1 1 " "Using design file ABSLT.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ABSLT " "Found entity 1: ABSLT" {  } { { "ABSLT.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/ABSLT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABSLT ABSLT:inst " "Elaborating entity \"ABSLT\" for hierarchy \"ABSLT:inst\"" {  } { { "StudentDesign.bdf" "inst" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 64 360 520 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Krets_12.bdf 1 1 " "Using design file Krets_12.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Krets_12 " "Found entity 1: Krets_12" {  } { { "Krets_12.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/Krets_12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676858922740 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676858922740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Krets_12 ABSLT:inst\|Krets_12:inst " "Elaborating entity \"Krets_12\" for hierarchy \"ABSLT:inst\|Krets_12:inst\"" {  } { { "ABSLT.bdf" "inst" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/ABSLT.bdf" { { 64 448 544 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858922740 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "60 " "Ignored 60 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "60 " "Ignored 60 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1676858922892 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1676858922892 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_A\[15\] GND " "Pin \"RESULT_A\[15\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 104 936 1112 120 "RESULT_A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[15\] GND " "Pin \"RESULT_B\[15\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[14\] GND " "Pin \"RESULT_B\[14\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[13\] GND " "Pin \"RESULT_B\[13\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[12\] GND " "Pin \"RESULT_B\[12\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[11\] GND " "Pin \"RESULT_B\[11\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[10\] GND " "Pin \"RESULT_B\[10\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[9\] GND " "Pin \"RESULT_B\[9\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[8\] GND " "Pin \"RESULT_B\[8\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[7\] GND " "Pin \"RESULT_B\[7\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[6\] GND " "Pin \"RESULT_B\[6\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[5\] GND " "Pin \"RESULT_B\[5\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[4\] GND " "Pin \"RESULT_B\[4\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[3\] GND " "Pin \"RESULT_B\[3\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[2\] GND " "Pin \"RESULT_B\[2\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[1\] GND " "Pin \"RESULT_B\[1\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULT_B\[0\] GND " "Pin \"RESULT_B\[0\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|RESULT_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[7\] GND " "Pin \"STATUS\[7\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 288 936 1112 304 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|STATUS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[6\] GND " "Pin \"STATUS\[6\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 288 936 1112 304 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|STATUS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[5\] GND " "Pin \"STATUS\[5\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 288 936 1112 304 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|STATUS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[4\] GND " "Pin \"STATUS\[4\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 288 936 1112 304 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|STATUS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[3\] GND " "Pin \"STATUS\[3\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 288 936 1112 304 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|STATUS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[2\] GND " "Pin \"STATUS\[2\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 288 936 1112 304 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|STATUS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[1\] GND " "Pin \"STATUS\[1\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 288 936 1112 304 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|STATUS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[0\] GND " "Pin \"STATUS\[0\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 288 936 1112 304 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676858923229 "|StudentDesign|STATUS[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676858923229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676858923295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676858923668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676858923668 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[7\] " "No output dependent on input pin \"C\[7\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 192 88 256 208 "C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|C[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[6\] " "No output dependent on input pin \"C\[6\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 192 88 256 208 "C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|C[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[5\] " "No output dependent on input pin \"C\[5\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 192 88 256 208 "C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|C[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[15\] " "No output dependent on input pin \"B\[15\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[14\] " "No output dependent on input pin \"B\[14\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[13\] " "No output dependent on input pin \"B\[13\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[12\] " "No output dependent on input pin \"B\[12\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[11\] " "No output dependent on input pin \"B\[11\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[10\] " "No output dependent on input pin \"B\[10\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[9\] " "No output dependent on input pin \"B\[9\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[8\] " "No output dependent on input pin \"B\[8\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[7\] " "No output dependent on input pin \"D\[7\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 216 88 256 232 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[6\] " "No output dependent on input pin \"D\[6\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 216 88 256 232 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[5\] " "No output dependent on input pin \"D\[5\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 216 88 256 232 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[4\] " "No output dependent on input pin \"D\[4\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 216 88 256 232 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[3\] " "No output dependent on input pin \"D\[3\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 216 88 256 232 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[2\] " "No output dependent on input pin \"D\[2\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 216 88 256 232 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[1\] " "No output dependent on input pin \"D\[1\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 216 88 256 232 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[0\] " "No output dependent on input pin \"D\[0\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/Lab3/StudentDesign.bdf" { { 216 88 256 232 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676858923699 "|StudentDesign|D[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676858923699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "362 " "Implemented 362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676858923700 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676858923700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Implemented 264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676858923700 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1676858923700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676858923700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676858923706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 03:08:43 2023 " "Processing ended: Mon Feb 20 03:08:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676858923706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676858923706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676858923706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676858923706 ""}
