// Seed: 628570804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_4;
  reg id_6;
  reg id_7;
  assign id_7 = id_6;
  if (id_1) wor id_8 = 1;
  else begin : LABEL_0
    begin : LABEL_0
      logic [7:0][1] id_9;
    end
  end
  reg id_10;
  id_11 :
  assert property (@(1) 1) id_10 <= id_7;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input tri0  id_0,
    input tri1  id_1,
    input uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  if (1) wire id_6, id_7;
  wire id_8;
endmodule
