<stg><name>activation_accelerator_Pipeline_VITIS_LOOP_409_4</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:1 %sext_ln409_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln409

]]></Node>
<StgValue><ssdm name="sext_ln409_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:2 %sext_ln409_cast = sext i63 %sext_ln409_read

]]></Node>
<StgValue><ssdm name="sext_ln409_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 32768, void @empty_6, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc87

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc87:0 %i_1 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.inc87:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc87:2 %gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln409_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc87:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc87:4 %icmp_ln409 = icmp_eq  i16 %i_1, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln409"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc87:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc87:6 %add_ln409 = add i16 %i_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln409"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc87:7 %br_ln409 = br i1 %icmp_ln409, void %for.inc87.split, void %if.end90.loopexit261.exitStub

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc87.split:1 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="13">
<![CDATA[
for.inc87.split:2 %zext_ln410 = zext i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln410"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:3 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln410

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:4 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln410

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:5 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln410

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:6 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln410

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="16">
<![CDATA[
for.inc87.split:7 %trunc_ln410 = trunc i16 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln410"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="13">
<![CDATA[
for.inc87.split:8 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="13">
<![CDATA[
for.inc87.split:9 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="13">
<![CDATA[
for.inc87.split:10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="13">
<![CDATA[
for.inc87.split:11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc87.split:14 %store_ln409 = store i16 %add_ln409, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln409"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="13">
<![CDATA[
for.inc87.split:8 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="13">
<![CDATA[
for.inc87.split:9 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="13">
<![CDATA[
for.inc87.split:10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="13">
<![CDATA[
for.inc87.split:11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.inc87.split:12 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i2 %trunc_ln410

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
if.end90.loopexit261.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc87.split:0 %specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln409"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
for.inc87.split:13 %write_ln410 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem2_addr, i16 %tmp, i2 3

]]></Node>
<StgValue><ssdm name="write_ln410"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc87.split:15 %br_ln409 = br void %for.inc87

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
