{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1600326292134 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_comprehensive_test EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"top_comprehensive_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1600326292234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600326292261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600326292261 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 11481 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1600326292303 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 11482 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1600326292303 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[2\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 11483 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1600326292303 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 11484 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1600326292303 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[4\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 11485 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1600326292303 ""}  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 11481 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1600326292303 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1600326292992 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1600326293167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1600326293167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1600326293167 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1600326293167 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1600326293180 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1600326293180 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1600326293180 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1600326293180 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1600326293183 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1600326293231 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "88 " "TimeQuest Timing Analyzer is analyzing 88 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1600326294963 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_afk1 " "Entity dcfifo_afk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gfk1 " "Entity dcfifo_gfk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mij1 " "Entity dcfifo_mij1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1600326294979 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1600326294979 ""}
{ "Info" "ISTA_SDC_FOUND" "top_comprehensive_test.sdc " "Reading SDC File: 'top_comprehensive_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600326295083 ""}
{ "Info" "ISTA_SDC_FOUND" "../qsys/hardware/system_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../qsys/hardware/system_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600326295084 ""}
{ "Info" "ISTA_SDC_FOUND" "../qsys/hardware/system_qsys/synthesis/submodules/system_qsys_nios2.sdc " "Reading SDC File: '../qsys/hardware/system_qsys/synthesis/submodules/system_qsys_nios2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600326295106 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640:u_ov5640\|i2c_dri_ov5640:u_i2c_dri_ov5640\|dri_clk " "Node: ov5640:u_ov5640\|i2c_dri_ov5640:u_i2c_dri_ov5640\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600326295167 "|top_comprehensive_test|ov5640:u_ov5640|i2c_dri_ov5640:u_i2c_dri_ov5640|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_qsys:u_qsys\|system_qsys_pio_buzzer:pio_lcd_init_done\|data_out " "Node: system_qsys:u_qsys\|system_qsys_pio_buzzer:pio_lcd_init_done\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600326295167 "|top_comprehensive_test|system_qsys:u_qsys|system_qsys_pio_buzzer:pio_lcd_init_done|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_touch:u_top_touch\|touch_ctrl:u_touch_ctrl\|cfg_switch " "Node: top_touch:u_top_touch\|touch_ctrl:u_touch_ctrl\|cfg_switch was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600326295167 "|top_comprehensive_test|top_touch:u_top_touch|touch_ctrl:u_touch_ctrl|cfg_switch"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_dri_m:u_i2c_dri\|dri_clk " "Node: top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_dri_m:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600326295167 "|top_comprehensive_test|top_touch:u_top_touch|touch_gt_cfg:u_touch_gt_cfg|i2c_dri_m:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_qsys:u_qsys\|system_qsys_pio_lcd_data_out:pio_lcd_id\|data_out\[10\] " "Node: system_qsys:u_qsys\|system_qsys_pio_lcd_data_out:pio_lcd_id\|data_out\[10\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600326295167 "|top_comprehensive_test|system_qsys:u_qsys|system_qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600326295167 "|top_comprehensive_test|rst_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_qsys:u_qsys\|system_qsys_pio_lcd_data_out:pio_lcd_id\|data_out\[12\] " "Node: system_qsys:u_qsys\|system_qsys_pio_lcd_data_out:pio_lcd_id\|data_out\[12\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600326295167 "|top_comprehensive_test|system_qsys:u_qsys|system_qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "remote_rcv:u_remote_rcv\|div_clk " "Node: remote_rcv:u_remote_rcv\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600326295168 "|top_comprehensive_test|remote_rcv:u_remote_rcv|div_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adda_top:u_adda_top\|i2c_dri:u_i2c_dri\|dri_clk " "Node: adda_top:u_adda_top\|i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600326295168 "|top_comprehensive_test|adda_top:u_adda_top|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aud_bclk " "Node: aud_bclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600326295168 "|top_comprehensive_test|aud_bclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_colorbar:u_vga_colorbar\|clk_25m " "Node: vga_colorbar:u_vga_colorbar\|clk_25m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600326295168 "|top_comprehensive_test|vga_colorbar:u_vga_colorbar|clk_25m"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1600326295300 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1600326295300 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1600326295300 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1600326295300 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1600326295300 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1600326295300 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1600326295301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1600326295301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1600326295301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ext_clk (Rise) ext_clk (Rise) setup and hold " "From ext_clk (Rise) to ext_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1600326295301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam_pclk (Rise) ext_clk (Rise) setup and hold " "From cam_pclk (Rise) to ext_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1600326295301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ext_clk (Rise) cam_pclk (Rise) setup and hold " "From ext_clk (Rise) to cam_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1600326295301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam_pclk (Rise) cam_pclk (Rise) setup and hold " "From cam_pclk (Rise) to cam_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1600326295301 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1600326295301 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1600326295302 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1600326295302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1600326295302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1600326295302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     cam_pclk " "  20.000     cam_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1600326295302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      ext_clk " "  20.000      ext_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1600326295302 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1600326295302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600326295691 ""}  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll0:u_pll|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 11481 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600326295691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600326295691 ""}  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll0:u_pll|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 11481 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600326295691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600326295691 ""}  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll0:u_pll|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 11481 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600326295691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600326295691 ""}  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll0:u_pll|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 11481 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600326295691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600326295692 ""}  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll0:u_pll|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 11481 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600326295692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_dri_m:u_i2c_dri\|dri_clk  " "Automatically promoted node top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_dri_m:u_i2c_dri\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600326295692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[1\] " "Destination node top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[1\]" {  } { { "../rtl/touch/i2c_reg_cfg.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/touch/i2c_reg_cfg.v" 113 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_touch:u_top_touch|touch_gt_cfg:u_touch_gt_cfg|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 3330 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[2\] " "Destination node top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[2\]" {  } { { "../rtl/touch/i2c_reg_cfg.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/touch/i2c_reg_cfg.v" 113 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_touch:u_top_touch|touch_gt_cfg:u_touch_gt_cfg|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 3329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[3\] " "Destination node top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[3\]" {  } { { "../rtl/touch/i2c_reg_cfg.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/touch/i2c_reg_cfg.v" 113 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_touch:u_top_touch|touch_gt_cfg:u_touch_gt_cfg|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 3328 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[4\] " "Destination node top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[4\]" {  } { { "../rtl/touch/i2c_reg_cfg.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/touch/i2c_reg_cfg.v" 113 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_touch:u_top_touch|touch_gt_cfg:u_touch_gt_cfg|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 3327 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[5\] " "Destination node top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[5\]" {  } { { "../rtl/touch/i2c_reg_cfg.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/touch/i2c_reg_cfg.v" 113 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_touch:u_top_touch|touch_gt_cfg:u_touch_gt_cfg|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 3326 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[6\] " "Destination node top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[6\]" {  } { { "../rtl/touch/i2c_reg_cfg.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/touch/i2c_reg_cfg.v" 113 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_touch:u_top_touch|touch_gt_cfg:u_touch_gt_cfg|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 3325 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[7\] " "Destination node top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[7\]" {  } { { "../rtl/touch/i2c_reg_cfg.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/touch/i2c_reg_cfg.v" 113 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_touch:u_top_touch|touch_gt_cfg:u_touch_gt_cfg|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 3324 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_dri_m:u_i2c_dri\|dri_clk~0 " "Destination node top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_dri_m:u_i2c_dri\|dri_clk~0" {  } { { "../rtl/touch/i2c_dri_m.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/touch/i2c_dri_m.v" 51 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_touch:u_top_touch|touch_gt_cfg:u_touch_gt_cfg|i2c_dri_m:u_i2c_dri|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 14327 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_touch:u_top_touch\|touch_ctrl:u_touch_ctrl\|cfg_switch " "Destination node top_touch:u_top_touch\|touch_ctrl:u_touch_ctrl\|cfg_switch" {  } { { "../rtl/touch/touch_ctrl.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/touch/touch_ctrl.v" 52 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_touch:u_top_touch|touch_ctrl:u_touch_ctrl|cfg_switch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 3217 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[0\] " "Destination node top_touch:u_top_touch\|touch_gt_cfg:u_touch_gt_cfg\|i2c_reg_cfg:u_i2c_reg_cfg\|init_reg_cnt\[0\]" {  } { { "../rtl/touch/i2c_reg_cfg.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/touch/i2c_reg_cfg.v" 113 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_touch:u_top_touch|touch_gt_cfg:u_touch_gt_cfg|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 3332 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295692 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1600326295692 ""}  } { { "../rtl/touch/i2c_dri_m.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/touch/i2c_dri_m.v" 51 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_touch:u_top_touch|touch_gt_cfg:u_touch_gt_cfg|i2c_dri_m:u_i2c_dri|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 3455 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600326295692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600326295693 ""}  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 31240 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600326295693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_top:u_lcd_top\|clk_div:u_clk_div\|Selector0  " "Automatically promoted node lcd_top:u_lcd_top\|clk_div:u_clk_div\|Selector0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600326295693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:u_lcd_top\|lcd_signal_sel:u_lcd_signal_sel\|lcd_clk_rd~0 " "Destination node lcd_top:u_lcd_top\|lcd_signal_sel:u_lcd_signal_sel\|lcd_clk_rd~0" {  } { { "../rtl/LCD/lcd_signal_sel.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/LCD/lcd_signal_sel.v" 34 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_top:u_lcd_top|lcd_signal_sel:u_lcd_signal_sel|lcd_clk_rd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 14317 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295693 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1600326295693 ""}  } { { "../rtl/LCD/clk_div.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/LCD/clk_div.v" 88 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_top:u_lcd_top|clk_div:u_clk_div|Selector0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1203 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600326295693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640:u_ov5640\|i2c_dri_ov5640:u_i2c_dri_ov5640\|dri_clk  " "Automatically promoted node ov5640:u_ov5640\|i2c_dri_ov5640:u_i2c_dri_ov5640\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600326295693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640:u_ov5640\|i2c_dri_ov5640:u_i2c_dri_ov5640\|dri_clk~0 " "Destination node ov5640:u_ov5640\|i2c_dri_ov5640:u_i2c_dri_ov5640\|dri_clk~0" {  } { { "../rtl/ov5640/i2c_dri_ov5640.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/ov5640/i2c_dri_ov5640.v" 45 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640:u_ov5640|i2c_dri_ov5640:u_i2c_dri_ov5640|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 15062 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295693 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1600326295693 ""}  } { { "../rtl/ov5640/i2c_dri_ov5640.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/ov5640/i2c_dri_ov5640.v" 45 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640:u_ov5640|i2c_dri_ov5640:u_i2c_dri_ov5640|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 2158 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600326295693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adda_top:u_adda_top\|i2c_dri:u_i2c_dri\|dri_clk  " "Automatically promoted node adda_top:u_adda_top\|i2c_dri:u_i2c_dri\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600326295693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adda_top:u_adda_top\|i2c_dri:u_i2c_dri\|dri_clk~0 " "Destination node adda_top:u_adda_top\|i2c_dri:u_i2c_dri\|dri_clk~0" {  } { { "../rtl/adda/i2c_dri.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/adda/i2c_dri.v" 45 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adda_top:u_adda_top|i2c_dri:u_i2c_dri|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 15545 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600326295693 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1600326295693 ""}  } { { "../rtl/adda/i2c_dri.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/adda/i2c_dri.v" 45 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adda_top:u_adda_top|i2c_dri:u_i2c_dri|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 2491 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600326295693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1600326297406 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600326297426 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600326297427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600326297447 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1600326298826 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1600326298826 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1600326298826 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600326298827 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1600326298846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1600326300692 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1600326300712 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1600326300712 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1600326300712 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1600326300712 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1600326300712 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "67 " "Created 67 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1600326300712 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1600326300712 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/PLL_0/pll0.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/PLL_0/pll0.v" 119 0 0 } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 268 0 0 } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 35 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1600326300860 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1 clk\[2\] aud_mclk~output " "PLL \"pll0:u_pll\|altpll:altpll_component\|pll0_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"aud_mclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll0_altpll.v" "" { Text "F:/project/qsys_gui_comprehensive_test/par/db/pll0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/PLL_0/pll0.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/PLL_0/pll0.v" 119 0 0 } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 268 0 0 } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 98 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1600326300861 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600326301542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1600326303238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600326308442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1600326308513 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1600326324893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600326324893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1600326326996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.7% " "5e+02 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1600326334059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "37 " "Router estimated average interconnect usage is 37% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "54 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 1 { 0 "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1600326334940 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1600326334940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600326346422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1600326346426 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1600326346426 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "16.95 " "Total time spent on timing analysis during the Fitter is 16.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1600326346744 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600326346808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600326347628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600326347684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600326348918 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600326351025 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1600326352315 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcs_data0 2.5 V H2 " "Pin epcs_data0 uses I/O standard 2.5 V at H2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { epcs_data0 } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "epcs_data0" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 50 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { epcs_data0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1056 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1600326352375 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "56 Cyclone IV E " "56 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL P14 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 965 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL M12 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 966 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL N14 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 967 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL L12 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 968 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL L13 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 969 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL L14 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 970 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL L11 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 971 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL K12 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 972 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL G16 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 973 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL J11 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 974 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL J16 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 975 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL J15 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 976 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL K16 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 977 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL K15 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 978 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL L16 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 979 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL L15 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 980 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_sda 3.3-V LVTTL C8 " "Pin i2c_sda uses I/O standard 3.3-V LVTTL at C8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2c_sda } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 58 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1060 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_sda 3.3-V LVTTL E8 " "Pin ad_sda uses I/O standard 3.3-V LVTTL at E8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_sda } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_sda" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 62 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1062 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_mdio 3.3-V LVTTL D3 " "Pin eth_mdio uses I/O standard 3.3-V LVTTL at D3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { eth_mdio } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_mdio" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 79 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_mdio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1067 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_sda 3.3-V LVTTL L10 " "Pin cam_sda uses I/O standard 3.3-V LVTTL at L10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_sda } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_sda" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 109 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1088 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[0\] 3.3-V LVTTL T6 " "Pin lcd_data\[0\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[0\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1029 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[1\] 3.3-V LVTTL R5 " "Pin lcd_data\[1\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[1\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1030 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[2\] 3.3-V LVTTL T5 " "Pin lcd_data\[2\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[2\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1031 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[3\] 3.3-V LVTTL R4 " "Pin lcd_data\[3\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[3\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1032 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[4\] 3.3-V LVTTL T4 " "Pin lcd_data\[4\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[4\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1033 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[5\] 3.3-V LVTTL T9 " "Pin lcd_data\[5\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[5\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1034 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[6\] 3.3-V LVTTL R8 " "Pin lcd_data\[6\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[6\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1035 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[7\] 3.3-V LVTTL T8 " "Pin lcd_data\[7\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[7\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1036 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[8\] 3.3-V LVTTL R7 " "Pin lcd_data\[8\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[8\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1037 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[9\] 3.3-V LVTTL T7 " "Pin lcd_data\[9\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[9\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1038 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[10\] 3.3-V LVTTL R6 " "Pin lcd_data\[10\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[10] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[10\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1039 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[11\] 3.3-V LVTTL R11 " "Pin lcd_data\[11\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[11] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[11\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1040 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[12\] 3.3-V LVTTL T11 " "Pin lcd_data\[12\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[12] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[12\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1041 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[13\] 3.3-V LVTTL R10 " "Pin lcd_data\[13\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[13] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[13\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1042 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[14\] 3.3-V LVTTL T10 " "Pin lcd_data\[14\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[14] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[14\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1043 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[15\] 3.3-V LVTTL R9 " "Pin lcd_data\[15\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[15] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[15\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 124 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1044 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_bclk 3.3-V LVTTL D5 " "Pin aud_bclk uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { aud_bclk } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 95 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aud_bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1077 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_lrc 3.3-V LVTTL E6 " "Pin aud_lrc uses I/O standard 3.3-V LVTTL at E6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { aud_lrc } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_lrc" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 96 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aud_lrc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1078 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aud_adcdat 3.3-V LVTTL D6 " "Pin aud_adcdat uses I/O standard 3.3-V LVTTL at D6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { aud_adcdat } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adcdat" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 97 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aud_adcdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1079 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "touch_key 3.3-V LVTTL F8 " "Pin touch_key uses I/O standard 3.3-V LVTTL at F8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { touch_key } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "touch_key" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 68 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { touch_key } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1064 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_pclk 3.3-V LVTTL R13 " "Pin cam_pclk uses I/O standard 3.3-V LVTTL at R13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_pclk } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_pclk" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 102 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1082 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[3\] 3.3-V LVTTL M16 " "Pin key\[3\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 65 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 986 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVTTL E15 " "Pin key\[1\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 65 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 984 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVTTL E16 " "Pin key\[0\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { key[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 65 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 983 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[0\] 3.3-V LVTTL K9 " "Pin cam_data\[0\] uses I/O standard 3.3-V LVTTL at K9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[0\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 105 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1005 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_href 3.3-V LVTTL M9 " "Pin cam_href uses I/O standard 3.3-V LVTTL at M9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_href } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_href" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 104 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1084 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[1\] 3.3-V LVTTL P8 " "Pin cam_data\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[1\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 105 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1006 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[2\] 3.3-V LVTTL N8 " "Pin cam_data\[2\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[2\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 105 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1007 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[3\] 3.3-V LVTTL M8 " "Pin cam_data\[3\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[3\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 105 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1008 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[4\] 3.3-V LVTTL P6 " "Pin cam_data\[4\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[4\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 105 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1009 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[5\] 3.3-V LVTTL N6 " "Pin cam_data\[5\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[5\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 105 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1010 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[6\] 3.3-V LVTTL R14 " "Pin cam_data\[6\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[6\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 105 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1011 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[7\] 3.3-V LVTTL T14 " "Pin cam_data\[7\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[7\]" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 105 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1012 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_vsync 3.3-V LVTTL P9 " "Pin cam_vsync uses I/O standard 3.3-V LVTTL at P9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_vsync } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_vsync" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 103 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1083 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_rxd 3.3-V LVTTL N5 " "Pin uart_rxd uses I/O standard 3.3-V LVTTL at N5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { uart_rxd } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rxd" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 53 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1057 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "remote_in 3.3-V LVTTL M15 " "Pin remote_in uses I/O standard 3.3-V LVTTL at M15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { remote_in } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "remote_in" } } } } { "../rtl/top_comprehensive_test.v" "" { Text "F:/project/qsys_gui_comprehensive_test/rtl/top_comprehensive_test.v" 75 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remote_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/project/qsys_gui_comprehensive_test/par/" { { 0 { 0 ""} 0 1065 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1600326352375 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1600326352375 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/project/qsys_gui_comprehensive_test/par/output_files/top_comprehensive_test.fit.smsg " "Generated suppressed messages file F:/project/qsys_gui_comprehensive_test/par/output_files/top_comprehensive_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1600326353187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2317 " "Peak virtual memory: 2317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600326355542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 15:05:55 2020 " "Processing ended: Thu Sep 17 15:05:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600326355542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600326355542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600326355542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600326355542 ""}
