{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1694489575946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694489575946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 04:32:55 2023 " "Processing started: Tue Sep 12 04:32:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694489575946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1694489575946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1694489575946 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1694489576463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stimulus.v 1 1 " "Found 1 design units, including 1 entities, in source file stimulus.v" { { "Info" "ISGN_ENTITY_NAME" "1 stimulus " "Found entity 1: stimulus" {  } { { "stimulus.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/stimulus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489576523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489576523 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calculator.v(18) " "Verilog HDL information at calculator.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1694489576528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489576528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489576528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binary_to_bcd_converter.v(9) " "Verilog HDL information at binary_to_bcd_converter.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1694489576533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_converter " "Found entity 1: binary_to_bcd_converter" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489576533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489576533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489576538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489576538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489576543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489576543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 nbitflipflop " "Found entity 1: nbitflipflop" {  } { { "nbitflipflop.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/nbitflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489576548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489576548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1694489576658 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "plus calculator.v(13) " "Verilog HDL Always Construct warning at calculator.v(13): variable \"plus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1694489576658 "|calculator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minus calculator.v(14) " "Verilog HDL Always Construct warning at calculator.v(14): variable \"minus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add calculator.v(35) " "Verilog HDL Always Construct warning at calculator.v(35): variable \"add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_in calculator.v(37) " "Verilog HDL Always Construct warning at calculator.v(37): variable \"seg_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub calculator.v(40) " "Verilog HDL Always Construct warning at calculator.v(40): variable \"sub\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_in calculator.v(42) " "Verilog HDL Always Construct warning at calculator.v(42): variable \"seg_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "add calculator.v(18) " "Verilog HDL Always Construct warning at calculator.v(18): inferring latch(es) for variable \"add\", which holds its previous value in one or more paths through the always construct" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sub calculator.v(18) " "Verilog HDL Always Construct warning at calculator.v(18): inferring latch(es) for variable \"sub\", which holds its previous value in one or more paths through the always construct" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result calculator.v(18) " "Verilog HDL Always Construct warning at calculator.v(18): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_display calculator.v(18) " "Verilog HDL Always Construct warning at calculator.v(18): inferring latch(es) for variable \"seg_display\", which holds its previous value in one or more paths through the always construct" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_display\[0\] calculator.v(25) " "Inferred latch for \"seg_display\[0\]\" at calculator.v(25)" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_display\[1\] calculator.v(25) " "Inferred latch for \"seg_display\[1\]\" at calculator.v(25)" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_display\[2\] calculator.v(25) " "Inferred latch for \"seg_display\[2\]\" at calculator.v(25)" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_display\[3\] calculator.v(25) " "Inferred latch for \"seg_display\[3\]\" at calculator.v(25)" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_display\[4\] calculator.v(25) " "Inferred latch for \"seg_display\[4\]\" at calculator.v(25)" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_display\[5\] calculator.v(25) " "Inferred latch for \"seg_display\[5\]\" at calculator.v(25)" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_display\[6\] calculator.v(25) " "Inferred latch for \"seg_display\[6\]\" at calculator.v(25)" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_display\[7\] calculator.v(25) " "Inferred latch for \"seg_display\[7\]\" at calculator.v(25)" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub calculator.v(25) " "Inferred latch for \"sub\" at calculator.v(25)" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add calculator.v(25) " "Inferred latch for \"add\" at calculator.v(25)" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694489576663 "|calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitflipflop nbitflipflop:nff " "Elaborating entity \"nbitflipflop\" for hierarchy \"nbitflipflop:nff\"" {  } { { "calculator.v" "nff" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489576688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop nbitflipflop:nff\|dflipflop:f_loop\[0\].dff " "Elaborating entity \"dflipflop\" for hierarchy \"nbitflipflop:nff\|dflipflop:f_loop\[0\].dff\"" {  } { { "nbitflipflop.v" "f_loop\[0\].dff" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/nbitflipflop.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489576693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:sg " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:sg\"" {  } { { "calculator.v" "sg" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489576708 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thos seven_seg.v(11) " "Verilog HDL Always Construct warning at seven_seg.v(11): variable \"thos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seven_seg.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/seven_seg.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1694489576708 "|calculator|seven_seg:sg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "huns seven_seg.v(30) " "Verilog HDL Always Construct warning at seven_seg.v(30): variable \"huns\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seven_seg.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/seven_seg.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1694489576708 "|calculator|seven_seg:sg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens seven_seg.v(51) " "Verilog HDL Always Construct warning at seven_seg.v(51): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seven_seg.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/seven_seg.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1694489576708 "|calculator|seven_seg:sg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "unit seven_seg.v(70) " "Verilog HDL Always Construct warning at seven_seg.v(70): variable \"unit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seven_seg.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/seven_seg.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1694489576708 "|calculator|seven_seg:sg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd_converter seven_seg:sg\|binary_to_bcd_converter:bcd1 " "Elaborating entity \"binary_to_bcd_converter\" for hierarchy \"seven_seg:sg\|binary_to_bcd_converter:bcd1\"" {  } { { "seven_seg.v" "bcd1" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/seven_seg.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489576713 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "thous binary_to_bcd_converter.v(8) " "Verilog HDL or VHDL warning at binary_to_bcd_converter.v(8): object \"thous\" assigned a value but never read" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1694489576713 "|calculator|seven_seg:sg|binary_to_bcd_converter:bcd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "huns binary_to_bcd_converter.v(8) " "Verilog HDL or VHDL warning at binary_to_bcd_converter.v(8): object \"huns\" assigned a value but never read" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1694489576713 "|calculator|seven_seg:sg|binary_to_bcd_converter:bcd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tens binary_to_bcd_converter.v(8) " "Verilog HDL or VHDL warning at binary_to_bcd_converter.v(8): object \"tens\" assigned a value but never read" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1694489576713 "|calculator|seven_seg:sg|binary_to_bcd_converter:bcd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "units binary_to_bcd_converter.v(8) " "Verilog HDL or VHDL warning at binary_to_bcd_converter.v(8): object \"units\" assigned a value but never read" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1694489576713 "|calculator|seven_seg:sg|binary_to_bcd_converter:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_bcd_converter.v(21) " "Verilog HDL assignment warning at binary_to_bcd_converter.v(21): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694489576713 "|calculator|seven_seg:sg|binary_to_bcd_converter:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_to_bcd_converter.v(22) " "Verilog HDL assignment warning at binary_to_bcd_converter.v(22): truncated value with size 32 to match size of target (8)" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694489576713 "|calculator|seven_seg:sg|binary_to_bcd_converter:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_bcd_converter.v(24) " "Verilog HDL assignment warning at binary_to_bcd_converter.v(24): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694489576713 "|calculator|seven_seg:sg|binary_to_bcd_converter:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_to_bcd_converter.v(25) " "Verilog HDL assignment warning at binary_to_bcd_converter.v(25): truncated value with size 32 to match size of target (8)" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694489576713 "|calculator|seven_seg:sg|binary_to_bcd_converter:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_bcd_converter.v(27) " "Verilog HDL assignment warning at binary_to_bcd_converter.v(27): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694489576713 "|calculator|seven_seg:sg|binary_to_bcd_converter:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_to_bcd_converter.v(28) " "Verilog HDL assignment warning at binary_to_bcd_converter.v(28): truncated value with size 32 to match size of target (8)" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694489576713 "|calculator|seven_seg:sg|binary_to_bcd_converter:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 binary_to_bcd_converter.v(30) " "Verilog HDL assignment warning at binary_to_bcd_converter.v(30): truncated value with size 8 to match size of target (4)" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694489576713 "|calculator|seven_seg:sg|binary_to_bcd_converter:bcd1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd binary_to_bcd_converter.v(9) " "Verilog HDL Always Construct warning at binary_to_bcd_converter.v(9): inferring latch(es) for variable \"bcd\", which holds its previous value in one or more paths through the always construct" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1694489576713 "|calculator|seven_seg:sg|binary_to_bcd_converter:bcd1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|Mod0\"" {  } { { "binary_to_bcd_converter.v" "Mod0" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694489576908 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|Mod1\"" {  } { { "binary_to_bcd_converter.v" "Mod1" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694489576908 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|Mod2\"" {  } { { "binary_to_bcd_converter.v" "Mod2" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694489576908 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|Div2\"" {  } { { "binary_to_bcd_converter.v" "Div2" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694489576908 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|Div1\"" {  } { { "binary_to_bcd_converter.v" "Div1" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694489576908 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1694489576908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Mod0\"" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694489576968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Mod0 " "Instantiated megafunction \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489576968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489576968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489576968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489576968 ""}  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694489576968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h6m " "Found entity 1: lpm_divide_h6m" {  } { { "db/lpm_divide_h6m.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/lpm_divide_h6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_45f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_45f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_45f " "Found entity 1: alt_u_div_45f" {  } { { "db/alt_u_div_45f.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/alt_u_div_45f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Mod1\"" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694489577258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Mod1 " "Instantiated megafunction \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577258 ""}  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694489577258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Mod2\"" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694489577388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Mod2 " "Instantiated megafunction \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577388 ""}  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694489577388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_28f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_28f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_28f " "Found entity 1: alt_u_div_28f" {  } { { "db/alt_u_div_28f.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/alt_u_div_28f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Div2\"" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694489577668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Div2 " "Instantiated megafunction \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577668 ""}  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694489577668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Div1\"" {  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694489577763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Div1 " "Instantiated megafunction \"seven_seg:sg\|binary_to_bcd_converter:bcd1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694489577763 ""}  } { { "binary_to_bcd_converter.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/binary_to_bcd_converter.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694489577763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694489577828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694489577828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sub " "Latch sub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA minus " "Ports D and ENA on the latch are fed by the same signal minus" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1694489578093 ""}  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1694489578093 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694489578153 "|calculator|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] GND " "Pin \"seg4\[0\]\" is stuck at GND" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694489578153 "|calculator|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694489578153 "|calculator|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] GND " "Pin \"seg4\[2\]\" is stuck at GND" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694489578153 "|calculator|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] GND " "Pin \"seg4\[3\]\" is stuck at GND" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694489578153 "|calculator|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] GND " "Pin \"seg4\[4\]\" is stuck at GND" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694489578153 "|calculator|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] GND " "Pin \"seg4\[5\]\" is stuck at GND" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694489578153 "|calculator|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[6\] VCC " "Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694489578153 "|calculator|seg4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1694489578153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/Projects/calculator/output_files/calculator.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/Projects/calculator/output_files/calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1694489578383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1694489578590 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694489578590 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "calculator.v" "" { Text "C:/altera/13.0sp1/quartus/Projects/calculator/calculator.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694489578675 "|calculator|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1694489578675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1694489578675 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1694489578675 ""} { "Info" "ICUT_CUT_TM_LCELLS" "231 " "Implemented 231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1694489578675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1694489578675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694489578735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 04:32:58 2023 " "Processing ended: Tue Sep 12 04:32:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694489578735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694489578735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694489578735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1694489578735 ""}
