$date
	Sat Oct 22 20:01:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#290491
b11101 !
1"
#290494
b11101 &
b11101 %
1$
#290495
0"
#290498
b1011000 &
b1011000 %
#290502
b101100 &
b101100 %
#290506
b10110 &
b10110 %
#290510
b1011 &
b1011 %
#290514
b100010 &
b100010 %
#290518
b10001 &
b10001 %
#290522
b110100 &
b110100 %
#290526
b11010 &
b11010 %
#290530
b1101 &
b1101 %
#290534
b101000 &
b101000 %
#290538
b10100 &
b10100 %
#290542
b1010 &
b1010 %
#290546
b101 &
b101 %
#290550
b10000 &
b10000 %
#290554
b1000 &
b1000 %
#290558
b100 &
b100 %
#290562
b10 &
b10 %
#290566
b1 &
1#
b1 %
#290570
b0 &
b0 %
0#
0$
#1347636
b10 !
1"
#1347638
b10 &
b10 %
1$
#1347639
0"
#1347642
b1 &
b1 %
1#
#1347646
b0 &
0#
b0 %
0$
#2323373
b11 !
1"
#2323374
b11 &
b11 %
1$
#2323375
0"
#2323378
b1010 &
b1010 %
#2323382
b101 &
b101 %
#2323386
b10000 &
b10000 %
#2323390
b1000 &
b1000 %
#2323394
b100 &
b100 %
#2323398
b10 &
b10 %
#2323402
b1 &
b1 %
1#
#2323406
b0 &
0#
b0 %
0$
#4500012
