@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2014.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'varela' on host 'finance.eit.uni-kl.de' (Linux_x86_64 version 2.6.32-504.23.4.el6.x86_64) on Wed Jun 17 20:05:03 CEST 2015
            in directory '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW'
@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@I [HLS-10] Opening project '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum'.
@I [HLS-10] Opening solution '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 7.5ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lsrdcaccumregio_ap_fadd_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lsrdcaccumregio_ap_fadd_5_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jun 17 20:05:25 2015...
@I [IMPL-8] Starting RTL evaluation using Vivado ...

****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lsrdcaccumregio_ap_fadd_5_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'lsrdcaccumregio_ap_fadd_5_full_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lsrdcaccumregio_ap_fadd_5_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'lsrdcaccumregio_ap_fadd_5_full_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
[Wed Jun 17 20:05:44 2015] Launched synth_1...
Run output will be captured here: /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Jun 17 20:05:44 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log lsrdcaccumregio.vds -m64 -mode batch -messageDb vivado.pb -source lsrdcaccumregio.tcl


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source lsrdcaccumregio.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.cache/wt [current_project]
# set_property parent.project_path /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/lsrdcaccumregio_ap_fadd_5_full_dsp_32.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/lsrdcaccumregio_ap_fadd_5_full_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/lsrdcaccumregio_ap_fadd_5_full_dsp_32.xci]
# read_verilog -library xil_defaultlib {
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_accumregio_sums.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_CONTROL_s_axi.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_accumregio.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio.v
# }
# read_xdc /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio.xdc
# set_property used_in_implementation false [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file lsrdcaccumregio.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top lsrdcaccumregio -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top lsrdcaccumregio -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 989.000 ; gain = 154.293 ; free physical = 16144 ; free virtual = 37361
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lsrdcaccumregio' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio.v:12]
INFO: [Synth 8-638] synthesizing module 'lsrdcaccumregio_CONTROL_s_axi' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_CONTROL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_CONTROL_s_axi.v:393]
INFO: [Synth 8-256] done synthesizing module 'lsrdcaccumregio_CONTROL_s_axi' (1#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_CONTROL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'lsrdcaccumregio_accumregio' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_accumregio.v:10]
INFO: [Synth 8-638] synthesizing module 'lsrdcaccumregio_accumregio_sums' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_accumregio_sums.v:58]
INFO: [Synth 8-638] synthesizing module 'lsrdcaccumregio_accumregio_sums_ram' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_accumregio_sums.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_accumregio_sums.v:25]
INFO: [Synth 8-256] done synthesizing module 'lsrdcaccumregio_accumregio_sums_ram' (2#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_accumregio_sums.v:9]
INFO: [Synth 8-256] done synthesizing module 'lsrdcaccumregio_accumregio_sums' (3#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_accumregio_sums.v:58]
INFO: [Synth 8-638] synthesizing module 'lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'lsrdcaccumregio_ap_fadd_5_full_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/synth/lsrdcaccumregio_ap_fadd_5_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/synth/lsrdcaccumregio_ap_fadd_5_full_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (4#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add.vhd:243]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:235]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (4#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd:186]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd:186]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd:177]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:170]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:170]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (11#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd:177]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:268]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (11#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (11#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (11#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (11#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (11#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (11#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare.vhd:161]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'compare' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare.vhd:161]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (15#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:268]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (17#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (18#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add.vhd:243]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (18#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (18#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (20#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'lsrdcaccumregio_ap_fadd_5_full_dsp_32' (21#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/synth/lsrdcaccumregio_ap_fadd_5_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'lsrdcaccumregio_accumregio' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio_accumregio.v:10]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio.v:1404]
INFO: [Synth 8-256] done synthesizing module 'lsrdcaccumregio' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1070.242 ; gain = 235.535 ; free physical = 16008 ; free virtual = 37246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[1] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:400]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:400]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1070.242 ; gain = 235.535 ; free physical = 15975 ; free virtual = 37212
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio.xdc]
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  FDE => FDRE: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1441.719 ; gain = 1.996 ; free physical = 15655 ; free virtual = 36877
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 15432 ; free virtual = 36659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 15431 ; free virtual = 36658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for grp_lsrdcaccumregio_accumregio_fu_105/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for grp_lsrdcaccumregio_accumregio_fu_121/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for grp_lsrdcaccumregio_accumregio_fu_137/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for grp_lsrdcaccumregio_accumregio_fu_153/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for grp_lsrdcaccumregio_accumregio_fu_169/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for grp_lsrdcaccumregio_accumregio_fu_185/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for grp_lsrdcaccumregio_accumregio_fu_201/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for grp_lsrdcaccumregio_accumregio_fu_217/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 15399 ; free virtual = 36626
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'lsrdcaccumregio_accumregio__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'lsrdcaccumregio_accumregio__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'lsrdcaccumregio_accumregio__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'lsrdcaccumregio_accumregio__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'lsrdcaccumregio_accumregio__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'lsrdcaccumregio_accumregio__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'lsrdcaccumregio_accumregio__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'lsrdcaccumregio_accumregio'
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:258]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:271]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'lsrdcaccumregio_accumregio__xdcDup__1'
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'lsrdcaccumregio_accumregio__xdcDup__2'
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'lsrdcaccumregio_accumregio__xdcDup__3'
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'lsrdcaccumregio_accumregio__xdcDup__4'
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'lsrdcaccumregio_accumregio__xdcDup__5'
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'lsrdcaccumregio_accumregio__xdcDup__6'
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'lsrdcaccumregio_accumregio__xdcDup__7'
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'lsrdcaccumregio_accumregio'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 15483 ; free virtual = 36685
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'lsrdcaccumregio_ap_fadd_5_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lsrdcaccumregio_ap_fadd_5_full_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lsrdcaccumregio_ap_fadd_5_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lsrdcaccumregio_ap_fadd_5_full_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 15461 ; free virtual = 36664
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:257]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 15328 ; free virtual = 36551
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 15328 ; free virtual = 36551

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3969] The signal sums_U/lsrdcaccumregio_accumregio_sums_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal sums_U/lsrdcaccumregio_accumregio_sums_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal sums_U/lsrdcaccumregio_accumregio_sums_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal sums_U/lsrdcaccumregio_accumregio_sums_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal sums_U/lsrdcaccumregio_accumregio_sums_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal sums_U/lsrdcaccumregio_accumregio_sums_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal sums_U/lsrdcaccumregio_accumregio_sums_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-3969] The signal sums_U/lsrdcaccumregio_accumregio_sums_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 15664 ; free virtual = 36891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 15664 ; free virtual = 36891
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 15664 ; free virtual = 36891

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 15664 ; free virtual = 36891
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:01:59 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 14722 ; free virtual = 35934
---------------------------------------------------------------------------------
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_28/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_21/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_30/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
     1: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/I1 (GATE_2_14_OR)
     2: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O (GATE_2_14_OR)
     3: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/I0 (GATE_2_14_OR)
     4: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/O (GATE_2_14_OR)
     5: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_17/I0 (GATE_2_14_OR)
     6: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/O (GATE_2_8_AND)
     7: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_10/I1 (GATE_2_8_AND)
     8: grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_19/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.srcs/sources_1/ip/lsrdcaccumregio_ap_fadd_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_18/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_105/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_217/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_201/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_185/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_169/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_153/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_137/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through grp_lsrdcaccumregio_accumregio_fu_121/\lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u /\U0/i_synth /i_3_98/i_3_29/O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 1441.719 ; gain = 607.012 ; free physical = 15378 ; free virtual = 36614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:21 ; elapsed = 00:02:28 . Memory (MB): peak = 1474.301 ; gain = 639.594 ; free physical = 14911 ; free virtual = 36164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:23 ; elapsed = 00:02:30 . Memory (MB): peak = 1474.301 ; gain = 639.594 ; free physical = 14894 ; free virtual = 36147
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:23 ; elapsed = 00:02:30 . Memory (MB): peak = 1474.301 ; gain = 639.594 ; free physical = 14891 ; free virtual = 36146
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:02:34 . Memory (MB): peak = 1474.301 ; gain = 639.594 ; free physical = 14850 ; free virtual = 36119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   224|
|2     |DSP48E1    |     8|
|3     |DSP48E1_1  |     8|
|4     |LUT1       |   554|
|5     |LUT2       |   578|
|6     |LUT3       |  1546|
|7     |LUT4       |   547|
|8     |LUT5       |   549|
|9     |LUT6       |  1410|
|10    |MUXCY      |   376|
|11    |MUXF7      |    40|
|12    |RAMB18E1_1 |     8|
|13    |SRL16E     |    40|
|14    |XORCY      |    64|
|15    |FDE        |    24|
|16    |FDRE       |  5805|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:28 ; elapsed = 00:02:35 . Memory (MB): peak = 1474.301 ; gain = 639.594 ; free physical = 14860 ; free virtual = 36129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:04 ; elapsed = 00:02:11 . Memory (MB): peak = 1474.301 ; gain = 164.816 ; free physical = 14876 ; free virtual = 36145
Synthesis Optimization Complete : Time (s): cpu = 00:02:28 ; elapsed = 00:02:35 . Memory (MB): peak = 1474.301 ; gain = 639.594 ; free physical = 14876 ; free virtual = 36145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 96 instances
  FDE => FDRE: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
352 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:33 ; elapsed = 00:02:40 . Memory (MB): peak = 1474.305 ; gain = 536.301 ; free physical = 14948 ; free virtual = 36262
# write_checkpoint lsrdcaccumregio.dcp
# catch { report_utilization -file lsrdcaccumregio_utilization_synth.rpt -pb lsrdcaccumregio_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1474.305 ; gain = 0.000 ; free physical = 14931 ; free virtual = 36242
INFO: [Common 17-206] Exiting Vivado at Wed Jun 17 20:08:45 2015...
[Wed Jun 17 20:08:47 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.48 ; elapsed = 00:03:03 . Memory (MB): peak = 999.660 ; gain = 7.996 ; free physical = 15538 ; free virtual = 36848
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 344 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/lsrdcaccumregio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1279.645 ; gain = 279.984 ; free physical = 14958 ; free virtual = 36274
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1279.645 ; gain = 0.000 ; free physical = 14955 ; free virtual = 36272
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1789.219 ; gain = 509.574 ; free physical = 15654 ; free virtual = 36996
[Wed Jun 17 20:09:27 2015] Launched impl_1...
Run output will be captured here: /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/impl_1/runme.log
[Wed Jun 17 20:09:27 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log lsrdcaccumregio.vdi -applog -m64 -messageDb vivado.pb -mode batch -source lsrdcaccumregio.tcl -notrace


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source lsrdcaccumregio.tcl -notrace
Command: open_checkpoint /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/impl_1/lsrdcaccumregio.dcp
INFO: [Netlist 29-17] Analyzing 344 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-25886-finance.eit.uni-kl.de/dcp/lsrdcaccumregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-25886-finance.eit.uni-kl.de/dcp/lsrdcaccumregio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1217.984 ; gain = 301.996 ; free physical = 14125 ; free virtual = 35428
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1229.012 ; gain = 3.000 ; free physical = 13919 ; free virtual = 35223
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c9060ac5

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1724.527 ; gain = 0.000 ; free physical = 13708 ; free virtual = 35063

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 504 cells.
Phase 2 Constant Propagation | Checksum: 793cc447

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1724.527 ; gain = 0.000 ; free physical = 13656 ; free virtual = 35010

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: grp_lsrdcaccumregio_accumregio_fu_105/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_lsrdcaccumregio_accumregio_fu_121/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_lsrdcaccumregio_accumregio_fu_137/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_lsrdcaccumregio_accumregio_fu_153/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_lsrdcaccumregio_accumregio_fu_169/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_lsrdcaccumregio_accumregio_fu_185/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_lsrdcaccumregio_accumregio_fu_201/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: grp_lsrdcaccumregio_accumregio_fu_217/lsrdcaccumregio_fadd_32ns_32ns_32_7_full_dsp_U1/lsrdcaccumregio_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRYS_OUT[0].
INFO: [Opt 31-12] Eliminated 3103 unconnected nets.
INFO: [Opt 31-11] Eliminated 120 unconnected cells.
Phase 3 Sweep | Checksum: cd101b94

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.527 ; gain = 0.000 ; free physical = 13773 ; free virtual = 35128
Ending Logic Optimization Task | Checksum: cd101b94

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.527 ; gain = 0.000 ; free physical = 13750 ; free virtual = 35105
Implement Debug Cores | Checksum: c9060ac5
Logic Optimization | Checksum: c9060ac5

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: cd101b94

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1738.535 ; gain = 0.000 ; free physical = 13514 ; free virtual = 34869
Ending Power Optimization Task | Checksum: cd101b94

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.535 ; gain = 14.008 ; free physical = 13512 ; free virtual = 34867
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1738.535 ; gain = 520.551 ; free physical = 13512 ; free virtual = 34867
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/impl_1/lsrdcaccumregio_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 67b0235f

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1789.922 ; gain = 0.004 ; free physical = 13101 ; free virtual = 34467

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1789.922 ; gain = 0.000 ; free physical = 13097 ; free virtual = 34466
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1789.922 ; gain = 0.000 ; free physical = 13094 ; free virtual = 34466

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1789.922 ; gain = 0.004 ; free physical = 13089 ; free virtual = 34461

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1869.949 ; gain = 80.031 ; free physical = 13094 ; free virtual = 34501

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1869.949 ; gain = 80.031 ; free physical = 13090 ; free virtual = 34500

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1869.949 ; gain = 80.031 ; free physical = 13089 ; free virtual = 34500
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 08c2f9f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1869.949 ; gain = 80.031 ; free physical = 13089 ; free virtual = 34500

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 28e52e2f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1869.949 ; gain = 80.031 ; free physical = 13065 ; free virtual = 34478
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Phase 2.1.2.1 Place Init Design | Checksum: adda3959

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.949 ; gain = 80.031 ; free physical = 12993 ; free virtual = 34415
Phase 2.1.2 Build Placer Netlist Model | Checksum: adda3959

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.949 ; gain = 80.031 ; free physical = 12993 ; free virtual = 34414

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: adda3959

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.949 ; gain = 80.031 ; free physical = 12993 ; free virtual = 34414
Phase 2.1.3 Constrain Clocks/Macros | Checksum: adda3959

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.949 ; gain = 80.031 ; free physical = 12992 ; free virtual = 34414
Phase 2.1 Placer Initialization Core | Checksum: adda3959

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.949 ; gain = 80.031 ; free physical = 12992 ; free virtual = 34413
Phase 2 Placer Initialization | Checksum: adda3959

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.949 ; gain = 80.031 ; free physical = 12992 ; free virtual = 34413

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: edc9457f

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12152 ; free virtual = 33590

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: edc9457f

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12150 ; free virtual = 33588

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1261dbd9e

Time (s): cpu = 00:01:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12078 ; free virtual = 33523

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 9e5a191b

Time (s): cpu = 00:01:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12070 ; free virtual = 33514

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: f42acb95

Time (s): cpu = 00:01:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12109 ; free virtual = 33547

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 12843285f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:52 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12106 ; free virtual = 33544

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 11f0cb5ff

Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12139 ; free virtual = 33578
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 11f0cb5ff

Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12139 ; free virtual = 33578

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 11f0cb5ff

Time (s): cpu = 00:01:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12139 ; free virtual = 33577

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 11f0cb5ff

Time (s): cpu = 00:01:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12138 ; free virtual = 33576

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 11f0cb5ff

Time (s): cpu = 00:01:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12134 ; free virtual = 33572
Phase 4 Detail Placement | Checksum: 11f0cb5ff

Time (s): cpu = 00:01:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12133 ; free virtual = 33572

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1ee184e04

Time (s): cpu = 00:01:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 12132 ; free virtual = 33570

Phase 5.2 Post Placement Optimization
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 2202ebe6c

Time (s): cpu = 00:03:02 ; elapsed = 00:02:23 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 11428 ; free virtual = 32894

Phase 5.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.1.2 updateTiming after Restore Best Placement | Checksum: 2202ebe6c

Time (s): cpu = 00:03:02 ; elapsed = 00:02:24 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 11425 ; free virtual = 32891
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.145. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 2202ebe6c

Time (s): cpu = 00:03:02 ; elapsed = 00:02:24 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 11425 ; free virtual = 32891
Phase 5.2 Post Placement Optimization | Checksum: 2202ebe6c

Time (s): cpu = 00:03:02 ; elapsed = 00:02:24 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 11425 ; free virtual = 32891

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 2202ebe6c

Time (s): cpu = 00:03:02 ; elapsed = 00:02:24 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 11423 ; free virtual = 32889

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 2202ebe6c

Time (s): cpu = 00:03:02 ; elapsed = 00:02:24 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 11414 ; free virtual = 32880
Phase 5.4 Placer Reporting | Checksum: 2202ebe6c

Time (s): cpu = 00:03:02 ; elapsed = 00:02:24 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 11410 ; free virtual = 32876

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 1cd2df476

Time (s): cpu = 00:03:02 ; elapsed = 00:02:24 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 11406 ; free virtual = 32872
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1cd2df476

Time (s): cpu = 00:03:02 ; elapsed = 00:02:24 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 11401 ; free virtual = 32867
Ending Placer Task | Checksum: f2d987bd

Time (s): cpu = 00:03:02 ; elapsed = 00:02:24 . Memory (MB): peak = 1979.992 ; gain = 190.074 ; free physical = 11395 ; free virtual = 32861
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:05 ; elapsed = 00:02:26 . Memory (MB): peak = 1979.992 ; gain = 195.074 ; free physical = 11392 ; free virtual = 32858
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11461 ; free virtual = 32940
report_utilization: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11382 ; free virtual = 32852
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Phase 1 Physical Synthesis Initialization | Checksum: 13e7fef23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11098 ; free virtual = 32568
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11093 ; free virtual = 32563
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.145 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 13e7fef23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11083 ; free virtual = 32553

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 13e7fef23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11078 ; free virtual = 32549

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 13e7fef23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11071 ; free virtual = 32541

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 13e7fef23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11066 ; free virtual = 32537

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: 13e7fef23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11066 ; free virtual = 32537

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 13e7fef23

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11064 ; free virtual = 32534

Phase 8 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 8 Shift Register Optimization | Checksum: 13e7fef23

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11042 ; free virtual = 32513

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 9 Critical Pin Optimization | Checksum: 13e7fef23

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11041 ; free virtual = 32512

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Very High Fanout Optimization | Checksum: 13e7fef23

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11031 ; free virtual = 32501

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 13e7fef23

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11028 ; free virtual = 32498
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 11020 ; free virtual = 32490
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.145 | TNS=0.000 |
Ending Physical Synthesis Task | Checksum: 1c7258dea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 10826 ; free virtual = 32297
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 10826 ; free virtual = 32296
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1979.992 ; gain = 0.000 ; free physical = 10738 ; free virtual = 32229
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_x1_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_x1_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_x2_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_x2_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_x0_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_x0_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x0_V_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x0_V_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x0_V_TDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x0_V_TDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x0_V_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x0_V_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x0_V_TDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x0_V_TDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_x3_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_x3_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x0_V_TDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x0_V_TDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x0_V_TDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x0_V_TDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x0_V_TDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x0_V_TDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x0_V_TDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x0_V_TDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x0_V_TDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x0_V_TDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x0_V_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x0_V_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x0_V_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x0_V_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: b772fb2d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2025.645 ; gain = 45.652 ; free physical = 11136 ; free virtual = 32631

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b772fb2d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2025.645 ; gain = 45.652 ; free physical = 11102 ; free virtual = 32597

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b772fb2d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2025.645 ; gain = 45.652 ; free physical = 11048 ; free virtual = 32543
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2442d9e2e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 2027.699 ; gain = 47.707 ; free physical = 10830 ; free virtual = 32325
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.469  | TNS=0      | WHS=0.0924 | THS=0      |

Phase 2 Router Initialization | Checksum: 1891ae3d0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:52 . Memory (MB): peak = 2033.457 ; gain = 53.465 ; free physical = 10801 ; free virtual = 32296

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ce5941e4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 2034.457 ; gain = 54.465 ; free physical = 10780 ; free virtual = 32276

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 976
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 12c2fb81a

Time (s): cpu = 00:09:01 ; elapsed = 00:03:25 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13636 ; free virtual = 35137
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.069  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d3670158

Time (s): cpu = 00:09:02 ; elapsed = 00:03:26 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13634 ; free virtual = 35135
Phase 4 Rip-up And Reroute | Checksum: d3670158

Time (s): cpu = 00:09:02 ; elapsed = 00:03:26 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13633 ; free virtual = 35135

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: d3670158

Time (s): cpu = 00:09:03 ; elapsed = 00:03:26 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13624 ; free virtual = 35125
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.069  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: d3670158

Time (s): cpu = 00:09:03 ; elapsed = 00:03:26 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13619 ; free virtual = 35120

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: d3670158

Time (s): cpu = 00:09:03 ; elapsed = 00:03:26 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13616 ; free virtual = 35117

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 16dd7a8c3

Time (s): cpu = 00:09:04 ; elapsed = 00:03:26 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13574 ; free virtual = 35076
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.069  | TNS=0      | WHS=0.0954 | THS=0      |

Phase 7 Post Hold Fix | Checksum: 16dd7a8c3

Time (s): cpu = 00:09:04 ; elapsed = 00:03:27 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13573 ; free virtual = 35074

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.51465 %
  Global Horizontal Routing Utilization  = 2.62779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: b474a394

Time (s): cpu = 00:09:05 ; elapsed = 00:03:27 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13571 ; free virtual = 35072

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: b474a394

Time (s): cpu = 00:09:05 ; elapsed = 00:03:27 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13569 ; free virtual = 35070

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 13f21d60d

Time (s): cpu = 00:09:06 ; elapsed = 00:03:28 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13551 ; free virtual = 35052

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.069  | TNS=0      | WHS=0.0954 | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 13f21d60d

Time (s): cpu = 00:09:06 ; elapsed = 00:03:28 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13551 ; free virtual = 35052
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:09:06 ; elapsed = 00:03:28 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13551 ; free virtual = 35052
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:10 ; elapsed = 00:03:31 . Memory (MB): peak = 2046.461 ; gain = 66.469 ; free physical = 13551 ; free virtual = 35052
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2046.461 ; gain = 0.000 ; free physical = 13440 ; free virtual = 34955
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/project.runs/impl_1/lsrdcaccumregio_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Jun 17 20:16:59 2015...
[Wed Jun 17 20:17:01 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.50 ; elapsed = 00:07:33 . Memory (MB): peak = 1820.227 ; gain = 7.996 ; free physical = 14045 ; free virtual = 35550
INFO: [Netlist 29-17] Analyzing 344 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/.Xil/Vivado-23770-finance.eit.uni-kl.de/dcp/lsrdcaccumregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_AccumNEW/LSRegDataColAccum/solution1/impl/verilog/.Xil/Vivado-23770-finance.eit.uni-kl.de/dcp/lsrdcaccumregio.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1930.227 ; gain = 11.000 ; free physical = 13844 ; free virtual = 35363
Restored from archive | CPU: 3.260000 secs | Memory: 11.464539 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1930.227 ; gain = 11.000 ; free physical = 13844 ; free virtual = 35363
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1930.227 ; gain = 110.000 ; free physical = 13858 ; free virtual = 35363
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2118.281 ; gain = 0.000 ; free physical = 13511 ; free virtual = 35017


Implementation tool: Xilinx Vivado v.2014.3
Device target:       xc7z020clg484-1
Report date:         Wed Jun 17 20:17:14 CEST 2015

#=== Resource usage ===
SLICE:         1745
LUT:           3889
FF:            5805
DSP:             16
BRAM:             8
SRL:             32
#=== Final timing ===
CP required:    7.500
CP achieved:    7.427
Timing met
INFO: [Common 17-206] Exiting Vivado at Wed Jun 17 20:17:14 2015...
@I [LIC-101] Checked in feature [HLS]
