Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  2 10:01:07 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionOperationChaining_top_timing_summary_routed.rpt -pb firConvolutionOperationChaining_top_timing_summary_routed.pb -rpx firConvolutionOperationChaining_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionOperationChaining_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.277        0.000                      0                  729        0.144        0.000                      0                  729        2.750        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
myclk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               2.277        0.000                      0                  729        0.144        0.000                      0                  729        2.750        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        2.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (myclk rise@8.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 1.090ns (20.370%)  route 4.261ns (79.630%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.777     5.021    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y66        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDRE (Prop_fdre_C_Q)         0.419     5.440 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.034     6.473    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.772 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.398     7.170    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X104Y67        LUT4 (Prop_lut4_I2_O)        0.124     7.294 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.558     8.852    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     8.976 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.430    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.554 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.817    10.372    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      8.000     8.000 r  
    K19                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    12.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    13.046    
                         clock uncertainty           -0.035    13.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    12.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (myclk rise@8.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.090ns (20.465%)  route 4.236ns (79.535%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.777     5.021    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y66        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDRE (Prop_fdre_C_Q)         0.419     5.440 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.034     6.473    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.772 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.398     7.170    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X104Y67        LUT4 (Prop_lut4_I2_O)        0.124     7.294 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.558     8.852    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     8.976 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.430    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.554 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.793    10.347    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      8.000     8.000 r  
    K19                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    12.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    13.046    
                         clock uncertainty           -0.035    13.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    12.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (myclk rise@8.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.090ns (20.465%)  route 4.236ns (79.535%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.777     5.021    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y66        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDRE (Prop_fdre_C_Q)         0.419     5.440 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.034     6.473    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.772 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.398     7.170    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X104Y67        LUT4 (Prop_lut4_I2_O)        0.124     7.294 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.558     8.852    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     8.976 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.430    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.554 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.793    10.347    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      8.000     8.000 r  
    K19                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    12.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    13.046    
                         clock uncertainty           -0.035    13.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    12.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (myclk rise@8.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.090ns (20.474%)  route 4.234ns (79.526%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.777     5.021    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y66        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDRE (Prop_fdre_C_Q)         0.419     5.440 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.034     6.473    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.772 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.398     7.170    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X104Y67        LUT4 (Prop_lut4_I2_O)        0.124     7.294 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.558     8.852    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     8.976 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.430    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.554 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.790    10.345    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      8.000     8.000 r  
    K19                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    12.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    13.046    
                         clock uncertainty           -0.035    13.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    12.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (myclk rise@8.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.090ns (20.474%)  route 4.234ns (79.526%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.777     5.021    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y66        FDRE                                         r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDRE (Prop_fdre_C_Q)         0.419     5.440 r  firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.034     6.473    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/q0_reg[0][2]
    SLICE_X105Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.772 f  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_CS_fsm[6]_i_2/O
                         net (fo=40, routed)          0.398     7.170    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_NS_fsm1
    SLICE_X104Y67        LUT4 (Prop_lut4_I2_O)        0.124     7.294 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.558     8.852    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X100Y64        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     8.976 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.454     9.430    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/p_1_out[31]
    SLICE_X101Y65        LUT5 (Prop_lut5_I4_O)        0.124     9.554 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.790    10.345    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/D[31]
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      8.000     8.000 r  
    K19                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    12.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.457    13.046    
                         clock uncertainty           -0.035    13.011    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    12.649    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (myclk rise@8.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.867     5.110    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     9.316 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/PCOUT[0]
                         net (fo=1, routed)           0.002     9.318    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product_n_153
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      8.000     8.000 r  
    K19                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    12.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.494    13.083    
                         clock uncertainty           -0.035    13.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.648    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (myclk rise@8.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.867     5.110    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     9.316 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/PCOUT[10]
                         net (fo=1, routed)           0.002     9.318    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product_n_143
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      8.000     8.000 r  
    K19                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    12.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.494    13.083    
                         clock uncertainty           -0.035    13.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.648    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (myclk rise@8.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.867     5.110    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     9.316 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/PCOUT[11]
                         net (fo=1, routed)           0.002     9.318    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product_n_142
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      8.000     8.000 r  
    K19                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    12.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.494    13.083    
                         clock uncertainty           -0.035    13.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.648    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (myclk rise@8.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.867     5.110    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     9.316 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/PCOUT[12]
                         net (fo=1, routed)           0.002     9.318    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product_n_141
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      8.000     8.000 r  
    K19                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    12.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.494    13.083    
                         clock uncertainty           -0.035    13.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.648    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (myclk rise@8.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 12.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.867     5.110    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     9.316 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/PCOUT[13]
                         net (fo=1, routed)           0.002     9.318    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product_n_140
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      8.000     8.000 r  
    K19                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.688    12.590    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y27          DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
                         clock pessimism              0.494    13.083    
                         clock uncertainty           -0.035    13.048    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.648    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  2.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.628     1.495    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X106Y68        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[27]/Q
                         net (fo=2, routed)           0.063     1.699    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[27]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.045     1.744 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[27]_i_1/O
                         net (fo=1, routed)           0.000     1.744    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[27]_i_1_n_0
    SLICE_X107Y68        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.896     2.011    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X107Y68        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[27]/C
                         clock pessimism             -0.504     1.508    
    SLICE_X107Y68        FDRE (Hold_fdre_C_D)         0.092     1.600    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.043%)  route 0.109ns (36.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.631     1.498    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X106Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[7]/Q
                         net (fo=2, routed)           0.109     1.748    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[7]
    SLICE_X108Y63        LUT4 (Prop_lut4_I0_O)        0.045     1.793 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[7]_i_1/O
                         net (fo=1, routed)           0.000     1.793    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[7]_i_1_n_0
    SLICE_X108Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.900     2.015    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X108Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[7]/C
                         clock pessimism             -0.503     1.513    
    SLICE_X108Y63        FDRE (Hold_fdre_C_D)         0.121     1.634    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.043%)  route 0.109ns (36.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.631     1.498    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X106Y64        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[9]/Q
                         net (fo=2, routed)           0.109     1.748    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[9]
    SLICE_X108Y64        LUT4 (Prop_lut4_I0_O)        0.045     1.793 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[9]_i_1/O
                         net (fo=1, routed)           0.000     1.793    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[9]_i_1_n_0
    SLICE_X108Y64        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.900     2.015    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X108Y64        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[9]/C
                         clock pessimism             -0.503     1.513    
    SLICE_X108Y64        FDRE (Hold_fdre_C_D)         0.121     1.634    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.671%)  route 0.111ns (37.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.632     1.499    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X106Y62        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y62        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[0]/Q
                         net (fo=2, routed)           0.111     1.750    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[0]
    SLICE_X108Y62        LUT4 (Prop_lut4_I0_O)        0.045     1.795 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[0]_i_1_n_0
    SLICE_X108Y62        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.901     2.016    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X108Y62        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[0]/C
                         clock pessimism             -0.503     1.514    
    SLICE_X108Y62        FDRE (Hold_fdre_C_D)         0.121     1.635    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.630     1.497    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    SLICE_X107Y66        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg[8]/Q
                         net (fo=1, routed)           0.113     1.751    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__1[8]
    SLICE_X106Y66        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.898     2.013    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X106Y66        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[8]/C
                         clock pessimism             -0.504     1.510    
    SLICE_X106Y66        FDRE (Hold_fdre_C_D)         0.078     1.588    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.633     1.500    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    SLICE_X110Y62        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[1]/Q
                         net (fo=1, routed)           0.119     1.759    firConvolutionOperationChaining_IP/U0/p_tmp[1]
    SLICE_X108Y61        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.903     2.018    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X108Y61        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[1]/C
                         clock pessimism             -0.483     1.536    
    SLICE_X108Y61        FDRE (Hold_fdre_C_D)         0.059     1.595    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.316%)  route 0.112ns (37.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.628     1.495    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X106Y68        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[28]/Q
                         net (fo=2, routed)           0.112     1.748    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[28]
    SLICE_X108Y69        LUT4 (Prop_lut4_I0_O)        0.045     1.793 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[28]_i_1/O
                         net (fo=1, routed)           0.000     1.793    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[28]_i_1_n_0
    SLICE_X108Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.895     2.010    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X108Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[28]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X108Y69        FDRE (Hold_fdre_C_D)         0.120     1.628    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.838%)  route 0.115ns (38.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.631     1.498    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X106Y64        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[11]/Q
                         net (fo=2, routed)           0.115     1.753    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[11]
    SLICE_X108Y64        LUT4 (Prop_lut4_I0_O)        0.045     1.798 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[11]_i_1/O
                         net (fo=1, routed)           0.000     1.798    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[11]_i_1_n_0
    SLICE_X108Y64        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.900     2.015    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X108Y64        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[11]/C
                         clock pessimism             -0.503     1.513    
    SLICE_X108Y64        FDRE (Hold_fdre_C_D)         0.120     1.633    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.838%)  route 0.115ns (38.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.631     1.498    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X106Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[4]/Q
                         net (fo=2, routed)           0.115     1.753    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[4]
    SLICE_X108Y63        LUT4 (Prop_lut4_I0_O)        0.045     1.798 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[4]_i_1_n_0
    SLICE_X108Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.900     2.015    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X108Y63        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[4]/C
                         clock pessimism             -0.503     1.513    
    SLICE_X108Y63        FDRE (Hold_fdre_C_D)         0.120     1.633    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.628     1.495    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    SLICE_X111Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/p_tmp_reg[28]/Q
                         net (fo=1, routed)           0.097     1.732    firConvolutionOperationChaining_IP/U0/p_tmp[28]
    SLICE_X110Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.898     2.013    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X110Y69        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[28]/C
                         clock pessimism             -0.506     1.508    
    SLICE_X110Y69        FDRE (Hold_fdre_C_D)         0.057     1.565    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y27     firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/p_tmp_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X4Y26     firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X105Y66   firConvolutionOperationChaining_IP/U0/i_reg_106_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X105Y66   firConvolutionOperationChaining_IP/U0/i_reg_106_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X105Y66   firConvolutionOperationChaining_IP/U0/i_reg_106_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X105Y66   firConvolutionOperationChaining_IP/U0/i_reg_106_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X106Y69   firConvolutionOperationChaining_IP/U0/i_reg_106_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X109Y62   firConvolutionOperationChaining_IP/U0/accumulator_reg_93_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X109Y64   firConvolutionOperationChaining_IP/U0/accumulator_reg_93_reg[10]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X102Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X102Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X102Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X102Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X102Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X102Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X102Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X102Y66   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X100Y67   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X100Y67   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X102Y64   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X102Y64   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X102Y64   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_19_19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X102Y64   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X100Y65   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_20_20/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X100Y65   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_21_21/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X100Y65   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_22_22/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X100Y65   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_23_23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X100Y64   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X100Y64   firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_3_3/SP/CLK



