<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>DOSBox-X: src/cpu/core_dynrec/risc_armv4le-thumb-niw.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">DOSBox-X
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.8.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">src/cpu/core_dynrec/risc_armv4le-thumb-niw.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> *  Copyright (C) 2002-2020  The DOSBox Team</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> *  This program is free software; you can redistribute it and/or modify</span>
<a name="l00005"></a>00005 <span class="comment"> *  it under the terms of the GNU General Public License as published by</span>
<a name="l00006"></a>00006 <span class="comment"> *  the Free Software Foundation; either version 2 of the License, or</span>
<a name="l00007"></a>00007 <span class="comment"> *  (at your option) any later version.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> *  This program is distributed in the hope that it will be useful,</span>
<a name="l00010"></a>00010 <span class="comment"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00011"></a>00011 <span class="comment"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00012"></a>00012 <span class="comment"> *  GNU General Public License for more details.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> *  You should have received a copy of the GNU General Public License along</span>
<a name="l00015"></a>00015 <span class="comment"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00016"></a>00016 <span class="comment"> *  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.</span>
<a name="l00017"></a>00017 <span class="comment"> */</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 
<a name="l00021"></a>00021 <span class="comment">/* ARMv4 (little endian) backend by M-HT (thumb version with data pool) */</span>
<a name="l00022"></a>00022 
<a name="l00023"></a>00023 
<a name="l00024"></a>00024 <span class="comment">// temporary &quot;lo&quot; registers</span>
<a name="l00025"></a>00025 <span class="preprocessor">#define templo1 HOST_v3</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span><span class="preprocessor">#define templo2 HOST_v4</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span><span class="preprocessor">#define templo3 HOST_v2</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span>
<a name="l00029"></a>00029 <span class="comment">// register that holds function return values</span>
<a name="l00030"></a>00030 <span class="preprocessor">#define FC_RETOP HOST_a1</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span>
<a name="l00032"></a>00032 <span class="comment">// register used for address calculations,</span>
<a name="l00033"></a>00033 <span class="preprocessor">#define FC_ADDR HOST_v1                 // has to be saved across calls, see DRC_PROTECT_ADDR_REG</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span>
<a name="l00035"></a>00035 <span class="comment">// register that holds the first parameter</span>
<a name="l00036"></a>00036 <span class="preprocessor">#define FC_OP1 HOST_a1</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span>
<a name="l00038"></a>00038 <span class="comment">// register that holds the second parameter</span>
<a name="l00039"></a>00039 <span class="preprocessor">#define FC_OP2 HOST_a2</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span>
<a name="l00041"></a>00041 <span class="comment">// special register that holds the third parameter for _R3 calls (byte accessible)</span>
<a name="l00042"></a>00042 <span class="preprocessor">#define FC_OP3 HOST_a4</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span>
<a name="l00044"></a>00044 <span class="comment">// register that holds byte-accessible temporary values</span>
<a name="l00045"></a>00045 <span class="preprocessor">#define FC_TMP_BA1 HOST_a1</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">// register that holds byte-accessible temporary values</span>
<a name="l00048"></a>00048 <span class="preprocessor">#define FC_TMP_BA2 HOST_a2</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span>
<a name="l00050"></a>00050 <span class="comment">// temporary register for LEA</span>
<a name="l00051"></a>00051 <span class="preprocessor">#define TEMP_REG_DRC HOST_a4</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a>00053 <span class="comment">// used to hold the address of &quot;cpu_regs&quot; - preferably filled in function gen_run_code</span>
<a name="l00054"></a>00054 <span class="preprocessor">#define FC_REGS_ADDR HOST_v7</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="comment">// used to hold the address of &quot;Segs&quot; - preferably filled in function gen_run_code</span>
<a name="l00057"></a>00057 <span class="preprocessor">#define FC_SEGS_ADDR HOST_v8</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span>
<a name="l00059"></a>00059 <span class="comment">// used to hold the address of &quot;core_dynrec.readdata&quot; - filled in function gen_run_code</span>
<a name="l00060"></a>00060 <span class="preprocessor">#define readdata_addr HOST_v5</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span>
<a name="l00062"></a>00062 
<a name="l00063"></a>00063 <span class="comment">// instruction encodings</span>
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="comment">// move</span>
<a name="l00066"></a>00066 <span class="comment">// mov dst, #imm                @       0 &lt;= imm &lt;= 255</span>
<a name="l00067"></a>00067 <span class="preprocessor">#define MOV_IMM(dst, imm) (0x2000 + ((dst) &lt;&lt; 8) + (imm) )</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="comment">// mov dst, src</span>
<a name="l00069"></a>00069 <span class="preprocessor">#define MOV_REG(dst, src) ADD_IMM3(dst, src, 0)</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="comment">// mov dst, src</span>
<a name="l00071"></a>00071 <span class="preprocessor">#define MOV_LO_HI(dst, src) (0x4640 + (dst) + (((src) - HOST_r8) &lt;&lt; 3) )</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="comment">// mov dst, src</span>
<a name="l00073"></a>00073 <span class="preprocessor">#define MOV_HI_LO(dst, src) (0x4680 + ((dst) - HOST_r8) + ((src) &lt;&lt; 3) )</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 <span class="comment">// arithmetic</span>
<a name="l00076"></a>00076 <span class="comment">// add dst, src, #imm           @       0 &lt;= imm &lt;= 7</span>
<a name="l00077"></a>00077 <span class="preprocessor">#define ADD_IMM3(dst, src, imm) (0x1c00 + (dst) + ((src) &lt;&lt; 3) + ((imm) &lt;&lt; 6) )</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="comment">// add dst, #imm                @       0 &lt;= imm &lt;= 255</span>
<a name="l00079"></a>00079 <span class="preprocessor">#define ADD_IMM8(dst, imm) (0x3000 + ((dst) &lt;&lt; 8) + (imm) )</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="comment">// add dst, src1, src2</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define ADD_REG(dst, src1, src2) (0x1800 + (dst) + ((src1) &lt;&lt; 3) + ((src2) &lt;&lt; 6) )</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="comment">// add dst, pc, #imm            @       0 &lt;= imm &lt; 1024 &amp;       imm mod 4 = 0</span>
<a name="l00083"></a>00083 <span class="preprocessor">#define ADD_LO_PC_IMM(dst, imm) (0xa000 + ((dst) &lt;&lt; 8) + ((imm) &gt;&gt; 2) )</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="comment">// sub dst, src1, src2</span>
<a name="l00085"></a>00085 <span class="preprocessor">#define SUB_REG(dst, src1, src2) (0x1a00 + (dst) + ((src1) &lt;&lt; 3) + ((src2) &lt;&lt; 6) )</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="comment">// sub dst, src, #imm           @       0 &lt;= imm &lt;= 7</span>
<a name="l00087"></a>00087 <span class="preprocessor">#define SUB_IMM3(dst, src, imm) (0x1e00 + (dst) + ((src) &lt;&lt; 3) + ((imm) &lt;&lt; 6) )</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="comment">// sub dst, #imm                @       0 &lt;= imm &lt;= 255</span>
<a name="l00089"></a>00089 <span class="preprocessor">#define SUB_IMM8(dst, imm) (0x3800 + ((dst) &lt;&lt; 8) + (imm) )</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="comment">// neg dst, src</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define NEG(dst, src) (0x4240 + (dst) + ((src) &lt;&lt; 3) )</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="comment">// cmp dst, #imm                @       0 &lt;= imm &lt;= 255</span>
<a name="l00093"></a>00093 <span class="preprocessor">#define CMP_IMM(dst, imm) (0x2800 + ((dst) &lt;&lt; 8) + (imm) )</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="comment">// nop</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define NOP (0x46c0)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span>
<a name="l00097"></a>00097 <span class="comment">// logical</span>
<a name="l00098"></a>00098 <span class="comment">// and dst, src</span>
<a name="l00099"></a>00099 <span class="preprocessor">#define AND(dst, src) (0x4000 + (dst) + ((src) &lt;&lt; 3) )</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="comment">// bic dst, src</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define BIC(dst, src) (0x4380 + (dst) + ((src) &lt;&lt; 3) )</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="comment">// eor dst, src</span>
<a name="l00103"></a>00103 <span class="preprocessor">#define EOR(dst, src) (0x4040 + (dst) + ((src) &lt;&lt; 3) )</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="comment">// orr dst, src</span>
<a name="l00105"></a>00105 <span class="preprocessor">#define ORR(dst, src) (0x4300 + (dst) + ((src) &lt;&lt; 3) )</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="comment">// mvn dst, src</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define MVN(dst, src) (0x43c0 + (dst) + ((src) &lt;&lt; 3) )</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="comment">// shift/rotate</span>
<a name="l00110"></a>00110 <span class="comment">// lsl dst, src, #imm</span>
<a name="l00111"></a>00111 <span class="preprocessor">#define LSL_IMM(dst, src, imm) (0x0000 + (dst) + ((src) &lt;&lt; 3) + ((imm) &lt;&lt; 6) )</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="comment">// lsl dst, reg</span>
<a name="l00113"></a>00113 <span class="preprocessor">#define LSL_REG(dst, reg) (0x4080 + (dst) + ((reg) &lt;&lt; 3) )</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="comment">// lsr dst, src, #imm</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define LSR_IMM(dst, src, imm) (0x0800 + (dst) + ((src) &lt;&lt; 3) + ((imm) &lt;&lt; 6) )</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="comment">// lsr dst, reg</span>
<a name="l00117"></a>00117 <span class="preprocessor">#define LSR_REG(dst, reg) (0x40c0 + (dst) + ((reg) &lt;&lt; 3) )</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="comment">// asr dst, src, #imm</span>
<a name="l00119"></a>00119 <span class="preprocessor">#define ASR_IMM(dst, src, imm) (0x1000 + (dst) + ((src) &lt;&lt; 3) + ((imm) &lt;&lt; 6) )</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="comment">// asr dst, reg</span>
<a name="l00121"></a>00121 <span class="preprocessor">#define ASR_REG(dst, reg) (0x4100 + (dst) + ((reg) &lt;&lt; 3) )</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="comment">// ror dst, reg</span>
<a name="l00123"></a>00123 <span class="preprocessor">#define ROR_REG(dst, reg) (0x41c0 + (dst) + ((reg) &lt;&lt; 3) )</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00125"></a>00125 <span class="comment">// load</span>
<a name="l00126"></a>00126 <span class="comment">// ldr reg, [addr, #imm]                @       0 &lt;= imm &lt; 128  &amp;       imm mod 4 = 0</span>
<a name="l00127"></a>00127 <span class="preprocessor">#define LDR_IMM(reg, addr, imm) (0x6800 + (reg) + ((addr) &lt;&lt; 3) + ((imm) &lt;&lt; 4) )</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="comment">// ldrh reg, [addr, #imm]               @       0 &lt;= imm &lt; 64   &amp;       imm mod 2 = 0</span>
<a name="l00129"></a>00129 <span class="preprocessor">#define LDRH_IMM(reg, addr, imm) (0x8800 + (reg) + ((addr) &lt;&lt; 3) + ((imm) &lt;&lt; 5) )</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="comment">// ldrb reg, [addr, #imm]               @       0 &lt;= imm &lt; 32</span>
<a name="l00131"></a>00131 <span class="preprocessor">#define LDRB_IMM(reg, addr, imm) (0x7800 + (reg) + ((addr) &lt;&lt; 3) + ((imm) &lt;&lt; 6) )</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="comment">// ldr reg, [pc, #imm]          @       0 &lt;= imm &lt; 1024 &amp;       imm mod 4 = 0</span>
<a name="l00133"></a>00133 <span class="preprocessor">#define LDR_PC_IMM(reg, imm) (0x4800 + ((reg) &lt;&lt; 8) + ((imm) &gt;&gt; 2) )</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="comment">// ldr reg, [addr1, addr2]</span>
<a name="l00135"></a>00135 <span class="preprocessor">#define LDR_REG(reg, addr1, addr2) (0x5800 + (reg) + ((addr1) &lt;&lt; 3) + ((addr2) &lt;&lt; 6) )</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="comment">// store</span>
<a name="l00138"></a>00138 <span class="comment">// str reg, [addr, #imm]                @       0 &lt;= imm &lt; 128  &amp;       imm mod 4 = 0</span>
<a name="l00139"></a>00139 <span class="preprocessor">#define STR_IMM(reg, addr, imm) (0x6000 + (reg) + ((addr) &lt;&lt; 3) + ((imm) &lt;&lt; 4) )</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="comment">// strh reg, [addr, #imm]               @       0 &lt;= imm &lt; 64   &amp;       imm mod 2 = 0</span>
<a name="l00141"></a>00141 <span class="preprocessor">#define STRH_IMM(reg, addr, imm) (0x8000 + (reg) + ((addr) &lt;&lt; 3) + ((imm) &lt;&lt; 5) )</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="comment">// strb reg, [addr, #imm]               @       0 &lt;= imm &lt; 32</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define STRB_IMM(reg, addr, imm) (0x7000 + (reg) + ((addr) &lt;&lt; 3) + ((imm) &lt;&lt; 6) )</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>
<a name="l00145"></a>00145 <span class="comment">// branch</span>
<a name="l00146"></a>00146 <span class="comment">// beq pc+imm           @       0 &lt;= imm &lt; 256  &amp;       imm mod 2 = 0</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define BEQ_FWD(imm) (0xd000 + ((imm) &gt;&gt; 1) )</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="comment">// bne pc+imm           @       0 &lt;= imm &lt; 256  &amp;       imm mod 2 = 0</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define BNE_FWD(imm) (0xd100 + ((imm) &gt;&gt; 1) )</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="comment">// bgt pc+imm           @       0 &lt;= imm &lt; 256  &amp;       imm mod 2 = 0</span>
<a name="l00151"></a>00151 <span class="preprocessor">#define BGT_FWD(imm) (0xdc00 + ((imm) &gt;&gt; 1) )</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="comment">// b pc+imm             @       0 &lt;= imm &lt; 2048 &amp;       imm mod 2 = 0</span>
<a name="l00153"></a>00153 <span class="preprocessor">#define B_FWD(imm) (0xe000 + ((imm) &gt;&gt; 1) )</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="comment">// bx reg</span>
<a name="l00155"></a>00155 <span class="preprocessor">#define BX(reg) (0x4700 + ((reg) &lt;&lt; 3) )</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span>
<a name="l00157"></a>00157 
<a name="l00158"></a>00158 <span class="comment">// arm instructions</span>
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 <span class="comment">// arithmetic</span>
<a name="l00161"></a>00161 <span class="comment">// add dst, src, #(imm ror rimm)                @       0 &lt;= imm &lt;= 255 &amp;       rimm mod 2 = 0</span>
<a name="l00162"></a>00162 <span class="preprocessor">#define ARM_ADD_IMM(dst, src, imm, rimm) (0xe2800000 + ((dst) &lt;&lt; 12) + ((src) &lt;&lt; 16) + (imm) + ((rimm) &lt;&lt; 7) )</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>
<a name="l00164"></a>00164 <span class="comment">// load</span>
<a name="l00165"></a>00165 <span class="comment">// ldr reg, [addr, #imm]                @       0 &lt;= imm &lt; 4096</span>
<a name="l00166"></a>00166 <span class="preprocessor">#define ARM_LDR_IMM(reg, addr, imm) (0xe5900000 + ((reg) &lt;&lt; 12) + ((addr) &lt;&lt; 16) + (imm) )</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span>
<a name="l00168"></a>00168 <span class="comment">// store</span>
<a name="l00169"></a>00169 <span class="comment">// str reg, [addr, #-(imm)]!            @       0 &lt;= imm &lt; 4096</span>
<a name="l00170"></a>00170 <span class="preprocessor">#define ARM_STR_IMM_M_W(reg, addr, imm) (0xe5200000 + ((reg) &lt;&lt; 12) + ((addr) &lt;&lt; 16) + (imm) )</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>
<a name="l00172"></a>00172 <span class="comment">// branch</span>
<a name="l00173"></a>00173 <span class="comment">// bx reg</span>
<a name="l00174"></a>00174 <span class="preprocessor">#define ARM_BX(reg) (0xe12fff10 + (reg) )</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>
<a name="l00176"></a>00176 
<a name="l00177"></a>00177 <span class="comment">// data pool defines</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define CACHE_DATA_JUMP  (2)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define CACHE_DATA_ALIGN (32)</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define CACHE_DATA_MIN   (32)</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define CACHE_DATA_MAX   (288)</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span>
<a name="l00183"></a>00183 <span class="comment">// data pool variables</span>
<a name="l00184"></a>00184 <span class="keyword">static</span> Bit8u * cache_datapos = NULL;    <span class="comment">// position of data pool in the cache block</span>
<a name="l00185"></a>00185 <span class="keyword">static</span> Bit32u cache_datasize = 0;               <span class="comment">// total size of data pool</span>
<a name="l00186"></a>00186 <span class="keyword">static</span> Bit32u cache_dataindex = 0;              <span class="comment">// used size of data pool = index of free data item (in bytes) in data pool</span>
<a name="l00187"></a>00187 
<a name="l00188"></a>00188 
<a name="l00189"></a>00189 <span class="comment">// forwarded function</span>
<a name="l00190"></a>00190 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_create_branch_short(<span class="keywordtype">void</span> * func);
<a name="l00191"></a>00191 
<a name="l00192"></a>00192 <span class="comment">// function to check distance to data pool</span>
<a name="l00193"></a>00193 <span class="comment">// if too close, then generate jump after data pool</span>
<a name="l00194"></a>00194 <span class="keyword">static</span> <span class="keywordtype">void</span> cache_checkinstr(Bit32u size) {
<a name="l00195"></a>00195         <span class="keywordflow">if</span> (cache_datasize == 0) {
<a name="l00196"></a>00196                 <span class="keywordflow">if</span> (cache_datapos != NULL) {
<a name="l00197"></a>00197                         <span class="keywordflow">if</span> (cache.pos + size + CACHE_DATA_JUMP &gt;= cache_datapos) {
<a name="l00198"></a>00198                                 cache_datapos = NULL;
<a name="l00199"></a>00199                         }
<a name="l00200"></a>00200                 }
<a name="l00201"></a>00201                 <span class="keywordflow">return</span>;
<a name="l00202"></a>00202         }
<a name="l00203"></a>00203 
<a name="l00204"></a>00204         <span class="keywordflow">if</span> (cache.pos + size + CACHE_DATA_JUMP &lt;= cache_datapos) <span class="keywordflow">return</span>;
<a name="l00205"></a>00205 
<a name="l00206"></a>00206         {
<a name="l00207"></a>00207                 <span class="keyword">register</span> Bit8u * newcachepos;
<a name="l00208"></a>00208 
<a name="l00209"></a>00209                 newcachepos = cache_datapos + cache_datasize;
<a name="l00210"></a>00210                 gen_create_branch_short(newcachepos);
<a name="l00211"></a>00211                 cache.pos = newcachepos;
<a name="l00212"></a>00212         }
<a name="l00213"></a>00213 
<a name="l00214"></a>00214         <span class="keywordflow">if</span> (cache.pos + CACHE_DATA_MAX + CACHE_DATA_ALIGN &gt;= cache.block.active-&gt;cache.start + cache.block.active-&gt;cache.size &amp;&amp;
<a name="l00215"></a>00215                 cache.pos + CACHE_DATA_MIN + CACHE_DATA_ALIGN + (CACHE_DATA_ALIGN - CACHE_ALIGN) &lt; cache.block.active-&gt;cache.start + cache.block.active-&gt;cache.size)
<a name="l00216"></a>00216         {
<a name="l00217"></a>00217                 cache_datapos = (Bit8u *) (((Bitu)cache.block.active-&gt;cache.start + cache.block.active-&gt;cache.size - CACHE_DATA_ALIGN) &amp; ~(CACHE_DATA_ALIGN - 1));
<a name="l00218"></a>00218         } <span class="keywordflow">else</span> {
<a name="l00219"></a>00219                 <span class="keyword">register</span> Bit32u cachemodsize;
<a name="l00220"></a>00220 
<a name="l00221"></a>00221                 cachemodsize = (cache.pos - cache.block.active-&gt;cache.start) &amp; (CACHE_MAXSIZE - 1);
<a name="l00222"></a>00222 
<a name="l00223"></a>00223                 <span class="keywordflow">if</span> (cachemodsize + CACHE_DATA_MAX + CACHE_DATA_ALIGN &lt;= CACHE_MAXSIZE ||
<a name="l00224"></a>00224                         cachemodsize + CACHE_DATA_MIN + CACHE_DATA_ALIGN + (CACHE_DATA_ALIGN - CACHE_ALIGN) &gt; CACHE_MAXSIZE)
<a name="l00225"></a>00225                 {
<a name="l00226"></a>00226                         cache_datapos = (Bit8u *) (((Bitu)cache.pos + CACHE_DATA_MAX) &amp; ~(CACHE_DATA_ALIGN - 1));
<a name="l00227"></a>00227                 } <span class="keywordflow">else</span> {
<a name="l00228"></a>00228                         cache_datapos = (Bit8u *) (((Bitu)cache.pos + (CACHE_MAXSIZE - CACHE_DATA_ALIGN) - cachemodsize) &amp; ~(CACHE_DATA_ALIGN - 1));
<a name="l00229"></a>00229                 }
<a name="l00230"></a>00230         }
<a name="l00231"></a>00231 
<a name="l00232"></a>00232         cache_datasize = 0;
<a name="l00233"></a>00233         cache_dataindex = 0;
<a name="l00234"></a>00234 }
<a name="l00235"></a>00235 
<a name="l00236"></a>00236 <span class="comment">// function to reserve item in data pool</span>
<a name="l00237"></a>00237 <span class="comment">// returns address of item</span>
<a name="l00238"></a>00238 <span class="keyword">static</span> Bit8u * cache_reservedata(<span class="keywordtype">void</span>) {
<a name="l00239"></a>00239         <span class="comment">// if data pool not yet initialized, then initialize data pool</span>
<a name="l00240"></a>00240         <span class="keywordflow">if</span> (GCC_UNLIKELY(cache_datapos == NULL)) {
<a name="l00241"></a>00241                 <span class="keywordflow">if</span> (cache.pos + CACHE_DATA_MIN + CACHE_DATA_ALIGN &lt; cache.block.active-&gt;cache.start + CACHE_DATA_MAX) {
<a name="l00242"></a>00242                         cache_datapos = (Bit8u *) (((Bitu)cache.block.active-&gt;cache.start + CACHE_DATA_MAX) &amp; ~(CACHE_DATA_ALIGN - 1));
<a name="l00243"></a>00243                 }
<a name="l00244"></a>00244         }
<a name="l00245"></a>00245 
<a name="l00246"></a>00246         <span class="comment">// if data pool not yet used, then set data pool</span>
<a name="l00247"></a>00247         <span class="keywordflow">if</span> (cache_datasize == 0) {
<a name="l00248"></a>00248                 <span class="comment">// set data pool address is too close (or behind)  cache.pos then set new data pool size</span>
<a name="l00249"></a>00249                 <span class="keywordflow">if</span> (cache.pos + CACHE_DATA_MIN + CACHE_DATA_JUMP <span class="comment">/*+ CACHE_DATA_ALIGN*/</span> &gt; cache_datapos) {
<a name="l00250"></a>00250                         <span class="keywordflow">if</span> (cache.pos + CACHE_DATA_MAX + CACHE_DATA_ALIGN &gt;= cache.block.active-&gt;cache.start + cache.block.active-&gt;cache.size &amp;&amp;
<a name="l00251"></a>00251                                 cache.pos + CACHE_DATA_MIN + CACHE_DATA_ALIGN + (CACHE_DATA_ALIGN - CACHE_ALIGN) &lt; cache.block.active-&gt;cache.start + cache.block.active-&gt;cache.size)
<a name="l00252"></a>00252                         {
<a name="l00253"></a>00253                                 cache_datapos = (Bit8u *) (((Bitu)cache.block.active-&gt;cache.start + cache.block.active-&gt;cache.size - CACHE_DATA_ALIGN) &amp; ~(CACHE_DATA_ALIGN - 1));
<a name="l00254"></a>00254                         } <span class="keywordflow">else</span> {
<a name="l00255"></a>00255                                 <span class="keyword">register</span> Bit32u cachemodsize;
<a name="l00256"></a>00256 
<a name="l00257"></a>00257                                 cachemodsize = (cache.pos - cache.block.active-&gt;cache.start) &amp; (CACHE_MAXSIZE - 1);
<a name="l00258"></a>00258 
<a name="l00259"></a>00259                                 <span class="keywordflow">if</span> (cachemodsize + CACHE_DATA_MAX + CACHE_DATA_ALIGN &lt;= CACHE_MAXSIZE ||
<a name="l00260"></a>00260                                         cachemodsize + CACHE_DATA_MIN + CACHE_DATA_ALIGN + (CACHE_DATA_ALIGN - CACHE_ALIGN) &gt; CACHE_MAXSIZE)
<a name="l00261"></a>00261                                 {
<a name="l00262"></a>00262                                         cache_datapos = (Bit8u *) (((Bitu)cache.pos + CACHE_DATA_MAX) &amp; ~(CACHE_DATA_ALIGN - 1));
<a name="l00263"></a>00263                                 } <span class="keywordflow">else</span> {
<a name="l00264"></a>00264                                         cache_datapos = (Bit8u *) (((Bitu)cache.pos + (CACHE_MAXSIZE - CACHE_DATA_ALIGN) - cachemodsize) &amp; ~(CACHE_DATA_ALIGN - 1));
<a name="l00265"></a>00265                                 }
<a name="l00266"></a>00266                         }
<a name="l00267"></a>00267                 }
<a name="l00268"></a>00268                 <span class="comment">// set initial data pool size</span>
<a name="l00269"></a>00269                 cache_datasize = CACHE_DATA_ALIGN;
<a name="l00270"></a>00270         }
<a name="l00271"></a>00271 
<a name="l00272"></a>00272         <span class="comment">// if data pool is full, then enlarge data pool</span>
<a name="l00273"></a>00273         <span class="keywordflow">if</span> (cache_dataindex == cache_datasize) {
<a name="l00274"></a>00274                 cache_datasize += CACHE_DATA_ALIGN;
<a name="l00275"></a>00275         }
<a name="l00276"></a>00276 
<a name="l00277"></a>00277         cache_dataindex += 4;
<a name="l00278"></a>00278         <span class="keywordflow">return</span> (cache_datapos + (cache_dataindex - 4));
<a name="l00279"></a>00279 }
<a name="l00280"></a>00280 
<a name="l00281"></a>00281 <span class="keyword">static</span> <span class="keywordtype">void</span> cache_block_before_close(<span class="keywordtype">void</span>) {
<a name="l00282"></a>00282         <span class="comment">// if data pool in use, then resize cache block to include the data pool</span>
<a name="l00283"></a>00283         <span class="keywordflow">if</span> (cache_datasize != 0)
<a name="l00284"></a>00284         {
<a name="l00285"></a>00285                 cache.pos = cache_datapos + cache_dataindex;
<a name="l00286"></a>00286         }
<a name="l00287"></a>00287 
<a name="l00288"></a>00288         <span class="comment">// clear the values before next use</span>
<a name="l00289"></a>00289         cache_datapos = NULL;
<a name="l00290"></a>00290         cache_datasize = 0;
<a name="l00291"></a>00291         cache_dataindex = 0;
<a name="l00292"></a>00292 }
<a name="l00293"></a>00293 
<a name="l00294"></a>00294 
<a name="l00295"></a>00295 <span class="comment">// move a full register from reg_src to reg_dst</span>
<a name="l00296"></a>00296 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regs(HostReg reg_dst,HostReg reg_src) {
<a name="l00297"></a>00297         <span class="keywordflow">if</span>(reg_src == reg_dst) <span class="keywordflow">return</span>;
<a name="l00298"></a>00298         cache_checkinstr(2);
<a name="l00299"></a>00299         cache_addw( MOV_REG(reg_dst, reg_src) );      <span class="comment">// mov reg_dst, reg_src</span>
<a name="l00300"></a>00300 }
<a name="l00301"></a>00301 
<a name="l00302"></a>00302 <span class="comment">// helper function</span>
<a name="l00303"></a>00303 <span class="keyword">static</span> <span class="keywordtype">bool</span> val_single_shift(Bit32u value, Bit32u *val_shift) {
<a name="l00304"></a>00304         Bit32u shift;
<a name="l00305"></a>00305 
<a name="l00306"></a>00306         <span class="keywordflow">if</span> (GCC_UNLIKELY(value == 0)) {
<a name="l00307"></a>00307                 *val_shift = 0;
<a name="l00308"></a>00308                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00309"></a>00309         }
<a name="l00310"></a>00310 
<a name="l00311"></a>00311         shift = 0;
<a name="l00312"></a>00312         <span class="keywordflow">while</span> ((value &amp; 1) == 0) {
<a name="l00313"></a>00313                 value&gt;&gt;=1;
<a name="l00314"></a>00314                 shift+=1;
<a name="l00315"></a>00315         }
<a name="l00316"></a>00316 
<a name="l00317"></a>00317         <span class="keywordflow">if</span> ((value &gt;&gt; 8) != 0) <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00318"></a>00318 
<a name="l00319"></a>00319         *val_shift = shift;
<a name="l00320"></a>00320         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00321"></a>00321 }
<a name="l00322"></a>00322 
<a name="l00323"></a>00323 <span class="comment">// move a 32bit constant value into dest_reg</span>
<a name="l00324"></a>00324 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_dword_to_reg_imm(HostReg dest_reg,Bit32u imm) {
<a name="l00325"></a>00325         Bit32u scale;
<a name="l00326"></a>00326 
<a name="l00327"></a>00327         <span class="keywordflow">if</span> (imm &lt; 256) {
<a name="l00328"></a>00328                 cache_checkinstr(2);
<a name="l00329"></a>00329                 cache_addw( MOV_IMM(dest_reg, imm) );      <span class="comment">// mov dest_reg, #(imm)</span>
<a name="l00330"></a>00330         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((~imm) &lt; 256) {
<a name="l00331"></a>00331                 cache_checkinstr(4);
<a name="l00332"></a>00332                 cache_addw( MOV_IMM(dest_reg, ~imm) );      <span class="comment">// mov dest_reg, #(~imm)</span>
<a name="l00333"></a>00333                 cache_addw( MVN(dest_reg, dest_reg) );      <span class="comment">// mvn dest_reg, dest_reg</span>
<a name="l00334"></a>00334         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (val_single_shift(imm, &amp;scale)) {
<a name="l00335"></a>00335                 cache_checkinstr(4);
<a name="l00336"></a>00336                 cache_addw( MOV_IMM(dest_reg, imm &gt;&gt; scale) );      <span class="comment">// mov dest_reg, #(imm &gt;&gt; scale)</span>
<a name="l00337"></a>00337                 cache_addw( LSL_IMM(dest_reg, dest_reg, scale) );      <span class="comment">// lsl dest_reg, dest_reg, #scale</span>
<a name="l00338"></a>00338         } <span class="keywordflow">else</span> {
<a name="l00339"></a>00339                 Bit32u diff;
<a name="l00340"></a>00340 
<a name="l00341"></a>00341                 cache_checkinstr(4);
<a name="l00342"></a>00342 
<a name="l00343"></a>00343                 diff = imm - ((Bit32u)cache.pos+4);
<a name="l00344"></a>00344 
<a name="l00345"></a>00345                 <span class="keywordflow">if</span> ((diff &lt; 1024) &amp;&amp; ((imm &amp; 0x03) == 0)) {
<a name="l00346"></a>00346                         <span class="keywordflow">if</span> (((Bit32u)cache.pos &amp; 0x03) == 0) {
<a name="l00347"></a>00347                                 cache_addw( ADD_LO_PC_IMM(dest_reg, diff &gt;&gt; 2) );      <span class="comment">// add dest_reg, pc, #(diff &gt;&gt; 2)</span>
<a name="l00348"></a>00348                         } <span class="keywordflow">else</span> {
<a name="l00349"></a>00349                                 cache_addw( NOP );      <span class="comment">// nop</span>
<a name="l00350"></a>00350                                 cache_addw( ADD_LO_PC_IMM(dest_reg, (diff - 2) &gt;&gt; 2) );      <span class="comment">// add dest_reg, pc, #((diff - 2) &gt;&gt; 2)</span>
<a name="l00351"></a>00351                         }
<a name="l00352"></a>00352                 } <span class="keywordflow">else</span> {
<a name="l00353"></a>00353                         Bit8u *datapos;
<a name="l00354"></a>00354 
<a name="l00355"></a>00355                         datapos = cache_reservedata();
<a name="l00356"></a>00356                         *(Bit32u*)datapos=imm;
<a name="l00357"></a>00357 
<a name="l00358"></a>00358                         <span class="keywordflow">if</span> (((Bit32u)cache.pos &amp; 0x03) == 0) {
<a name="l00359"></a>00359                                 cache_addw( LDR_PC_IMM(dest_reg, datapos - (cache.pos + 4)) );      <span class="comment">// ldr dest_reg, [pc, datapos]</span>
<a name="l00360"></a>00360                         } <span class="keywordflow">else</span> {
<a name="l00361"></a>00361                                 cache_addw( LDR_PC_IMM(dest_reg, datapos - (cache.pos + 2)) );      <span class="comment">// ldr dest_reg, [pc, datapos]</span>
<a name="l00362"></a>00362                         }
<a name="l00363"></a>00363                 }
<a name="l00364"></a>00364         }
<a name="l00365"></a>00365 }
<a name="l00366"></a>00366 
<a name="l00367"></a>00367 <span class="comment">// helper function</span>
<a name="l00368"></a>00368 <span class="keyword">static</span> <span class="keywordtype">bool</span> gen_mov_memval_to_reg_helper(HostReg dest_reg, Bit32u data, Bitu size, HostReg addr_reg, Bit32u addr_data) {
<a name="l00369"></a>00369         <span class="keywordflow">switch</span> (size) {
<a name="l00370"></a>00370                 <span class="keywordflow">case</span> 4:
<a name="l00371"></a>00371 <span class="preprocessor">#if !defined(C_UNALIGNED_MEMORY)</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span>                        <span class="keywordflow">if</span> ((data &amp; 3) == 0)
<a name="l00373"></a>00373 <span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span>                        {
<a name="l00375"></a>00375                                 <span class="keywordflow">if</span> ((data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 128) &amp;&amp; (((data - addr_data) &amp; 3) == 0)) {
<a name="l00376"></a>00376                                         cache_checkinstr(4);
<a name="l00377"></a>00377                                         cache_addw( MOV_LO_HI(templo2, addr_reg) );      <span class="comment">// mov templo2, addr_reg</span>
<a name="l00378"></a>00378                                         cache_addw( LDR_IMM(dest_reg, templo2, data - addr_data) );      <span class="comment">// ldr dest_reg, [templo2, #(data - addr_data)]</span>
<a name="l00379"></a>00379                                         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00380"></a>00380                                 }
<a name="l00381"></a>00381                         }
<a name="l00382"></a>00382                         <span class="keywordflow">break</span>;
<a name="l00383"></a>00383                 <span class="keywordflow">case</span> 2:
<a name="l00384"></a>00384 <span class="preprocessor">#if !defined(C_UNALIGNED_MEMORY)</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span>                        <span class="keywordflow">if</span> ((data &amp; 1) == 0)
<a name="l00386"></a>00386 <span class="preprocessor">#endif</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span>                        {
<a name="l00388"></a>00388                                 <span class="keywordflow">if</span> ((data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 64) &amp;&amp; (((data - addr_data) &amp; 1) == 0)) {
<a name="l00389"></a>00389                                         cache_checkinstr(4);
<a name="l00390"></a>00390                                         cache_addw( MOV_LO_HI(templo2, addr_reg) );      <span class="comment">// mov templo2, addr_reg</span>
<a name="l00391"></a>00391                                         cache_addw( LDRH_IMM(dest_reg, templo2, data - addr_data) );      <span class="comment">// ldrh dest_reg, [templo2, #(data - addr_data)]</span>
<a name="l00392"></a>00392                                         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00393"></a>00393                                 }
<a name="l00394"></a>00394                         }
<a name="l00395"></a>00395                         <span class="keywordflow">break</span>;
<a name="l00396"></a>00396                 <span class="keywordflow">case</span> 1:
<a name="l00397"></a>00397                         <span class="keywordflow">if</span> ((data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 32)) {
<a name="l00398"></a>00398                                 cache_checkinstr(4);
<a name="l00399"></a>00399                                 cache_addw( MOV_LO_HI(templo2, addr_reg) );      <span class="comment">// mov templo2, addr_reg</span>
<a name="l00400"></a>00400                                 cache_addw( LDRB_IMM(dest_reg, templo2, data - addr_data) );      <span class="comment">// ldrb dest_reg, [templo2, #(data - addr_data)]</span>
<a name="l00401"></a>00401                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00402"></a>00402                         }
<a name="l00403"></a>00403                 <span class="keywordflow">default</span>:
<a name="l00404"></a>00404                         <span class="keywordflow">break</span>;
<a name="l00405"></a>00405         }
<a name="l00406"></a>00406         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00407"></a>00407 }
<a name="l00408"></a>00408 
<a name="l00409"></a>00409 <span class="comment">// helper function</span>
<a name="l00410"></a>00410 <span class="keyword">static</span> <span class="keywordtype">bool</span> gen_mov_memval_to_reg(HostReg dest_reg, <span class="keywordtype">void</span> *data, Bitu size) {
<a name="l00411"></a>00411         <span class="keywordflow">if</span> (gen_mov_memval_to_reg_helper(dest_reg, (Bit32u)data, size, FC_REGS_ADDR, (Bit32u)&amp;cpu_regs)) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00412"></a>00412         <span class="keywordflow">if</span> (gen_mov_memval_to_reg_helper(dest_reg, (Bit32u)data, size, readdata_addr, (Bit32u)&amp;core_dynrec.readdata)) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00413"></a>00413         <span class="keywordflow">if</span> (gen_mov_memval_to_reg_helper(dest_reg, (Bit32u)data, size, FC_SEGS_ADDR, (Bit32u)&amp;Segs)) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00414"></a>00414         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00415"></a>00415 }
<a name="l00416"></a>00416 
<a name="l00417"></a>00417 <span class="comment">// helper function for gen_mov_word_to_reg</span>
<a name="l00418"></a>00418 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_to_reg_helper(HostReg dest_reg,<span class="keywordtype">void</span>* data,<span class="keywordtype">bool</span> dword,HostReg data_reg) {
<a name="l00419"></a>00419         <span class="comment">// alignment....</span>
<a name="l00420"></a>00420         <span class="keywordflow">if</span> (dword) {
<a name="l00421"></a>00421 <span class="preprocessor">#if !defined(C_UNALIGNED_MEMORY)</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span>                <span class="keywordflow">if</span> ((Bit32u)data &amp; 3) {
<a name="l00423"></a>00423                         <span class="keywordflow">if</span> ( ((Bit32u)data &amp; 3) == 2 ) {
<a name="l00424"></a>00424                                 cache_checkinstr(8);
<a name="l00425"></a>00425                                 cache_addw( LDRH_IMM(dest_reg, data_reg, 0) );      <span class="comment">// ldrh dest_reg, [data_reg]</span>
<a name="l00426"></a>00426                                 cache_addw( LDRH_IMM(templo1, data_reg, 2) );      <span class="comment">// ldrh templo1, [data_reg, #2]</span>
<a name="l00427"></a>00427                                 cache_addw( LSL_IMM(templo1, templo1, 16) );      <span class="comment">// lsl templo1, templo1, #16</span>
<a name="l00428"></a>00428                                 cache_addw( ORR(dest_reg, templo1) );      <span class="comment">// orr dest_reg, templo1</span>
<a name="l00429"></a>00429                         } <span class="keywordflow">else</span> {
<a name="l00430"></a>00430                                 cache_checkinstr(16);
<a name="l00431"></a>00431                                 cache_addw( LDRB_IMM(dest_reg, data_reg, 0) );      <span class="comment">// ldrb dest_reg, [data_reg]</span>
<a name="l00432"></a>00432                                 cache_addw( ADD_IMM3(templo1, data_reg, 1) );      <span class="comment">// add templo1, data_reg, #1</span>
<a name="l00433"></a>00433                                 cache_addw( LDRH_IMM(templo1, templo1, 0) );      <span class="comment">// ldrh templo1, [templo1]</span>
<a name="l00434"></a>00434                                 cache_addw( LSL_IMM(templo1, templo1, 8) );      <span class="comment">// lsl templo1, templo1, #8</span>
<a name="l00435"></a>00435                                 cache_addw( ORR(dest_reg, templo1) );      <span class="comment">// orr dest_reg, templo1</span>
<a name="l00436"></a>00436                                 cache_addw( LDRB_IMM(templo1, data_reg, 3) );      <span class="comment">// ldrb templo1, [data_reg, #3]</span>
<a name="l00437"></a>00437                                 cache_addw( LSL_IMM(templo1, templo1, 24) );      <span class="comment">// lsl templo1, templo1, #24</span>
<a name="l00438"></a>00438                                 cache_addw( ORR(dest_reg, templo1) );      <span class="comment">// orr dest_reg, templo1</span>
<a name="l00439"></a>00439                         }
<a name="l00440"></a>00440                 } <span class="keywordflow">else</span>
<a name="l00441"></a>00441 <span class="preprocessor">#endif</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span>                {
<a name="l00443"></a>00443                         cache_checkinstr(2);
<a name="l00444"></a>00444                         cache_addw( LDR_IMM(dest_reg, data_reg, 0) );      <span class="comment">// ldr dest_reg, [data_reg]</span>
<a name="l00445"></a>00445                 }
<a name="l00446"></a>00446         } <span class="keywordflow">else</span> {
<a name="l00447"></a>00447 <span class="preprocessor">#if !defined(C_UNALIGNED_MEMORY)</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span>                <span class="keywordflow">if</span> ((Bit32u)data &amp; 1) {
<a name="l00449"></a>00449                         cache_checkinstr(8);
<a name="l00450"></a>00450                         cache_addw( LDRB_IMM(dest_reg, data_reg, 0) );      <span class="comment">// ldrb dest_reg, [data_reg]</span>
<a name="l00451"></a>00451                         cache_addw( LDRB_IMM(templo1, data_reg, 1) );      <span class="comment">// ldrb templo1, [data_reg, #1]</span>
<a name="l00452"></a>00452                         cache_addw( LSL_IMM(templo1, templo1, 8) );      <span class="comment">// lsl templo1, templo1, #8</span>
<a name="l00453"></a>00453                         cache_addw( ORR(dest_reg, templo1) );      <span class="comment">// orr dest_reg, templo1</span>
<a name="l00454"></a>00454                 } <span class="keywordflow">else</span>
<a name="l00455"></a>00455 <span class="preprocessor">#endif</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span>                {
<a name="l00457"></a>00457                         cache_checkinstr(2);
<a name="l00458"></a>00458                         cache_addw( LDRH_IMM(dest_reg, data_reg, 0) );      <span class="comment">// ldrh dest_reg, [data_reg]</span>
<a name="l00459"></a>00459                 }
<a name="l00460"></a>00460         }
<a name="l00461"></a>00461 }
<a name="l00462"></a>00462 
<a name="l00463"></a>00463 <span class="comment">// move a 32bit (dword==true) or 16bit (dword==false) value from memory into dest_reg</span>
<a name="l00464"></a>00464 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l00465"></a>00465 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_to_reg(HostReg dest_reg,<span class="keywordtype">void</span>* data,<span class="keywordtype">bool</span> dword) {
<a name="l00466"></a>00466         <span class="keywordflow">if</span> (!gen_mov_memval_to_reg(dest_reg, data, (dword)?4:2)) {
<a name="l00467"></a>00467                 gen_mov_dword_to_reg_imm(templo2, (Bit32u)data);
<a name="l00468"></a>00468                 gen_mov_word_to_reg_helper(dest_reg, data, dword, templo2);
<a name="l00469"></a>00469         }
<a name="l00470"></a>00470 }
<a name="l00471"></a>00471 
<a name="l00472"></a>00472 <span class="comment">// move a 16bit constant value into dest_reg</span>
<a name="l00473"></a>00473 <span class="comment">// the upper 16bit of the destination register may be destroyed</span>
<a name="l00474"></a>00474 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_word_to_reg_imm(HostReg dest_reg,Bit16u imm) {
<a name="l00475"></a>00475         gen_mov_dword_to_reg_imm(dest_reg, (Bit32u)imm);
<a name="l00476"></a>00476 }
<a name="l00477"></a>00477 
<a name="l00478"></a>00478 <span class="comment">// helper function</span>
<a name="l00479"></a>00479 <span class="keyword">static</span> <span class="keywordtype">bool</span> gen_mov_memval_from_reg_helper(HostReg src_reg, Bit32u data, Bitu size, HostReg addr_reg, Bit32u addr_data) {
<a name="l00480"></a>00480         <span class="keywordflow">switch</span> (size) {
<a name="l00481"></a>00481                 <span class="keywordflow">case</span> 4:
<a name="l00482"></a>00482 <span class="preprocessor">#if !defined(C_UNALIGNED_MEMORY)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span>                        <span class="keywordflow">if</span> ((data &amp; 3) == 0)
<a name="l00484"></a>00484 <span class="preprocessor">#endif</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span>                        {
<a name="l00486"></a>00486                                 <span class="keywordflow">if</span> ((data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 128) &amp;&amp; (((data - addr_data) &amp; 3) == 0)) {
<a name="l00487"></a>00487                                         cache_checkinstr(4);
<a name="l00488"></a>00488                                         cache_addw( MOV_LO_HI(templo2, addr_reg) );      <span class="comment">// mov templo2, addr_reg</span>
<a name="l00489"></a>00489                                         cache_addw( STR_IMM(src_reg, templo2, data - addr_data) );      <span class="comment">// str src_reg, [templo2, #(data - addr_data)]</span>
<a name="l00490"></a>00490                                         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00491"></a>00491                                 }
<a name="l00492"></a>00492                         }
<a name="l00493"></a>00493                         <span class="keywordflow">break</span>;
<a name="l00494"></a>00494                 <span class="keywordflow">case</span> 2:
<a name="l00495"></a>00495 <span class="preprocessor">#if !defined(C_UNALIGNED_MEMORY)</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span>                        <span class="keywordflow">if</span> ((data &amp; 1) == 0)
<a name="l00497"></a>00497 <span class="preprocessor">#endif</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span>                        {
<a name="l00499"></a>00499                                 <span class="keywordflow">if</span> ((data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 64) &amp;&amp; (((data - addr_data) &amp; 1) == 0)) {
<a name="l00500"></a>00500                                         cache_checkinstr(4);
<a name="l00501"></a>00501                                         cache_addw( MOV_LO_HI(templo2, addr_reg) );      <span class="comment">// mov templo2, addr_reg</span>
<a name="l00502"></a>00502                                         cache_addw( STRH_IMM(src_reg, templo2, data - addr_data) );      <span class="comment">// strh src_reg, [templo2, #(data - addr_data)]</span>
<a name="l00503"></a>00503                                         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00504"></a>00504                                 }
<a name="l00505"></a>00505                         }
<a name="l00506"></a>00506                         <span class="keywordflow">break</span>;
<a name="l00507"></a>00507                 <span class="keywordflow">case</span> 1:
<a name="l00508"></a>00508                         <span class="keywordflow">if</span> ((data &gt;= addr_data) &amp;&amp; (data &lt; addr_data + 32)) {
<a name="l00509"></a>00509                                 cache_checkinstr(4);
<a name="l00510"></a>00510                                 cache_addw( MOV_LO_HI(templo2, addr_reg) );      <span class="comment">// mov templo2, addr_reg</span>
<a name="l00511"></a>00511                                 cache_addw( STRB_IMM(src_reg, templo2, data - addr_data) );      <span class="comment">// strb src_reg, [templo2, #(data - addr_data)]</span>
<a name="l00512"></a>00512                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00513"></a>00513                         }
<a name="l00514"></a>00514                 <span class="keywordflow">default</span>:
<a name="l00515"></a>00515                         <span class="keywordflow">break</span>;
<a name="l00516"></a>00516         }
<a name="l00517"></a>00517         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00518"></a>00518 }
<a name="l00519"></a>00519 
<a name="l00520"></a>00520 <span class="comment">// helper function</span>
<a name="l00521"></a>00521 <span class="keyword">static</span> <span class="keywordtype">bool</span> gen_mov_memval_from_reg(HostReg src_reg, <span class="keywordtype">void</span> *dest, Bitu size) {
<a name="l00522"></a>00522         <span class="keywordflow">if</span> (gen_mov_memval_from_reg_helper(src_reg, (Bit32u)dest, size, FC_REGS_ADDR, (Bit32u)&amp;cpu_regs)) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00523"></a>00523         <span class="keywordflow">if</span> (gen_mov_memval_from_reg_helper(src_reg, (Bit32u)dest, size, readdata_addr, (Bit32u)&amp;core_dynrec.readdata)) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00524"></a>00524         <span class="keywordflow">if</span> (gen_mov_memval_from_reg_helper(src_reg, (Bit32u)dest, size, FC_SEGS_ADDR, (Bit32u)&amp;Segs)) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00525"></a>00525         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00526"></a>00526 }
<a name="l00527"></a>00527 
<a name="l00528"></a>00528 <span class="comment">// helper function for gen_mov_word_from_reg</span>
<a name="l00529"></a>00529 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_from_reg_helper(HostReg src_reg,<span class="keywordtype">void</span>* dest,<span class="keywordtype">bool</span> dword, HostReg data_reg) {
<a name="l00530"></a>00530         <span class="comment">// alignment....</span>
<a name="l00531"></a>00531         <span class="keywordflow">if</span> (dword) {
<a name="l00532"></a>00532 <span class="preprocessor">#if !defined(C_UNALIGNED_MEMORY)</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span>                <span class="keywordflow">if</span> ((Bit32u)dest &amp; 3) {
<a name="l00534"></a>00534                         <span class="keywordflow">if</span> ( ((Bit32u)dest &amp; 3) == 2 ) {
<a name="l00535"></a>00535                                 cache_checkinstr(8);
<a name="l00536"></a>00536                                 cache_addw( STRH_IMM(src_reg, data_reg, 0) );      <span class="comment">// strh src_reg, [data_reg]</span>
<a name="l00537"></a>00537                                 cache_addw( MOV_REG(templo1, src_reg) );      <span class="comment">// mov templo1, src_reg</span>
<a name="l00538"></a>00538                                 cache_addw( LSR_IMM(templo1, templo1, 16) );      <span class="comment">// lsr templo1, templo1, #16</span>
<a name="l00539"></a>00539                                 cache_addw( STRH_IMM(templo1, data_reg, 2) );      <span class="comment">// strh templo1, [data_reg, #2]</span>
<a name="l00540"></a>00540                         } <span class="keywordflow">else</span> {
<a name="l00541"></a>00541                                 cache_checkinstr(20);
<a name="l00542"></a>00542                                 cache_addw( STRB_IMM(src_reg, data_reg, 0) );      <span class="comment">// strb src_reg, [data_reg]</span>
<a name="l00543"></a>00543                                 cache_addw( MOV_REG(templo1, src_reg) );      <span class="comment">// mov templo1, src_reg</span>
<a name="l00544"></a>00544                                 cache_addw( LSR_IMM(templo1, templo1, 8) );      <span class="comment">// lsr templo1, templo1, #8</span>
<a name="l00545"></a>00545                                 cache_addw( STRB_IMM(templo1, data_reg, 1) );      <span class="comment">// strb templo1, [data_reg, #1]</span>
<a name="l00546"></a>00546                                 cache_addw( MOV_REG(templo1, src_reg) );      <span class="comment">// mov templo1, src_reg</span>
<a name="l00547"></a>00547                                 cache_addw( LSR_IMM(templo1, templo1, 16) );      <span class="comment">// lsr templo1, templo1, #16</span>
<a name="l00548"></a>00548                                 cache_addw( STRB_IMM(templo1, data_reg, 2) );      <span class="comment">// strb templo1, [data_reg, #2]</span>
<a name="l00549"></a>00549                                 cache_addw( MOV_REG(templo1, src_reg) );      <span class="comment">// mov templo1, src_reg</span>
<a name="l00550"></a>00550                                 cache_addw( LSR_IMM(templo1, templo1, 24) );      <span class="comment">// lsr templo1, templo1, #24</span>
<a name="l00551"></a>00551                                 cache_addw( STRB_IMM(templo1, data_reg, 3) );      <span class="comment">// strb templo1, [data_reg, #3]</span>
<a name="l00552"></a>00552                         }
<a name="l00553"></a>00553                 } <span class="keywordflow">else</span>
<a name="l00554"></a>00554 <span class="preprocessor">#endif</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span>                {
<a name="l00556"></a>00556                         cache_checkinstr(2);
<a name="l00557"></a>00557                         cache_addw( STR_IMM(src_reg, data_reg, 0) );      <span class="comment">// str src_reg, [data_reg]</span>
<a name="l00558"></a>00558                 }
<a name="l00559"></a>00559         } <span class="keywordflow">else</span> {
<a name="l00560"></a>00560 <span class="preprocessor">#if !defined(C_UNALIGNED_MEMORY)</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span>                <span class="keywordflow">if</span> ((Bit32u)dest &amp; 1) {
<a name="l00562"></a>00562                         cache_checkinstr(8);
<a name="l00563"></a>00563                         cache_addw( STRB_IMM(src_reg, data_reg, 0) );      <span class="comment">// strb src_reg, [data_reg]</span>
<a name="l00564"></a>00564                         cache_addw( MOV_REG(templo1, src_reg) );      <span class="comment">// mov templo1, src_reg</span>
<a name="l00565"></a>00565                         cache_addw( LSR_IMM(templo1, templo1, 8) );      <span class="comment">// lsr templo1, templo1, #8</span>
<a name="l00566"></a>00566                         cache_addw( STRB_IMM(templo1, data_reg, 1) );      <span class="comment">// strb templo1, [data_reg, #1]</span>
<a name="l00567"></a>00567                 } <span class="keywordflow">else</span>
<a name="l00568"></a>00568 <span class="preprocessor">#endif</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span>                {
<a name="l00570"></a>00570                         cache_checkinstr(2);
<a name="l00571"></a>00571                         cache_addw( STRH_IMM(src_reg, data_reg, 0) );      <span class="comment">// strh src_reg, [data_reg]</span>
<a name="l00572"></a>00572                 }
<a name="l00573"></a>00573         }
<a name="l00574"></a>00574 }
<a name="l00575"></a>00575 
<a name="l00576"></a>00576 <span class="comment">// move 32bit (dword==true) or 16bit (dword==false) of a register into memory</span>
<a name="l00577"></a>00577 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_word_from_reg(HostReg src_reg,<span class="keywordtype">void</span>* dest,<span class="keywordtype">bool</span> dword) {
<a name="l00578"></a>00578         <span class="keywordflow">if</span> (!gen_mov_memval_from_reg(src_reg, dest, (dword)?4:2)) {
<a name="l00579"></a>00579                 gen_mov_dword_to_reg_imm(templo2, (Bit32u)dest);
<a name="l00580"></a>00580                 gen_mov_word_from_reg_helper(src_reg, dest, dword, templo2);
<a name="l00581"></a>00581         }
<a name="l00582"></a>00582 }
<a name="l00583"></a>00583 
<a name="l00584"></a>00584 <span class="comment">// move an 8bit value from memory into dest_reg</span>
<a name="l00585"></a>00585 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00586"></a>00586 <span class="comment">// this function does not use FC_OP1/FC_OP2 as dest_reg as these</span>
<a name="l00587"></a>00587 <span class="comment">// registers might not be directly byte-accessible on some architectures</span>
<a name="l00588"></a>00588 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_to_reg_low(HostReg dest_reg,<span class="keywordtype">void</span>* data) {
<a name="l00589"></a>00589         <span class="keywordflow">if</span> (!gen_mov_memval_to_reg(dest_reg, data, 1)) {
<a name="l00590"></a>00590                 gen_mov_dword_to_reg_imm(templo1, (Bit32u)data);
<a name="l00591"></a>00591                 cache_checkinstr(2);
<a name="l00592"></a>00592                 cache_addw( LDRB_IMM(dest_reg, templo1, 0) );      <span class="comment">// ldrb dest_reg, [templo1]</span>
<a name="l00593"></a>00593         }
<a name="l00594"></a>00594 }
<a name="l00595"></a>00595 
<a name="l00596"></a>00596 <span class="comment">// move an 8bit value from memory into dest_reg</span>
<a name="l00597"></a>00597 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00598"></a>00598 <span class="comment">// this function can use FC_OP1/FC_OP2 as dest_reg which are</span>
<a name="l00599"></a>00599 <span class="comment">// not directly byte-accessible on some architectures</span>
<a name="l00600"></a>00600 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_byte_to_reg_low_canuseword(HostReg dest_reg,<span class="keywordtype">void</span>* data) {
<a name="l00601"></a>00601         gen_mov_byte_to_reg_low(dest_reg, data);
<a name="l00602"></a>00602 }
<a name="l00603"></a>00603 
<a name="l00604"></a>00604 <span class="comment">// move an 8bit constant value into dest_reg</span>
<a name="l00605"></a>00605 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00606"></a>00606 <span class="comment">// this function does not use FC_OP1/FC_OP2 as dest_reg as these</span>
<a name="l00607"></a>00607 <span class="comment">// registers might not be directly byte-accessible on some architectures</span>
<a name="l00608"></a>00608 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_to_reg_low_imm(HostReg dest_reg,Bit8u imm) {
<a name="l00609"></a>00609         cache_checkinstr(2);
<a name="l00610"></a>00610         cache_addw( MOV_IMM(dest_reg, imm) );      <span class="comment">// mov dest_reg, #(imm)</span>
<a name="l00611"></a>00611 }
<a name="l00612"></a>00612 
<a name="l00613"></a>00613 <span class="comment">// move an 8bit constant value into dest_reg</span>
<a name="l00614"></a>00614 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l00615"></a>00615 <span class="comment">// this function can use FC_OP1/FC_OP2 as dest_reg which are</span>
<a name="l00616"></a>00616 <span class="comment">// not directly byte-accessible on some architectures</span>
<a name="l00617"></a>00617 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_byte_to_reg_low_imm_canuseword(HostReg dest_reg,Bit8u imm) {
<a name="l00618"></a>00618         gen_mov_byte_to_reg_low_imm(dest_reg, imm);
<a name="l00619"></a>00619 }
<a name="l00620"></a>00620 
<a name="l00621"></a>00621 <span class="comment">// move the lowest 8bit of a register into memory</span>
<a name="l00622"></a>00622 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_byte_from_reg_low(HostReg src_reg,<span class="keywordtype">void</span>* dest) {
<a name="l00623"></a>00623         <span class="keywordflow">if</span> (!gen_mov_memval_from_reg(src_reg, dest, 1)) {
<a name="l00624"></a>00624                 gen_mov_dword_to_reg_imm(templo1, (Bit32u)dest);
<a name="l00625"></a>00625                 cache_checkinstr(2);
<a name="l00626"></a>00626                 cache_addw( STRB_IMM(src_reg, templo1, 0) );      <span class="comment">// strb src_reg, [templo1]</span>
<a name="l00627"></a>00627         }
<a name="l00628"></a>00628 }
<a name="l00629"></a>00629 
<a name="l00630"></a>00630 
<a name="l00631"></a>00631 
<a name="l00632"></a>00632 <span class="comment">// convert an 8bit word to a 32bit dword</span>
<a name="l00633"></a>00633 <span class="comment">// the register is zero-extended (sign==false) or sign-extended (sign==true)</span>
<a name="l00634"></a>00634 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_extend_byte(<span class="keywordtype">bool</span> sign,HostReg reg) {
<a name="l00635"></a>00635         cache_checkinstr(4);
<a name="l00636"></a>00636         cache_addw( LSL_IMM(reg, reg, 24) );      <span class="comment">// lsl reg, reg, #24</span>
<a name="l00637"></a>00637 
<a name="l00638"></a>00638         <span class="keywordflow">if</span> (sign) {
<a name="l00639"></a>00639                 cache_addw( ASR_IMM(reg, reg, 24) );      <span class="comment">// asr reg, reg, #24</span>
<a name="l00640"></a>00640         } <span class="keywordflow">else</span> {
<a name="l00641"></a>00641                 cache_addw( LSR_IMM(reg, reg, 24) );      <span class="comment">// lsr reg, reg, #24</span>
<a name="l00642"></a>00642         }
<a name="l00643"></a>00643 }
<a name="l00644"></a>00644 
<a name="l00645"></a>00645 <span class="comment">// convert a 16bit word to a 32bit dword</span>
<a name="l00646"></a>00646 <span class="comment">// the register is zero-extended (sign==false) or sign-extended (sign==true)</span>
<a name="l00647"></a>00647 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_extend_word(<span class="keywordtype">bool</span> sign,HostReg reg) {
<a name="l00648"></a>00648         cache_checkinstr(4);
<a name="l00649"></a>00649         cache_addw( LSL_IMM(reg, reg, 16) );      <span class="comment">// lsl reg, reg, #16</span>
<a name="l00650"></a>00650 
<a name="l00651"></a>00651         <span class="keywordflow">if</span> (sign) {
<a name="l00652"></a>00652                 cache_addw( ASR_IMM(reg, reg, 16) );      <span class="comment">// asr reg, reg, #16</span>
<a name="l00653"></a>00653         } <span class="keywordflow">else</span> {
<a name="l00654"></a>00654                 cache_addw( LSR_IMM(reg, reg, 16) );      <span class="comment">// lsr reg, reg, #16</span>
<a name="l00655"></a>00655         }
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 
<a name="l00658"></a>00658 <span class="comment">// add a 32bit value from memory to a full register</span>
<a name="l00659"></a>00659 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add(HostReg reg,<span class="keywordtype">void</span>* op) {
<a name="l00660"></a>00660         gen_mov_word_to_reg(templo3, op, 1);
<a name="l00661"></a>00661         cache_checkinstr(2);
<a name="l00662"></a>00662         cache_addw( ADD_REG(reg, reg, templo3) );      <span class="comment">// add reg, reg, templo3</span>
<a name="l00663"></a>00663 }
<a name="l00664"></a>00664 
<a name="l00665"></a>00665 <span class="comment">// add a 32bit constant value to a full register</span>
<a name="l00666"></a>00666 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_imm(HostReg reg,Bit32u imm) {
<a name="l00667"></a>00667         Bit32u imm2, scale;
<a name="l00668"></a>00668 
<a name="l00669"></a>00669         <span class="keywordflow">if</span>(!imm) <span class="keywordflow">return</span>;
<a name="l00670"></a>00670 
<a name="l00671"></a>00671         imm2 = (Bit32u) (-((Bit32s)imm));
<a name="l00672"></a>00672 
<a name="l00673"></a>00673         <span class="keywordflow">if</span> (imm &lt;= 255) {
<a name="l00674"></a>00674                 cache_checkinstr(2);
<a name="l00675"></a>00675                 cache_addw( ADD_IMM8(reg, imm) );      <span class="comment">// add reg, #imm</span>
<a name="l00676"></a>00676         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (imm2 &lt;= 255) {
<a name="l00677"></a>00677                 cache_checkinstr(2);
<a name="l00678"></a>00678                 cache_addw( SUB_IMM8(reg, imm2) );      <span class="comment">// sub reg, #(-imm)</span>
<a name="l00679"></a>00679         } <span class="keywordflow">else</span> {
<a name="l00680"></a>00680                 <span class="keywordflow">if</span> (val_single_shift(imm2, &amp;scale)) {
<a name="l00681"></a>00681                         cache_checkinstr((scale)?6:4);
<a name="l00682"></a>00682                         cache_addw( MOV_IMM(templo1, imm2 &gt;&gt; scale) );      <span class="comment">// mov templo1, #(~imm &gt;&gt; scale)</span>
<a name="l00683"></a>00683                         <span class="keywordflow">if</span> (scale) {
<a name="l00684"></a>00684                                 cache_addw( LSL_IMM(templo1, templo1, scale) );      <span class="comment">// lsl templo1, templo1, #scale</span>
<a name="l00685"></a>00685                         }
<a name="l00686"></a>00686                         cache_addw( SUB_REG(reg, reg, templo1) );      <span class="comment">// sub reg, reg, templo1</span>
<a name="l00687"></a>00687                 } <span class="keywordflow">else</span> {
<a name="l00688"></a>00688                         gen_mov_dword_to_reg_imm(templo1, imm);
<a name="l00689"></a>00689                         cache_checkinstr(2);
<a name="l00690"></a>00690                         cache_addw( ADD_REG(reg, reg, templo1) );      <span class="comment">// add reg, reg, templo1</span>
<a name="l00691"></a>00691                 }
<a name="l00692"></a>00692         }
<a name="l00693"></a>00693 }
<a name="l00694"></a>00694 
<a name="l00695"></a>00695 <span class="comment">// and a 32bit constant value with a full register</span>
<a name="l00696"></a>00696 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_and_imm(HostReg reg,Bit32u imm) {
<a name="l00697"></a>00697         Bit32u imm2, scale;
<a name="l00698"></a>00698 
<a name="l00699"></a>00699         imm2 = ~imm;
<a name="l00700"></a>00700         <span class="keywordflow">if</span>(!imm2) <span class="keywordflow">return</span>;
<a name="l00701"></a>00701 
<a name="l00702"></a>00702         <span class="keywordflow">if</span> (!imm) {
<a name="l00703"></a>00703                 cache_checkinstr(2);
<a name="l00704"></a>00704                 cache_addw( MOV_IMM(reg, 0) );      <span class="comment">// mov reg, #0</span>
<a name="l00705"></a>00705         } <span class="keywordflow">else</span> {
<a name="l00706"></a>00706                 <span class="keywordflow">if</span> (val_single_shift(imm2, &amp;scale)) {
<a name="l00707"></a>00707                         cache_checkinstr((scale)?6:4);
<a name="l00708"></a>00708                         cache_addw( MOV_IMM(templo1, imm2 &gt;&gt; scale) );      <span class="comment">// mov templo1, #(~imm &gt;&gt; scale)</span>
<a name="l00709"></a>00709                         <span class="keywordflow">if</span> (scale) {
<a name="l00710"></a>00710                                 cache_addw( LSL_IMM(templo1, templo1, scale) );      <span class="comment">// lsl templo1, templo1, #scale</span>
<a name="l00711"></a>00711                         }
<a name="l00712"></a>00712                         cache_addw( BIC(reg, templo1) );      <span class="comment">// bic reg, templo1</span>
<a name="l00713"></a>00713                 } <span class="keywordflow">else</span> {
<a name="l00714"></a>00714                         gen_mov_dword_to_reg_imm(templo1, imm);
<a name="l00715"></a>00715                         cache_checkinstr(2);
<a name="l00716"></a>00716                         cache_addw( AND(reg, templo1) );      <span class="comment">// and reg, templo1</span>
<a name="l00717"></a>00717                 }
<a name="l00718"></a>00718         }
<a name="l00719"></a>00719 }
<a name="l00720"></a>00720 
<a name="l00721"></a>00721 
<a name="l00722"></a>00722 <span class="comment">// move a 32bit constant value into memory</span>
<a name="l00723"></a>00723 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_direct_dword(<span class="keywordtype">void</span>* dest,Bit32u imm) {
<a name="l00724"></a>00724         gen_mov_dword_to_reg_imm(templo3, imm);
<a name="l00725"></a>00725         gen_mov_word_from_reg(templo3, dest, 1);
<a name="l00726"></a>00726 }
<a name="l00727"></a>00727 
<a name="l00728"></a>00728 <span class="comment">// move an address into memory</span>
<a name="l00729"></a>00729 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_direct_ptr(<span class="keywordtype">void</span>* dest,DRC_PTR_SIZE_IM imm) {
<a name="l00730"></a>00730         gen_mov_direct_dword(dest,(Bit32u)imm);
<a name="l00731"></a>00731 }
<a name="l00732"></a>00732 
<a name="l00733"></a>00733 <span class="comment">// add a 32bit (dword==true) or 16bit (dword==false) constant value to a memory value</span>
<a name="l00734"></a>00734 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_direct_word(<span class="keywordtype">void</span>* dest,Bit32u imm,<span class="keywordtype">bool</span> dword) {
<a name="l00735"></a>00735         <span class="keywordflow">if</span> (!dword) imm &amp;= 0xffff;
<a name="l00736"></a>00736         <span class="keywordflow">if</span>(!imm) <span class="keywordflow">return</span>;
<a name="l00737"></a>00737 
<a name="l00738"></a>00738         <span class="keywordflow">if</span> (!gen_mov_memval_to_reg(templo3, dest, (dword)?4:2)) {
<a name="l00739"></a>00739                 gen_mov_dword_to_reg_imm(templo2, (Bit32u)dest);
<a name="l00740"></a>00740                 gen_mov_word_to_reg_helper(templo3, dest, dword, templo2);
<a name="l00741"></a>00741         }
<a name="l00742"></a>00742         gen_add_imm(templo3, imm);
<a name="l00743"></a>00743         <span class="keywordflow">if</span> (!gen_mov_memval_from_reg(templo3, dest, (dword)?4:2)) {
<a name="l00744"></a>00744                 gen_mov_word_from_reg_helper(templo3, dest, dword, templo2);
<a name="l00745"></a>00745         }
<a name="l00746"></a>00746 }
<a name="l00747"></a>00747 
<a name="l00748"></a>00748 <span class="comment">// add an 8bit constant value to a dword memory value</span>
<a name="l00749"></a>00749 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_direct_byte(<span class="keywordtype">void</span>* dest,Bit8s imm) {
<a name="l00750"></a>00750         gen_add_direct_word(dest, (Bit32s)imm, 1);
<a name="l00751"></a>00751 }
<a name="l00752"></a>00752 
<a name="l00753"></a>00753 <span class="comment">// subtract a 32bit (dword==true) or 16bit (dword==false) constant value from a memory value</span>
<a name="l00754"></a>00754 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_sub_direct_word(<span class="keywordtype">void</span>* dest,Bit32u imm,<span class="keywordtype">bool</span> dword) {
<a name="l00755"></a>00755         Bit32u imm2, scale;
<a name="l00756"></a>00756 
<a name="l00757"></a>00757         <span class="keywordflow">if</span> (!dword) imm &amp;= 0xffff;
<a name="l00758"></a>00758         <span class="keywordflow">if</span>(!imm) <span class="keywordflow">return</span>;
<a name="l00759"></a>00759 
<a name="l00760"></a>00760         <span class="keywordflow">if</span> (!gen_mov_memval_to_reg(templo3, dest, (dword)?4:2)) {
<a name="l00761"></a>00761                 gen_mov_dword_to_reg_imm(templo2, (Bit32u)dest);
<a name="l00762"></a>00762                 gen_mov_word_to_reg_helper(templo3, dest, dword, templo2);
<a name="l00763"></a>00763         }
<a name="l00764"></a>00764 
<a name="l00765"></a>00765         imm2 = (Bit32u) (-((Bit32s)imm));
<a name="l00766"></a>00766 
<a name="l00767"></a>00767         <span class="keywordflow">if</span> (imm &lt;= 255) {
<a name="l00768"></a>00768                 cache_checkinstr(2);
<a name="l00769"></a>00769                 cache_addw( SUB_IMM8(templo3, imm) );      <span class="comment">// sub templo3, #imm</span>
<a name="l00770"></a>00770         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (imm2 &lt;= 255) {
<a name="l00771"></a>00771                 cache_checkinstr(2);
<a name="l00772"></a>00772                 cache_addw( ADD_IMM8(templo3, imm2) );      <span class="comment">// add templo3, #(-imm)</span>
<a name="l00773"></a>00773         } <span class="keywordflow">else</span> {
<a name="l00774"></a>00774                 <span class="keywordflow">if</span> (val_single_shift(imm2, &amp;scale)) {
<a name="l00775"></a>00775                         cache_checkinstr((scale)?6:4);
<a name="l00776"></a>00776                         cache_addw( MOV_IMM(templo1, imm2 &gt;&gt; scale) );      <span class="comment">// mov templo1, #(~imm &gt;&gt; scale)</span>
<a name="l00777"></a>00777                         <span class="keywordflow">if</span> (scale) {
<a name="l00778"></a>00778                                 cache_addw( LSL_IMM(templo1, templo1, scale) );      <span class="comment">// lsl templo1, templo1, #scale</span>
<a name="l00779"></a>00779                         }
<a name="l00780"></a>00780                         cache_addw( ADD_REG(templo3, templo3, templo1) );      <span class="comment">// add templo3, templo3, templo1</span>
<a name="l00781"></a>00781                 } <span class="keywordflow">else</span> {
<a name="l00782"></a>00782                         gen_mov_dword_to_reg_imm(templo1, imm);
<a name="l00783"></a>00783                         cache_checkinstr(2);
<a name="l00784"></a>00784                         cache_addw( SUB_REG(templo3, templo3, templo1) );      <span class="comment">// sub templo3, templo3, templo1</span>
<a name="l00785"></a>00785                 }
<a name="l00786"></a>00786         }
<a name="l00787"></a>00787 
<a name="l00788"></a>00788         <span class="keywordflow">if</span> (!gen_mov_memval_from_reg(templo3, dest, (dword)?4:2)) {
<a name="l00789"></a>00789                 gen_mov_word_from_reg_helper(templo3, dest, dword, templo2);
<a name="l00790"></a>00790         }
<a name="l00791"></a>00791 }
<a name="l00792"></a>00792 
<a name="l00793"></a>00793 <span class="comment">// subtract an 8bit constant value from a dword memory value</span>
<a name="l00794"></a>00794 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_sub_direct_byte(<span class="keywordtype">void</span>* dest,Bit8s imm) {
<a name="l00795"></a>00795         gen_sub_direct_word(dest, (Bit32s)imm, 1);
<a name="l00796"></a>00796 }
<a name="l00797"></a>00797 
<a name="l00798"></a>00798 <span class="comment">// effective address calculation, destination is dest_reg</span>
<a name="l00799"></a>00799 <span class="comment">// scale_reg is scaled by scale (scale_reg*(2^scale)) and</span>
<a name="l00800"></a>00800 <span class="comment">// added to dest_reg, then the immediate value is added</span>
<a name="l00801"></a>00801 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> gen_lea(HostReg dest_reg,HostReg scale_reg,Bitu scale,Bits imm) {
<a name="l00802"></a>00802         <span class="keywordflow">if</span> (scale) {
<a name="l00803"></a>00803                 cache_checkinstr(4);
<a name="l00804"></a>00804                 cache_addw( LSL_IMM(templo1, scale_reg, scale) );      <span class="comment">// lsl templo1, scale_reg, #(scale)</span>
<a name="l00805"></a>00805                 cache_addw( ADD_REG(dest_reg, dest_reg, templo1) );      <span class="comment">// add dest_reg, dest_reg, templo1</span>
<a name="l00806"></a>00806         } <span class="keywordflow">else</span> {
<a name="l00807"></a>00807                 cache_checkinstr(2);
<a name="l00808"></a>00808                 cache_addw( ADD_REG(dest_reg, dest_reg, scale_reg) );      <span class="comment">// add dest_reg, dest_reg, scale_reg</span>
<a name="l00809"></a>00809         }
<a name="l00810"></a>00810         gen_add_imm(dest_reg, imm);
<a name="l00811"></a>00811 }
<a name="l00812"></a>00812 
<a name="l00813"></a>00813 <span class="comment">// effective address calculation, destination is dest_reg</span>
<a name="l00814"></a>00814 <span class="comment">// dest_reg is scaled by scale (dest_reg*(2^scale)),</span>
<a name="l00815"></a>00815 <span class="comment">// then the immediate value is added</span>
<a name="l00816"></a>00816 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> gen_lea(HostReg dest_reg,Bitu scale,Bits imm) {
<a name="l00817"></a>00817         <span class="keywordflow">if</span> (scale) {
<a name="l00818"></a>00818                 cache_checkinstr(2);
<a name="l00819"></a>00819                 cache_addw( LSL_IMM(dest_reg, dest_reg, scale) );      <span class="comment">// lsl dest_reg, dest_reg, #(scale)</span>
<a name="l00820"></a>00820         }
<a name="l00821"></a>00821         gen_add_imm(dest_reg, imm);
<a name="l00822"></a>00822 }
<a name="l00823"></a>00823 
<a name="l00824"></a>00824 <span class="comment">// helper function for gen_call_function_raw and gen_call_function_setup</span>
<a name="l00825"></a>00825 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keywordtype">void</span> gen_call_function_helper(<span class="keyword">const</span> T func) {
<a name="l00826"></a>00826     Bit8u *datapos;
<a name="l00827"></a>00827 
<a name="l00828"></a>00828     datapos = cache_reservedata();
<a name="l00829"></a>00829     *(Bit32u*)datapos=(Bit32u)func;
<a name="l00830"></a>00830 
<a name="l00831"></a>00831     <span class="keywordflow">if</span> (((Bit32u)cache.pos &amp; 0x03) == 0) {
<a name="l00832"></a>00832         cache_addw( LDR_PC_IMM(templo1, datapos - (cache.pos + 4)) );      <span class="comment">// ldr templo1, [pc, datapos]</span>
<a name="l00833"></a>00833         cache_addw( ADD_LO_PC_IMM(templo2, 4) );      <span class="comment">// adr templo2, after_call (add templo2, pc, #4)</span>
<a name="l00834"></a>00834         cache_addw( MOV_HI_LO(HOST_lr, templo2) );      <span class="comment">// mov lr, templo2</span>
<a name="l00835"></a>00835         cache_addw( BX(templo1) );      <span class="comment">// bx templo1     --- switch to arm state</span>
<a name="l00836"></a>00836     } <span class="keywordflow">else</span> {
<a name="l00837"></a>00837         cache_addw( LDR_PC_IMM(templo1, datapos - (cache.pos + 2)) );      <span class="comment">// ldr templo1, [pc, datapos]</span>
<a name="l00838"></a>00838         cache_addw( ADD_LO_PC_IMM(templo2, 4) );      <span class="comment">// adr templo2, after_call (add templo2, pc, #4)</span>
<a name="l00839"></a>00839         cache_addw( MOV_HI_LO(HOST_lr, templo2) );      <span class="comment">// mov lr, templo2</span>
<a name="l00840"></a>00840         cache_addw( BX(templo1) );      <span class="comment">// bx templo1     --- switch to arm state</span>
<a name="l00841"></a>00841         cache_addw( NOP );      <span class="comment">// nop</span>
<a name="l00842"></a>00842     }
<a name="l00843"></a>00843     <span class="comment">// after_call:</span>
<a name="l00844"></a>00844 
<a name="l00845"></a>00845     <span class="comment">// switch from arm to thumb state</span>
<a name="l00846"></a>00846     cache_addd(0xe2800000 + (templo1 &lt;&lt; 12) + (HOST_pc &lt;&lt; 16) + (1));      <span class="comment">// add templo1, pc, #1</span>
<a name="l00847"></a>00847     cache_addd(0xe12fff10 + (templo1));      <span class="comment">// bx templo1</span>
<a name="l00848"></a>00848 
<a name="l00849"></a>00849     <span class="comment">// thumb state from now on</span>
<a name="l00850"></a>00850 }
<a name="l00851"></a>00851 
<a name="l00852"></a>00852 <span class="comment">// generate a call to a parameterless function</span>
<a name="l00853"></a>00853 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_call_function_raw(<span class="keyword">const</span> T func) {
<a name="l00854"></a>00854     cache_checkinstr(18);
<a name="l00855"></a>00855     gen_call_function_helper(func);
<a name="l00856"></a>00856 }
<a name="l00857"></a>00857 
<a name="l00858"></a>00858 <span class="comment">// generate a call to a function with paramcount parameters</span>
<a name="l00859"></a>00859 <span class="comment">// note: the parameters are loaded in the architecture specific way</span>
<a name="l00860"></a>00860 <span class="comment">// using the gen_load_param_ functions below</span>
<a name="l00861"></a>00861 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> Bit32u INLINE gen_call_function_setup(<span class="keyword">const</span> T func,Bitu paramcount,<span class="keywordtype">bool</span> fastcall=<span class="keyword">false</span>) {
<a name="l00862"></a>00862         cache_checkinstr(18);
<a name="l00863"></a>00863         Bit32u proc_addr = (Bit32u)cache.pos;
<a name="l00864"></a>00864         gen_call_function_helper(func);
<a name="l00865"></a>00865         <span class="keywordflow">return</span> proc_addr;
<a name="l00866"></a>00866         <span class="comment">// if proc_addr is on word  boundary ((proc_addr &amp; 0x03) == 0)</span>
<a name="l00867"></a>00867         <span class="comment">//   then length of generated code is 16 bytes</span>
<a name="l00868"></a>00868         <span class="comment">//   otherwise length of generated code is 18 bytes</span>
<a name="l00869"></a>00869 }
<a name="l00870"></a>00870 
<a name="l00871"></a>00871 <span class="preprocessor">#if (1)</span>
<a name="l00872"></a>00872 <span class="preprocessor"></span><span class="comment">// max of 4 parameters in a1-a4</span>
<a name="l00873"></a>00873 
<a name="l00874"></a>00874 <span class="comment">// load an immediate value as param&#39;th function parameter</span>
<a name="l00875"></a>00875 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_imm(Bitu imm,Bitu param) {
<a name="l00876"></a>00876         gen_mov_dword_to_reg_imm(param, imm);
<a name="l00877"></a>00877 }
<a name="l00878"></a>00878 
<a name="l00879"></a>00879 <span class="comment">// load an address as param&#39;th function parameter</span>
<a name="l00880"></a>00880 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_addr(Bitu addr,Bitu param) {
<a name="l00881"></a>00881         gen_mov_dword_to_reg_imm(param, addr);
<a name="l00882"></a>00882 }
<a name="l00883"></a>00883 
<a name="l00884"></a>00884 <span class="comment">// load a host-register as param&#39;th function parameter</span>
<a name="l00885"></a>00885 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_reg(Bitu reg,Bitu param) {
<a name="l00886"></a>00886         gen_mov_regs(param, reg);
<a name="l00887"></a>00887 }
<a name="l00888"></a>00888 
<a name="l00889"></a>00889 <span class="comment">// load a value from memory as param&#39;th function parameter</span>
<a name="l00890"></a>00890 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_load_param_mem(Bitu mem,Bitu param) {
<a name="l00891"></a>00891         gen_mov_word_to_reg(param, (<span class="keywordtype">void</span> *)mem, 1);
<a name="l00892"></a>00892 }
<a name="l00893"></a>00893 <span class="preprocessor">#else</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span>        other arm abis
<a name="l00895"></a>00895 <span class="preprocessor">#endif</span>
<a name="l00896"></a>00896 <span class="preprocessor"></span>
<a name="l00897"></a>00897 <span class="comment">// jump to an address pointed at by ptr, offset is in imm</span>
<a name="l00898"></a>00898 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_jmp_ptr(<span class="keywordtype">void</span> * ptr,Bits imm=0) {
<a name="l00899"></a>00899         gen_mov_word_to_reg(templo3, ptr, 1);
<a name="l00900"></a>00900 
<a name="l00901"></a>00901 <span class="preprocessor">#if !defined(C_UNALIGNED_MEMORY)</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="comment">// (*ptr) should be word aligned</span>
<a name="l00903"></a>00903         <span class="keywordflow">if</span> ((imm &amp; 0x03) == 0) {
<a name="l00904"></a>00904 <span class="preprocessor">#endif</span>
<a name="l00905"></a>00905 <span class="preprocessor"></span>                <span class="keywordflow">if</span> ((imm &gt;= 0) &amp;&amp; (imm &lt; 128) &amp;&amp; ((imm &amp; 3) == 0)) {
<a name="l00906"></a>00906                         cache_checkinstr(6);
<a name="l00907"></a>00907                         cache_addw( LDR_IMM(templo2, templo3, imm) );      <span class="comment">// ldr templo2, [templo3, #imm]</span>
<a name="l00908"></a>00908                 } <span class="keywordflow">else</span> {
<a name="l00909"></a>00909                         gen_mov_dword_to_reg_imm(templo2, imm);
<a name="l00910"></a>00910                         cache_checkinstr(6);
<a name="l00911"></a>00911                         cache_addw( LDR_REG(templo2, templo3, templo2) );      <span class="comment">// ldr templo2, [templo3, templo2]</span>
<a name="l00912"></a>00912                 }
<a name="l00913"></a>00913 <span class="preprocessor">#if !defined(C_UNALIGNED_MEMORY)</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span>        } <span class="keywordflow">else</span> {
<a name="l00915"></a>00915                 gen_add_imm(templo3, imm);
<a name="l00916"></a>00916 
<a name="l00917"></a>00917                 cache_checkinstr(24);
<a name="l00918"></a>00918                 cache_addw( LDRB_IMM(templo2, templo3, 0) );      <span class="comment">// ldrb templo2, [templo3]</span>
<a name="l00919"></a>00919                 cache_addw( LDRB_IMM(templo1, templo3, 1) );      <span class="comment">// ldrb templo1, [templo3, #1]</span>
<a name="l00920"></a>00920                 cache_addw( LSL_IMM(templo1, templo1, 8) );      <span class="comment">// lsl templo1, templo1, #8</span>
<a name="l00921"></a>00921                 cache_addw( ORR(templo2, templo1) );      <span class="comment">// orr templo2, templo1</span>
<a name="l00922"></a>00922                 cache_addw( LDRB_IMM(templo1, templo3, 2) );      <span class="comment">// ldrb templo1, [templo3, #2]</span>
<a name="l00923"></a>00923                 cache_addw( LSL_IMM(templo1, templo1, 16) );      <span class="comment">// lsl templo1, templo1, #16</span>
<a name="l00924"></a>00924                 cache_addw( ORR(templo2, templo1) );      <span class="comment">// orr templo2, templo1</span>
<a name="l00925"></a>00925                 cache_addw( LDRB_IMM(templo1, templo3, 3) );      <span class="comment">// ldrb templo1, [templo3, #3]</span>
<a name="l00926"></a>00926                 cache_addw( LSL_IMM(templo1, templo1, 24) );      <span class="comment">// lsl templo1, templo1, #24</span>
<a name="l00927"></a>00927                 cache_addw( ORR(templo2, templo1) );      <span class="comment">// orr templo2, templo1</span>
<a name="l00928"></a>00928         }
<a name="l00929"></a>00929 <span class="preprocessor">#endif</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span>
<a name="l00931"></a>00931         <span class="comment">// increase jmp address to keep thumb state</span>
<a name="l00932"></a>00932         cache_addw( ADD_IMM3(templo2, templo2, 1) );      <span class="comment">// add templo2, templo2, #1</span>
<a name="l00933"></a>00933 
<a name="l00934"></a>00934         cache_addw( BX(templo2) );      <span class="comment">// bx templo2</span>
<a name="l00935"></a>00935 }
<a name="l00936"></a>00936 
<a name="l00937"></a>00937 <span class="comment">// short conditional jump (+-127 bytes) if register is zero</span>
<a name="l00938"></a>00938 <span class="comment">// the destination is set by gen_fill_branch() later</span>
<a name="l00939"></a>00939 <span class="keyword">static</span> Bit32u gen_create_branch_on_zero(HostReg reg,<span class="keywordtype">bool</span> dword) {
<a name="l00940"></a>00940         cache_checkinstr(4);
<a name="l00941"></a>00941         <span class="keywordflow">if</span> (dword) {
<a name="l00942"></a>00942                 cache_addw( CMP_IMM(reg, 0) );      <span class="comment">// cmp reg, #0</span>
<a name="l00943"></a>00943         } <span class="keywordflow">else</span> {
<a name="l00944"></a>00944                 cache_addw( LSL_IMM(templo1, reg, 16) );      <span class="comment">// lsl templo1, reg, #16</span>
<a name="l00945"></a>00945         }
<a name="l00946"></a>00946         cache_addw( BEQ_FWD(0) );      <span class="comment">// beq j</span>
<a name="l00947"></a>00947         <span class="keywordflow">return</span> ((Bit32u)cache.pos-2);
<a name="l00948"></a>00948 }
<a name="l00949"></a>00949 
<a name="l00950"></a>00950 <span class="comment">// short conditional jump (+-127 bytes) if register is nonzero</span>
<a name="l00951"></a>00951 <span class="comment">// the destination is set by gen_fill_branch() later</span>
<a name="l00952"></a>00952 <span class="keyword">static</span> Bit32u gen_create_branch_on_nonzero(HostReg reg,<span class="keywordtype">bool</span> dword) {
<a name="l00953"></a>00953         cache_checkinstr(4);
<a name="l00954"></a>00954         <span class="keywordflow">if</span> (dword) {
<a name="l00955"></a>00955                 cache_addw( CMP_IMM(reg, 0) );      <span class="comment">// cmp reg, #0</span>
<a name="l00956"></a>00956         } <span class="keywordflow">else</span> {
<a name="l00957"></a>00957                 cache_addw( LSL_IMM(templo1, reg, 16) );      <span class="comment">// lsl templo1, reg, #16</span>
<a name="l00958"></a>00958         }
<a name="l00959"></a>00959         cache_addw( BNE_FWD(0) );      <span class="comment">// bne j</span>
<a name="l00960"></a>00960         <span class="keywordflow">return</span> ((Bit32u)cache.pos-2);
<a name="l00961"></a>00961 }
<a name="l00962"></a>00962 
<a name="l00963"></a>00963 <span class="comment">// calculate relative offset and fill it into the location pointed to by data</span>
<a name="l00964"></a>00964 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_fill_branch(DRC_PTR_SIZE_IM data) {
<a name="l00965"></a>00965 <span class="preprocessor">#if C_DEBUG</span>
<a name="l00966"></a>00966 <span class="preprocessor"></span>        Bits len=(Bit32u)cache.pos-(data+4);
<a name="l00967"></a>00967         <span class="keywordflow">if</span> (len&lt;0) len=-len;
<a name="l00968"></a>00968         <span class="keywordflow">if</span> (len&gt;252) LOG_MSG(<span class="stringliteral">&quot;Big jump %d&quot;</span>,len);
<a name="l00969"></a>00969 <span class="preprocessor">#endif</span>
<a name="l00970"></a>00970 <span class="preprocessor"></span>        *(Bit8u*)data=(Bit8u)( ((Bit32u)cache.pos-(data+4)) &gt;&gt; 1 );
<a name="l00971"></a>00971 }
<a name="l00972"></a>00972 
<a name="l00973"></a>00973 
<a name="l00974"></a>00974 <span class="comment">// conditional jump if register is nonzero</span>
<a name="l00975"></a>00975 <span class="comment">// for isdword==true the 32bit of the register are tested</span>
<a name="l00976"></a>00976 <span class="comment">// for isdword==false the lowest 8bit of the register are tested</span>
<a name="l00977"></a>00977 <span class="keyword">static</span> Bit32u gen_create_branch_long_nonzero(HostReg reg,<span class="keywordtype">bool</span> isdword) {
<a name="l00978"></a>00978         Bit8u *datapos;
<a name="l00979"></a>00979 
<a name="l00980"></a>00980         cache_checkinstr(8);
<a name="l00981"></a>00981         datapos = cache_reservedata();
<a name="l00982"></a>00982 
<a name="l00983"></a>00983         <span class="keywordflow">if</span> (isdword) {
<a name="l00984"></a>00984                 cache_addw( CMP_IMM(reg, 0) );      <span class="comment">// cmp reg, #0</span>
<a name="l00985"></a>00985         } <span class="keywordflow">else</span> {
<a name="l00986"></a>00986                 cache_addw( LSL_IMM(templo2, reg, 24) );      <span class="comment">// lsl templo2, reg, #24</span>
<a name="l00987"></a>00987         }
<a name="l00988"></a>00988         cache_addw( BEQ_FWD(2) );      <span class="comment">// beq nobranch (pc+2)</span>
<a name="l00989"></a>00989         <span class="keywordflow">if</span> (((Bit32u)cache.pos &amp; 0x03) == 0) {
<a name="l00990"></a>00990                 cache_addw( LDR_PC_IMM(templo1, datapos - (cache.pos + 4)) );      <span class="comment">// ldr templo1, [pc, datapos]</span>
<a name="l00991"></a>00991         } <span class="keywordflow">else</span> {
<a name="l00992"></a>00992                 cache_addw( LDR_PC_IMM(templo1, datapos - (cache.pos + 2)) );      <span class="comment">// ldr templo1, [pc, datapos]</span>
<a name="l00993"></a>00993         }
<a name="l00994"></a>00994         cache_addw( BX(templo1) );      <span class="comment">// bx templo1</span>
<a name="l00995"></a>00995         <span class="comment">// nobranch:</span>
<a name="l00996"></a>00996         <span class="keywordflow">return</span> ((Bit32u)datapos);
<a name="l00997"></a>00997 }
<a name="l00998"></a>00998 
<a name="l00999"></a>00999 <span class="comment">// compare 32bit-register against zero and jump if value less/equal than zero</span>
<a name="l01000"></a>01000 <span class="keyword">static</span> Bit32u gen_create_branch_long_leqzero(HostReg reg) {
<a name="l01001"></a>01001         Bit8u *datapos;
<a name="l01002"></a>01002 
<a name="l01003"></a>01003         cache_checkinstr(8);
<a name="l01004"></a>01004         datapos = cache_reservedata();
<a name="l01005"></a>01005 
<a name="l01006"></a>01006         cache_addw( CMP_IMM(reg, 0) );      <span class="comment">// cmp reg, #0</span>
<a name="l01007"></a>01007         cache_addw( BGT_FWD(2) );      <span class="comment">// bgt nobranch (pc+2)</span>
<a name="l01008"></a>01008         <span class="keywordflow">if</span> (((Bit32u)cache.pos &amp; 0x03) == 0) {
<a name="l01009"></a>01009                 cache_addw( LDR_PC_IMM(templo1, datapos - (cache.pos + 4)) );      <span class="comment">// ldr templo1, [pc, datapos]</span>
<a name="l01010"></a>01010         } <span class="keywordflow">else</span> {
<a name="l01011"></a>01011                 cache_addw( LDR_PC_IMM(templo1, datapos - (cache.pos + 2)) );      <span class="comment">// ldr templo1, [pc, datapos]</span>
<a name="l01012"></a>01012         }
<a name="l01013"></a>01013         cache_addw( BX(templo1) );      <span class="comment">// bx templo1</span>
<a name="l01014"></a>01014         <span class="comment">// nobranch:</span>
<a name="l01015"></a>01015         <span class="keywordflow">return</span> ((Bit32u)datapos);
<a name="l01016"></a>01016 }
<a name="l01017"></a>01017 
<a name="l01018"></a>01018 <span class="comment">// calculate long relative offset and fill it into the location pointed to by data</span>
<a name="l01019"></a>01019 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_fill_branch_long(Bit32u data) {
<a name="l01020"></a>01020         <span class="comment">// this is an absolute branch</span>
<a name="l01021"></a>01021         *(Bit32u*)data=((Bit32u)cache.pos) + 1; <span class="comment">// add 1 to keep processor in thumb state</span>
<a name="l01022"></a>01022 }
<a name="l01023"></a>01023 
<a name="l01024"></a>01024 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_run_code(<span class="keywordtype">void</span>) {
<a name="l01025"></a>01025         Bit8u *pos1, *pos2, *pos3;
<a name="l01026"></a>01026 
<a name="l01027"></a>01027 <span class="preprocessor">#if (__ARM_EABI__)</span>
<a name="l01028"></a>01028 <span class="preprocessor"></span>        <span class="comment">// 8-byte stack alignment</span>
<a name="l01029"></a>01029         cache_addd(0xe92d4ff0);                 <span class="comment">// stmfd sp!, {v1-v8,lr}</span>
<a name="l01030"></a>01030 <span class="preprocessor">#else</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span>        cache_addd(0xe92d4df0);                 <span class="comment">// stmfd sp!, {v1-v5,v7,v8,lr}</span>
<a name="l01032"></a>01032 <span class="preprocessor">#endif</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span>
<a name="l01034"></a>01034         cache_addd( ARM_ADD_IMM(HOST_r0, HOST_r0, 1, 0) );      <span class="comment">// add r0, r0, #1</span>
<a name="l01035"></a>01035 
<a name="l01036"></a>01036         pos1 = cache.pos;
<a name="l01037"></a>01037         cache_addd( 0 );
<a name="l01038"></a>01038         pos2 = cache.pos;
<a name="l01039"></a>01039         cache_addd( 0 );
<a name="l01040"></a>01040         pos3 = cache.pos;
<a name="l01041"></a>01041         cache_addd( 0 );
<a name="l01042"></a>01042 
<a name="l01043"></a>01043         cache_addd( ARM_ADD_IMM(HOST_lr, HOST_pc, 4, 0) );                      <span class="comment">// add lr, pc, #4</span>
<a name="l01044"></a>01044         cache_addd( ARM_STR_IMM_M_W(HOST_lr, HOST_sp, 4) );      <span class="comment">// str lr, [sp, #-4]!</span>
<a name="l01045"></a>01045         cache_addd( ARM_BX(HOST_r0) );                  <span class="comment">// bx r0</span>
<a name="l01046"></a>01046 
<a name="l01047"></a>01047 <span class="preprocessor">#if (__ARM_EABI__)</span>
<a name="l01048"></a>01048 <span class="preprocessor"></span>        cache_addd(0xe8bd4ff0);                 <span class="comment">// ldmfd sp!, {v1-v8,lr}</span>
<a name="l01049"></a>01049 <span class="preprocessor">#else</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span>        cache_addd(0xe8bd4df0);                 <span class="comment">// ldmfd sp!, {v1-v5,v7,v8,lr}</span>
<a name="l01051"></a>01051 <span class="preprocessor">#endif</span>
<a name="l01052"></a>01052 <span class="preprocessor"></span>        cache_addd( ARM_BX(HOST_lr) );                  <span class="comment">// bx lr</span>
<a name="l01053"></a>01053 
<a name="l01054"></a>01054         <span class="comment">// align cache.pos to 32 bytes</span>
<a name="l01055"></a>01055         <span class="keywordflow">if</span> ((((Bitu)cache.pos) &amp; 0x1f) != 0) {
<a name="l01056"></a>01056                 cache.pos = cache.pos + (32 - (((Bitu)cache.pos) &amp; 0x1f));
<a name="l01057"></a>01057         }
<a name="l01058"></a>01058 
<a name="l01059"></a>01059         *(Bit32u*)pos1 = ARM_LDR_IMM(FC_SEGS_ADDR, HOST_pc, cache.pos - (pos1 + 8));      <span class="comment">// ldr FC_SEGS_ADDR, [pc, #(&amp;Segs)]</span>
<a name="l01060"></a>01060         cache_addd((Bit32u)&amp;Segs);      <span class="comment">// address of &quot;Segs&quot;</span>
<a name="l01061"></a>01061 
<a name="l01062"></a>01062         *(Bit32u*)pos2 = ARM_LDR_IMM(FC_REGS_ADDR, HOST_pc, cache.pos - (pos2 + 8));      <span class="comment">// ldr FC_REGS_ADDR, [pc, #(&amp;cpu_regs)]</span>
<a name="l01063"></a>01063         cache_addd((Bit32u)&amp;cpu_regs);  <span class="comment">// address of &quot;cpu_regs&quot;</span>
<a name="l01064"></a>01064 
<a name="l01065"></a>01065         *(Bit32u*)pos3 = ARM_LDR_IMM(readdata_addr, HOST_pc, cache.pos - (pos3 + 8));      <span class="comment">// ldr readdata_addr, [pc, #(&amp;core_dynrec.readdata)]</span>
<a name="l01066"></a>01066         cache_addd((Bit32u)&amp;core_dynrec.readdata);  <span class="comment">// address of &quot;core_dynrec.readdata&quot;</span>
<a name="l01067"></a>01067 
<a name="l01068"></a>01068         <span class="comment">// align cache.pos to 32 bytes</span>
<a name="l01069"></a>01069         <span class="keywordflow">if</span> ((((Bitu)cache.pos) &amp; 0x1f) != 0) {
<a name="l01070"></a>01070                 cache.pos = cache.pos + (32 - (((Bitu)cache.pos) &amp; 0x1f));
<a name="l01071"></a>01071         }
<a name="l01072"></a>01072 }
<a name="l01073"></a>01073 
<a name="l01074"></a>01074 <span class="comment">// return from a function</span>
<a name="l01075"></a>01075 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_return_function(<span class="keywordtype">void</span>) {
<a name="l01076"></a>01076         cache_checkinstr(4);
<a name="l01077"></a>01077         cache_addw(0xbc08);      <span class="comment">// pop {r3}</span>
<a name="l01078"></a>01078         cache_addw( BX(HOST_r3) );      <span class="comment">// bx r3</span>
<a name="l01079"></a>01079 }
<a name="l01080"></a>01080 
<a name="l01081"></a>01081 
<a name="l01082"></a>01082 <span class="comment">// short unconditional jump (over data pool)</span>
<a name="l01083"></a>01083 <span class="comment">// must emit at most CACHE_DATA_JUMP bytes</span>
<a name="l01084"></a>01084 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_create_branch_short(<span class="keywordtype">void</span> * func) {
<a name="l01085"></a>01085         cache_addw( B_FWD((Bit32u)func - ((Bit32u)cache.pos + 4)) );      <span class="comment">// b func</span>
<a name="l01086"></a>01086 }
<a name="l01087"></a>01087 
<a name="l01088"></a>01088 
<a name="l01089"></a>01089 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span>
<a name="l01091"></a>01091 <span class="comment">// called when a call to a function can be replaced by a</span>
<a name="l01092"></a>01092 <span class="comment">// call to a simpler function</span>
<a name="l01093"></a>01093 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_fill_function_ptr(Bit8u * pos,<span class="keywordtype">void</span>* fct_ptr,Bitu flags_type) {
<a name="l01094"></a>01094         <span class="keywordflow">if</span> ((*(Bit16u*)pos &amp; 0xf000) == 0xe000) {
<a name="l01095"></a>01095                 <span class="keywordflow">if</span> ((*(Bit16u*)pos &amp; 0x0fff) &gt;= ((CACHE_DATA_ALIGN / 2) - 1) &amp;&amp;
<a name="l01096"></a>01096                         (*(Bit16u*)pos &amp; 0x0fff) &lt; 0x0800)
<a name="l01097"></a>01097                 {
<a name="l01098"></a>01098                         pos = (Bit8u *) ( ( ( (Bit32u)(*(Bit16u*)pos &amp; 0x0fff) ) &lt;&lt; 1 ) + ((Bit32u)pos + 4) );
<a name="l01099"></a>01099                 }
<a name="l01100"></a>01100         }
<a name="l01101"></a>01101 
<a name="l01102"></a>01102 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION_DCODE</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (((Bit32u)pos &amp; 0x03) == 0)
<a name="l01104"></a>01104         {
<a name="l01105"></a>01105                 <span class="comment">// try to avoid function calls but rather directly fill in code</span>
<a name="l01106"></a>01106                 <span class="keywordflow">switch</span> (flags_type) {
<a name="l01107"></a>01107                         <span class="keywordflow">case</span> t_ADDb:
<a name="l01108"></a>01108                         <span class="keywordflow">case</span> t_ADDw:
<a name="l01109"></a>01109                         <span class="keywordflow">case</span> t_ADDd:
<a name="l01110"></a>01110                                 *(Bit16u*)pos=ADD_REG(HOST_a1, HOST_a1, HOST_a2);       <span class="comment">// add a1, a1, a2</span>
<a name="l01111"></a>01111                                 *(Bit16u*)(pos+2)=B_FWD(10);                                            <span class="comment">// b after_call (pc+10)</span>
<a name="l01112"></a>01112                                 <span class="keywordflow">break</span>;
<a name="l01113"></a>01113                         <span class="keywordflow">case</span> t_ORb:
<a name="l01114"></a>01114                         <span class="keywordflow">case</span> t_ORw:
<a name="l01115"></a>01115                         <span class="keywordflow">case</span> t_ORd:
<a name="l01116"></a>01116                                 *(Bit16u*)pos=ORR(HOST_a1, HOST_a2);                            <span class="comment">// orr a1, a2</span>
<a name="l01117"></a>01117                                 *(Bit16u*)(pos+2)=B_FWD(10);                                            <span class="comment">// b after_call (pc+10)</span>
<a name="l01118"></a>01118                                 <span class="keywordflow">break</span>;
<a name="l01119"></a>01119                         <span class="keywordflow">case</span> t_ANDb:
<a name="l01120"></a>01120                         <span class="keywordflow">case</span> t_ANDw:
<a name="l01121"></a>01121                         <span class="keywordflow">case</span> t_ANDd:
<a name="l01122"></a>01122                                 *(Bit16u*)pos=AND(HOST_a1, HOST_a2);                            <span class="comment">// and a1, a2</span>
<a name="l01123"></a>01123                                 *(Bit16u*)(pos+2)=B_FWD(10);                                            <span class="comment">// b after_call (pc+10)</span>
<a name="l01124"></a>01124                                 <span class="keywordflow">break</span>;
<a name="l01125"></a>01125                         <span class="keywordflow">case</span> t_SUBb:
<a name="l01126"></a>01126                         <span class="keywordflow">case</span> t_SUBw:
<a name="l01127"></a>01127                         <span class="keywordflow">case</span> t_SUBd:
<a name="l01128"></a>01128                                 *(Bit16u*)pos=SUB_REG(HOST_a1, HOST_a1, HOST_a2);       <span class="comment">// sub a1, a1, a2</span>
<a name="l01129"></a>01129                                 *(Bit16u*)(pos+2)=B_FWD(10);                                            <span class="comment">// b after_call (pc+10)</span>
<a name="l01130"></a>01130                                 <span class="keywordflow">break</span>;
<a name="l01131"></a>01131                         <span class="keywordflow">case</span> t_XORb:
<a name="l01132"></a>01132                         <span class="keywordflow">case</span> t_XORw:
<a name="l01133"></a>01133                         <span class="keywordflow">case</span> t_XORd:
<a name="l01134"></a>01134                                 *(Bit16u*)pos=EOR(HOST_a1, HOST_a2);                            <span class="comment">// eor a1, a2</span>
<a name="l01135"></a>01135                                 *(Bit16u*)(pos+2)=B_FWD(10);                                            <span class="comment">// b after_call (pc+10)</span>
<a name="l01136"></a>01136                                 <span class="keywordflow">break</span>;
<a name="l01137"></a>01137                         <span class="keywordflow">case</span> t_CMPb:
<a name="l01138"></a>01138                         <span class="keywordflow">case</span> t_CMPw:
<a name="l01139"></a>01139                         <span class="keywordflow">case</span> t_CMPd:
<a name="l01140"></a>01140                         <span class="keywordflow">case</span> t_TESTb:
<a name="l01141"></a>01141                         <span class="keywordflow">case</span> t_TESTw:
<a name="l01142"></a>01142                         <span class="keywordflow">case</span> t_TESTd:
<a name="l01143"></a>01143                                 *(Bit16u*)pos=B_FWD(12);                                                        <span class="comment">// b after_call (pc+12)</span>
<a name="l01144"></a>01144                                 <span class="keywordflow">break</span>;
<a name="l01145"></a>01145                         <span class="keywordflow">case</span> t_INCb:
<a name="l01146"></a>01146                         <span class="keywordflow">case</span> t_INCw:
<a name="l01147"></a>01147                         <span class="keywordflow">case</span> t_INCd:
<a name="l01148"></a>01148                                 *(Bit16u*)pos=ADD_IMM3(HOST_a1, HOST_a1, 1);            <span class="comment">// add a1, a1, #1</span>
<a name="l01149"></a>01149                                 *(Bit16u*)(pos+2)=B_FWD(10);                                            <span class="comment">// b after_call (pc+10)</span>
<a name="l01150"></a>01150                                 <span class="keywordflow">break</span>;
<a name="l01151"></a>01151                         <span class="keywordflow">case</span> t_DECb:
<a name="l01152"></a>01152                         <span class="keywordflow">case</span> t_DECw:
<a name="l01153"></a>01153                         <span class="keywordflow">case</span> t_DECd:
<a name="l01154"></a>01154                                 *(Bit16u*)pos=SUB_IMM3(HOST_a1, HOST_a1, 1);            <span class="comment">// sub a1, a1, #1</span>
<a name="l01155"></a>01155                                 *(Bit16u*)(pos+2)=B_FWD(10);                                            <span class="comment">// b after_call (pc+10)</span>
<a name="l01156"></a>01156                                 <span class="keywordflow">break</span>;
<a name="l01157"></a>01157                         <span class="keywordflow">case</span> t_SHLb:
<a name="l01158"></a>01158                         <span class="keywordflow">case</span> t_SHLw:
<a name="l01159"></a>01159                         <span class="keywordflow">case</span> t_SHLd:
<a name="l01160"></a>01160                                 *(Bit16u*)pos=LSL_REG(HOST_a1, HOST_a2);                        <span class="comment">// lsl a1, a2</span>
<a name="l01161"></a>01161                                 *(Bit16u*)(pos+2)=B_FWD(10);                                            <span class="comment">// b after_call (pc+10)</span>
<a name="l01162"></a>01162                                 <span class="keywordflow">break</span>;
<a name="l01163"></a>01163                         <span class="keywordflow">case</span> t_SHRb:
<a name="l01164"></a>01164                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 24);            <span class="comment">// lsl a1, a1, #24</span>
<a name="l01165"></a>01165                                 *(Bit16u*)(pos+2)=LSR_IMM(HOST_a1, HOST_a1, 24);        <span class="comment">// lsr a1, a1, #24</span>
<a name="l01166"></a>01166                                 *(Bit16u*)(pos+4)=LSR_REG(HOST_a1, HOST_a2);            <span class="comment">// lsr a1, a2</span>
<a name="l01167"></a>01167                                 *(Bit16u*)(pos+6)=B_FWD(6);                                                     <span class="comment">// b after_call (pc+6)</span>
<a name="l01168"></a>01168                                 <span class="keywordflow">break</span>;
<a name="l01169"></a>01169                         <span class="keywordflow">case</span> t_SHRw:
<a name="l01170"></a>01170                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 16);            <span class="comment">// lsl a1, a1, #16</span>
<a name="l01171"></a>01171                                 *(Bit16u*)(pos+2)=LSR_IMM(HOST_a1, HOST_a1, 16);        <span class="comment">// lsr a1, a1, #16</span>
<a name="l01172"></a>01172                                 *(Bit16u*)(pos+4)=LSR_REG(HOST_a1, HOST_a2);            <span class="comment">// lsr a1, a2</span>
<a name="l01173"></a>01173                                 *(Bit16u*)(pos+6)=B_FWD(6);                                                     <span class="comment">// b after_call (pc+6)</span>
<a name="l01174"></a>01174                                 <span class="keywordflow">break</span>;
<a name="l01175"></a>01175                         <span class="keywordflow">case</span> t_SHRd:
<a name="l01176"></a>01176                                 *(Bit16u*)pos=LSR_REG(HOST_a1, HOST_a2);                        <span class="comment">// lsr a1, a2</span>
<a name="l01177"></a>01177                                 *(Bit16u*)(pos+2)=B_FWD(10);                                            <span class="comment">// b after_call (pc+10)</span>
<a name="l01178"></a>01178                                 <span class="keywordflow">break</span>;
<a name="l01179"></a>01179                         <span class="keywordflow">case</span> t_SARb:
<a name="l01180"></a>01180                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 24);            <span class="comment">// lsl a1, a1, #24</span>
<a name="l01181"></a>01181                                 *(Bit16u*)(pos+2)=ASR_IMM(HOST_a1, HOST_a1, 24);        <span class="comment">// asr a1, a1, #24</span>
<a name="l01182"></a>01182                                 *(Bit16u*)(pos+4)=ASR_REG(HOST_a1, HOST_a2);            <span class="comment">// asr a1, a2</span>
<a name="l01183"></a>01183                                 *(Bit16u*)(pos+6)=B_FWD(6);                                                     <span class="comment">// b after_call (pc+6)</span>
<a name="l01184"></a>01184                                 <span class="keywordflow">break</span>;
<a name="l01185"></a>01185                         <span class="keywordflow">case</span> t_SARw:
<a name="l01186"></a>01186                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 16);            <span class="comment">// lsl a1, a1, #16</span>
<a name="l01187"></a>01187                                 *(Bit16u*)(pos+2)=ASR_IMM(HOST_a1, HOST_a1, 16);        <span class="comment">// asr a1, a1, #16</span>
<a name="l01188"></a>01188                                 *(Bit16u*)(pos+4)=ASR_REG(HOST_a1, HOST_a2);            <span class="comment">// asr a1, a2</span>
<a name="l01189"></a>01189                                 *(Bit16u*)(pos+6)=B_FWD(6);                                                     <span class="comment">// b after_call (pc+6)</span>
<a name="l01190"></a>01190                                 <span class="keywordflow">break</span>;
<a name="l01191"></a>01191                         <span class="keywordflow">case</span> t_SARd:
<a name="l01192"></a>01192                                 *(Bit16u*)pos=ASR_REG(HOST_a1, HOST_a2);                        <span class="comment">// asr a1, a2</span>
<a name="l01193"></a>01193                                 *(Bit16u*)(pos+2)=B_FWD(10);                                            <span class="comment">// b after_call (pc+10)</span>
<a name="l01194"></a>01194                                 <span class="keywordflow">break</span>;
<a name="l01195"></a>01195                         <span class="keywordflow">case</span> t_RORb:
<a name="l01196"></a>01196                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 24);            <span class="comment">// lsl a1, a1, #24</span>
<a name="l01197"></a>01197                                 *(Bit16u*)(pos+2)=LSR_IMM(templo1, HOST_a1, 8);         <span class="comment">// lsr templo1, a1, #8</span>
<a name="l01198"></a>01198                                 *(Bit16u*)(pos+4)=ORR(HOST_a1, templo1);                        <span class="comment">// orr a1, templo1</span>
<a name="l01199"></a>01199                                 *(Bit16u*)(pos+6)=NOP;                                                          <span class="comment">// nop</span>
<a name="l01200"></a>01200                                 *(Bit16u*)(pos+8)=LSR_IMM(templo1, HOST_a1, 16);        <span class="comment">// lsr templo1, a1, #16</span>
<a name="l01201"></a>01201                                 *(Bit16u*)(pos+10)=NOP;                                                         <span class="comment">// nop</span>
<a name="l01202"></a>01202                                 *(Bit16u*)(pos+12)=ORR(HOST_a1, templo1);                       <span class="comment">// orr a1, templo1</span>
<a name="l01203"></a>01203                                 *(Bit16u*)(pos+14)=ROR_REG(HOST_a1, HOST_a2);           <span class="comment">// ror a1, a2</span>
<a name="l01204"></a>01204                                 <span class="keywordflow">break</span>;
<a name="l01205"></a>01205                         <span class="keywordflow">case</span> t_RORw:
<a name="l01206"></a>01206                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 16);            <span class="comment">// lsl a1, a1, #16</span>
<a name="l01207"></a>01207                                 *(Bit16u*)(pos+2)=LSR_IMM(templo1, HOST_a1, 16);        <span class="comment">// lsr templo1, a1, #16</span>
<a name="l01208"></a>01208                                 *(Bit16u*)(pos+4)=ORR(HOST_a1, templo1);                        <span class="comment">// orr a1, templo1</span>
<a name="l01209"></a>01209                                 *(Bit16u*)(pos+6)=ROR_REG(HOST_a1, HOST_a2);            <span class="comment">// ror a1, a2</span>
<a name="l01210"></a>01210                                 *(Bit16u*)(pos+8)=B_FWD(4);                                                     <span class="comment">// b after_call (pc+4)</span>
<a name="l01211"></a>01211                                 <span class="keywordflow">break</span>;
<a name="l01212"></a>01212                         <span class="keywordflow">case</span> t_RORd:
<a name="l01213"></a>01213                                 *(Bit16u*)pos=ROR_REG(HOST_a1, HOST_a2);                        <span class="comment">// ror a1, a2</span>
<a name="l01214"></a>01214                                 *(Bit16u*)(pos+2)=B_FWD(10);                                            <span class="comment">// b after_call (pc+10)</span>
<a name="l01215"></a>01215                                 <span class="keywordflow">break</span>;
<a name="l01216"></a>01216                         <span class="keywordflow">case</span> t_ROLb:
<a name="l01217"></a>01217                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 24);            <span class="comment">// lsl a1, a1, #24</span>
<a name="l01218"></a>01218                                 *(Bit16u*)(pos+2)=NEG(HOST_a2, HOST_a2);                        <span class="comment">// neg a2, a2</span>
<a name="l01219"></a>01219                                 *(Bit16u*)(pos+4)=LSR_IMM(templo1, HOST_a1, 8);         <span class="comment">// lsr templo1, a1, #8</span>
<a name="l01220"></a>01220                                 *(Bit16u*)(pos+6)=ADD_IMM8(HOST_a2, 32);                        <span class="comment">// add a2, #32</span>
<a name="l01221"></a>01221                                 *(Bit16u*)(pos+8)=ORR(HOST_a1, templo1);                        <span class="comment">// orr a1, templo1</span>
<a name="l01222"></a>01222                                 *(Bit16u*)(pos+10)=LSR_IMM(templo1, HOST_a1, 16);       <span class="comment">// lsr templo1, a1, #16</span>
<a name="l01223"></a>01223                                 *(Bit16u*)(pos+12)=ORR(HOST_a1, templo1);                       <span class="comment">// orr a1, templo1</span>
<a name="l01224"></a>01224                                 *(Bit16u*)(pos+14)=ROR_REG(HOST_a1, HOST_a2);           <span class="comment">// ror a1, a2</span>
<a name="l01225"></a>01225                                 <span class="keywordflow">break</span>;
<a name="l01226"></a>01226                         <span class="keywordflow">case</span> t_ROLw:
<a name="l01227"></a>01227                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 16);            <span class="comment">// lsl a1, a1, #16</span>
<a name="l01228"></a>01228                                 *(Bit16u*)(pos+2)=NEG(HOST_a2, HOST_a2);                        <span class="comment">// neg a2, a2</span>
<a name="l01229"></a>01229                                 *(Bit16u*)(pos+4)=LSR_IMM(templo1, HOST_a1, 16);        <span class="comment">// lsr templo1, a1, #16</span>
<a name="l01230"></a>01230                                 *(Bit16u*)(pos+6)=ADD_IMM8(HOST_a2, 32);                        <span class="comment">// add a2, #32</span>
<a name="l01231"></a>01231                                 *(Bit16u*)(pos+8)=ORR(HOST_a1, templo1);                        <span class="comment">// orr a1, templo1</span>
<a name="l01232"></a>01232                                 *(Bit16u*)(pos+10)=NOP;                                                         <span class="comment">// nop</span>
<a name="l01233"></a>01233                                 *(Bit16u*)(pos+12)=ROR_REG(HOST_a1, HOST_a2);           <span class="comment">// ror a1, a2</span>
<a name="l01234"></a>01234                                 *(Bit16u*)(pos+14)=NOP;                                                         <span class="comment">// nop</span>
<a name="l01235"></a>01235                                 <span class="keywordflow">break</span>;
<a name="l01236"></a>01236                         <span class="keywordflow">case</span> t_ROLd:
<a name="l01237"></a>01237                                 *(Bit16u*)pos=NEG(HOST_a2, HOST_a2);                            <span class="comment">// neg a2, a2</span>
<a name="l01238"></a>01238                                 *(Bit16u*)(pos+2)=ADD_IMM8(HOST_a2, 32);                        <span class="comment">// add a2, #32</span>
<a name="l01239"></a>01239                                 *(Bit16u*)(pos+4)=ROR_REG(HOST_a1, HOST_a2);            <span class="comment">// ror a1, a2</span>
<a name="l01240"></a>01240                                 *(Bit16u*)(pos+6)=B_FWD(6);                                                     <span class="comment">// b after_call (pc+6)</span>
<a name="l01241"></a>01241                                 <span class="keywordflow">break</span>;
<a name="l01242"></a>01242                         <span class="keywordflow">case</span> t_NEGb:
<a name="l01243"></a>01243                         <span class="keywordflow">case</span> t_NEGw:
<a name="l01244"></a>01244                         <span class="keywordflow">case</span> t_NEGd:
<a name="l01245"></a>01245                                 *(Bit16u*)pos=NEG(HOST_a1, HOST_a1);                            <span class="comment">// neg a1, a1</span>
<a name="l01246"></a>01246                                 *(Bit16u*)(pos+2)=B_FWD(10);                                            <span class="comment">// b after_call (pc+10)</span>
<a name="l01247"></a>01247                                 <span class="keywordflow">break</span>;
<a name="l01248"></a>01248                         <span class="keywordflow">default</span>:
<a name="l01249"></a>01249                                 *(Bit32u*)( ( ((Bit32u) (*pos)) &lt;&lt; 2 ) + ((Bit32u)pos + 4) ) = (Bit32u)fct_ptr;         <span class="comment">// simple_func</span>
<a name="l01250"></a>01250                                 <span class="keywordflow">break</span>;
<a name="l01251"></a>01251                 }
<a name="l01252"></a>01252         }
<a name="l01253"></a>01253         <span class="keywordflow">else</span>
<a name="l01254"></a>01254         {
<a name="l01255"></a>01255                 <span class="comment">// try to avoid function calls but rather directly fill in code</span>
<a name="l01256"></a>01256                 <span class="keywordflow">switch</span> (flags_type) {
<a name="l01257"></a>01257                         <span class="keywordflow">case</span> t_ADDb:
<a name="l01258"></a>01258                         <span class="keywordflow">case</span> t_ADDw:
<a name="l01259"></a>01259                         <span class="keywordflow">case</span> t_ADDd:
<a name="l01260"></a>01260                                 *(Bit16u*)pos=ADD_REG(HOST_a1, HOST_a1, HOST_a2);       <span class="comment">// add a1, a1, a2</span>
<a name="l01261"></a>01261                                 *(Bit16u*)(pos+2)=B_FWD(12);                                            <span class="comment">// b after_call (pc+12)</span>
<a name="l01262"></a>01262                                 <span class="keywordflow">break</span>;
<a name="l01263"></a>01263                         <span class="keywordflow">case</span> t_ORb:
<a name="l01264"></a>01264                         <span class="keywordflow">case</span> t_ORw:
<a name="l01265"></a>01265                         <span class="keywordflow">case</span> t_ORd:
<a name="l01266"></a>01266                                 *(Bit16u*)pos=ORR(HOST_a1, HOST_a2);                            <span class="comment">// orr a1, a2</span>
<a name="l01267"></a>01267                                 *(Bit16u*)(pos+2)=B_FWD(12);                                            <span class="comment">// b after_call (pc+12)</span>
<a name="l01268"></a>01268                                 <span class="keywordflow">break</span>;
<a name="l01269"></a>01269                         <span class="keywordflow">case</span> t_ANDb:
<a name="l01270"></a>01270                         <span class="keywordflow">case</span> t_ANDw:
<a name="l01271"></a>01271                         <span class="keywordflow">case</span> t_ANDd:
<a name="l01272"></a>01272                                 *(Bit16u*)pos=AND(HOST_a1, HOST_a2);                            <span class="comment">// and a1, a2</span>
<a name="l01273"></a>01273                                 *(Bit16u*)(pos+2)=B_FWD(12);                                            <span class="comment">// b after_call (pc+12)</span>
<a name="l01274"></a>01274                                 <span class="keywordflow">break</span>;
<a name="l01275"></a>01275                         <span class="keywordflow">case</span> t_SUBb:
<a name="l01276"></a>01276                         <span class="keywordflow">case</span> t_SUBw:
<a name="l01277"></a>01277                         <span class="keywordflow">case</span> t_SUBd:
<a name="l01278"></a>01278                                 *(Bit16u*)pos=SUB_REG(HOST_a1, HOST_a1, HOST_a2);       <span class="comment">// sub a1, a1, a2</span>
<a name="l01279"></a>01279                                 *(Bit16u*)(pos+2)=B_FWD(12);                                            <span class="comment">// b after_call (pc+12)</span>
<a name="l01280"></a>01280                                 <span class="keywordflow">break</span>;
<a name="l01281"></a>01281                         <span class="keywordflow">case</span> t_XORb:
<a name="l01282"></a>01282                         <span class="keywordflow">case</span> t_XORw:
<a name="l01283"></a>01283                         <span class="keywordflow">case</span> t_XORd:
<a name="l01284"></a>01284                                 *(Bit16u*)pos=EOR(HOST_a1, HOST_a2);                            <span class="comment">// eor a1, a2</span>
<a name="l01285"></a>01285                                 *(Bit16u*)(pos+2)=B_FWD(12);                                            <span class="comment">// b after_call (pc+12)</span>
<a name="l01286"></a>01286                                 <span class="keywordflow">break</span>;
<a name="l01287"></a>01287                         <span class="keywordflow">case</span> t_CMPb:
<a name="l01288"></a>01288                         <span class="keywordflow">case</span> t_CMPw:
<a name="l01289"></a>01289                         <span class="keywordflow">case</span> t_CMPd:
<a name="l01290"></a>01290                         <span class="keywordflow">case</span> t_TESTb:
<a name="l01291"></a>01291                         <span class="keywordflow">case</span> t_TESTw:
<a name="l01292"></a>01292                         <span class="keywordflow">case</span> t_TESTd:
<a name="l01293"></a>01293                                 *(Bit16u*)pos=B_FWD(14);                                                        <span class="comment">// b after_call (pc+14)</span>
<a name="l01294"></a>01294                                 <span class="keywordflow">break</span>;
<a name="l01295"></a>01295                         <span class="keywordflow">case</span> t_INCb:
<a name="l01296"></a>01296                         <span class="keywordflow">case</span> t_INCw:
<a name="l01297"></a>01297                         <span class="keywordflow">case</span> t_INCd:
<a name="l01298"></a>01298                                 *(Bit16u*)pos=ADD_IMM3(HOST_a1, HOST_a1, 1);            <span class="comment">// add a1, a1, #1</span>
<a name="l01299"></a>01299                                 *(Bit16u*)(pos+2)=B_FWD(12);                                            <span class="comment">// b after_call (pc+12)</span>
<a name="l01300"></a>01300                                 <span class="keywordflow">break</span>;
<a name="l01301"></a>01301                         <span class="keywordflow">case</span> t_DECb:
<a name="l01302"></a>01302                         <span class="keywordflow">case</span> t_DECw:
<a name="l01303"></a>01303                         <span class="keywordflow">case</span> t_DECd:
<a name="l01304"></a>01304                                 *(Bit16u*)pos=SUB_IMM3(HOST_a1, HOST_a1, 1);            <span class="comment">// sub a1, a1, #1</span>
<a name="l01305"></a>01305                                 *(Bit16u*)(pos+2)=B_FWD(12);                                            <span class="comment">// b after_call (pc+12)</span>
<a name="l01306"></a>01306                                 <span class="keywordflow">break</span>;
<a name="l01307"></a>01307                         <span class="keywordflow">case</span> t_SHLb:
<a name="l01308"></a>01308                         <span class="keywordflow">case</span> t_SHLw:
<a name="l01309"></a>01309                         <span class="keywordflow">case</span> t_SHLd:
<a name="l01310"></a>01310                                 *(Bit16u*)pos=LSL_REG(HOST_a1, HOST_a2);                        <span class="comment">// lsl a1, a2</span>
<a name="l01311"></a>01311                                 *(Bit16u*)(pos+2)=B_FWD(12);                                            <span class="comment">// b after_call (pc+12)</span>
<a name="l01312"></a>01312                                 <span class="keywordflow">break</span>;
<a name="l01313"></a>01313                         <span class="keywordflow">case</span> t_SHRb:
<a name="l01314"></a>01314                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 24);            <span class="comment">// lsl a1, a1, #24</span>
<a name="l01315"></a>01315                                 *(Bit16u*)(pos+2)=LSR_IMM(HOST_a1, HOST_a1, 24);        <span class="comment">// lsr a1, a1, #24</span>
<a name="l01316"></a>01316                                 *(Bit16u*)(pos+4)=LSR_REG(HOST_a1, HOST_a2);            <span class="comment">// lsr a1, a2</span>
<a name="l01317"></a>01317                                 *(Bit16u*)(pos+6)=B_FWD(8);                                                     <span class="comment">// b after_call (pc+8)</span>
<a name="l01318"></a>01318                                 <span class="keywordflow">break</span>;
<a name="l01319"></a>01319                         <span class="keywordflow">case</span> t_SHRw:
<a name="l01320"></a>01320                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 16);            <span class="comment">// lsl a1, a1, #16</span>
<a name="l01321"></a>01321                                 *(Bit16u*)(pos+2)=LSR_IMM(HOST_a1, HOST_a1, 16);        <span class="comment">// lsr a1, a1, #16</span>
<a name="l01322"></a>01322                                 *(Bit16u*)(pos+4)=LSR_REG(HOST_a1, HOST_a2);            <span class="comment">// lsr a1, a2</span>
<a name="l01323"></a>01323                                 *(Bit16u*)(pos+6)=B_FWD(8);                                                     <span class="comment">// b after_call (pc+8)</span>
<a name="l01324"></a>01324                                 <span class="keywordflow">break</span>;
<a name="l01325"></a>01325                         <span class="keywordflow">case</span> t_SHRd:
<a name="l01326"></a>01326                                 *(Bit16u*)pos=LSR_REG(HOST_a1, HOST_a2);                        <span class="comment">// lsr a1, a2</span>
<a name="l01327"></a>01327                                 *(Bit16u*)(pos+2)=B_FWD(12);                                            <span class="comment">// b after_call (pc+12)</span>
<a name="l01328"></a>01328                                 <span class="keywordflow">break</span>;
<a name="l01329"></a>01329                         <span class="keywordflow">case</span> t_SARb:
<a name="l01330"></a>01330                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 24);            <span class="comment">// lsl a1, a1, #24</span>
<a name="l01331"></a>01331                                 *(Bit16u*)(pos+2)=ASR_IMM(HOST_a1, HOST_a1, 24);        <span class="comment">// asr a1, a1, #24</span>
<a name="l01332"></a>01332                                 *(Bit16u*)(pos+4)=ASR_REG(HOST_a1, HOST_a2);            <span class="comment">// asr a1, a2</span>
<a name="l01333"></a>01333                                 *(Bit16u*)(pos+6)=B_FWD(8);                                                     <span class="comment">// b after_call (pc+8)</span>
<a name="l01334"></a>01334                                 <span class="keywordflow">break</span>;
<a name="l01335"></a>01335                         <span class="keywordflow">case</span> t_SARw:
<a name="l01336"></a>01336                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 16);            <span class="comment">// lsl a1, a1, #16</span>
<a name="l01337"></a>01337                                 *(Bit16u*)(pos+2)=ASR_IMM(HOST_a1, HOST_a1, 16);        <span class="comment">// asr a1, a1, #16</span>
<a name="l01338"></a>01338                                 *(Bit16u*)(pos+4)=ASR_REG(HOST_a1, HOST_a2);            <span class="comment">// asr a1, a2</span>
<a name="l01339"></a>01339                                 *(Bit16u*)(pos+6)=B_FWD(8);                                                     <span class="comment">// b after_call (pc+8)</span>
<a name="l01340"></a>01340                                 <span class="keywordflow">break</span>;
<a name="l01341"></a>01341                         <span class="keywordflow">case</span> t_SARd:
<a name="l01342"></a>01342                                 *(Bit16u*)pos=ASR_REG(HOST_a1, HOST_a2);                        <span class="comment">// asr a1, a2</span>
<a name="l01343"></a>01343                                 *(Bit16u*)(pos+2)=B_FWD(12);                                            <span class="comment">// b after_call (pc+12)</span>
<a name="l01344"></a>01344                                 <span class="keywordflow">break</span>;
<a name="l01345"></a>01345                         <span class="keywordflow">case</span> t_RORb:
<a name="l01346"></a>01346                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 24);            <span class="comment">// lsl a1, a1, #24</span>
<a name="l01347"></a>01347                                 *(Bit16u*)(pos+2)=LSR_IMM(templo1, HOST_a1, 8);         <span class="comment">// lsr templo1, a1, #8</span>
<a name="l01348"></a>01348                                 *(Bit16u*)(pos+4)=ORR(HOST_a1, templo1);                        <span class="comment">// orr a1, templo1</span>
<a name="l01349"></a>01349                                 *(Bit16u*)(pos+6)=NOP;                                                          <span class="comment">// nop</span>
<a name="l01350"></a>01350                                 *(Bit16u*)(pos+8)=LSR_IMM(templo1, HOST_a1, 16);        <span class="comment">// lsr templo1, a1, #16</span>
<a name="l01351"></a>01351                                 *(Bit16u*)(pos+10)=NOP;                                                         <span class="comment">// nop</span>
<a name="l01352"></a>01352                                 *(Bit16u*)(pos+12)=ORR(HOST_a1, templo1);                       <span class="comment">// orr a1, templo1</span>
<a name="l01353"></a>01353                                 *(Bit16u*)(pos+14)=NOP;                                                         <span class="comment">// nop</span>
<a name="l01354"></a>01354                                 *(Bit16u*)(pos+16)=ROR_REG(HOST_a1, HOST_a2);           <span class="comment">// ror a1, a2</span>
<a name="l01355"></a>01355                                 <span class="keywordflow">break</span>;
<a name="l01356"></a>01356                         <span class="keywordflow">case</span> t_RORw:
<a name="l01357"></a>01357                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 16);            <span class="comment">// lsl a1, a1, #16</span>
<a name="l01358"></a>01358                                 *(Bit16u*)(pos+2)=LSR_IMM(templo1, HOST_a1, 16);        <span class="comment">// lsr templo1, a1, #16</span>
<a name="l01359"></a>01359                                 *(Bit16u*)(pos+4)=ORR(HOST_a1, templo1);                        <span class="comment">// orr a1, templo1</span>
<a name="l01360"></a>01360                                 *(Bit16u*)(pos+6)=ROR_REG(HOST_a1, HOST_a2);            <span class="comment">// ror a1, a2</span>
<a name="l01361"></a>01361                                 *(Bit16u*)(pos+8)=B_FWD(6);                                                     <span class="comment">// b after_call (pc+6)</span>
<a name="l01362"></a>01362                                 <span class="keywordflow">break</span>;
<a name="l01363"></a>01363                         <span class="keywordflow">case</span> t_RORd:
<a name="l01364"></a>01364                                 *(Bit16u*)pos=ROR_REG(HOST_a1, HOST_a2);                        <span class="comment">// ror a1, a2</span>
<a name="l01365"></a>01365                                 *(Bit16u*)(pos+2)=B_FWD(12);                                            <span class="comment">// b after_call (pc+12)</span>
<a name="l01366"></a>01366                                 <span class="keywordflow">break</span>;
<a name="l01367"></a>01367                         <span class="keywordflow">case</span> t_ROLb:
<a name="l01368"></a>01368                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 24);            <span class="comment">// lsl a1, a1, #24</span>
<a name="l01369"></a>01369                                 *(Bit16u*)(pos+2)=NEG(HOST_a2, HOST_a2);                        <span class="comment">// neg a2, a2</span>
<a name="l01370"></a>01370                                 *(Bit16u*)(pos+4)=LSR_IMM(templo1, HOST_a1, 8);         <span class="comment">// lsr templo1, a1, #8</span>
<a name="l01371"></a>01371                                 *(Bit16u*)(pos+6)=ADD_IMM8(HOST_a2, 32);                        <span class="comment">// add a2, #32</span>
<a name="l01372"></a>01372                                 *(Bit16u*)(pos+8)=ORR(HOST_a1, templo1);                        <span class="comment">// orr a1, templo1</span>
<a name="l01373"></a>01373                                 *(Bit16u*)(pos+10)=LSR_IMM(templo1, HOST_a1, 16);       <span class="comment">// lsr templo1, a1, #16</span>
<a name="l01374"></a>01374                                 *(Bit16u*)(pos+12)=ORR(HOST_a1, templo1);                       <span class="comment">// orr a1, templo1</span>
<a name="l01375"></a>01375                                 *(Bit16u*)(pos+14)=NOP;                                                         <span class="comment">// nop</span>
<a name="l01376"></a>01376                                 *(Bit16u*)(pos+16)=ROR_REG(HOST_a1, HOST_a2);           <span class="comment">// ror a1, a2</span>
<a name="l01377"></a>01377                                 <span class="keywordflow">break</span>;
<a name="l01378"></a>01378                         <span class="keywordflow">case</span> t_ROLw:
<a name="l01379"></a>01379                                 *(Bit16u*)pos=LSL_IMM(HOST_a1, HOST_a1, 16);            <span class="comment">// lsl a1, a1, #16</span>
<a name="l01380"></a>01380                                 *(Bit16u*)(pos+2)=NEG(HOST_a2, HOST_a2);                        <span class="comment">// neg a2, a2</span>
<a name="l01381"></a>01381                                 *(Bit16u*)(pos+4)=LSR_IMM(templo1, HOST_a1, 16);        <span class="comment">// lsr templo1, a1, #16</span>
<a name="l01382"></a>01382                                 *(Bit16u*)(pos+6)=ADD_IMM8(HOST_a2, 32);                        <span class="comment">// add a2, #32</span>
<a name="l01383"></a>01383                                 *(Bit16u*)(pos+8)=ORR(HOST_a1, templo1);                        <span class="comment">// orr a1, templo1</span>
<a name="l01384"></a>01384                                 *(Bit16u*)(pos+10)=NOP;                                                         <span class="comment">// nop</span>
<a name="l01385"></a>01385                                 *(Bit16u*)(pos+12)=ROR_REG(HOST_a1, HOST_a2);           <span class="comment">// ror a1, a2</span>
<a name="l01386"></a>01386                                 *(Bit16u*)(pos+14)=NOP;                                                         <span class="comment">// nop</span>
<a name="l01387"></a>01387                                 *(Bit16u*)(pos+16)=NOP;                                                         <span class="comment">// nop</span>
<a name="l01388"></a>01388                                 <span class="keywordflow">break</span>;
<a name="l01389"></a>01389                         <span class="keywordflow">case</span> t_ROLd:
<a name="l01390"></a>01390                                 *(Bit16u*)pos=NEG(HOST_a2, HOST_a2);                            <span class="comment">// neg a2, a2</span>
<a name="l01391"></a>01391                                 *(Bit16u*)(pos+2)=ADD_IMM8(HOST_a2, 32);                        <span class="comment">// add a2, #32</span>
<a name="l01392"></a>01392                                 *(Bit16u*)(pos+4)=ROR_REG(HOST_a1, HOST_a2);            <span class="comment">// ror a1, a2</span>
<a name="l01393"></a>01393                                 *(Bit16u*)(pos+6)=B_FWD(8);                                                     <span class="comment">// b after_call (pc+8)</span>
<a name="l01394"></a>01394                                 <span class="keywordflow">break</span>;
<a name="l01395"></a>01395                         <span class="keywordflow">case</span> t_NEGb:
<a name="l01396"></a>01396                         <span class="keywordflow">case</span> t_NEGw:
<a name="l01397"></a>01397                         <span class="keywordflow">case</span> t_NEGd:
<a name="l01398"></a>01398                                 *(Bit16u*)pos=NEG(HOST_a1, HOST_a1);                            <span class="comment">// neg a1, a1</span>
<a name="l01399"></a>01399                                 *(Bit16u*)(pos+2)=B_FWD(12);                                            <span class="comment">// b after_call (pc+12)</span>
<a name="l01400"></a>01400                                 <span class="keywordflow">break</span>;
<a name="l01401"></a>01401                         <span class="keywordflow">default</span>:
<a name="l01402"></a>01402                                 *(Bit32u*)( ( ((Bit32u) (*pos)) &lt;&lt; 2 ) + ((Bit32u)pos + 2) ) = (Bit32u)fct_ptr;         <span class="comment">// simple_func</span>
<a name="l01403"></a>01403                                 <span class="keywordflow">break</span>;
<a name="l01404"></a>01404                 }
<a name="l01405"></a>01405 
<a name="l01406"></a>01406         }
<a name="l01407"></a>01407 <span class="preprocessor">#else</span>
<a name="l01408"></a>01408 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (((Bit32u)pos &amp; 0x03) == 0)
<a name="l01409"></a>01409         {
<a name="l01410"></a>01410                 *(Bit32u*)( ( ((Bit32u) (*pos)) &lt;&lt; 2 ) + ((Bit32u)pos + 4) ) = (Bit32u)fct_ptr;         <span class="comment">// simple_func</span>
<a name="l01411"></a>01411         }
<a name="l01412"></a>01412         <span class="keywordflow">else</span>
<a name="l01413"></a>01413         {
<a name="l01414"></a>01414                 *(Bit32u*)( ( ((Bit32u) (*pos)) &lt;&lt; 2 ) + ((Bit32u)pos + 2) ) = (Bit32u)fct_ptr;         <span class="comment">// simple_func</span>
<a name="l01415"></a>01415         }
<a name="l01416"></a>01416 <span class="preprocessor">#endif</span>
<a name="l01417"></a>01417 <span class="preprocessor"></span>}
<a name="l01418"></a>01418 <span class="preprocessor">#endif</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span>
<a name="l01420"></a>01420 <span class="preprocessor">#ifdef DRC_USE_SEGS_ADDR</span>
<a name="l01421"></a>01421 <span class="preprocessor"></span>
<a name="l01422"></a>01422 <span class="comment">// mov 16bit value from Segs[index] into dest_reg using FC_SEGS_ADDR (index modulo 2 must be zero)</span>
<a name="l01423"></a>01423 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l01424"></a>01424 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_seg16_to_reg(HostReg dest_reg,Bitu index) {
<a name="l01425"></a>01425         cache_checkinstr(4);
<a name="l01426"></a>01426         cache_addw( MOV_LO_HI(templo1, FC_SEGS_ADDR) );      <span class="comment">// mov templo1, FC_SEGS_ADDR</span>
<a name="l01427"></a>01427         cache_addw( LDRH_IMM(dest_reg, templo1, index) );      <span class="comment">// ldrh dest_reg, [templo1, #index]</span>
<a name="l01428"></a>01428 }
<a name="l01429"></a>01429 
<a name="l01430"></a>01430 <span class="comment">// mov 32bit value from Segs[index] into dest_reg using FC_SEGS_ADDR (index modulo 4 must be zero)</span>
<a name="l01431"></a>01431 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_seg32_to_reg(HostReg dest_reg,Bitu index) {
<a name="l01432"></a>01432         cache_checkinstr(4);
<a name="l01433"></a>01433         cache_addw( MOV_LO_HI(templo1, FC_SEGS_ADDR) );      <span class="comment">// mov templo1, FC_SEGS_ADDR</span>
<a name="l01434"></a>01434         cache_addw( LDR_IMM(dest_reg, templo1, index) );      <span class="comment">// ldr dest_reg, [templo1, #index]</span>
<a name="l01435"></a>01435 }
<a name="l01436"></a>01436 
<a name="l01437"></a>01437 <span class="comment">// add a 32bit value from Segs[index] to a full register using FC_SEGS_ADDR (index modulo 4 must be zero)</span>
<a name="l01438"></a>01438 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_seg32_to_reg(HostReg reg,Bitu index) {
<a name="l01439"></a>01439         cache_checkinstr(6);
<a name="l01440"></a>01440         cache_addw( MOV_LO_HI(templo1, FC_SEGS_ADDR) );      <span class="comment">// mov templo1, FC_SEGS_ADDR</span>
<a name="l01441"></a>01441         cache_addw( LDR_IMM(templo2, templo1, index) );      <span class="comment">// ldr templo2, [templo1, #index]</span>
<a name="l01442"></a>01442         cache_addw( ADD_REG(reg, reg, templo2) );      <span class="comment">// add reg, reg, templo2</span>
<a name="l01443"></a>01443 }
<a name="l01444"></a>01444 
<a name="l01445"></a>01445 <span class="preprocessor">#endif</span>
<a name="l01446"></a>01446 <span class="preprocessor"></span>
<a name="l01447"></a>01447 <span class="preprocessor">#ifdef DRC_USE_REGS_ADDR</span>
<a name="l01448"></a>01448 <span class="preprocessor"></span>
<a name="l01449"></a>01449 <span class="comment">// mov 16bit value from cpu_regs[index] into dest_reg using FC_REGS_ADDR (index modulo 2 must be zero)</span>
<a name="l01450"></a>01450 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l01451"></a>01451 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regval16_to_reg(HostReg dest_reg,Bitu index) {
<a name="l01452"></a>01452         cache_checkinstr(4);
<a name="l01453"></a>01453         cache_addw( MOV_LO_HI(templo2, FC_REGS_ADDR) );      <span class="comment">// mov templo2, FC_REGS_ADDR</span>
<a name="l01454"></a>01454         cache_addw( LDRH_IMM(dest_reg, templo2, index) );      <span class="comment">// ldrh dest_reg, [templo2, #index]</span>
<a name="l01455"></a>01455 }
<a name="l01456"></a>01456 
<a name="l01457"></a>01457 <span class="comment">// mov 32bit value from cpu_regs[index] into dest_reg using FC_REGS_ADDR (index modulo 4 must be zero)</span>
<a name="l01458"></a>01458 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regval32_to_reg(HostReg dest_reg,Bitu index) {
<a name="l01459"></a>01459         cache_checkinstr(4);
<a name="l01460"></a>01460         cache_addw( MOV_LO_HI(templo2, FC_REGS_ADDR) );      <span class="comment">// mov templo2, FC_REGS_ADDR</span>
<a name="l01461"></a>01461         cache_addw( LDR_IMM(dest_reg, templo2, index) );      <span class="comment">// ldr dest_reg, [templo2, #index]</span>
<a name="l01462"></a>01462 }
<a name="l01463"></a>01463 
<a name="l01464"></a>01464 <span class="comment">// move a 32bit (dword==true) or 16bit (dword==false) value from cpu_regs[index] into dest_reg using FC_REGS_ADDR (if dword==true index modulo 4 must be zero) (if dword==false index modulo 2 must be zero)</span>
<a name="l01465"></a>01465 <span class="comment">// 16bit moves may destroy the upper 16bit of the destination register</span>
<a name="l01466"></a>01466 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regword_to_reg(HostReg dest_reg,Bitu index,<span class="keywordtype">bool</span> dword) {
<a name="l01467"></a>01467         cache_checkinstr(4);
<a name="l01468"></a>01468         cache_addw( MOV_LO_HI(templo2, FC_REGS_ADDR) );      <span class="comment">// mov templo2, FC_REGS_ADDR</span>
<a name="l01469"></a>01469         <span class="keywordflow">if</span> (dword) {
<a name="l01470"></a>01470                 cache_addw( LDR_IMM(dest_reg, templo2, index) );      <span class="comment">// ldr dest_reg, [templo2, #index]</span>
<a name="l01471"></a>01471         } <span class="keywordflow">else</span> {
<a name="l01472"></a>01472                 cache_addw( LDRH_IMM(dest_reg, templo2, index) );      <span class="comment">// ldrh dest_reg, [templo2, #index]</span>
<a name="l01473"></a>01473         }
<a name="l01474"></a>01474 }
<a name="l01475"></a>01475 
<a name="l01476"></a>01476 <span class="comment">// move an 8bit value from cpu_regs[index]  into dest_reg using FC_REGS_ADDR</span>
<a name="l01477"></a>01477 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l01478"></a>01478 <span class="comment">// this function does not use FC_OP1/FC_OP2 as dest_reg as these</span>
<a name="l01479"></a>01479 <span class="comment">// registers might not be directly byte-accessible on some architectures</span>
<a name="l01480"></a>01480 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regbyte_to_reg_low(HostReg dest_reg,Bitu index) {
<a name="l01481"></a>01481         cache_checkinstr(4);
<a name="l01482"></a>01482         cache_addw( MOV_LO_HI(templo2, FC_REGS_ADDR) );      <span class="comment">// mov templo2, FC_REGS_ADDR</span>
<a name="l01483"></a>01483         cache_addw( LDRB_IMM(dest_reg, templo2, index) );      <span class="comment">// ldrb dest_reg, [templo2, #index]</span>
<a name="l01484"></a>01484 }
<a name="l01485"></a>01485 
<a name="l01486"></a>01486 <span class="comment">// move an 8bit value from cpu_regs[index]  into dest_reg using FC_REGS_ADDR</span>
<a name="l01487"></a>01487 <span class="comment">// the upper 24bit of the destination register can be destroyed</span>
<a name="l01488"></a>01488 <span class="comment">// this function can use FC_OP1/FC_OP2 as dest_reg which are</span>
<a name="l01489"></a>01489 <span class="comment">// not directly byte-accessible on some architectures</span>
<a name="l01490"></a>01490 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE gen_mov_regbyte_to_reg_low_canuseword(HostReg dest_reg,Bitu index) {
<a name="l01491"></a>01491         cache_checkinstr(4);
<a name="l01492"></a>01492         cache_addw( MOV_LO_HI(templo2, FC_REGS_ADDR) );      <span class="comment">// mov templo2, FC_REGS_ADDR</span>
<a name="l01493"></a>01493         cache_addw( LDRB_IMM(dest_reg, templo2, index) );      <span class="comment">// ldrb dest_reg, [templo2, #index]</span>
<a name="l01494"></a>01494 }
<a name="l01495"></a>01495 
<a name="l01496"></a>01496 
<a name="l01497"></a>01497 <span class="comment">// add a 32bit value from cpu_regs[index] to a full register using FC_REGS_ADDR (index modulo 4 must be zero)</span>
<a name="l01498"></a>01498 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_add_regval32_to_reg(HostReg reg,Bitu index) {
<a name="l01499"></a>01499         cache_checkinstr(6);
<a name="l01500"></a>01500         cache_addw( MOV_LO_HI(templo2, FC_REGS_ADDR) );      <span class="comment">// mov templo2, FC_REGS_ADDR</span>
<a name="l01501"></a>01501         cache_addw( LDR_IMM(templo1, templo2, index) );      <span class="comment">// ldr templo1, [templo2, #index]</span>
<a name="l01502"></a>01502         cache_addw( ADD_REG(reg, reg, templo1) );      <span class="comment">// add reg, reg, templo1</span>
<a name="l01503"></a>01503 }
<a name="l01504"></a>01504 
<a name="l01505"></a>01505 
<a name="l01506"></a>01506 <span class="comment">// move 16bit of register into cpu_regs[index] using FC_REGS_ADDR (index modulo 2 must be zero)</span>
<a name="l01507"></a>01507 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regval16_from_reg(HostReg src_reg,Bitu index) {
<a name="l01508"></a>01508         cache_checkinstr(4);
<a name="l01509"></a>01509         cache_addw( MOV_LO_HI(templo1, FC_REGS_ADDR) );      <span class="comment">// mov templo1, FC_REGS_ADDR</span>
<a name="l01510"></a>01510         cache_addw( STRH_IMM(src_reg, templo1, index) );      <span class="comment">// strh src_reg, [templo1, #index]</span>
<a name="l01511"></a>01511 }
<a name="l01512"></a>01512 
<a name="l01513"></a>01513 <span class="comment">// move 32bit of register into cpu_regs[index] using FC_REGS_ADDR (index modulo 4 must be zero)</span>
<a name="l01514"></a>01514 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regval32_from_reg(HostReg src_reg,Bitu index) {
<a name="l01515"></a>01515         cache_checkinstr(4);
<a name="l01516"></a>01516         cache_addw( MOV_LO_HI(templo1, FC_REGS_ADDR) );      <span class="comment">// mov templo1, FC_REGS_ADDR</span>
<a name="l01517"></a>01517         cache_addw( STR_IMM(src_reg, templo1, index) );      <span class="comment">// str src_reg, [templo1, #index]</span>
<a name="l01518"></a>01518 }
<a name="l01519"></a>01519 
<a name="l01520"></a>01520 <span class="comment">// move 32bit (dword==true) or 16bit (dword==false) of a register into cpu_regs[index] using FC_REGS_ADDR (if dword==true index modulo 4 must be zero) (if dword==false index modulo 2 must be zero)</span>
<a name="l01521"></a>01521 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regword_from_reg(HostReg src_reg,Bitu index,<span class="keywordtype">bool</span> dword) {
<a name="l01522"></a>01522         cache_checkinstr(4);
<a name="l01523"></a>01523         cache_addw( MOV_LO_HI(templo1, FC_REGS_ADDR) );      <span class="comment">// mov templo1, FC_REGS_ADDR</span>
<a name="l01524"></a>01524         <span class="keywordflow">if</span> (dword) {
<a name="l01525"></a>01525                 cache_addw( STR_IMM(src_reg, templo1, index) );      <span class="comment">// str src_reg, [templo1, #index]</span>
<a name="l01526"></a>01526         } <span class="keywordflow">else</span> {
<a name="l01527"></a>01527                 cache_addw( STRH_IMM(src_reg, templo1, index) );      <span class="comment">// strh src_reg, [templo1, #index]</span>
<a name="l01528"></a>01528         }
<a name="l01529"></a>01529 }
<a name="l01530"></a>01530 
<a name="l01531"></a>01531 <span class="comment">// move the lowest 8bit of a register into cpu_regs[index] using FC_REGS_ADDR</span>
<a name="l01532"></a>01532 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_mov_regbyte_from_reg_low(HostReg src_reg,Bitu index) {
<a name="l01533"></a>01533         cache_checkinstr(4);
<a name="l01534"></a>01534         cache_addw( MOV_LO_HI(templo1, FC_REGS_ADDR) );      <span class="comment">// mov templo1, FC_REGS_ADDR</span>
<a name="l01535"></a>01535         cache_addw( STRB_IMM(src_reg, templo1, index) );      <span class="comment">// strb src_reg, [templo1, #index]</span>
<a name="l01536"></a>01536 }
<a name="l01537"></a>01537 
<a name="l01538"></a>01538 <span class="preprocessor">#endif</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Sun Jul 5 2020 13:11:34 for DOSBox-X by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.0
</small></address>

</body>
</html>
