

Implementation tool: Xilinx Vivado v.2022.2
Project:             vitis_test
Solution:            solution1
Device target:       xczu3eg-sbva484-2-i
Report date:         Mon Sep 02 11:50:12 +08 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          20985
FF:           15609
DSP:             52
BRAM:            36
URAM:             0
LATCH:            0
SRL:            763
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.778
Timing met
