// ==============================================================
// RTL generated by AutoESL - High-Level Synthesis System (C, C++, SystemC)
// Version: 2011.1
// Copyright (C) 2011 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module do_rotate (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        a_address0,
        a_ce0,
        a_we0,
        a_d0,
        a_q0,
        a_address1,
        a_ce1,
        a_we1,
        a_d1,
        a_q1,
        v_address0,
        v_ce0,
        v_we0,
        v_d0,
        v_q0,
        v_address1,
        v_ce1,
        v_we1,
        v_d1,
        v_q1,
        s,
        tau,
        ip,
        iq
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output  [13:0] a_address0;
output   a_ce0;
output   a_we0;
output  [31:0] a_d0;
input  [31:0] a_q0;
output  [13:0] a_address1;
output   a_ce1;
output   a_we1;
output  [31:0] a_d1;
input  [31:0] a_q1;
output  [13:0] v_address0;
output   v_ce0;
output   v_we0;
output  [31:0] v_d0;
input  [31:0] v_q0;
output  [13:0] v_address1;
output   v_ce1;
output   v_we1;
output  [31:0] v_d1;
input  [31:0] v_q1;
input  [31:0] s;
input  [31:0] tau;
input  [6:0] ip;
input  [8:0] iq;

reg ap_done;
reg ap_idle;
reg[13:0] a_address0;
reg a_ce0;
reg a_we0;
reg[13:0] a_address1;
reg a_ce1;
reg a_we1;
reg[31:0] a_d1;
reg[13:0] v_address0;
reg v_ce0;
reg v_we0;
reg[13:0] v_address1;
reg v_ce1;
reg v_we1;
reg   [3:0] ap_CS_fsm;
reg   [31:0] indvar2_reg_168;
reg   [31:0] indvar4_reg_179;
reg   [31:0] indvar1_reg_190;
reg   [7:0] indvar_reg_201;
reg   [7:0] j_3_reg_212;
reg   [31:0] reg_240;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg   [0:0] tmp_4_reg_683;
reg    ap_reg_ppiten_pp1_it0;
reg    ap_reg_ppiten_pp1_it1;
reg    ap_reg_ppiten_pp1_it2;
reg    ap_reg_ppiten_pp1_it3;
reg    ap_reg_ppiten_pp1_it4;
reg    ap_reg_ppiten_pp1_it5;
reg    ap_reg_ppiten_pp1_it6;
reg    ap_reg_ppiten_pp1_it7;
reg    ap_reg_ppiten_pp1_it8;
reg    ap_reg_ppiten_pp1_it9;
reg    ap_reg_ppiten_pp1_it10;
reg    ap_reg_ppiten_pp1_it11;
reg   [0:0] tmp_13_reg_707;
reg    ap_reg_ppiten_pp2_it0;
reg    ap_reg_ppiten_pp2_it1;
reg    ap_reg_ppiten_pp2_it2;
reg    ap_reg_ppiten_pp2_it3;
reg    ap_reg_ppiten_pp2_it4;
reg    ap_reg_ppiten_pp2_it5;
reg    ap_reg_ppiten_pp2_it6;
reg    ap_reg_ppiten_pp2_it7;
reg    ap_reg_ppiten_pp2_it8;
reg    ap_reg_ppiten_pp2_it9;
reg    ap_reg_ppiten_pp2_it10;
reg    ap_reg_ppiten_pp2_it11;
reg   [0:0] exitcond_reg_736;
reg   [31:0] ap_reg_ppstg_reg_240_pp0_it1;
reg   [31:0] ap_reg_ppstg_reg_240_pp0_it2;
reg   [31:0] ap_reg_ppstg_reg_240_pp0_it3;
reg   [31:0] ap_reg_ppstg_reg_240_pp0_it4;
reg   [31:0] ap_reg_ppstg_reg_240_pp0_it5;
reg   [31:0] ap_reg_ppstg_reg_240_pp0_it6;
reg   [31:0] ap_reg_ppstg_reg_240_pp1_it1;
reg   [31:0] ap_reg_ppstg_reg_240_pp1_it2;
reg   [31:0] ap_reg_ppstg_reg_240_pp1_it3;
reg   [31:0] ap_reg_ppstg_reg_240_pp1_it4;
reg   [31:0] ap_reg_ppstg_reg_240_pp1_it5;
reg   [31:0] ap_reg_ppstg_reg_240_pp1_it6;
reg   [31:0] ap_reg_ppstg_reg_240_pp2_it1;
reg   [31:0] ap_reg_ppstg_reg_240_pp2_it2;
reg   [31:0] ap_reg_ppstg_reg_240_pp2_it3;
reg   [31:0] ap_reg_ppstg_reg_240_pp2_it4;
reg   [31:0] ap_reg_ppstg_reg_240_pp2_it5;
reg   [31:0] ap_reg_ppstg_reg_240_pp2_it6;
reg   [31:0] reg_247;
reg   [31:0] ap_reg_ppstg_reg_247_pp0_it1;
reg   [31:0] ap_reg_ppstg_reg_247_pp0_it2;
reg   [31:0] ap_reg_ppstg_reg_247_pp0_it3;
reg   [31:0] ap_reg_ppstg_reg_247_pp0_it4;
reg   [31:0] ap_reg_ppstg_reg_247_pp0_it5;
reg   [31:0] ap_reg_ppstg_reg_247_pp0_it6;
reg   [31:0] ap_reg_ppstg_reg_247_pp1_it1;
reg   [31:0] ap_reg_ppstg_reg_247_pp1_it2;
reg   [31:0] ap_reg_ppstg_reg_247_pp1_it3;
reg   [31:0] ap_reg_ppstg_reg_247_pp1_it4;
reg   [31:0] ap_reg_ppstg_reg_247_pp1_it5;
reg   [31:0] ap_reg_ppstg_reg_247_pp1_it6;
reg   [31:0] ap_reg_ppstg_reg_247_pp2_it1;
reg   [31:0] ap_reg_ppstg_reg_247_pp2_it2;
reg   [31:0] ap_reg_ppstg_reg_247_pp2_it3;
reg   [31:0] ap_reg_ppstg_reg_247_pp2_it4;
reg   [31:0] ap_reg_ppstg_reg_247_pp2_it5;
reg   [31:0] ap_reg_ppstg_reg_247_pp2_it6;
wire   [31:0] grp_fu_232_p2;
reg   [31:0] reg_254;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_683_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_707_pp1_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_736_pp2_it2;
reg    ap_reg_ppiten_pp3_it2;
reg    ap_reg_ppiten_pp3_it0;
reg    ap_reg_ppiten_pp3_it1;
reg    ap_reg_ppiten_pp3_it3;
reg    ap_reg_ppiten_pp3_it4;
reg    ap_reg_ppiten_pp3_it5;
reg    ap_reg_ppiten_pp3_it6;
reg    ap_reg_ppiten_pp3_it7;
reg    ap_reg_ppiten_pp3_it8;
reg    ap_reg_ppiten_pp3_it9;
reg    ap_reg_ppiten_pp3_it10;
reg    ap_reg_ppiten_pp3_it11;
reg   [0:0] exitcond1_reg_755;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_755_pp3_it2;
wire   [31:0] grp_fu_236_p2;
reg   [31:0] reg_259;
wire   [31:0] grp_fu_224_p2;
reg   [31:0] reg_264;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_683_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_707_pp1_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_736_pp2_it4;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_755_pp3_it4;
wire   [31:0] grp_fu_228_p2;
reg   [31:0] reg_269;
reg   [31:0] reg_274;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_683_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_707_pp1_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_736_pp2_it6;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_755_pp3_it6;
reg   [31:0] reg_279;
reg   [31:0] reg_284;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_683_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_707_pp1_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_736_pp2_it9;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_755_pp3_it9;
reg   [31:0] reg_290;
reg   [31:0] ap_reg_ppstg_reg_290_pp0_it10;
reg   [31:0] ap_reg_ppstg_reg_290_pp1_it10;
reg   [31:0] ap_reg_ppstg_reg_290_pp2_it10;
reg   [31:0] ap_reg_ppstg_reg_290_pp3_it10;
wire   [7:0] ip_cast2_fu_296_p1;
reg   [7:0] ip_cast2_reg_636;
reg   [31:0] tmp_1_cast_reg_641;
wire   [31:0] tmp1_fu_314_p1;
reg   [31:0] tmp1_reg_646;
wire   [15:0] tmp33_cast_fu_322_p1;
reg   [15:0] tmp33_cast_reg_651;
wire   [31:0] tmp34_cast_fu_332_p1;
reg   [31:0] tmp34_cast_reg_657;
wire   [15:0] tmp36_cast1_fu_336_p1;
reg   [15:0] tmp36_cast1_reg_662;
wire   [13:0] tmp36_cast_fu_344_p1;
reg   [13:0] tmp36_cast_reg_667;
wire   [31:0] tmp37_cast_fu_354_p1;
reg   [31:0] tmp37_cast_reg_673;
wire   [31:0] j_fu_374_p2;
reg   [31:0] j_reg_678;
wire   [0:0] tmp_4_fu_380_p2;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_683_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_683_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_683_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_683_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_683_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_683_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_683_pp0_it11;
reg   [13:0] a_addr_2_reg_687;
reg   [13:0] ap_reg_ppstg_a_addr_2_reg_687_pp0_it1;
reg   [13:0] ap_reg_ppstg_a_addr_2_reg_687_pp0_it2;
reg   [13:0] ap_reg_ppstg_a_addr_2_reg_687_pp0_it3;
reg   [13:0] ap_reg_ppstg_a_addr_2_reg_687_pp0_it4;
reg   [13:0] ap_reg_ppstg_a_addr_2_reg_687_pp0_it5;
reg   [13:0] ap_reg_ppstg_a_addr_2_reg_687_pp0_it6;
reg   [13:0] ap_reg_ppstg_a_addr_2_reg_687_pp0_it7;
reg   [13:0] ap_reg_ppstg_a_addr_2_reg_687_pp0_it8;
reg   [13:0] ap_reg_ppstg_a_addr_2_reg_687_pp0_it9;
reg   [13:0] ap_reg_ppstg_a_addr_2_reg_687_pp0_it10;
reg   [13:0] a_addr_1_reg_692;
reg   [13:0] ap_reg_ppstg_a_addr_1_reg_692_pp0_it1;
reg   [13:0] ap_reg_ppstg_a_addr_1_reg_692_pp0_it2;
reg   [13:0] ap_reg_ppstg_a_addr_1_reg_692_pp0_it3;
reg   [13:0] ap_reg_ppstg_a_addr_1_reg_692_pp0_it4;
reg   [13:0] ap_reg_ppstg_a_addr_1_reg_692_pp0_it5;
reg   [13:0] ap_reg_ppstg_a_addr_1_reg_692_pp0_it6;
reg   [13:0] ap_reg_ppstg_a_addr_1_reg_692_pp0_it7;
reg   [13:0] ap_reg_ppstg_a_addr_1_reg_692_pp0_it8;
reg   [13:0] ap_reg_ppstg_a_addr_1_reg_692_pp0_it9;
reg   [13:0] ap_reg_ppstg_a_addr_1_reg_692_pp0_it10;
reg   [13:0] ap_reg_ppstg_a_addr_1_reg_692_pp0_it11;
reg   [31:0] tmp_5_cast_reg_697;
wire   [31:0] tmp6_cast_fu_413_p1;
reg   [31:0] tmp6_cast_reg_702;
wire   [0:0] tmp_13_fu_422_p2;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_707_pp1_it1;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_707_pp1_it3;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_707_pp1_it5;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_707_pp1_it7;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_707_pp1_it8;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_707_pp1_it10;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_707_pp1_it11;
reg   [31:0] indvar_next5_reg_711;
reg   [13:0] a_addr_2_6_reg_716;
reg   [13:0] ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it1;
reg   [13:0] ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it2;
reg   [13:0] ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it3;
reg   [13:0] ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it4;
reg   [13:0] ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it5;
reg   [13:0] ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it6;
reg   [13:0] ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it7;
reg   [13:0] ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it8;
reg   [13:0] ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it9;
reg   [13:0] ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it10;
reg   [13:0] a_addr_3_reg_721;
reg   [13:0] ap_reg_ppstg_a_addr_3_reg_721_pp1_it1;
reg   [13:0] ap_reg_ppstg_a_addr_3_reg_721_pp1_it2;
reg   [13:0] ap_reg_ppstg_a_addr_3_reg_721_pp1_it3;
reg   [13:0] ap_reg_ppstg_a_addr_3_reg_721_pp1_it4;
reg   [13:0] ap_reg_ppstg_a_addr_3_reg_721_pp1_it5;
reg   [13:0] ap_reg_ppstg_a_addr_3_reg_721_pp1_it6;
reg   [13:0] ap_reg_ppstg_a_addr_3_reg_721_pp1_it7;
reg   [13:0] ap_reg_ppstg_a_addr_3_reg_721_pp1_it8;
reg   [13:0] ap_reg_ppstg_a_addr_3_reg_721_pp1_it9;
reg   [13:0] ap_reg_ppstg_a_addr_3_reg_721_pp1_it10;
reg   [13:0] ap_reg_ppstg_a_addr_3_reg_721_pp1_it11;
wire   [31:0] tmp_cast_fu_478_p1;
reg   [31:0] tmp_cast_reg_726;
reg   [31:0] tmp10_reg_731;
wire   [0:0] exitcond_fu_509_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_736_pp2_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_736_pp2_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_736_pp2_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_736_pp2_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_736_pp2_it8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_736_pp2_it10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_736_pp2_it11;
reg   [31:0] indvar_next2_reg_740;
reg   [13:0] a_addr_4_reg_745;
reg   [13:0] ap_reg_ppstg_a_addr_4_reg_745_pp2_it1;
reg   [13:0] ap_reg_ppstg_a_addr_4_reg_745_pp2_it2;
reg   [13:0] ap_reg_ppstg_a_addr_4_reg_745_pp2_it3;
reg   [13:0] ap_reg_ppstg_a_addr_4_reg_745_pp2_it4;
reg   [13:0] ap_reg_ppstg_a_addr_4_reg_745_pp2_it5;
reg   [13:0] ap_reg_ppstg_a_addr_4_reg_745_pp2_it6;
reg   [13:0] ap_reg_ppstg_a_addr_4_reg_745_pp2_it7;
reg   [13:0] ap_reg_ppstg_a_addr_4_reg_745_pp2_it8;
reg   [13:0] ap_reg_ppstg_a_addr_4_reg_745_pp2_it9;
reg   [13:0] ap_reg_ppstg_a_addr_4_reg_745_pp2_it10;
reg   [13:0] a_addr_5_reg_750;
reg   [13:0] ap_reg_ppstg_a_addr_5_reg_750_pp2_it1;
reg   [13:0] ap_reg_ppstg_a_addr_5_reg_750_pp2_it2;
reg   [13:0] ap_reg_ppstg_a_addr_5_reg_750_pp2_it3;
reg   [13:0] ap_reg_ppstg_a_addr_5_reg_750_pp2_it4;
reg   [13:0] ap_reg_ppstg_a_addr_5_reg_750_pp2_it5;
reg   [13:0] ap_reg_ppstg_a_addr_5_reg_750_pp2_it6;
reg   [13:0] ap_reg_ppstg_a_addr_5_reg_750_pp2_it7;
reg   [13:0] ap_reg_ppstg_a_addr_5_reg_750_pp2_it8;
reg   [13:0] ap_reg_ppstg_a_addr_5_reg_750_pp2_it9;
reg   [13:0] ap_reg_ppstg_a_addr_5_reg_750_pp2_it10;
reg   [13:0] ap_reg_ppstg_a_addr_5_reg_750_pp2_it11;
wire   [0:0] exitcond1_fu_565_p2;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_755_pp3_it1;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_755_pp3_it3;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_755_pp3_it5;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_755_pp3_it7;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_755_pp3_it8;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_755_pp3_it10;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_755_pp3_it11;
reg   [7:0] indvar_next_reg_759;
reg   [13:0] v_addr_12_reg_764;
reg   [13:0] ap_reg_ppstg_v_addr_12_reg_764_pp3_it1;
reg   [13:0] ap_reg_ppstg_v_addr_12_reg_764_pp3_it2;
reg   [13:0] ap_reg_ppstg_v_addr_12_reg_764_pp3_it3;
reg   [13:0] ap_reg_ppstg_v_addr_12_reg_764_pp3_it4;
reg   [13:0] ap_reg_ppstg_v_addr_12_reg_764_pp3_it5;
reg   [13:0] ap_reg_ppstg_v_addr_12_reg_764_pp3_it6;
reg   [13:0] ap_reg_ppstg_v_addr_12_reg_764_pp3_it7;
reg   [13:0] ap_reg_ppstg_v_addr_12_reg_764_pp3_it8;
reg   [13:0] ap_reg_ppstg_v_addr_12_reg_764_pp3_it9;
reg   [13:0] ap_reg_ppstg_v_addr_12_reg_764_pp3_it10;
reg   [13:0] v_addr_1_reg_769;
reg   [13:0] ap_reg_ppstg_v_addr_1_reg_769_pp3_it1;
reg   [13:0] ap_reg_ppstg_v_addr_1_reg_769_pp3_it2;
reg   [13:0] ap_reg_ppstg_v_addr_1_reg_769_pp3_it3;
reg   [13:0] ap_reg_ppstg_v_addr_1_reg_769_pp3_it4;
reg   [13:0] ap_reg_ppstg_v_addr_1_reg_769_pp3_it5;
reg   [13:0] ap_reg_ppstg_v_addr_1_reg_769_pp3_it6;
reg   [13:0] ap_reg_ppstg_v_addr_1_reg_769_pp3_it7;
reg   [13:0] ap_reg_ppstg_v_addr_1_reg_769_pp3_it8;
reg   [13:0] ap_reg_ppstg_v_addr_1_reg_769_pp3_it9;
reg   [13:0] ap_reg_ppstg_v_addr_1_reg_769_pp3_it10;
reg   [13:0] ap_reg_ppstg_v_addr_1_reg_769_pp3_it11;
reg   [7:0] tmp_41_reg_774;
reg   [31:0] v_load_reg_779;
reg   [31:0] ap_reg_ppstg_v_load_reg_779_pp3_it1;
reg   [31:0] ap_reg_ppstg_v_load_reg_779_pp3_it2;
reg   [31:0] ap_reg_ppstg_v_load_reg_779_pp3_it3;
reg   [31:0] ap_reg_ppstg_v_load_reg_779_pp3_it4;
reg   [31:0] ap_reg_ppstg_v_load_reg_779_pp3_it5;
reg   [31:0] ap_reg_ppstg_v_load_reg_779_pp3_it6;
reg   [31:0] v_load_1_reg_786;
reg   [31:0] ap_reg_ppstg_v_load_1_reg_786_pp3_it1;
reg   [31:0] ap_reg_ppstg_v_load_1_reg_786_pp3_it2;
reg   [31:0] ap_reg_ppstg_v_load_1_reg_786_pp3_it3;
reg   [31:0] ap_reg_ppstg_v_load_1_reg_786_pp3_it4;
reg   [31:0] ap_reg_ppstg_v_load_1_reg_786_pp3_it5;
reg   [31:0] ap_reg_ppstg_v_load_1_reg_786_pp3_it6;
reg   [31:0] indvar2_phi_fu_172_p4;
reg   [31:0] indvar4_phi_fu_183_p4;
reg   [31:0] indvar1_phi_fu_194_p4;
reg   [7:0] indvar_phi_fu_205_p4;
reg   [7:0] j_3_phi_fu_216_p4;
wire   [63:0] tmp_3_fu_385_p1;
wire   [63:0] tmp_14_fu_390_p1;
wire   [63:0] tmp_32_fu_448_p1;
wire   [63:0] tmp_42_fu_464_p1;
wire   [63:0] tmp_44_fu_540_p1;
wire   [63:0] tmp_46_fu_560_p1;
wire   [63:0] tmp_47_fu_596_p1;
wire   [63:0] tmp_48_fu_606_p1;
reg   [31:0] grp_fu_224_p0;
reg   [31:0] grp_fu_224_p1;
reg   [31:0] grp_fu_228_p0;
reg   [31:0] grp_fu_228_p1;
reg   [31:0] grp_fu_232_p0;
reg   [31:0] grp_fu_232_p1;
reg   [31:0] grp_fu_236_p0;
reg   [31:0] grp_fu_236_p1;
wire   [8:0] ip_cast1_cast_fu_300_p1;
wire   [8:0] tmp_1_fu_304_p2;
wire   [9:0] tmp33_cast1_fu_318_p1;
wire   [9:0] tmp2_fu_326_p2;
wire   [8:0] tmp36_cast2_fu_340_p1;
wire   [8:0] tmp5_fu_348_p2;
wire   [31:0] tmp7_fu_358_p2;
wire   [31:0] a_addr5_fu_369_p2;
wire   [31:0] a_addr8_fu_364_p2;
wire   [9:0] iq_cast_cast_fu_395_p1;
wire   [9:0] tmp_5_fu_398_p2;
wire   [7:0] tmp6_fu_408_p2;
wire   [31:0] j_1_fu_417_p2;
wire   [13:0] a_addr9_fu_433_p2;
wire   [31:0] a_addr9_cast_fu_438_p1;
wire   [31:0] a_addr2_fu_442_p2;
wire   [31:0] a_addr6_fu_453_p2;
wire   [31:0] a_addr7_fu_459_p2;
wire   [9:0] iq_cast1_fu_469_p1;
wire   [9:0] tmp_fu_472_p2;
wire   [0:0] tmp3_fu_482_p2;
wire   [8:0] tmp4_fu_488_p3;
wire   [9:0] tmp8_fu_495_p1;
wire   [9:0] tmp9_fu_499_p2;
wire   [13:0] a_addr3_fu_525_p2;
wire   [31:0] a_addr3_cast_fu_530_p1;
wire   [31:0] j_2_fu_520_p2;
wire   [31:0] a_addr4_fu_534_p2;
wire   [15:0] a_addr_fu_545_p2;
wire   [31:0] a_addr_cast_fu_550_p1;
wire   [31:0] a_addr1_fu_554_p2;
wire   [14:0] tmp_32_trn_cast_fu_577_p1;
wire   [14:0] v_addr_fu_581_p2;
wire   [15:0] v_addr_cast_fu_587_p1;
wire   [15:0] v_addr1_fu_591_p2;
wire   [15:0] v_addr2_fu_601_p2;
reg   [1:0] grp_fu_224_opcode;
wire    grp_fu_224_ce;
reg   [1:0] grp_fu_228_opcode;
wire    grp_fu_228_ce;
wire    grp_fu_232_ce;
wire    grp_fu_236_ce;
reg   [3:0] ap_NS_fsm;
wire   [63:0] a_addr_1_reg_6920;
wire   [63:0] a_addr_2_6_reg_7160;
wire   [63:0] a_addr_2_reg_6870;
wire   [63:0] a_addr_3_reg_7210;
wire   [63:0] a_addr_4_reg_7450;
wire   [63:0] a_addr_5_reg_7500;
wire   [63:0] v_addr_12_reg_7640;
wire   [63:0] v_addr_1_reg_7690;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st0_fsm_0 = 4'b0000;
parameter    ap_ST_st1_fsm_1 = 4'b0001;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b0010;
parameter    ap_ST_pp0_stg1_fsm_3 = 4'b0011;
parameter    ap_ST_st26_fsm_4 = 4'b0100;
parameter    ap_ST_pp1_stg0_fsm_5 = 4'b0101;
parameter    ap_ST_pp1_stg1_fsm_6 = 4'b0110;
parameter    ap_ST_st51_fsm_7 = 4'b0111;
parameter    ap_ST_pp2_stg0_fsm_8 = 4'b1000;
parameter    ap_ST_pp2_stg1_fsm_9 = 4'b1001;
parameter    ap_ST_pp3_stg0_fsm_10 = 4'b1010;
parameter    ap_ST_pp3_stg1_fsm_11 = 4'b1011;
parameter    ap_ST_st100_fsm_12 = 4'b1100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv8_1 = 8'b00000001;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv10_80 = 10'b0010000000;
parameter    ap_const_lv9_80 = 9'b010000000;
parameter    ap_const_lv32_7 = 32'b00000000000000000000000000000111;
parameter    ap_const_lv32_1 = 32'b00000000000000000000000000000001;
parameter    ap_const_lv10_3FF = 10'b1111111111;
parameter    ap_const_lv14_7 = 14'b00000000000111;
parameter    ap_const_lv10_1 = 10'b0000000001;
parameter    ap_const_lv10_81 = 10'b0010000001;
parameter    ap_const_lv16_7 = 16'b0000000000000111;
parameter    ap_const_lv8_80 = 8'b10000000;
parameter    ap_const_lv15_7 = 15'b000000000000111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b01;
parameter    ap_true = 1'b1;


do_rotate_grp_fu_224_ACMP_faddfsub_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
do_rotate_grp_fu_224_ACMP_faddfsub_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_224_p0 ),
    .din1( grp_fu_224_p1 ),
    .opcode( grp_fu_224_opcode ),
    .ce( grp_fu_224_ce ),
    .dout( grp_fu_224_p2 )
);

do_rotate_grp_fu_228_ACMP_faddfsub_2 #(
    .ID( 2 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
do_rotate_grp_fu_228_ACMP_faddfsub_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_228_p0 ),
    .din1( grp_fu_228_p1 ),
    .opcode( grp_fu_228_opcode ),
    .ce( grp_fu_228_ce ),
    .dout( grp_fu_228_p2 )
);

do_rotate_grp_fu_232_ACMP_fmul_3 #(
    .ID( 3 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
do_rotate_grp_fu_232_ACMP_fmul_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_232_p0 ),
    .din1( grp_fu_232_p1 ),
    .ce( grp_fu_232_ce ),
    .dout( grp_fu_232_p2 )
);

do_rotate_grp_fu_236_ACMP_fmul_4 #(
    .ID( 4 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
do_rotate_grp_fu_236_ACMP_fmul_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_236_p0 ),
    .din1( grp_fu_236_p1 ),
    .ce( grp_fu_236_ce ),
    .dout( grp_fu_236_p2 )
);



/// ap_CS_fsm assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_4_fu_380_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (tmp_4_reg_683 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st1_fsm_1 == ap_CS_fsm) | ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & ~(tmp_4_reg_683 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_13_fu_422_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_13_reg_707))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st26_fsm_4 == ap_CS_fsm) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_13_reg_707)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it10 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it10 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it10 <= ap_reg_ppiten_pp1_it9;
        end else if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it11 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it11 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it11 <= ap_reg_ppiten_pp1_it10;
        end else if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end else if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it3 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end else if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it4 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
        end else if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it5 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
        end else if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it6 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
        end else if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it7 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it7 <= ap_reg_ppiten_pp1_it6;
        end else if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it8 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it8 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it8 <= ap_reg_ppiten_pp1_it7;
        end else if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it9 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it9 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it9 <= ap_reg_ppiten_pp1_it8;
        end else if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it9 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it0 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp2_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_reg_736))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st51_fsm_7 == ap_CS_fsm) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_reg_736)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it10 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it10 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it10 <= ap_reg_ppiten_pp2_it9;
        end else if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it11 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it11 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it11 <= ap_reg_ppiten_pp2_it10;
        end else if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end else if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it3 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it3 <= ap_reg_ppiten_pp2_it2;
        end else if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it4 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it4 <= ap_reg_ppiten_pp2_it3;
        end else if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it5 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it5 <= ap_reg_ppiten_pp2_it4;
        end else if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it6 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it6 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it6 <= ap_reg_ppiten_pp2_it5;
        end else if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it7 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it7 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it7 <= ap_reg_ppiten_pp2_it6;
        end else if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it8 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it8 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it8 <= ap_reg_ppiten_pp2_it7;
        end else if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it9 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it9 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it9 <= ap_reg_ppiten_pp2_it8;
        end else if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it9 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it0 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond1_fu_565_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp3_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_reg_755))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond1_reg_755)))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it10 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it10 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp3_it10 <= ap_reg_ppiten_pp3_it9;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
            ap_reg_ppiten_pp3_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it11 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it11 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp3_it11 <= ap_reg_ppiten_pp3_it10;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
            ap_reg_ppiten_pp3_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp3_it2 <= ap_reg_ppiten_pp3_it1;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
            ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it3 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp3_it3 <= ap_reg_ppiten_pp3_it2;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
            ap_reg_ppiten_pp3_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it4 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp3_it4 <= ap_reg_ppiten_pp3_it3;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
            ap_reg_ppiten_pp3_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it5 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp3_it5 <= ap_reg_ppiten_pp3_it4;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
            ap_reg_ppiten_pp3_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it6 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it6 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp3_it6 <= ap_reg_ppiten_pp3_it5;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
            ap_reg_ppiten_pp3_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it7 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it7 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp3_it7 <= ap_reg_ppiten_pp3_it6;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
            ap_reg_ppiten_pp3_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it8 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it8 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp3_it8 <= ap_reg_ppiten_pp3_it7;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
            ap_reg_ppiten_pp3_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it9 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it9 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp3_it9 <= ap_reg_ppiten_pp3_it8;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
            ap_reg_ppiten_pp3_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_4_fu_380_p2))) begin
        a_addr_1_reg_692 <= a_addr_1_reg_6920;
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_13_fu_422_p2))) begin
        a_addr_2_6_reg_716 <= a_addr_2_6_reg_7160;
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_4_fu_380_p2))) begin
        a_addr_2_reg_687 <= a_addr_2_reg_6870;
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_13_fu_422_p2))) begin
        a_addr_3_reg_721 <= a_addr_3_reg_7210;
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_509_p2))) begin
        a_addr_4_reg_745 <= a_addr_4_reg_7450;
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_509_p2))) begin
        a_addr_5_reg_750 <= a_addr_5_reg_7500;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_1_reg_692_pp0_it1 <= a_addr_1_reg_692;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_1_reg_692_pp0_it10 <= ap_reg_ppstg_a_addr_1_reg_692_pp0_it9;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_1_reg_692_pp0_it11 <= ap_reg_ppstg_a_addr_1_reg_692_pp0_it10;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_1_reg_692_pp0_it2 <= ap_reg_ppstg_a_addr_1_reg_692_pp0_it1;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_1_reg_692_pp0_it3 <= ap_reg_ppstg_a_addr_1_reg_692_pp0_it2;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_1_reg_692_pp0_it4 <= ap_reg_ppstg_a_addr_1_reg_692_pp0_it3;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_1_reg_692_pp0_it5 <= ap_reg_ppstg_a_addr_1_reg_692_pp0_it4;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_1_reg_692_pp0_it6 <= ap_reg_ppstg_a_addr_1_reg_692_pp0_it5;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_1_reg_692_pp0_it7 <= ap_reg_ppstg_a_addr_1_reg_692_pp0_it6;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_1_reg_692_pp0_it8 <= ap_reg_ppstg_a_addr_1_reg_692_pp0_it7;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_1_reg_692_pp0_it9 <= ap_reg_ppstg_a_addr_1_reg_692_pp0_it8;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it1 <= a_addr_2_6_reg_716;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it10 <= ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it9;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it2 <= ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it1;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it3 <= ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it2;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it4 <= ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it3;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it5 <= ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it4;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it6 <= ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it5;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it7 <= ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it6;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it8 <= ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it7;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it9 <= ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it8;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_reg_687_pp0_it1 <= a_addr_2_reg_687;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_reg_687_pp0_it10 <= ap_reg_ppstg_a_addr_2_reg_687_pp0_it9;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_reg_687_pp0_it2 <= ap_reg_ppstg_a_addr_2_reg_687_pp0_it1;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_reg_687_pp0_it3 <= ap_reg_ppstg_a_addr_2_reg_687_pp0_it2;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_reg_687_pp0_it4 <= ap_reg_ppstg_a_addr_2_reg_687_pp0_it3;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_reg_687_pp0_it5 <= ap_reg_ppstg_a_addr_2_reg_687_pp0_it4;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_reg_687_pp0_it6 <= ap_reg_ppstg_a_addr_2_reg_687_pp0_it5;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_reg_687_pp0_it7 <= ap_reg_ppstg_a_addr_2_reg_687_pp0_it6;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_reg_687_pp0_it8 <= ap_reg_ppstg_a_addr_2_reg_687_pp0_it7;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_2_reg_687_pp0_it9 <= ap_reg_ppstg_a_addr_2_reg_687_pp0_it8;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_3_reg_721_pp1_it1 <= a_addr_3_reg_721;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_3_reg_721_pp1_it10 <= ap_reg_ppstg_a_addr_3_reg_721_pp1_it9;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_3_reg_721_pp1_it11 <= ap_reg_ppstg_a_addr_3_reg_721_pp1_it10;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_3_reg_721_pp1_it2 <= ap_reg_ppstg_a_addr_3_reg_721_pp1_it1;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_3_reg_721_pp1_it3 <= ap_reg_ppstg_a_addr_3_reg_721_pp1_it2;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_3_reg_721_pp1_it4 <= ap_reg_ppstg_a_addr_3_reg_721_pp1_it3;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_3_reg_721_pp1_it5 <= ap_reg_ppstg_a_addr_3_reg_721_pp1_it4;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_3_reg_721_pp1_it6 <= ap_reg_ppstg_a_addr_3_reg_721_pp1_it5;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_3_reg_721_pp1_it7 <= ap_reg_ppstg_a_addr_3_reg_721_pp1_it6;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_3_reg_721_pp1_it8 <= ap_reg_ppstg_a_addr_3_reg_721_pp1_it7;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_3_reg_721_pp1_it9 <= ap_reg_ppstg_a_addr_3_reg_721_pp1_it8;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_4_reg_745_pp2_it1 <= a_addr_4_reg_745;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_4_reg_745_pp2_it10 <= ap_reg_ppstg_a_addr_4_reg_745_pp2_it9;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_4_reg_745_pp2_it2 <= ap_reg_ppstg_a_addr_4_reg_745_pp2_it1;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_4_reg_745_pp2_it3 <= ap_reg_ppstg_a_addr_4_reg_745_pp2_it2;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_4_reg_745_pp2_it4 <= ap_reg_ppstg_a_addr_4_reg_745_pp2_it3;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_4_reg_745_pp2_it5 <= ap_reg_ppstg_a_addr_4_reg_745_pp2_it4;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_4_reg_745_pp2_it6 <= ap_reg_ppstg_a_addr_4_reg_745_pp2_it5;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_4_reg_745_pp2_it7 <= ap_reg_ppstg_a_addr_4_reg_745_pp2_it6;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_4_reg_745_pp2_it8 <= ap_reg_ppstg_a_addr_4_reg_745_pp2_it7;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_4_reg_745_pp2_it9 <= ap_reg_ppstg_a_addr_4_reg_745_pp2_it8;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_5_reg_750_pp2_it1 <= a_addr_5_reg_750;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_5_reg_750_pp2_it10 <= ap_reg_ppstg_a_addr_5_reg_750_pp2_it9;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_5_reg_750_pp2_it11 <= ap_reg_ppstg_a_addr_5_reg_750_pp2_it10;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_5_reg_750_pp2_it2 <= ap_reg_ppstg_a_addr_5_reg_750_pp2_it1;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_5_reg_750_pp2_it3 <= ap_reg_ppstg_a_addr_5_reg_750_pp2_it2;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_5_reg_750_pp2_it4 <= ap_reg_ppstg_a_addr_5_reg_750_pp2_it3;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_5_reg_750_pp2_it5 <= ap_reg_ppstg_a_addr_5_reg_750_pp2_it4;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_5_reg_750_pp2_it6 <= ap_reg_ppstg_a_addr_5_reg_750_pp2_it5;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_5_reg_750_pp2_it7 <= ap_reg_ppstg_a_addr_5_reg_750_pp2_it6;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_5_reg_750_pp2_it8 <= ap_reg_ppstg_a_addr_5_reg_750_pp2_it7;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_a_addr_5_reg_750_pp2_it9 <= ap_reg_ppstg_a_addr_5_reg_750_pp2_it8;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond1_reg_755_pp3_it1 <= exitcond1_reg_755;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond1_reg_755_pp3_it10 <= ap_reg_ppstg_exitcond1_reg_755_pp3_it9;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond1_reg_755_pp3_it11 <= ap_reg_ppstg_exitcond1_reg_755_pp3_it10;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond1_reg_755_pp3_it2 <= ap_reg_ppstg_exitcond1_reg_755_pp3_it1;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond1_reg_755_pp3_it3 <= ap_reg_ppstg_exitcond1_reg_755_pp3_it2;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond1_reg_755_pp3_it4 <= ap_reg_ppstg_exitcond1_reg_755_pp3_it3;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond1_reg_755_pp3_it5 <= ap_reg_ppstg_exitcond1_reg_755_pp3_it4;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond1_reg_755_pp3_it6 <= ap_reg_ppstg_exitcond1_reg_755_pp3_it5;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond1_reg_755_pp3_it7 <= ap_reg_ppstg_exitcond1_reg_755_pp3_it6;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond1_reg_755_pp3_it8 <= ap_reg_ppstg_exitcond1_reg_755_pp3_it7;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond1_reg_755_pp3_it9 <= ap_reg_ppstg_exitcond1_reg_755_pp3_it8;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_736_pp2_it1 <= exitcond_reg_736;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_736_pp2_it10 <= ap_reg_ppstg_exitcond_reg_736_pp2_it9;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_736_pp2_it11 <= ap_reg_ppstg_exitcond_reg_736_pp2_it10;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_736_pp2_it2 <= ap_reg_ppstg_exitcond_reg_736_pp2_it1;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_736_pp2_it3 <= ap_reg_ppstg_exitcond_reg_736_pp2_it2;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_736_pp2_it4 <= ap_reg_ppstg_exitcond_reg_736_pp2_it3;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_736_pp2_it5 <= ap_reg_ppstg_exitcond_reg_736_pp2_it4;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_736_pp2_it6 <= ap_reg_ppstg_exitcond_reg_736_pp2_it5;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_736_pp2_it7 <= ap_reg_ppstg_exitcond_reg_736_pp2_it6;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_736_pp2_it8 <= ap_reg_ppstg_exitcond_reg_736_pp2_it7;
    end
    if ((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_736_pp2_it9 <= ap_reg_ppstg_exitcond_reg_736_pp2_it8;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp0_it1 <= reg_240;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp0_it2 <= ap_reg_ppstg_reg_240_pp0_it1;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp0_it3 <= ap_reg_ppstg_reg_240_pp0_it2;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp0_it4 <= ap_reg_ppstg_reg_240_pp0_it3;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp0_it5 <= ap_reg_ppstg_reg_240_pp0_it4;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp0_it6 <= ap_reg_ppstg_reg_240_pp0_it5;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp1_it1 <= reg_240;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp1_it2 <= ap_reg_ppstg_reg_240_pp1_it1;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp1_it3 <= ap_reg_ppstg_reg_240_pp1_it2;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp1_it4 <= ap_reg_ppstg_reg_240_pp1_it3;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp1_it5 <= ap_reg_ppstg_reg_240_pp1_it4;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp1_it6 <= ap_reg_ppstg_reg_240_pp1_it5;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp2_it1 <= reg_240;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp2_it2 <= ap_reg_ppstg_reg_240_pp2_it1;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp2_it3 <= ap_reg_ppstg_reg_240_pp2_it2;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp2_it4 <= ap_reg_ppstg_reg_240_pp2_it3;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp2_it5 <= ap_reg_ppstg_reg_240_pp2_it4;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_240_pp2_it6 <= ap_reg_ppstg_reg_240_pp2_it5;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp0_it1 <= reg_247;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp0_it2 <= ap_reg_ppstg_reg_247_pp0_it1;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp0_it3 <= ap_reg_ppstg_reg_247_pp0_it2;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp0_it4 <= ap_reg_ppstg_reg_247_pp0_it3;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp0_it5 <= ap_reg_ppstg_reg_247_pp0_it4;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp0_it6 <= ap_reg_ppstg_reg_247_pp0_it5;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp1_it1 <= reg_247;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp1_it2 <= ap_reg_ppstg_reg_247_pp1_it1;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp1_it3 <= ap_reg_ppstg_reg_247_pp1_it2;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp1_it4 <= ap_reg_ppstg_reg_247_pp1_it3;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp1_it5 <= ap_reg_ppstg_reg_247_pp1_it4;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp1_it6 <= ap_reg_ppstg_reg_247_pp1_it5;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp2_it1 <= reg_247;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp2_it2 <= ap_reg_ppstg_reg_247_pp2_it1;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp2_it3 <= ap_reg_ppstg_reg_247_pp2_it2;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp2_it4 <= ap_reg_ppstg_reg_247_pp2_it3;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp2_it5 <= ap_reg_ppstg_reg_247_pp2_it4;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_247_pp2_it6 <= ap_reg_ppstg_reg_247_pp2_it5;
    end
    if ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_290_pp0_it10 <= reg_290;
    end
    if ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_290_pp1_it10 <= reg_290;
    end
    if ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_290_pp2_it10 <= reg_290;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_reg_290_pp3_it10 <= reg_290;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_13_reg_707_pp1_it1 <= tmp_13_reg_707;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_13_reg_707_pp1_it10 <= ap_reg_ppstg_tmp_13_reg_707_pp1_it9;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_13_reg_707_pp1_it11 <= ap_reg_ppstg_tmp_13_reg_707_pp1_it10;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_13_reg_707_pp1_it2 <= ap_reg_ppstg_tmp_13_reg_707_pp1_it1;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_13_reg_707_pp1_it3 <= ap_reg_ppstg_tmp_13_reg_707_pp1_it2;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_13_reg_707_pp1_it4 <= ap_reg_ppstg_tmp_13_reg_707_pp1_it3;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_13_reg_707_pp1_it5 <= ap_reg_ppstg_tmp_13_reg_707_pp1_it4;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_13_reg_707_pp1_it6 <= ap_reg_ppstg_tmp_13_reg_707_pp1_it5;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_13_reg_707_pp1_it7 <= ap_reg_ppstg_tmp_13_reg_707_pp1_it6;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_13_reg_707_pp1_it8 <= ap_reg_ppstg_tmp_13_reg_707_pp1_it7;
    end
    if ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_13_reg_707_pp1_it9 <= ap_reg_ppstg_tmp_13_reg_707_pp1_it8;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_4_reg_683_pp0_it1 <= tmp_4_reg_683;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_4_reg_683_pp0_it10 <= ap_reg_ppstg_tmp_4_reg_683_pp0_it9;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_4_reg_683_pp0_it11 <= ap_reg_ppstg_tmp_4_reg_683_pp0_it10;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_4_reg_683_pp0_it2 <= ap_reg_ppstg_tmp_4_reg_683_pp0_it1;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_4_reg_683_pp0_it3 <= ap_reg_ppstg_tmp_4_reg_683_pp0_it2;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_4_reg_683_pp0_it4 <= ap_reg_ppstg_tmp_4_reg_683_pp0_it3;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_4_reg_683_pp0_it5 <= ap_reg_ppstg_tmp_4_reg_683_pp0_it4;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_4_reg_683_pp0_it6 <= ap_reg_ppstg_tmp_4_reg_683_pp0_it5;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_4_reg_683_pp0_it7 <= ap_reg_ppstg_tmp_4_reg_683_pp0_it6;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_4_reg_683_pp0_it8 <= ap_reg_ppstg_tmp_4_reg_683_pp0_it7;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_4_reg_683_pp0_it9 <= ap_reg_ppstg_tmp_4_reg_683_pp0_it8;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_12_reg_764_pp3_it1 <= v_addr_12_reg_764;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_12_reg_764_pp3_it10 <= ap_reg_ppstg_v_addr_12_reg_764_pp3_it9;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_12_reg_764_pp3_it2 <= ap_reg_ppstg_v_addr_12_reg_764_pp3_it1;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_12_reg_764_pp3_it3 <= ap_reg_ppstg_v_addr_12_reg_764_pp3_it2;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_12_reg_764_pp3_it4 <= ap_reg_ppstg_v_addr_12_reg_764_pp3_it3;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_12_reg_764_pp3_it5 <= ap_reg_ppstg_v_addr_12_reg_764_pp3_it4;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_12_reg_764_pp3_it6 <= ap_reg_ppstg_v_addr_12_reg_764_pp3_it5;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_12_reg_764_pp3_it7 <= ap_reg_ppstg_v_addr_12_reg_764_pp3_it6;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_12_reg_764_pp3_it8 <= ap_reg_ppstg_v_addr_12_reg_764_pp3_it7;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_12_reg_764_pp3_it9 <= ap_reg_ppstg_v_addr_12_reg_764_pp3_it8;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_1_reg_769_pp3_it1 <= v_addr_1_reg_769;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_1_reg_769_pp3_it10 <= ap_reg_ppstg_v_addr_1_reg_769_pp3_it9;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_1_reg_769_pp3_it11 <= ap_reg_ppstg_v_addr_1_reg_769_pp3_it10;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_1_reg_769_pp3_it2 <= ap_reg_ppstg_v_addr_1_reg_769_pp3_it1;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_1_reg_769_pp3_it3 <= ap_reg_ppstg_v_addr_1_reg_769_pp3_it2;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_1_reg_769_pp3_it4 <= ap_reg_ppstg_v_addr_1_reg_769_pp3_it3;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_1_reg_769_pp3_it5 <= ap_reg_ppstg_v_addr_1_reg_769_pp3_it4;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_1_reg_769_pp3_it6 <= ap_reg_ppstg_v_addr_1_reg_769_pp3_it5;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_1_reg_769_pp3_it7 <= ap_reg_ppstg_v_addr_1_reg_769_pp3_it6;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_1_reg_769_pp3_it8 <= ap_reg_ppstg_v_addr_1_reg_769_pp3_it7;
    end
    if ((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_addr_1_reg_769_pp3_it9 <= ap_reg_ppstg_v_addr_1_reg_769_pp3_it8;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_load_1_reg_786_pp3_it1 <= v_load_1_reg_786;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_load_1_reg_786_pp3_it2 <= ap_reg_ppstg_v_load_1_reg_786_pp3_it1;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_load_1_reg_786_pp3_it3 <= ap_reg_ppstg_v_load_1_reg_786_pp3_it2;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_load_1_reg_786_pp3_it4 <= ap_reg_ppstg_v_load_1_reg_786_pp3_it3;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_load_1_reg_786_pp3_it5 <= ap_reg_ppstg_v_load_1_reg_786_pp3_it4;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_load_1_reg_786_pp3_it6 <= ap_reg_ppstg_v_load_1_reg_786_pp3_it5;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_load_reg_779_pp3_it1 <= v_load_reg_779;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_load_reg_779_pp3_it2 <= ap_reg_ppstg_v_load_reg_779_pp3_it1;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_load_reg_779_pp3_it3 <= ap_reg_ppstg_v_load_reg_779_pp3_it2;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_load_reg_779_pp3_it4 <= ap_reg_ppstg_v_load_reg_779_pp3_it3;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_load_reg_779_pp3_it5 <= ap_reg_ppstg_v_load_reg_779_pp3_it4;
    end
    if ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm)) begin
        ap_reg_ppstg_v_load_reg_779_pp3_it6 <= ap_reg_ppstg_v_load_reg_779_pp3_it5;
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm))) begin
        exitcond1_reg_755 <= (indvar_phi_fu_205_p4 == ap_const_lv8_80? 1'b1: 1'b0);
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm))) begin
        exitcond_reg_736 <= (indvar1_phi_fu_194_p4 == tmp10_reg_731? 1'b1: 1'b0);
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond_reg_736) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm))) begin
        indvar1_reg_190 <= indvar_next2_reg_740;
    end else if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
        indvar1_reg_190 <= ap_const_lv32_0;
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        indvar2_reg_168 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_4_reg_683 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm))) begin
        indvar2_reg_168 <= j_reg_678;
    end
    if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
        indvar4_reg_179 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == tmp_13_reg_707) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm))) begin
        indvar4_reg_179 <= indvar_next5_reg_711;
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm))) begin
        indvar_next2_reg_740 <= (indvar1_phi_fu_194_p4 + ap_const_lv32_1);
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm))) begin
        indvar_next5_reg_711 <= (indvar4_phi_fu_183_p4 + ap_const_lv32_1);
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm))) begin
        indvar_next_reg_759 <= (indvar_phi_fu_205_p4 + ap_const_lv8_1);
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
        indvar_reg_201 <= ap_const_lv8_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_reg_755))) begin
        indvar_reg_201 <= indvar_next_reg_759;
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        ip_cast2_reg_636[0] <= ip_cast2_fu_296_p1[0];
        ip_cast2_reg_636[1] <= ip_cast2_fu_296_p1[1];
        ip_cast2_reg_636[2] <= ip_cast2_fu_296_p1[2];
        ip_cast2_reg_636[3] <= ip_cast2_fu_296_p1[3];
        ip_cast2_reg_636[4] <= ip_cast2_fu_296_p1[4];
        ip_cast2_reg_636[5] <= ip_cast2_fu_296_p1[5];
        ip_cast2_reg_636[6] <= ip_cast2_fu_296_p1[6];
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2))) begin
        j_3_reg_212 <= ap_const_lv8_1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_reg_755))) begin
        j_3_reg_212 <= tmp_41_reg_774;
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm))) begin
        j_reg_678 <= (indvar2_phi_fu_172_p4 + ap_const_lv32_1);
    end
    if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tmp_4_reg_683 == ap_const_lv1_0)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == tmp_13_reg_707)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_lv1_0 == exitcond_reg_736)))) begin
        reg_240 <= a_q0;
    end
    if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tmp_4_reg_683 == ap_const_lv1_0)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == tmp_13_reg_707)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_lv1_0 == exitcond_reg_736)))) begin
        reg_247 <= a_q1;
    end
    if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it2)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it2)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it2)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it2)))) begin
        reg_254 <= grp_fu_232_p2;
    end
    if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it2)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it2)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it2)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it2)))) begin
        reg_259 <= grp_fu_236_p2;
    end
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it5) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it5) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it5) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it4)))) begin
        reg_264 <= grp_fu_224_p2;
    end
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it5) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it5) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it5) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it4)))) begin
        reg_269 <= grp_fu_228_p2;
    end
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it7) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it6)))) begin
        reg_274 <= grp_fu_232_p2;
    end
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it7) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it6)))) begin
        reg_279 <= grp_fu_236_p2;
    end
    if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it9)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it9)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it9)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it9) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it9)))) begin
        reg_284 <= grp_fu_224_p2;
    end
    if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it9)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it9)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it9)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it9) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it9)))) begin
        reg_290 <= grp_fu_228_p2;
    end
    if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
        tmp10_reg_731 <= {{22{tmp9_fu_499_p2[9]}}, {tmp9_fu_499_p2}};
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp1_reg_646[0] <= tmp1_fu_314_p1[0];
        tmp1_reg_646[1] <= tmp1_fu_314_p1[1];
        tmp1_reg_646[2] <= tmp1_fu_314_p1[2];
        tmp1_reg_646[3] <= tmp1_fu_314_p1[3];
        tmp1_reg_646[4] <= tmp1_fu_314_p1[4];
        tmp1_reg_646[5] <= tmp1_fu_314_p1[5];
        tmp1_reg_646[6] <= tmp1_fu_314_p1[6];
        tmp1_reg_646[7] <= tmp1_fu_314_p1[7];
        tmp1_reg_646[8] <= tmp1_fu_314_p1[8];
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp33_cast_reg_651[0] <= tmp33_cast_fu_322_p1[0];
        tmp33_cast_reg_651[1] <= tmp33_cast_fu_322_p1[1];
        tmp33_cast_reg_651[2] <= tmp33_cast_fu_322_p1[2];
        tmp33_cast_reg_651[3] <= tmp33_cast_fu_322_p1[3];
        tmp33_cast_reg_651[4] <= tmp33_cast_fu_322_p1[4];
        tmp33_cast_reg_651[5] <= tmp33_cast_fu_322_p1[5];
        tmp33_cast_reg_651[6] <= tmp33_cast_fu_322_p1[6];
        tmp33_cast_reg_651[7] <= tmp33_cast_fu_322_p1[7];
        tmp33_cast_reg_651[8] <= tmp33_cast_fu_322_p1[8];
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp34_cast_reg_657[0] <= tmp34_cast_fu_332_p1[0];
        tmp34_cast_reg_657[1] <= tmp34_cast_fu_332_p1[1];
        tmp34_cast_reg_657[2] <= tmp34_cast_fu_332_p1[2];
        tmp34_cast_reg_657[3] <= tmp34_cast_fu_332_p1[3];
        tmp34_cast_reg_657[4] <= tmp34_cast_fu_332_p1[4];
        tmp34_cast_reg_657[5] <= tmp34_cast_fu_332_p1[5];
        tmp34_cast_reg_657[6] <= tmp34_cast_fu_332_p1[6];
        tmp34_cast_reg_657[7] <= tmp34_cast_fu_332_p1[7];
        tmp34_cast_reg_657[8] <= tmp34_cast_fu_332_p1[8];
        tmp34_cast_reg_657[9] <= tmp34_cast_fu_332_p1[9];
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp36_cast1_reg_662[0] <= tmp36_cast1_fu_336_p1[0];
        tmp36_cast1_reg_662[1] <= tmp36_cast1_fu_336_p1[1];
        tmp36_cast1_reg_662[2] <= tmp36_cast1_fu_336_p1[2];
        tmp36_cast1_reg_662[3] <= tmp36_cast1_fu_336_p1[3];
        tmp36_cast1_reg_662[4] <= tmp36_cast1_fu_336_p1[4];
        tmp36_cast1_reg_662[5] <= tmp36_cast1_fu_336_p1[5];
        tmp36_cast1_reg_662[6] <= tmp36_cast1_fu_336_p1[6];
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp36_cast_reg_667[0] <= tmp36_cast_fu_344_p1[0];
        tmp36_cast_reg_667[1] <= tmp36_cast_fu_344_p1[1];
        tmp36_cast_reg_667[2] <= tmp36_cast_fu_344_p1[2];
        tmp36_cast_reg_667[3] <= tmp36_cast_fu_344_p1[3];
        tmp36_cast_reg_667[4] <= tmp36_cast_fu_344_p1[4];
        tmp36_cast_reg_667[5] <= tmp36_cast_fu_344_p1[5];
        tmp36_cast_reg_667[6] <= tmp36_cast_fu_344_p1[6];
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp37_cast_reg_673[0] <= tmp37_cast_fu_354_p1[0];
        tmp37_cast_reg_673[1] <= tmp37_cast_fu_354_p1[1];
        tmp37_cast_reg_673[2] <= tmp37_cast_fu_354_p1[2];
        tmp37_cast_reg_673[3] <= tmp37_cast_fu_354_p1[3];
        tmp37_cast_reg_673[4] <= tmp37_cast_fu_354_p1[4];
        tmp37_cast_reg_673[5] <= tmp37_cast_fu_354_p1[5];
        tmp37_cast_reg_673[6] <= tmp37_cast_fu_354_p1[6];
    end
    if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
        tmp6_cast_reg_702[0] <= tmp6_cast_fu_413_p1[0];
        tmp6_cast_reg_702[1] <= tmp6_cast_fu_413_p1[1];
        tmp6_cast_reg_702[2] <= tmp6_cast_fu_413_p1[2];
        tmp6_cast_reg_702[3] <= tmp6_cast_fu_413_p1[3];
        tmp6_cast_reg_702[4] <= tmp6_cast_fu_413_p1[4];
        tmp6_cast_reg_702[5] <= tmp6_cast_fu_413_p1[5];
        tmp6_cast_reg_702[6] <= tmp6_cast_fu_413_p1[6];
        tmp6_cast_reg_702[7] <= tmp6_cast_fu_413_p1[7];
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm))) begin
        tmp_13_reg_707 <= ($signed(tmp_5_cast_reg_697) < $signed(j_1_fu_417_p2)? 1'b1: 1'b0);
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp_1_cast_reg_641 <= {{23{tmp_1_fu_304_p2[8]}}, {tmp_1_fu_304_p2}};
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_565_p2))) begin
        tmp_41_reg_774 <= (j_3_phi_fu_216_p4 + ap_const_lv8_1);
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm))) begin
        tmp_4_reg_683 <= ($signed(tmp_1_cast_reg_641) < $signed(j_fu_374_p2)? 1'b1: 1'b0);
    end
    if ((ap_ST_st26_fsm_4 == ap_CS_fsm)) begin
        tmp_5_cast_reg_697 <= {{22{tmp_5_fu_398_p2[9]}}, {tmp_5_fu_398_p2}};
    end
    if ((ap_ST_st51_fsm_7 == ap_CS_fsm)) begin
        tmp_cast_reg_726[0] <= tmp_cast_fu_478_p1[0];
        tmp_cast_reg_726[1] <= tmp_cast_fu_478_p1[1];
        tmp_cast_reg_726[2] <= tmp_cast_fu_478_p1[2];
        tmp_cast_reg_726[3] <= tmp_cast_fu_478_p1[3];
        tmp_cast_reg_726[4] <= tmp_cast_fu_478_p1[4];
        tmp_cast_reg_726[5] <= tmp_cast_fu_478_p1[5];
        tmp_cast_reg_726[6] <= tmp_cast_fu_478_p1[6];
        tmp_cast_reg_726[7] <= tmp_cast_fu_478_p1[7];
        tmp_cast_reg_726[8] <= tmp_cast_fu_478_p1[8];
        tmp_cast_reg_726[9] <= tmp_cast_fu_478_p1[9];
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_565_p2))) begin
        v_addr_12_reg_764 <= v_addr_12_reg_7640;
    end
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_565_p2))) begin
        v_addr_1_reg_769 <= v_addr_1_reg_7690;
    end
    if (((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond1_reg_755))) begin
        v_load_1_reg_786 <= v_q1;
    end
    if (((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond1_reg_755))) begin
        v_load_reg_779 <= v_q0;
    end
end

/// a_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it10 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it10 or tmp_4_fu_380_p2 or ap_reg_ppstg_tmp_4_reg_683_pp0_it10 or ap_reg_ppstg_a_addr_2_reg_687_pp0_it10 or tmp_13_fu_422_p2 or ap_reg_ppstg_tmp_13_reg_707_pp1_it10 or ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it10 or exitcond_fu_509_p2 or ap_reg_ppstg_exitcond_reg_736_pp2_it10 or ap_reg_ppstg_a_addr_4_reg_745_pp2_it10 or tmp_3_fu_385_p1 or tmp_32_fu_448_p1 or tmp_44_fu_540_p1)
begin
    if (((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it10) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it10))) begin
        a_address0 = ap_reg_ppstg_a_addr_4_reg_745_pp2_it10;
    end else if (((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it10))) begin
        a_address0 = ap_reg_ppstg_a_addr_2_6_reg_716_pp1_it10;
    end else if (((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it10))) begin
        a_address0 = ap_reg_ppstg_a_addr_2_reg_687_pp0_it10;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_509_p2))) begin
        a_address0 = tmp_44_fu_540_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_13_fu_422_p2))) begin
        a_address0 = tmp_32_fu_448_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_4_fu_380_p2))) begin
        a_address0 = tmp_3_fu_385_p1;
    end else begin
        a_address0 = ap_reg_ppstg_a_addr_4_reg_745_pp2_it10;
    end
end

/// a_address1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it11 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it11 or tmp_4_fu_380_p2 or ap_reg_ppstg_tmp_4_reg_683_pp0_it11 or ap_reg_ppstg_a_addr_1_reg_692_pp0_it11 or tmp_13_fu_422_p2 or ap_reg_ppstg_tmp_13_reg_707_pp1_it11 or ap_reg_ppstg_a_addr_3_reg_721_pp1_it11 or exitcond_fu_509_p2 or ap_reg_ppstg_exitcond_reg_736_pp2_it11 or ap_reg_ppstg_a_addr_5_reg_750_pp2_it11 or tmp_14_fu_390_p1 or tmp_42_fu_464_p1 or tmp_46_fu_560_p1)
begin
    if (((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it11))) begin
        a_address1 = ap_reg_ppstg_a_addr_5_reg_750_pp2_it11;
    end else if (((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it11) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it11))) begin
        a_address1 = ap_reg_ppstg_a_addr_3_reg_721_pp1_it11;
    end else if (((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it11))) begin
        a_address1 = ap_reg_ppstg_a_addr_1_reg_692_pp0_it11;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_509_p2))) begin
        a_address1 = tmp_46_fu_560_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_13_fu_422_p2))) begin
        a_address1 = tmp_42_fu_464_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_4_fu_380_p2))) begin
        a_address1 = tmp_14_fu_390_p1;
    end else begin
        a_address1 = ap_reg_ppstg_a_addr_5_reg_750_pp2_it11;
    end
end

/// a_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it10 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it10 or tmp_4_fu_380_p2 or ap_reg_ppstg_tmp_4_reg_683_pp0_it10 or tmp_13_fu_422_p2 or ap_reg_ppstg_tmp_13_reg_707_pp1_it10 or exitcond_fu_509_p2 or ap_reg_ppstg_exitcond_reg_736_pp2_it10)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_4_fu_380_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_13_fu_422_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_509_p2)) | ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it10)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it10)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it10) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it10)))) begin
        a_ce0 = ap_const_logic_1;
    end else begin
        a_ce0 = ap_const_logic_0;
    end
end

/// a_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it11 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it11 or tmp_4_fu_380_p2 or ap_reg_ppstg_tmp_4_reg_683_pp0_it11 or tmp_13_fu_422_p2 or ap_reg_ppstg_tmp_13_reg_707_pp1_it11 or exitcond_fu_509_p2 or ap_reg_ppstg_exitcond_reg_736_pp2_it11)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_4_fu_380_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_13_fu_422_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_509_p2)) | ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it11)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it11) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it11)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it11)))) begin
        a_ce1 = ap_const_logic_1;
    end else begin
        a_ce1 = ap_const_logic_0;
    end
end

/// a_d1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp1_it11 or ap_reg_ppiten_pp2_it11 or ap_reg_ppstg_reg_290_pp0_it10 or ap_reg_ppstg_reg_290_pp1_it10 or ap_reg_ppstg_reg_290_pp2_it10 or ap_reg_ppstg_tmp_4_reg_683_pp0_it11 or ap_reg_ppstg_tmp_13_reg_707_pp1_it11 or ap_reg_ppstg_exitcond_reg_736_pp2_it11)
begin
    if (((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it11))) begin
        a_d1 = ap_reg_ppstg_reg_290_pp2_it10;
    end else if (((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it11) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it11))) begin
        a_d1 = ap_reg_ppstg_reg_290_pp1_it10;
    end else if (((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it11))) begin
        a_d1 = ap_reg_ppstg_reg_290_pp0_it10;
    end else begin
        a_d1 = ap_reg_ppstg_reg_290_pp2_it10;
    end
end

/// a_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp1_it10 or ap_reg_ppiten_pp2_it10 or ap_reg_ppstg_tmp_4_reg_683_pp0_it10 or ap_reg_ppstg_tmp_13_reg_707_pp1_it10 or ap_reg_ppstg_exitcond_reg_736_pp2_it10)
begin
    if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it10)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it10)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it10) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it10)))) begin
        a_we0 = ap_const_logic_1;
    end else begin
        a_we0 = ap_const_logic_0;
    end
end

/// a_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp1_it11 or ap_reg_ppiten_pp2_it11 or ap_reg_ppstg_tmp_4_reg_683_pp0_it11 or ap_reg_ppstg_tmp_13_reg_707_pp1_it11 or ap_reg_ppstg_exitcond_reg_736_pp2_it11)
begin
    if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it11)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it11) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it11)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it11)))) begin
        a_we1 = ap_const_logic_1;
    end else begin
        a_we1 = ap_const_logic_0;
    end
end

/// ap_NS_fsm assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it10 or ap_reg_ppiten_pp1_it11 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it10 or ap_reg_ppiten_pp2_it11 or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it10 or ap_reg_ppiten_pp3_it11 or tmp_4_fu_380_p2 or tmp_13_fu_422_p2 or exitcond_fu_509_p2 or exitcond1_fu_565_p2)
begin
    if (((ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_const_lv1_0 == exitcond1_fu_565_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
        ap_NS_fsm = ap_ST_pp3_stg1_fsm_11;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond1_fu_565_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it11) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it10)))) begin
        ap_NS_fsm = ap_ST_st100_fsm_12;
    end else if (((ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == exitcond_fu_509_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        ap_NS_fsm = ap_ST_pp2_stg1_fsm_9;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_509_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it11) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it10)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & ~((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it11) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it10))))) begin
        ap_NS_fsm = ap_ST_pp3_stg0_fsm_10;
    end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_13_fu_422_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        ap_NS_fsm = ap_ST_pp1_stg1_fsm_6;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_13_fu_422_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it11) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it10)))) begin
        ap_NS_fsm = ap_ST_st51_fsm_7;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_4_fu_380_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        ap_NS_fsm = ap_ST_pp0_stg1_fsm_3;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_4_fu_380_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)))) begin
        ap_NS_fsm = ap_ST_st26_fsm_4;
    end else if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st100_fsm_12 == ap_CS_fsm))) begin
        ap_NS_fsm = ap_ST_st0_fsm_0;
    end else if (((ap_ST_st51_fsm_7 == ap_CS_fsm) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & ~((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it11) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it10))))) begin
        ap_NS_fsm = ap_ST_pp2_stg0_fsm_8;
    end else if (((ap_ST_st26_fsm_4 == ap_CS_fsm) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & ~((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it11) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it10))))) begin
        ap_NS_fsm = ap_ST_pp1_stg0_fsm_5;
    end else if (((ap_ST_st1_fsm_1 == ap_CS_fsm) | ((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & ~((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
    end else if ((((ap_ST_st0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_start)) | ((ap_const_logic_1 == ap_start) & (ap_ST_st100_fsm_12 == ap_CS_fsm)))) begin
        ap_NS_fsm = ap_ST_st1_fsm_1;
    end else begin
        ap_NS_fsm = ap_CS_fsm;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st0_fsm_0 == ap_CS_fsm) | (ap_ST_st100_fsm_12 == ap_CS_fsm))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st0_fsm_0 == ap_CS_fsm)) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// grp_fu_224_opcode assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp1_it3 or ap_reg_ppiten_pp1_it7 or ap_reg_ppiten_pp2_it3 or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_tmp_4_reg_683_pp0_it2 or ap_reg_ppstg_tmp_13_reg_707_pp1_it2 or ap_reg_ppstg_exitcond_reg_736_pp2_it2 or ap_reg_ppiten_pp3_it3 or ap_reg_ppiten_pp3_it7 or ap_reg_ppstg_exitcond1_reg_755_pp3_it2 or ap_reg_ppstg_tmp_4_reg_683_pp0_it7 or ap_reg_ppstg_tmp_13_reg_707_pp1_it7 or ap_reg_ppstg_exitcond_reg_736_pp2_it7 or ap_reg_ppstg_exitcond1_reg_755_pp3_it7)
begin
    if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it7)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it7)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it7)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it7)))) begin
        grp_fu_224_opcode = ap_const_lv2_1;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it2) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it2) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it2) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it2) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)))) begin
        grp_fu_224_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_224_opcode = ap_const_lv2_1;
    end
end

/// grp_fu_224_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp1_it3 or ap_reg_ppiten_pp1_it7 or ap_reg_ppiten_pp2_it3 or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_reg_240_pp0_it6 or ap_reg_ppstg_reg_240_pp1_it6 or ap_reg_ppstg_reg_240_pp2_it6 or reg_254 or ap_reg_ppstg_tmp_4_reg_683_pp0_it2 or ap_reg_ppstg_tmp_13_reg_707_pp1_it2 or ap_reg_ppstg_exitcond_reg_736_pp2_it2 or ap_reg_ppiten_pp3_it3 or ap_reg_ppiten_pp3_it7 or ap_reg_ppstg_exitcond1_reg_755_pp3_it2 or ap_reg_ppstg_tmp_4_reg_683_pp0_it7 or ap_reg_ppstg_tmp_13_reg_707_pp1_it7 or ap_reg_ppstg_exitcond_reg_736_pp2_it7 or ap_reg_ppstg_exitcond1_reg_755_pp3_it7 or ap_reg_ppstg_v_load_reg_779_pp3_it6)
begin
    if (((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it7))) begin
        grp_fu_224_p0 = ap_reg_ppstg_v_load_reg_779_pp3_it6;
    end else if (((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it7))) begin
        grp_fu_224_p0 = ap_reg_ppstg_reg_240_pp2_it6;
    end else if (((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it7))) begin
        grp_fu_224_p0 = ap_reg_ppstg_reg_240_pp1_it6;
    end else if (((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it7))) begin
        grp_fu_224_p0 = ap_reg_ppstg_reg_240_pp0_it6;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it2) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it2) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it2) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it2) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)))) begin
        grp_fu_224_p0 = reg_254;
    end else begin
        grp_fu_224_p0 = ap_reg_ppstg_v_load_reg_779_pp3_it6;
    end
end

/// grp_fu_224_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp1_it3 or ap_reg_ppiten_pp1_it7 or ap_reg_ppiten_pp2_it3 or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_reg_247_pp0_it2 or ap_reg_ppstg_reg_247_pp1_it2 or ap_reg_ppstg_reg_247_pp2_it2 or ap_reg_ppstg_tmp_4_reg_683_pp0_it2 or ap_reg_ppstg_tmp_13_reg_707_pp1_it2 or ap_reg_ppstg_exitcond_reg_736_pp2_it2 or ap_reg_ppiten_pp3_it3 or ap_reg_ppiten_pp3_it7 or ap_reg_ppstg_exitcond1_reg_755_pp3_it2 or reg_274 or ap_reg_ppstg_tmp_4_reg_683_pp0_it7 or ap_reg_ppstg_tmp_13_reg_707_pp1_it7 or ap_reg_ppstg_exitcond_reg_736_pp2_it7 or ap_reg_ppstg_exitcond1_reg_755_pp3_it7 or ap_reg_ppstg_v_load_1_reg_786_pp3_it2)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it2) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm))) begin
        grp_fu_224_p1 = ap_reg_ppstg_v_load_1_reg_786_pp3_it2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it2) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm))) begin
        grp_fu_224_p1 = ap_reg_ppstg_reg_247_pp2_it2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it2) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm))) begin
        grp_fu_224_p1 = ap_reg_ppstg_reg_247_pp1_it2;
    end else if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it7)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it7)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it7)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it7)))) begin
        grp_fu_224_p1 = reg_274;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it2) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm))) begin
        grp_fu_224_p1 = ap_reg_ppstg_reg_247_pp0_it2;
    end else begin
        grp_fu_224_p1 = ap_reg_ppstg_v_load_1_reg_786_pp3_it2;
    end
end

/// grp_fu_228_opcode assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp1_it3 or ap_reg_ppiten_pp1_it7 or ap_reg_ppiten_pp2_it3 or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_tmp_4_reg_683_pp0_it2 or ap_reg_ppstg_tmp_13_reg_707_pp1_it2 or ap_reg_ppstg_exitcond_reg_736_pp2_it2 or ap_reg_ppiten_pp3_it3 or ap_reg_ppiten_pp3_it7 or ap_reg_ppstg_exitcond1_reg_755_pp3_it2 or ap_reg_ppstg_tmp_4_reg_683_pp0_it7 or ap_reg_ppstg_tmp_13_reg_707_pp1_it7 or ap_reg_ppstg_exitcond_reg_736_pp2_it7 or ap_reg_ppstg_exitcond1_reg_755_pp3_it7)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it2) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it2) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it2) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it2) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)))) begin
        grp_fu_228_opcode = ap_const_lv2_1;
    end else if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it7)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it7)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it7)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it7)))) begin
        grp_fu_228_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_228_opcode = ap_const_lv2_1;
    end
end

/// grp_fu_228_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp1_it3 or ap_reg_ppiten_pp1_it7 or ap_reg_ppiten_pp2_it3 or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_reg_240_pp0_it2 or ap_reg_ppstg_reg_240_pp1_it2 or ap_reg_ppstg_reg_240_pp2_it2 or ap_reg_ppstg_tmp_4_reg_683_pp0_it2 or ap_reg_ppstg_tmp_13_reg_707_pp1_it2 or ap_reg_ppstg_exitcond_reg_736_pp2_it2 or ap_reg_ppiten_pp3_it3 or ap_reg_ppiten_pp3_it7 or ap_reg_ppstg_exitcond1_reg_755_pp3_it2 or reg_279 or ap_reg_ppstg_tmp_4_reg_683_pp0_it7 or ap_reg_ppstg_tmp_13_reg_707_pp1_it7 or ap_reg_ppstg_exitcond_reg_736_pp2_it7 or ap_reg_ppstg_exitcond1_reg_755_pp3_it7 or ap_reg_ppstg_v_load_reg_779_pp3_it2)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it2) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm))) begin
        grp_fu_228_p0 = ap_reg_ppstg_v_load_reg_779_pp3_it2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it2) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm))) begin
        grp_fu_228_p0 = ap_reg_ppstg_reg_240_pp2_it2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it2) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm))) begin
        grp_fu_228_p0 = ap_reg_ppstg_reg_240_pp1_it2;
    end else if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it7)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it7)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it7)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it7)))) begin
        grp_fu_228_p0 = reg_279;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it2) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm))) begin
        grp_fu_228_p0 = ap_reg_ppstg_reg_240_pp0_it2;
    end else begin
        grp_fu_228_p0 = ap_reg_ppstg_v_load_reg_779_pp3_it2;
    end
end

/// grp_fu_228_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp1_it3 or ap_reg_ppiten_pp1_it7 or ap_reg_ppiten_pp2_it3 or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_reg_247_pp0_it6 or ap_reg_ppstg_reg_247_pp1_it6 or ap_reg_ppstg_reg_247_pp2_it6 or ap_reg_ppstg_tmp_4_reg_683_pp0_it2 or ap_reg_ppstg_tmp_13_reg_707_pp1_it2 or ap_reg_ppstg_exitcond_reg_736_pp2_it2 or ap_reg_ppiten_pp3_it3 or ap_reg_ppiten_pp3_it7 or ap_reg_ppstg_exitcond1_reg_755_pp3_it2 or reg_259 or ap_reg_ppstg_tmp_4_reg_683_pp0_it7 or ap_reg_ppstg_tmp_13_reg_707_pp1_it7 or ap_reg_ppstg_exitcond_reg_736_pp2_it7 or ap_reg_ppstg_exitcond1_reg_755_pp3_it7 or ap_reg_ppstg_v_load_1_reg_786_pp3_it6)
begin
    if (((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it7))) begin
        grp_fu_228_p1 = ap_reg_ppstg_v_load_1_reg_786_pp3_it6;
    end else if (((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it7))) begin
        grp_fu_228_p1 = ap_reg_ppstg_reg_247_pp2_it6;
    end else if (((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it7))) begin
        grp_fu_228_p1 = ap_reg_ppstg_reg_247_pp1_it6;
    end else if (((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it7))) begin
        grp_fu_228_p1 = ap_reg_ppstg_reg_247_pp0_it6;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it2) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it2) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it2) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it2) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm)))) begin
        grp_fu_228_p1 = reg_259;
    end else begin
        grp_fu_228_p1 = ap_reg_ppstg_v_load_1_reg_786_pp3_it6;
    end
end

/// grp_fu_232_p0 assign process. ///
always @ (ap_CS_fsm or reg_240 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it5 or tmp_4_reg_683 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it5 or tmp_13_reg_707 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it5 or exitcond_reg_736 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it5 or exitcond1_reg_755 or reg_264 or ap_reg_ppstg_tmp_4_reg_683_pp0_it5 or ap_reg_ppstg_tmp_13_reg_707_pp1_it5 or ap_reg_ppstg_exitcond_reg_736_pp2_it5 or ap_reg_ppstg_exitcond1_reg_755_pp3_it5 or v_load_reg_779)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_reg_755))) begin
        grp_fu_232_p0 = v_load_reg_779;
    end else if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it5)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it5)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it5)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it5)))) begin
        grp_fu_232_p0 = reg_264;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_4_reg_683 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == tmp_13_reg_707) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond_reg_736) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)))) begin
        grp_fu_232_p0 = reg_240;
    end else begin
        grp_fu_232_p0 = v_load_reg_779;
    end
end

/// grp_fu_232_p1 assign process. ///
always @ (ap_CS_fsm or s or tau or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it5 or tmp_4_reg_683 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it5 or tmp_13_reg_707 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it5 or exitcond_reg_736 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it5 or exitcond1_reg_755 or ap_reg_ppstg_tmp_4_reg_683_pp0_it5 or ap_reg_ppstg_tmp_13_reg_707_pp1_it5 or ap_reg_ppstg_exitcond_reg_736_pp2_it5 or ap_reg_ppstg_exitcond1_reg_755_pp3_it5)
begin
    if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it5)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it5)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it5)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it5)))) begin
        grp_fu_232_p1 = s;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_4_reg_683 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == tmp_13_reg_707) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond_reg_736) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_reg_755)))) begin
        grp_fu_232_p1 = tau;
    end else begin
        grp_fu_232_p1 = s;
    end
end

/// grp_fu_236_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it5 or tmp_4_reg_683 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it5 or tmp_13_reg_707 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it5 or exitcond_reg_736 or reg_247 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it5 or exitcond1_reg_755 or reg_269 or ap_reg_ppstg_tmp_4_reg_683_pp0_it5 or ap_reg_ppstg_tmp_13_reg_707_pp1_it5 or ap_reg_ppstg_exitcond_reg_736_pp2_it5 or ap_reg_ppstg_exitcond1_reg_755_pp3_it5 or v_load_1_reg_786)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_reg_755))) begin
        grp_fu_236_p0 = v_load_1_reg_786;
    end else if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it5)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it5)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it5)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it5)))) begin
        grp_fu_236_p0 = reg_269;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_4_reg_683 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == tmp_13_reg_707) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond_reg_736) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)))) begin
        grp_fu_236_p0 = reg_247;
    end else begin
        grp_fu_236_p0 = v_load_1_reg_786;
    end
end

/// grp_fu_236_p1 assign process. ///
always @ (ap_CS_fsm or s or tau or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it5 or tmp_4_reg_683 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it5 or tmp_13_reg_707 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it5 or exitcond_reg_736 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it5 or exitcond1_reg_755 or ap_reg_ppstg_tmp_4_reg_683_pp0_it5 or ap_reg_ppstg_tmp_13_reg_707_pp1_it5 or ap_reg_ppstg_exitcond_reg_736_pp2_it5 or ap_reg_ppstg_exitcond1_reg_755_pp3_it5)
begin
    if ((((ap_ST_pp0_stg1_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_683_pp0_it5)) | ((ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_707_pp1_it5)) | ((ap_ST_pp2_stg1_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_736_pp2_it5)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it5)))) begin
        grp_fu_236_p1 = s;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_4_reg_683 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == tmp_13_reg_707) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond_reg_736) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_reg_755)))) begin
        grp_fu_236_p1 = tau;
    end else begin
        grp_fu_236_p1 = s;
    end
end

/// indvar1_phi_fu_194_p4 assign process. ///
always @ (ap_CS_fsm or indvar1_reg_190 or ap_reg_ppiten_pp2_it1 or exitcond_reg_736 or indvar_next2_reg_740)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond_reg_736) & (ap_ST_pp2_stg0_fsm_8 == ap_CS_fsm))) begin
        indvar1_phi_fu_194_p4 = indvar_next2_reg_740;
    end else begin
        indvar1_phi_fu_194_p4 = indvar1_reg_190;
    end
end

/// indvar2_phi_fu_172_p4 assign process. ///
always @ (ap_CS_fsm or indvar2_reg_168 or ap_reg_ppiten_pp0_it1 or tmp_4_reg_683 or j_reg_678)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_4_reg_683 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm))) begin
        indvar2_phi_fu_172_p4 = j_reg_678;
    end else begin
        indvar2_phi_fu_172_p4 = indvar2_reg_168;
    end
end

/// indvar4_phi_fu_183_p4 assign process. ///
always @ (ap_CS_fsm or indvar4_reg_179 or ap_reg_ppiten_pp1_it1 or tmp_13_reg_707 or indvar_next5_reg_711)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == tmp_13_reg_707) & (ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm))) begin
        indvar4_phi_fu_183_p4 = indvar_next5_reg_711;
    end else begin
        indvar4_phi_fu_183_p4 = indvar4_reg_179;
    end
end

/// indvar_phi_fu_205_p4 assign process. ///
always @ (ap_CS_fsm or indvar_reg_201 or ap_reg_ppiten_pp3_it1 or exitcond1_reg_755 or indvar_next_reg_759)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_reg_755))) begin
        indvar_phi_fu_205_p4 = indvar_next_reg_759;
    end else begin
        indvar_phi_fu_205_p4 = indvar_reg_201;
    end
end

/// j_3_phi_fu_216_p4 assign process. ///
always @ (ap_CS_fsm or j_3_reg_212 or ap_reg_ppiten_pp3_it1 or exitcond1_reg_755 or tmp_41_reg_774)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_reg_755))) begin
        j_3_phi_fu_216_p4 = tmp_41_reg_774;
    end else begin
        j_3_phi_fu_216_p4 = j_3_reg_212;
    end
end

/// v_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it10 or exitcond1_fu_565_p2 or ap_reg_ppstg_exitcond1_reg_755_pp3_it10 or ap_reg_ppstg_v_addr_12_reg_764_pp3_it10 or tmp_47_fu_596_p1)
begin
    if (((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it10) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it10))) begin
        v_address0 = ap_reg_ppstg_v_addr_12_reg_764_pp3_it10;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_565_p2))) begin
        v_address0 = tmp_47_fu_596_p1;
    end else begin
        v_address0 = ap_reg_ppstg_v_addr_12_reg_764_pp3_it10;
    end
end

/// v_address1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it11 or exitcond1_fu_565_p2 or ap_reg_ppstg_exitcond1_reg_755_pp3_it11 or ap_reg_ppstg_v_addr_1_reg_769_pp3_it11 or tmp_48_fu_606_p1)
begin
    if (((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it11))) begin
        v_address1 = ap_reg_ppstg_v_addr_1_reg_769_pp3_it11;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_565_p2))) begin
        v_address1 = tmp_48_fu_606_p1;
    end else begin
        v_address1 = ap_reg_ppstg_v_addr_1_reg_769_pp3_it11;
    end
end

/// v_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it10 or exitcond1_fu_565_p2 or ap_reg_ppstg_exitcond1_reg_755_pp3_it10)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_565_p2)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it10) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it10)))) begin
        v_ce0 = ap_const_logic_1;
    end else begin
        v_ce0 = ap_const_logic_0;
    end
end

/// v_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it11 or exitcond1_fu_565_p2 or ap_reg_ppstg_exitcond1_reg_755_pp3_it11)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_ST_pp3_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_565_p2)) | ((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it11)))) begin
        v_ce1 = ap_const_logic_1;
    end else begin
        v_ce1 = ap_const_logic_0;
    end
end

/// v_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it10 or ap_reg_ppstg_exitcond1_reg_755_pp3_it10)
begin
    if (((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it10) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it10))) begin
        v_we0 = ap_const_logic_1;
    end else begin
        v_we0 = ap_const_logic_0;
    end
end

/// v_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp3_it11 or ap_reg_ppstg_exitcond1_reg_755_pp3_it11)
begin
    if (((ap_ST_pp3_stg1_fsm_11 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_755_pp3_it11))) begin
        v_we1 = ap_const_logic_1;
    end else begin
        v_we1 = ap_const_logic_0;
    end
end
assign a_addr1_fu_554_p2 = (a_addr_cast_fu_550_p1 + j_2_fu_520_p2);
assign a_addr2_fu_442_p2 = (a_addr9_cast_fu_438_p1 + j_1_fu_417_p2);
assign a_addr3_cast_fu_530_p1 = {{18{1'b0}}, {a_addr3_fu_525_p2}};
assign a_addr3_fu_525_p2 = tmp36_cast_reg_667 << ap_const_lv14_7;
assign a_addr4_fu_534_p2 = (a_addr3_cast_fu_530_p1 + j_2_fu_520_p2);
assign a_addr5_fu_369_p2 = (tmp37_cast_reg_673 + tmp7_fu_358_p2);
assign a_addr6_fu_453_p2 = j_1_fu_417_p2 << ap_const_lv32_7;
assign a_addr7_fu_459_p2 = (a_addr6_fu_453_p2 + tmp1_reg_646);
assign a_addr8_fu_364_p2 = (tmp34_cast_reg_657 + tmp7_fu_358_p2);
assign a_addr9_cast_fu_438_p1 = {{18{1'b0}}, {a_addr9_fu_433_p2}};
assign a_addr9_fu_433_p2 = tmp36_cast_reg_667 << ap_const_lv14_7;
assign a_addr_1_reg_6920 = {{32{a_addr8_fu_364_p2[31]}}, {a_addr8_fu_364_p2}};
assign a_addr_2_6_reg_7160 = {{32{a_addr2_fu_442_p2[31]}}, {a_addr2_fu_442_p2}};
assign a_addr_2_reg_6870 = {{32{a_addr5_fu_369_p2[31]}}, {a_addr5_fu_369_p2}};
assign a_addr_3_reg_7210 = {{32{a_addr7_fu_459_p2[31]}}, {a_addr7_fu_459_p2}};
assign a_addr_4_reg_7450 = {{32{a_addr4_fu_534_p2[31]}}, {a_addr4_fu_534_p2}};
assign a_addr_5_reg_7500 = {{32{a_addr1_fu_554_p2[31]}}, {a_addr1_fu_554_p2}};
assign a_addr_cast_fu_550_p1 = {{16{1'b0}}, {a_addr_fu_545_p2}};
assign a_addr_fu_545_p2 = tmp33_cast_reg_651 << ap_const_lv16_7;
assign a_d0 = reg_284;
assign exitcond1_fu_565_p2 = (indvar_phi_fu_205_p4 == ap_const_lv8_80? 1'b1: 1'b0);
assign exitcond_fu_509_p2 = (indvar1_phi_fu_194_p4 == tmp10_reg_731? 1'b1: 1'b0);
assign grp_fu_224_ce = ap_const_logic_1;
assign grp_fu_228_ce = ap_const_logic_1;
assign grp_fu_232_ce = ap_const_logic_1;
assign grp_fu_236_ce = ap_const_logic_1;
assign ip_cast1_cast_fu_300_p1 = {{2{1'b0}}, {ip}};
assign ip_cast2_fu_296_p1 = {{1{1'b0}}, {ip}};
assign iq_cast1_fu_469_p1 = {{1{1'b0}}, {iq}};
assign iq_cast_cast_fu_395_p1 = {{1{1'b0}}, {iq}};
assign j_1_fu_417_p2 = (tmp6_cast_reg_702 + indvar4_phi_fu_183_p4);
assign j_2_fu_520_p2 = (tmp_cast_reg_726 + indvar1_phi_fu_194_p4);
assign j_fu_374_p2 = (indvar2_phi_fu_172_p4 + ap_const_lv32_1);
assign tmp1_fu_314_p1 = {{23{1'b0}}, {iq}};
assign tmp2_fu_326_p2 = (tmp33_cast1_fu_318_p1 + ap_const_lv10_80);
assign tmp33_cast1_fu_318_p1 = {{1{1'b0}}, {iq}};
assign tmp33_cast_fu_322_p1 = {{7{1'b0}}, {iq}};
assign tmp34_cast_fu_332_p1 = {{22{1'b0}}, {tmp2_fu_326_p2}};
assign tmp36_cast1_fu_336_p1 = {{9{1'b0}}, {ip}};
assign tmp36_cast2_fu_340_p1 = {{2{1'b0}}, {ip}};
assign tmp36_cast_fu_344_p1 = {{7{1'b0}}, {ip}};
assign tmp37_cast_fu_354_p1 = {{23{1'b0}}, {tmp5_fu_348_p2}};
assign tmp3_fu_482_p2 = (tmp_fu_472_p2 > ap_const_lv10_81? 1'b1: 1'b0);
assign tmp4_fu_488_p3 = ((tmp3_fu_482_p2)? iq: ap_const_lv9_80);
assign tmp5_fu_348_p2 = (tmp36_cast2_fu_340_p1 | ap_const_lv9_80);
assign tmp6_cast_fu_413_p1 = {{24{1'b0}}, {tmp6_fu_408_p2}};
assign tmp6_fu_408_p2 = (ip_cast2_reg_636 + ap_const_lv8_1);
assign tmp7_fu_358_p2 = indvar2_phi_fu_172_p4 << ap_const_lv32_7;
assign tmp8_fu_495_p1 = {{1{1'b0}}, {tmp4_fu_488_p3}};
assign tmp9_fu_499_p2 = (tmp8_fu_495_p1 - iq_cast1_fu_469_p1);
assign tmp_13_fu_422_p2 = ($signed(tmp_5_cast_reg_697) < $signed(j_1_fu_417_p2)? 1'b1: 1'b0);
assign tmp_14_fu_390_p1 = {{32{a_addr8_fu_364_p2[31]}}, {a_addr8_fu_364_p2}};
assign tmp_1_fu_304_p2 = (ip_cast1_cast_fu_300_p1 + ap_const_lv9_1FF);
assign tmp_32_fu_448_p1 = {{32{a_addr2_fu_442_p2[31]}}, {a_addr2_fu_442_p2}};
assign tmp_32_trn_cast_fu_577_p1 = {{7{1'b0}}, {j_3_phi_fu_216_p4}};
assign tmp_3_fu_385_p1 = {{32{a_addr5_fu_369_p2[31]}}, {a_addr5_fu_369_p2}};
assign tmp_42_fu_464_p1 = {{32{a_addr7_fu_459_p2[31]}}, {a_addr7_fu_459_p2}};
assign tmp_44_fu_540_p1 = {{32{a_addr4_fu_534_p2[31]}}, {a_addr4_fu_534_p2}};
assign tmp_46_fu_560_p1 = {{32{a_addr1_fu_554_p2[31]}}, {a_addr1_fu_554_p2}};
assign tmp_47_fu_596_p1 = {{48{1'b0}}, {v_addr1_fu_591_p2}};
assign tmp_48_fu_606_p1 = {{48{1'b0}}, {v_addr2_fu_601_p2}};
assign tmp_4_fu_380_p2 = ($signed(tmp_1_cast_reg_641) < $signed(j_fu_374_p2)? 1'b1: 1'b0);
assign tmp_5_fu_398_p2 = (iq_cast_cast_fu_395_p1 + ap_const_lv10_3FF);
assign tmp_cast_fu_478_p1 = {{22{1'b0}}, {tmp_fu_472_p2}};
assign tmp_fu_472_p2 = (iq_cast1_fu_469_p1 + ap_const_lv10_1);
assign v_addr1_fu_591_p2 = (v_addr_cast_fu_587_p1 | tmp36_cast1_reg_662);
assign v_addr2_fu_601_p2 = (v_addr_cast_fu_587_p1 + tmp33_cast_reg_651);
assign v_addr_12_reg_7640 = {{48{1'b0}}, {v_addr1_fu_591_p2}};
assign v_addr_1_reg_7690 = {{48{1'b0}}, {v_addr2_fu_601_p2}};
assign v_addr_cast_fu_587_p1 = {{1{1'b0}}, {v_addr_fu_581_p2}};
assign v_addr_fu_581_p2 = tmp_32_trn_cast_fu_577_p1 << ap_const_lv15_7;
assign v_d0 = reg_284;
assign v_d1 = ap_reg_ppstg_reg_290_pp3_it10;
always @ (ap_clk)
begin
    ip_cast2_reg_636[7] <= 1'b0;
end

always @ (ap_clk)
begin
    tmp1_reg_646[9] <= 1'b0;
    tmp1_reg_646[10] <= 1'b0;
    tmp1_reg_646[11] <= 1'b0;
    tmp1_reg_646[12] <= 1'b0;
    tmp1_reg_646[13] <= 1'b0;
    tmp1_reg_646[14] <= 1'b0;
    tmp1_reg_646[15] <= 1'b0;
    tmp1_reg_646[16] <= 1'b0;
    tmp1_reg_646[17] <= 1'b0;
    tmp1_reg_646[18] <= 1'b0;
    tmp1_reg_646[19] <= 1'b0;
    tmp1_reg_646[20] <= 1'b0;
    tmp1_reg_646[21] <= 1'b0;
    tmp1_reg_646[22] <= 1'b0;
    tmp1_reg_646[23] <= 1'b0;
    tmp1_reg_646[24] <= 1'b0;
    tmp1_reg_646[25] <= 1'b0;
    tmp1_reg_646[26] <= 1'b0;
    tmp1_reg_646[27] <= 1'b0;
    tmp1_reg_646[28] <= 1'b0;
    tmp1_reg_646[29] <= 1'b0;
    tmp1_reg_646[30] <= 1'b0;
    tmp1_reg_646[31] <= 1'b0;
end

always @ (ap_clk)
begin
    tmp33_cast_reg_651[9] <= 1'b0;
    tmp33_cast_reg_651[10] <= 1'b0;
    tmp33_cast_reg_651[11] <= 1'b0;
    tmp33_cast_reg_651[12] <= 1'b0;
    tmp33_cast_reg_651[13] <= 1'b0;
    tmp33_cast_reg_651[14] <= 1'b0;
    tmp33_cast_reg_651[15] <= 1'b0;
end

always @ (ap_clk)
begin
    tmp34_cast_reg_657[10] <= 1'b0;
    tmp34_cast_reg_657[11] <= 1'b0;
    tmp34_cast_reg_657[12] <= 1'b0;
    tmp34_cast_reg_657[13] <= 1'b0;
    tmp34_cast_reg_657[14] <= 1'b0;
    tmp34_cast_reg_657[15] <= 1'b0;
    tmp34_cast_reg_657[16] <= 1'b0;
    tmp34_cast_reg_657[17] <= 1'b0;
    tmp34_cast_reg_657[18] <= 1'b0;
    tmp34_cast_reg_657[19] <= 1'b0;
    tmp34_cast_reg_657[20] <= 1'b0;
    tmp34_cast_reg_657[21] <= 1'b0;
    tmp34_cast_reg_657[22] <= 1'b0;
    tmp34_cast_reg_657[23] <= 1'b0;
    tmp34_cast_reg_657[24] <= 1'b0;
    tmp34_cast_reg_657[25] <= 1'b0;
    tmp34_cast_reg_657[26] <= 1'b0;
    tmp34_cast_reg_657[27] <= 1'b0;
    tmp34_cast_reg_657[28] <= 1'b0;
    tmp34_cast_reg_657[29] <= 1'b0;
    tmp34_cast_reg_657[30] <= 1'b0;
    tmp34_cast_reg_657[31] <= 1'b0;
end

always @ (ap_clk)
begin
    tmp36_cast1_reg_662[7] <= 1'b0;
    tmp36_cast1_reg_662[8] <= 1'b0;
    tmp36_cast1_reg_662[9] <= 1'b0;
    tmp36_cast1_reg_662[10] <= 1'b0;
    tmp36_cast1_reg_662[11] <= 1'b0;
    tmp36_cast1_reg_662[12] <= 1'b0;
    tmp36_cast1_reg_662[13] <= 1'b0;
    tmp36_cast1_reg_662[14] <= 1'b0;
    tmp36_cast1_reg_662[15] <= 1'b0;
end

always @ (ap_clk)
begin
    tmp36_cast_reg_667[7] <= 1'b0;
    tmp36_cast_reg_667[8] <= 1'b0;
    tmp36_cast_reg_667[9] <= 1'b0;
    tmp36_cast_reg_667[10] <= 1'b0;
    tmp36_cast_reg_667[11] <= 1'b0;
    tmp36_cast_reg_667[12] <= 1'b0;
    tmp36_cast_reg_667[13] <= 1'b0;
end

always @ (ap_clk)
begin
    tmp37_cast_reg_673[7] <= 1'b1;
    tmp37_cast_reg_673[8] <= 1'b0;
    tmp37_cast_reg_673[9] <= 1'b0;
    tmp37_cast_reg_673[10] <= 1'b0;
    tmp37_cast_reg_673[11] <= 1'b0;
    tmp37_cast_reg_673[12] <= 1'b0;
    tmp37_cast_reg_673[13] <= 1'b0;
    tmp37_cast_reg_673[14] <= 1'b0;
    tmp37_cast_reg_673[15] <= 1'b0;
    tmp37_cast_reg_673[16] <= 1'b0;
    tmp37_cast_reg_673[17] <= 1'b0;
    tmp37_cast_reg_673[18] <= 1'b0;
    tmp37_cast_reg_673[19] <= 1'b0;
    tmp37_cast_reg_673[20] <= 1'b0;
    tmp37_cast_reg_673[21] <= 1'b0;
    tmp37_cast_reg_673[22] <= 1'b0;
    tmp37_cast_reg_673[23] <= 1'b0;
    tmp37_cast_reg_673[24] <= 1'b0;
    tmp37_cast_reg_673[25] <= 1'b0;
    tmp37_cast_reg_673[26] <= 1'b0;
    tmp37_cast_reg_673[27] <= 1'b0;
    tmp37_cast_reg_673[28] <= 1'b0;
    tmp37_cast_reg_673[29] <= 1'b0;
    tmp37_cast_reg_673[30] <= 1'b0;
    tmp37_cast_reg_673[31] <= 1'b0;
end

always @ (ap_clk)
begin
    tmp6_cast_reg_702[8] <= 1'b0;
    tmp6_cast_reg_702[9] <= 1'b0;
    tmp6_cast_reg_702[10] <= 1'b0;
    tmp6_cast_reg_702[11] <= 1'b0;
    tmp6_cast_reg_702[12] <= 1'b0;
    tmp6_cast_reg_702[13] <= 1'b0;
    tmp6_cast_reg_702[14] <= 1'b0;
    tmp6_cast_reg_702[15] <= 1'b0;
    tmp6_cast_reg_702[16] <= 1'b0;
    tmp6_cast_reg_702[17] <= 1'b0;
    tmp6_cast_reg_702[18] <= 1'b0;
    tmp6_cast_reg_702[19] <= 1'b0;
    tmp6_cast_reg_702[20] <= 1'b0;
    tmp6_cast_reg_702[21] <= 1'b0;
    tmp6_cast_reg_702[22] <= 1'b0;
    tmp6_cast_reg_702[23] <= 1'b0;
    tmp6_cast_reg_702[24] <= 1'b0;
    tmp6_cast_reg_702[25] <= 1'b0;
    tmp6_cast_reg_702[26] <= 1'b0;
    tmp6_cast_reg_702[27] <= 1'b0;
    tmp6_cast_reg_702[28] <= 1'b0;
    tmp6_cast_reg_702[29] <= 1'b0;
    tmp6_cast_reg_702[30] <= 1'b0;
    tmp6_cast_reg_702[31] <= 1'b0;
end

always @ (ap_clk)
begin
    tmp_cast_reg_726[10] <= 1'b0;
    tmp_cast_reg_726[11] <= 1'b0;
    tmp_cast_reg_726[12] <= 1'b0;
    tmp_cast_reg_726[13] <= 1'b0;
    tmp_cast_reg_726[14] <= 1'b0;
    tmp_cast_reg_726[15] <= 1'b0;
    tmp_cast_reg_726[16] <= 1'b0;
    tmp_cast_reg_726[17] <= 1'b0;
    tmp_cast_reg_726[18] <= 1'b0;
    tmp_cast_reg_726[19] <= 1'b0;
    tmp_cast_reg_726[20] <= 1'b0;
    tmp_cast_reg_726[21] <= 1'b0;
    tmp_cast_reg_726[22] <= 1'b0;
    tmp_cast_reg_726[23] <= 1'b0;
    tmp_cast_reg_726[24] <= 1'b0;
    tmp_cast_reg_726[25] <= 1'b0;
    tmp_cast_reg_726[26] <= 1'b0;
    tmp_cast_reg_726[27] <= 1'b0;
    tmp_cast_reg_726[28] <= 1'b0;
    tmp_cast_reg_726[29] <= 1'b0;
    tmp_cast_reg_726[30] <= 1'b0;
    tmp_cast_reg_726[31] <= 1'b0;
end



endmodule //do_rotate

