module alu (
  //input
  input wire signed [31:0] src_a,
  input wire signed [31:0] src_b,
  input wire [2:0] alu_control,
  //output
  output wire        zero,
  output reg signed [31:0] alu_result
);
always @(*) begin
  case(alu_control)
      3'b000 : alu_result = src_a & src_b ;
      3'b001 : alu_result = src_a | src_b ;
      3'b010 : alu_result = src_a + src_b ;
      3'b110 : alu_result = src_a - src_b ;
      3'b111 : alu_result = (src_a < src_b) ;
      default: alu_result = src_a;
  endcase
end
assign zero = ~|alu_result ;
endmodule