# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../OEF3.srcs/sources_1/new/STATE_machine.vhd" \
"../../../../OEF3.srcs/sim_1/new/STATE_machine_tb.vhd" \

# Do not sort compile order
nosort
