

================================================================
== Vitis HLS Report for 'snn_infer_Pipeline_VITIS_LOOP_20_24'
================================================================
* Date:           Tue Jun 17 23:48:38 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SNN_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2359|     2359|  23.590 us|  23.590 us|  2359|  2359|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_2  |     2357|     2357|         9|          3|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 12 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 13 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %j_4"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.4"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = load i10 %j_4" [neuron_core.cpp:20]   --->   Operation 18 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.91ns)   --->   "%icmp_ln20 = icmp_eq  i10 %j, i10 784" [neuron_core.cpp:20]   --->   Operation 19 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%add_ln20 = add i10 %j, i10 1" [neuron_core.cpp:20]   --->   Operation 21 'add' 'add_ln20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.4.split, void %for.end.4.exitStub" [neuron_core.cpp:20]   --->   Operation 22 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i10 %j" [neuron_core.cpp:20]   --->   Operation 23 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZL13model_weights_4_addr = getelementptr i32 %p_ZL13model_weights_4, i64 0, i64 %zext_ln20" [neuron_core.cpp:22]   --->   Operation 24 'getelementptr' 'p_ZL13model_weights_4_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%p_ZL13model_weights_4_load = load i10 %p_ZL13model_weights_4_addr" [neuron_core.cpp:22]   --->   Operation 25 'load' 'p_ZL13model_weights_4_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln20" [neuron_core.cpp:22]   --->   Operation 26 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%input_r_load = load i10 %input_r_addr" [neuron_core.cpp:22]   --->   Operation 27 'load' 'input_r_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln20 = store i10 %add_ln20, i10 %j_4" [neuron_core.cpp:20]   --->   Operation 28 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%p_ZL13model_weights_4_load = load i10 %p_ZL13model_weights_4_addr" [neuron_core.cpp:22]   --->   Operation 29 'load' 'p_ZL13model_weights_4_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%input_r_load = load i10 %input_r_addr" [neuron_core.cpp:22]   --->   Operation 30 'load' 'input_r_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %input_r_load" [neuron_core.cpp:22]   --->   Operation 31 'bitcast' 'bitcast_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 32 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %p_ZL13model_weights_4_load, i32 %bitcast_ln22" [neuron_core.cpp:22]   --->   Operation 32 'fmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 33 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %p_ZL13model_weights_4_load, i32 %bitcast_ln22" [neuron_core.cpp:22]   --->   Operation 33 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 34 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %p_ZL13model_weights_4_load, i32 %bitcast_ln22" [neuron_core.cpp:22]   --->   Operation 34 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.89>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%sum_load_6 = load i32 %sum" [neuron_core.cpp:22]   --->   Operation 35 'load' 'sum_load_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [4/4] (4.89ns)   --->   "%sum_6 = fadd i32 %sum_load_6, i32 %mul_4" [neuron_core.cpp:22]   --->   Operation 36 'fadd' 'sum_6' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 44 'load' 'sum_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_8_out, i32 %sum_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.89>
ST_7 : Operation 37 [3/4] (4.89ns)   --->   "%sum_6 = fadd i32 %sum_load_6, i32 %mul_4" [neuron_core.cpp:22]   --->   Operation 37 'fadd' 'sum_6' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.89>
ST_8 : Operation 38 [2/4] (4.89ns)   --->   "%sum_6 = fadd i32 %sum_load_6, i32 %mul_4" [neuron_core.cpp:22]   --->   Operation 38 'fadd' 'sum_6' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.32>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [neuron_core.cpp:21]   --->   Operation 39 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [neuron_core.cpp:17]   --->   Operation 40 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/4] (4.89ns)   --->   "%sum_6 = fadd i32 %sum_load_6, i32 %mul_4" [neuron_core.cpp:22]   --->   Operation 41 'fadd' 'sum_6' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln20 = store i32 %sum_6, i32 %sum" [neuron_core.cpp:20]   --->   Operation 42 'store' 'store_ln20' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.4" [neuron_core.cpp:20]   --->   Operation 43 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j', neuron_core.cpp:20) on local variable 'j' [11]  (0 ns)
	'getelementptr' operation ('p_ZL13model_weights_4_addr', neuron_core.cpp:22) [21]  (0 ns)
	'load' operation ('p_ZL13model_weights_4_load', neuron_core.cpp:22) on array 'p_ZL13model_weights_4' [22]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('p_ZL13model_weights_4_load', neuron_core.cpp:22) on array 'p_ZL13model_weights_4' [22]  (1.24 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_4', neuron_core.cpp:22) [26]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_4', neuron_core.cpp:22) [26]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_4', neuron_core.cpp:22) [26]  (7.02 ns)

 <State 6>: 4.89ns
The critical path consists of the following:
	'load' operation ('sum_load_6', neuron_core.cpp:22) on local variable 'sum' [17]  (0 ns)
	'fadd' operation ('sum', neuron_core.cpp:22) [27]  (4.89 ns)

 <State 7>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum', neuron_core.cpp:22) [27]  (4.89 ns)

 <State 8>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum', neuron_core.cpp:22) [27]  (4.89 ns)

 <State 9>: 5.32ns
The critical path consists of the following:
	'fadd' operation ('sum', neuron_core.cpp:22) [27]  (4.89 ns)
	'store' operation ('store_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' [29]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
