,Total Power(w),static power(w),signal power(w),DC POWER(w),logic power(W),Date Propogation Delay,Slice LUT,LUT as Logic,LUT as MEMORY,F7_Muxes,LUT2,LUT3,LUT4,LUT5,LUT6,LUT7,DC POWER
top_CLA8,5.002,0.191,0.17,4.811,0.066,6.927,203800.0,203800.0,64000.0,0.0,1.0,2.0,3.0,3.0,6.0,0,4.811
top_CLA16,11.141,0.256,0.496,10.885,0.192,8.335,203800.0,203800.0,64000.0,0.0,6.0,4.0,8.0,5.0,22.0,0,10.885
top_CLA32,23.219,0.514,1.724,22.705000000000002,0.507,11.285,203800.0,203800.0,64000.0,0.0,26.0,9.0,14.0,15.0,59.0,0,22.705000000000002
top_CLA64,49.252,2.405,4.872,46.847,1.148,16.02,203800.0,203800.0,64000.0,0.0,48.0,14.0,25.0,44.0,155.0,0,46.847
