Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:02:04
gem5 executing on mnemosyne.ecn.purdue.edu, pid 18183
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/canneal/lpbt_s_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec canneal -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/canneal --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d22e7eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d22ebf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d22f8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2302f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d230af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2293f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d229df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d22a6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d22aff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d22b7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d22c1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d22c9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2253f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d225bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2265f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d226ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2277f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2280f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2289f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2213f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d221bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2225f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d222df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2237f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2240f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d224af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d21d2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d21daf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d21e4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d21edf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d21f8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2200f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d220af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2192f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d219bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d21a4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d21adf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d21b6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d21bef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d21c8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d21d0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d215af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2163f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d216df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2176f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d217ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2188f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2191f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d211bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2123f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d212df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2135f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d213ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2148f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d20d2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d20dbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d20e4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d20eef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d20f7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d20fff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2107f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2110f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d2099f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa1d20a2f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d20abc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d20b36a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d20bd128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d20bdb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d20c65f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d20cf080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d20cfac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2057550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2057f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2060a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d20694a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2069ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2071978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d207b400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d207be48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d20848d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d208d358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d208dda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2016828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d201f2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d201fcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2028780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2032208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2032c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d203a6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2044160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2044ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d204c630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fd60b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fd6b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fdf588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fdffd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fe7a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1ff14e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1ff1f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1ffa9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2000438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d2000e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d200b908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f93390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f93dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f9d860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fa72e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fa7d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fae7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fb8240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fb8c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fc1710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fc9198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1fc9be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f53668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f5b0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f5bb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f645c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f6e048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f6ea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f76518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f76f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f809e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f89470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f89eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f12940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f1b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa1d1f1be10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f23780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f239b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f23be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f23e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f2f080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f2f2b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f2f4e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f2f710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f2f940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f2fb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f2fda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f2ffd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f39240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f39470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f396a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f398d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f39b00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f39d30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f39f60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f451d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f45400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f45630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f45860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f45a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f45cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f45ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f51160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f51390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f515c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f517f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f51a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa1d1f51c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fa1d1eb5630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fa1d1eb5c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_canneal
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/canneal/cpt.652833389849500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/canneal/cpt.652833389849500
Real time: 195.66s
Total real time: 195.66s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/canneal/lpbt_s_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 652833389849500.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 652833390474598.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 652833390474598 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  652.833390474598  simulated seconds
Real time: 0.57s
Total real time: 196.23s
Dumping and resetting stats...
Switched CPUS @ tick 652833390474598
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 652833390479595.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 652833397373088 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  652.833397373088  simulated seconds
Real time: 2.68s
Total real time: 205.41s
Dumping and resetting stats...
Done with simulation! Completely exiting...
