INFO:root:Delay for Buffer => 0.9
INFO:root:Delay for Switch Allocator (SA) => 99.7
INFO:root:Delay for X-Bar => 0.6
INFO:root:Delay for Buffer => 0.9
INFO:root:Delay for Switch Allocator (SA) => 99.7
INFO:root:Delay for X-Bar => 0.6
INFO:root:Delay for Buffer => 0.9
INFO:root:Delay for Switch Allocator (SA) => 99.7
INFO:root:Delay for X-Bar => 0.6
INFO:root:Delay for Buffer => 0.9
INFO:root:Delay for Switch Allocator (SA) => 99.7
INFO:root:Delay for X-Bar => 0.6
INFO:root:Delay for Buffer => 0.9
INFO:root:Delay for Switch Allocator (SA) => 99.7
INFO:root:Delay for X-Bar => 0.6
INFO:root:Delay for Buffer => 0.9
INFO:root:Delay for Switch Allocator (SA) => 99.7
INFO:root:Delay for X-Bar => 0.6
INFO:root:Delay for Buffer => 0.9
INFO:root:Delay for Switch Allocator (SA) => 99.7
INFO:root:Delay for X-Bar => 0.6
INFO:root:Delay for Buffer => 0.9
INFO:root:Delay for Switch Allocator (SA) => 99.7
INFO:root:Delay for X-Bar => 0.6
INFO:root:Delay for Buffer => 0.9
INFO:root:Delay for Switch Allocator (SA) => 99.7
INFO:root:Delay for X-Bar => 0.6
INFO:root:Clock is starting.

INFO:root:Router: A Received from PE at clock cycle: 2 Flit received: 00000000000000000000000000010000 Received At: Buffer of Router: A
INFO:root:Router: A Received from PE at clock cycle: 3 Flit received: 10101010010101011010101010101001 Received At: Buffer of Router: A
INFO:root:Router: A Received from PE at clock cycle: 4 Flit received: 10101010010101010110101101010111 Received At: Buffer of Router: A
INFO:root:Router: B Received from A at clock cycle: 5 Flit received: 00000000000000000000000000010000Received At: Buffer of Router: B
INFO:root:Router: B Received from A at clock cycle: 6 Flit received: 10101010010101011010101010101001Received At: Buffer of Router: B
INFO:root:Router: B Received from A at clock cycle: 7 Flit received: 10101010010101010110101101010111Received At: Buffer of Router: B
INFO:root:Router: C Received from PE at clock cycle: 20 Flit received: 00000000000100000000000000001000 Received At: Buffer of Router: C
INFO:root:Router: C Received from PE at clock cycle: 21 Flit received: 10101010010101011010101010101001 Received At: Buffer of Router: C
INFO:root:Router: C Received from PE at clock cycle: 22 Flit received: 10101010010101010110101101010111 Received At: Buffer of Router: C
INFO:root:Router: B Received from C at clock cycle: 23 Flit received: 00000000000100000000000000001000Received At: Buffer of Router: B
INFO:root:Router: B Received from C at clock cycle: 24 Flit received: 10101010010101011010101010101001Received At: Buffer of Router: B
INFO:root:Router: B Received from C at clock cycle: 25 Flit received: 10101010010101010110101101010111Received At: Buffer of Router: B
INFO:root:Router: A Received from B at clock cycle: 26 Flit received: 00000000000100000000000000001000Received At: Buffer of Router: A
INFO:root:Router: A Received from B at clock cycle: 27 Flit received: 10101010010101011010101010101001Received At: Buffer of Router: A
INFO:root:Router: A Received from B at clock cycle: 28 Flit received: 10101010010101010110101101010111Received At: Buffer of Router: A
INFO:root:Router: D Received from A at clock cycle: 29 Flit received: 00000000000100000000000000001000Received At: Buffer of Router: D
INFO:root:Router: D Received from A at clock cycle: 30 Flit received: 10101010010101011010101010101001Received At: Buffer of Router: D
INFO:root:Router: D Received from A at clock cycle: 31 Flit received: 10101010010101010110101101010111Received At: Buffer of Router: D
INFO:root:Router: G Received from D at clock cycle: 32 Flit received: 00000000000100000000000000001000Received At: Buffer of Router: G
INFO:root:Router: G Received from D at clock cycle: 33 Flit received: 10101010010101011010101010101001Received At: Buffer of Router: G
INFO:root:Router: G Received from D at clock cycle: 34 Flit received: 10101010010101010110101101010111Received At: Buffer of Router: G
INFO:root:----------------------------------------
INFO:root:Simulation has ended.
INFO:root:----------------------------------------
