<html><body><samp><pre>
<!@TC:1692442708>
# Sat Aug 19 06:58:27 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ZANEMACWIN11

Implementation : impl1
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 127MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 139MB)

Reading constraint file: Y:\Repos\RAM2GS\CPLD\RAM2GS.sdc
Linked File:  <a href="Y:\Repos\RAM2GS\CPLD\LCMXO2-640HC\impl1\LCMXO2_640HC_impl1_scck.rpt:@XP_FILE">LCMXO2_640HC_impl1_scck.rpt</a>
See clock summary report "Y:\Repos\RAM2GS\CPLD\LCMXO2-640HC\impl1\LCMXO2_640HC_impl1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1692442708> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1692442708> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1692442708> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 149MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 151MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance InitReady. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1692442708> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance Ready. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance RCKE. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance LEDEN. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance n8MEGEN. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "1" on instance nRCAS. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance CmdLEDEN. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance CmdUFMShift. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance CmdUFMWrite. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance Cmdn8MEGEN. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance CmdValid. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "1" on instance nRCS. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "1" on instance nRRAS. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance CmdUFMData. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance C1Submitted. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance ADSubmitted. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance XOR8MEG. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "0" on instance CmdEnable. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1692442708> | Applying initial value "1" on instance nRWE. 

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 181MB peak: 181MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 181MB peak: 181MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 181MB peak: 181MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 181MB peak: 181MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1692442708> | Applying syn_allowed_resources blockrams=2 on top level netlist RAM2GS  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 181MB peak: 181MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start      Requested     Requested     Clock        Clock                Clock
Level     Clock      Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
0 -       RCLK       62.5 MHz      16.000        declared     default_clkgroup     65   
                                                                                        
0 -       PHI2       2.9 MHz       350.000       declared     default_clkgroup     19   
                                                                                        
0 -       nCRAS      2.9 MHz       350.000       declared     default_clkgroup     14   
                                                                                        
0 -       nCCAS      2.9 MHz       350.000       declared     default_clkgroup     8    
                                                                                        
0 -       System     100.0 MHz     10.000        system       system_clkgroup      0    
========================================================================================



Clock Load Summary
***********************

           Clock     Source          Clock Pin       Non-clock Pin     Non-clock Pin     
Clock      Load      Pin             Seq Example     Seq Example       Comb Example      
-----------------------------------------------------------------------------------------
RCLK       65        RCLK(port)      CASr2.C         -                 -                 
                                                                                         
PHI2       19        PHI2(port)      Bank[7:0].C     PHI2r.D[0]        un1_PHI2.I[0](inv)
                                                                                         
nCRAS      14        nCRAS(port)     CBR.C           RASr.D[0]         RASr_2.I[0](inv)  
                                                                                         
nCCAS      8         nCCAS(port)     WRD[7:0].C      CASr.D[0]         CASr_2.I[0](inv)  
                                                                                         
System     0         -               -               -                 -                 
=========================================================================================

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

4 non-gated/non-generated clock tree(s) driving 106 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:Y:\Repos\RAM2GS\CPLD\LCMXO2-640HC\impl1\synwork\LCMXO2_640HC_impl1_prem.srm@|S:RCLK@|E:nRWE@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       RCLK                port                   65         nRWE           
<a href="@|L:Y:\Repos\RAM2GS\CPLD\LCMXO2-640HC\impl1\synwork\LCMXO2_640HC_impl1_prem.srm@|S:PHI2@|E:RA11@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       PHI2                port                   19         RA11           
<a href="@|L:Y:\Repos\RAM2GS\CPLD\LCMXO2-640HC\impl1\synwork\LCMXO2_640HC_impl1_prem.srm@|S:nCCAS@|E:WRD[7:0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2 @XP_NAMES_BY_PROP">ClockId_0_2</a>       nCCAS               port                   8          WRD[7:0]       
<a href="@|L:Y:\Repos\RAM2GS\CPLD\LCMXO2-640HC\impl1\synwork\LCMXO2_640HC_impl1_prem.srm@|S:nCRAS@|E:RowA[9:0]@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3 @XP_NAMES_BY_PROP">ClockId_0_3</a>       nCRAS               port                   14         RowA[9:0]      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1692442708> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 182MB peak: 182MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 182MB peak: 182MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 183MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 102MB peak: 184MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 19 06:58:28 2023

###########################################################]

</pre></samp></body></html>
