set_max_delay 4.0 -from {clk1 clk2} -rise_from and1 -fall_from core_clock -probe -reset_path
