IPU_SRM_PRI2	,	V_7
vdi_ofs	,	V_214
parent	,	V_177
IPU_DI1_COUNTER_RELEASE	,	V_98
virq	,	V_162
ipu_smfc_exit	,	F_88
ipu_idmac_select_buffer	,	F_37
"clk_get failed with %d"	,	L_50
num_regs	,	V_153
dev	,	V_73
ipu_smfc_init	,	F_64
ipu_probe	,	F_112
V4L2_PIX_FMT_YVU420	,	V_42
irq_desc	,	V_157
__ipu_idmac_reset_current_buffer	,	F_19
ic_ofs	,	V_135
ARRAY_SIZE	,	F_27
IDMAC_WM_EN	,	F_52
ipu_platform_reg	,	V_170
"vdi:      0x%08lx\n"	,	L_48
cm_reg	,	V_4
V4L2_PIX_FMT_YUV422P	,	V_43
ipu_idmac_disable_channel	,	F_50
ipu	,	V_2
tpm_ofs	,	V_136
devtype	,	V_126
irq_sync	,	V_195
domain	,	V_156
unused	,	V_165
of_node	,	V_172
idma_mask	,	F_20
DRM_FORMAT_UYVY	,	V_29
irq_mask	,	V_190
EBUSY	,	V_78
"IPU_INT_CTRL(%d) = \t%08X\n"	,	L_33
ipu_set_ic_src_mux	,	F_55
DRM_FORMAT_RGBA8888	,	V_25
IPU_CHA_DB_MODE_SEL	,	F_24
dc_tmpl_ofs	,	V_144
ipu_map_irq	,	F_84
ipu_idmac_clear_buffer	,	F_38
chip	,	V_160
irq_gc_ack_set_bit	,	V_189
i	,	V_88
irq	,	V_106
platform_device_add_data	,	F_98
ct	,	V_182
jiffies	,	V_104
ipu_irq_init	,	F_101
platform_device	,	V_117
ipu_client_id	,	V_168
irq_linear_revmap	,	F_76
ipu_irq_handler	,	F_78
ipu_rotate_mode	,	V_58
ipu_irq_exit	,	F_107
ack	,	V_194
ipu_cpmem_init	,	F_57
dev_dbg	,	F_14
ipu_ic_init	,	F_59
ipu_drm_fourcc_to_colorspace	,	F_6
device_for_each_child	,	F_93
reg	,	V_83
ipu_idmac_wait_busy	,	F_43
irq_type	,	V_164
"cpmem"	,	L_2
ipu_ic_exit	,	F_69
ret	,	V_123
res	,	V_206
chnum	,	V_90
platform_device_unregister	,	F_91
spin_unlock_irqrestore	,	F_25
IPU_CM_IC_REG_OFS	,	V_213
ipu_cpmem_exit	,	F_71
platform_get_resource	,	F_115
IPU_CONF_CSI0_EN	,	V_130
chained_irq_exit	,	F_82
irq_alloc_domain_generic_chips	,	F_103
chno	,	V_80
ipu_module_disable	,	F_31
"DI"	,	L_14
ipu_degrees_to_rot_mode	,	F_11
timeout	,	V_103
IDMAC_BAND_EN	,	F_111
"dc_template"	,	L_8
gc	,	V_180
err_ic	,	V_137
IPU_FS_PROC_FLOW1	,	V_198
BIT	,	F_48
IPU_FS_PROC_FLOW2	,	V_199
IPU_FS_PROC_FLOW3	,	V_200
ipu_mbus_code_to_colorspace	,	F_9
int_reg	,	V_161
ipu_rot_mode_to_degrees	,	F_12
hf	,	V_65
ipu_wait_interrupt	,	F_47
ENOMEM	,	V_175
IPU_CONF_CSI0_DATA_SOURCE	,	V_113
channel	,	V_72
ipu_idmac_write	,	F_29
bit	,	V_155
irq_dispose_mapping	,	F_108
platform_device_add	,	F_99
V4L2_PIX_FMT_RGB565	,	V_54
lock	,	V_84
IPU_INT_CTRL	,	F_74
"IPU_FS_PROC_FLOW3 = \t0x%08X\n"	,	L_31
DRM_FORMAT_RGBA5551	,	V_12
id	,	V_166
to_platform_device	,	F_90
V4L2_PIX_FMT_NV61	,	V_49
idmac_reg	,	V_216
clk	,	V_120
IPU_INT_STAT	,	F_49
ipu_err_irq_handler	,	F_83
ipu_pixelformat_to_colorspace	,	F_7
ipu_srm_dp_sync_update	,	F_5
"irq_sync: %d irq_err: %d\n"	,	L_34
ipu_di_init	,	F_60
ipu_stride_to_bytes	,	F_10
"srm:      0x%08lx\n"	,	L_43
IPU_CONF	,	V_99
hflip	,	V_61
status	,	V_154
"dmfc"	,	L_9
"csi1"	,	L_4
ipu_color_space	,	V_8
IPU_CHA_BUF0_RDY	,	F_34
ipu_idmac_buffer_is_ready	,	F_33
ipu_cm_write	,	F_3
IPU_CONF_CSI1_EN	,	V_133
"csi0"	,	L_3
ipu_base	,	V_119
err_smfc	,	V_151
ipu_idmac_set_double_buffer	,	F_22
DRM_FORMAT_ARGB1555	,	V_10
IPU_CONF_CSI_SEL	,	V_116
"CSI"	,	L_15
DRM_FORMAT_BGR888	,	V_17
DRM_FORMAT_RGBX8888	,	V_21
drm_fourcc	,	V_9
err_cpmem	,	V_128
ipu_type	,	V_211
IPUV3_COLORSPACE_RGB	,	V_27
IPUV3_COLORSPACE_YUV	,	V_38
mode	,	V_59
pdev	,	V_118
IPU_CONF_DI1_EN	,	V_97
u32	,	T_1
"IDMAC_CONF = \t0x%08X\n"	,	L_20
V4L2_PIX_FMT_NV21	,	V_47
ipu_idmac_channel_busy	,	F_41
ipu_idmac_put	,	F_18
"dp"	,	L_10
DRM_FORMAT_RGB565	,	V_14
ms	,	V_102
platform_remove_devices_fn	,	F_89
ipu_channel_irq	,	V_163
ipu_pixelformat_is_planar	,	F_8
"init %s failed with %d\n"	,	L_12
unit	,	V_122
IDMAC_CONF	,	V_197
spin_lock_irqsave	,	F_23
V4L2_PIX_FMT_NV16	,	V_48
"adding client devices failed with %d\n"	,	L_53
V4L2_PIX_FMT_NV12	,	V_46
ipu_clk	,	V_121
DRM_FORMAT_ABGR8888	,	V_24
platform_set_drvdata	,	F_123
devm_kzalloc	,	F_116
channel_lock	,	V_76
platform_get_drvdata	,	F_128
ipu_idmac_enable_watermark	,	F_51
irq_chip_type	,	V_181
"dc:       0x%08lx\n"	,	L_45
ipu_di_exit	,	F_68
"no port@%d node in %s, not using %s%d\n"	,	L_13
IPU_ROTATE_90_RIGHT	,	V_67
busy	,	V_77
reg_base	,	V_186
ipu_soc	,	V_1
ipu_dp_exit	,	F_65
irq_chip	,	V_159
"IPU_CHA_DB_MODE_SEL1 = \t0x%08X\n"	,	L_28
IPU_NUM_IRQS	,	V_183
writel	,	F_4
failed_submodules_init	,	V_220
ipu_dp_init	,	F_63
IPUV3_COLORSPACE_UNKNOWN	,	V_39
"IPU_CHA_DB_MODE_SEL0 = \t0x%08X\n"	,	L_27
ipu_idmac_lock_enable	,	F_26
ipuv3_channel	,	V_70
IPU_CHA_CUR_BUF	,	F_21
irq_desc_get_handler_data	,	F_79
IS_ERR	,	F_121
ipu_remove	,	F_127
spin_lock_init	,	F_117
shift	,	V_91
of_match_device	,	F_113
"disp0:    0x%08lx\n"	,	L_41
IDMAC_CHA_EN	,	F_40
IPU_CM_SMFC_REG_OFS	,	V_150
DRM_FORMAT_NV21	,	V_35
"ic:      0x%08lx\n"	,	L_40
ipu_submodules_init	,	F_56
buf_num	,	V_100
IPU_CONF_DI0_EN	,	V_95
full_name	,	V_173
DRM_FORMAT_BGRX8888	,	V_22
DRM_FORMAT_RGB888	,	V_16
GFP_KERNEL	,	V_210
device	,	V_124
DRM_FORMAT_ARGB4444	,	V_18
"cpmem:    0x%08lx\n"	,	L_37
pdata	,	V_178
ipu_dump	,	F_109
regval	,	V_87
ipu_memory_reset	,	F_53
mutex_init	,	F_118
handle_level_irq	,	V_185
device_node	,	V_171
mutex_unlock	,	F_17
csi_id	,	V_110
irq_err	,	V_196
"di0"	,	L_6
irq_generic_chip_ops	,	V_184
IPU_CM_IDMAC_REG_OFS	,	V_212
irq_gc_mask_set_bit	,	V_193
pixelformat	,	V_40
IPU_ROTATE_NONE	,	V_66
ipu_idmac_get	,	F_13
regs	,	V_152
IDMAC_CHA_PRI	,	F_110
V4L2_PIX_FMT_BGR24	,	V_53
ipu_csi_exit	,	F_70
V4L2_PIX_FMT_BGR32	,	V_51
"di1"	,	L_7
mutex_lock	,	F_16
irq_domain_remove	,	F_104
IPU_CHA_BUF2_RDY	,	F_36
ipu_csi_init	,	F_58
ERR_PTR	,	F_15
"disp1:    0x%08lx\n"	,	L_42
IPU_ROTATE_180	,	V_68
"dmfc:     0x%08lx\n"	,	L_47
pixel_stride	,	V_56
irq_gc_mask_clr_bit	,	V_191
cpmem_ofs	,	V_127
lock_flags	,	V_93
IDMAC_CHA_BUSY	,	F_42
platform_get_irq	,	F_114
DRM_FORMAT_BGRA8888	,	V_26
irq_set_chained_handler_and_data	,	F_106
irq_domain_add_linear	,	F_102
"IDMAC_CHA_EN2 = \t0x%08X\n"	,	L_22
vf	,	V_64
IPU_DISP_GEN	,	V_94
"IPU_FS_PROC_FLOW2 = \t0x%08X\n"	,	L_30
ETIMEDOUT	,	V_105
bursts	,	V_86
ipu_idmac_enable_channel	,	F_39
name	,	V_174
DRM_FORMAT_YVU420	,	V_31
generic_handle_irq	,	F_77
DRM_FORMAT_YVU422	,	V_33
IPU_CONF_IC_INPUT	,	V_115
desc	,	V_158
IPU_CHA_BUF1_RDY	,	F_35
"bus"	,	L_49
"failed to reset: %d\n"	,	L_52
"IPU_FS_PROC_FLOW1 = \t0x%08X\n"	,	L_29
dev_err	,	F_72
of_id	,	V_203
V4L2_PIX_FMT_YUYV	,	V_45
"IDMAC_BAND_EN2 = \t0x%08X\n"	,	L_26
DRM_FORMAT_NV16	,	V_36
of_device_id	,	V_202
DRM_FORMAT_NV12	,	V_34
mask	,	V_92
ipu_idmac_read	,	F_28
"%s %d\n"	,	L_1
devm_clk_get	,	F_120
IPU_DI0_COUNTER_RELEASE	,	V_96
start	,	V_209
irq_unmask	,	V_192
out_failed_irq	,	V_218
clk_disable_unprepare	,	F_126
"IPU_CONF = \t0x%08X\n"	,	L_19
DRM_FORMAT_BGR565	,	V_15
"tpm:      0x%08lx\n"	,	L_44
"IDMAC_BAND_EN1 = \t0x%08X\n"	,	L_25
"ic"	,	L_5
"IPU"	,	L_17
DRM_FORMAT_XRGB8888	,	V_19
platform_device_alloc	,	F_97
failed_add_clients	,	V_221
ipu_cm_read	,	F_1
"smfc"	,	L_11
IPU_CONF_CSI1_DATA_SOURCE	,	V_112
r90	,	V_63
dev_info	,	F_96
ipu_dmfc_exit	,	F_66
V4L2_PIX_FMT_RGB24	,	V_52
idmac_lock_en_info	,	V_89
mipi_csi2	,	V_111
"%s probed\n"	,	L_54
degrees	,	V_60
V4L2_PIX_FMT_RGB32	,	V_50
enable	,	V_107
val	,	V_6
device_reset	,	F_125
V4L2_PIX_FMT_UYVY	,	V_44
num_bursts	,	V_85
IPU_MCU_T_DEFAULT	,	V_219
"IDMAC_CHA_PRI1 = \t0x%08X\n"	,	L_23
"failed to add irq domain\n"	,	L_16
__func__	,	V_74
ipu_dmfc_init	,	F_62
DRM_FORMAT_ARGB8888	,	V_23
PAGE_SIZE	,	V_215
ipu_set_csi_src_mux	,	F_54
cm_ofs	,	V_142
chained_irq_enter	,	F_81
ipu_idmac_get_current_buffer	,	F_32
"idmac:    0x%08lx\n"	,	L_36
ENODEV	,	V_75
ipu_add_client_devices	,	F_94
"cm_reg:   0x%08lx\n"	,	L_35
"IDMAC_CHA_EN1 = \t0x%08X\n"	,	L_21
flags	,	V_82
err_dc	,	V_145
vflip	,	V_62
out	,	V_79
doublebuffer	,	V_81
for_each_set_bit	,	F_75
platform_device_unregister_children	,	F_92
ipu_irq_handle	,	F_73
"csi1:    0x%08lx\n"	,	L_39
time_after	,	F_45
clk_prepare_enable	,	F_124
platform_device_put	,	F_100
ETIME	,	V_109
irq_ack	,	V_188
ipu_idmac_channel_irq	,	F_86
DRM_FORMAT_YUYV	,	V_28
EINVAL	,	V_57
err_dp	,	V_149
out_failed_reset	,	V_217
DRM_FORMAT_XBGR8888	,	V_20
ipu_client_id_mutex	,	V_167
vdi	,	V_114
ipu_devtype	,	V_125
"IPU_FS_DISP_FLOW1 = \t0x%08X\n"	,	L_32
err_csi_1	,	V_134
err_csi_0	,	V_131
data	,	V_207
num	,	V_71
IPU_CM_DC_REG_OFS	,	V_143
imx_ipu_dt_ids	,	V_204
DRM_FORMAT_YUV422	,	V_32
DRM_FORMAT_YUV420	,	V_30
srm_ofs	,	V_148
disp1_ofs	,	V_140
mbus_code	,	V_55
"ic:       0x%08lx\n"	,	L_46
"IDMAC_CHA_PRI2 = \t0x%08X\n"	,	L_24
IPU_ROTATE_90_LEFT	,	V_69
csi1_ofs	,	V_132
client_reg	,	V_169
IPU_MEM_RST	,	V_108
offset	,	V_3
"failed to alloc generic irq chips\n"	,	L_18
resource	,	V_205
DRM_FORMAT_NV61	,	V_37
irq_create_mapping	,	F_85
irq_get_domain_generic_chip	,	F_105
IPU_FS_DISP_FLOW1	,	V_201
PTR_ERR	,	F_122
"clk_prepare_enable failed: %d\n"	,	L_51
ipu_dc_init	,	F_61
irq_desc_get_chip	,	F_80
"csi0:    0x%08lx\n"	,	L_38
ipu_dc_exit	,	F_67
chip_types	,	V_187
ipu_submodules_exit	,	F_87
IPU_CM_DMFC_REG_OFS	,	V_146
msecs_to_jiffies	,	F_44
irq_chip_generic	,	V_179
IPU_GPR	,	V_101
IORESOURCE_MEM	,	V_208
value	,	V_5
err_di_1	,	V_141
err_register	,	V_176
err_di_0	,	V_139
ipu_module_enable	,	F_30
readl	,	F_2
DRM_FORMAT_BGRA5551	,	V_13
V4L2_PIX_FMT_YUV420	,	V_41
devm_ioremap	,	F_119
csi0_ofs	,	V_129
err_dmfc	,	V_147
disp0_ofs	,	V_138
of_graph_get_port_by_id	,	F_95
DRM_FORMAT_ABGR1555	,	V_11
cpu_relax	,	F_46
