
---------- Begin Simulation Statistics ----------
simSeconds                                   0.036131                       # Number of seconds simulated (Second)
simTicks                                  36130994000                       # Number of ticks simulated (Tick)
finalTick                                 36130994000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3119.21                       # Real time elapsed on the host (Second)
hostTickRate                                 11583381                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     888976                       # Number of bytes of host memory used (Byte)
simInsts                                    129634758                       # Number of instructions simulated (Count)
simOps                                      233754533                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    41560                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      74940                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       144523977                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       58469761                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1279                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      58493567                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2069                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              636307                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           681088                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                385                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          144201799                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.405637                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.271166                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                125924097     87.32%     87.32% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  4584988      3.18%     90.50% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  4039488      2.80%     93.31% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1441173      1.00%     94.31% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  4205078      2.92%     97.22% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1162287      0.81%     98.03% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1436487      1.00%     99.02% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1010193      0.70%     99.72% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   398008      0.28%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            144201799                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  18428      2.48%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    4      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      2.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   119      0.02%      2.50% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      2.50% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   153      0.02%      2.52% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   55      0.01%      2.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      2.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      2.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  17      0.00%      2.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      2.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      2.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      2.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           670190     90.27%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     92.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1905      0.26%     93.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1050      0.14%     93.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             3951      0.53%     93.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           46580      6.27%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        25854      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     33927506     58.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          300      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2962      0.01%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3883388      6.64%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          472      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1647      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        31018      0.05%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           78      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         4847      0.01%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         3852      0.01%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1357      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      6883866     11.77%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           18      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3017684      5.16%     81.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           11      0.00%     81.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       756639      1.29%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       324202      0.55%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       191402      0.33%     83.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      7555805     12.92%     96.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1880659      3.22%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      58493567                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.404733                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             742454                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.012693                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               210145577                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               33599774                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       32917992                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 51787879                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                25507819                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        25381454                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   32955803                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    26254364                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         58461536                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      7873442                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    32031                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           9944496                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       6224369                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2071054                       # Number of stores executed (Count)
system.cpu0.numRate                          0.404511                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1814                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         322178                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   31102607                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     57834727                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              4.646684                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         4.646684                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.215207                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.215207                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  45669166                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 23164070                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   33941811                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  20494052                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   37010803                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  18371947                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 24411653                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       7748150                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2076855                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       129988                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       128222                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                6276275                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          6213734                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8907                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2993839                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2990117                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998757                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  18750                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                11                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          10037                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5606                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4431                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          861                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         502270                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            894                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8449                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    144129741                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.401269                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.642905                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      133761859     92.81%     92.81% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1904611      1.32%     94.13% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         377761      0.26%     94.39% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1416053      0.98%     95.37% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         376311      0.26%     95.63% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         172744      0.12%     95.75% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          56859      0.04%     95.79% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         292027      0.20%     96.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5771516      4.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    144129741                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            31102607                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              57834727                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    9706215                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      7654329                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        440                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   6178548                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  25313395                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   41617701                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 7785                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        11821      0.02%      0.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     33577048     58.06%     58.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          274      0.00%     58.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2670      0.00%     58.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3878195      6.71%     64.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     64.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     64.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     64.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     64.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     64.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     64.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         1098      0.00%     64.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        11706      0.02%     64.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     64.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         3114      0.01%     64.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3150      0.01%     64.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          531      0.00%     64.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      6879442     11.90%     76.72% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.72% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           16      0.00%     76.72% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3006696      5.20%     81.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           11      0.00%     81.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       752252      1.30%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       262778      0.45%     83.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       171909      0.30%     83.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      7391551     12.78%     96.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1879977      3.25%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     57834727                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5771516                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      5196384                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          5196384                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      5196384                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         5196384                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4565043                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4565043                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4565043                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4565043                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 228423108453                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 228423108453                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 228423108453                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 228423108453                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      9761427                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      9761427                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      9761427                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      9761427                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.467661                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.467661                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.467661                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.467661                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 50037.449473                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 50037.449473                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 50037.449473                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 50037.449473                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     17715258                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          264                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       183983                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     96.287472                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    52.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       252320                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           252320                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3652831                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3652831                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3652831                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3652831                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       912212                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       912212                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       912212                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       912212                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  86978498204                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  86978498204                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  86978498204                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  86978498204                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.093451                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.093451                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.093451                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.093451                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 95348.995852                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 95348.995852                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 95348.995852                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 95348.995852                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                910950                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          186                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          186                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       492250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       492250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          220                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          220                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.154545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.154545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 14477.941176                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 14477.941176                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1462751                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1462751                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.154545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.154545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 43022.088235                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 43022.088235                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          220                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          220                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          220                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          220                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      3380900                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        3380900                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4328844                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4328844                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 204908887000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 204908887000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      7709744                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      7709744                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.561477                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.561477                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 47335.706022                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 47335.706022                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3652815                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3652815                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       676029                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       676029                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  63583208750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  63583208750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.087685                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.087685                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 94053.966250                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 94053.966250                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      1815484                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       1815484                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       236199                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       236199                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  23514221453                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  23514221453                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2051683                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2051683                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.115125                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.115125                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 99552.586815                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 99552.586815                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           16                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           16                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       236183                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       236183                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  23395289454                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  23395289454                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.115117                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.115117                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 99055.772236                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 99055.772236                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.537689                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             6109039                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            912166                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              6.697289                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             162250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.537689                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998572                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998572                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          150                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          873                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          20435900                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         20435900                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2718550                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            133483253                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  5998441                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              1990310                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 11245                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2987708                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1200                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              58580194                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5459                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           3490894                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      31541434                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    6276275                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           3014473                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    140692013                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  24858                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 788                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         5501                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  3374677                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3496                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         144201799                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.406968                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.633596                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               134229978     93.08%     93.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  623223      0.43%     93.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  487889      0.34%     93.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1179328      0.82%     94.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1814837      1.26%     95.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                   75485      0.05%     95.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  107594      0.07%     96.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  201530      0.14%     96.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 5481935      3.80%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           144201799                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.043427                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.218244                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      3370965                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3370965                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      3370965                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3370965                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3712                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3712                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3712                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3712                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    193797497                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    193797497                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    193797497                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    193797497                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      3374677                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3374677                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      3374677                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3374677                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.001100                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.001100                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.001100                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.001100                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 52208.377425                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 52208.377425                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 52208.377425                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 52208.377425                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1493                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           21                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     71.095238                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2439                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2439                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          751                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          751                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          751                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          751                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2961                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2961                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2961                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2961                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    154829997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    154829997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    154829997                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    154829997                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 52289.765957                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 52289.765957                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 52289.765957                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 52289.765957                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2439                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      3370965                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3370965                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3712                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3712                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    193797497                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    193797497                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      3374677                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3374677                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.001100                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.001100                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 52208.377425                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 52208.377425                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          751                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          751                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2961                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2961                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    154829997                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    154829997                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000877                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000877                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 52289.765957                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 52289.765957                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          510.234676                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             3373925                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2960                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1139.839527                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              82250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   510.234676                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.996552                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.996552                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          152                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           52                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3           38                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          269                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           6752314                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          6752314                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    11245                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  26482545                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 5601362                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              58471040                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 870                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 7748150                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2076855                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  588                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     4939                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 5464828                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           258                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2765                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7503                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10268                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                58310646                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               58299446                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 42913729                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 71001507                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.403389                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.604406                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      18385                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  93821                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  66                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                258                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 24969                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  11                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                110590                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           7654329                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           111.003813                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          170.720542                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               3522248     46.02%     46.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              340605      4.45%     50.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              233915      3.06%     53.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              294013      3.84%     57.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               66247      0.87%     58.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              146416      1.91%     60.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               45105      0.59%     60.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              100467      1.31%     62.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               22864      0.30%     62.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               54323      0.71%     63.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             37594      0.49%     63.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             86978      1.14%     64.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             36102      0.47%     65.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             82804      1.08%     66.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             32571      0.43%     66.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             75174      0.98%     67.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             25059      0.33%     67.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             57068      0.75%     68.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             25197      0.33%     69.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             56730      0.74%     69.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            137870      1.80%     71.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            167873      2.19%     73.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            135481      1.77%     75.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            280693      3.67%     79.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            244480      3.19%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            369351      4.83%     87.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            135048      1.76%     89.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            261097      3.41%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             28099      0.37%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             61371      0.80%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          491486      6.42%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2820                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             7654329                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                7729003                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                2071076                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    11496                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     4075                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                3375517                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1131                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 11245                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3366270                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               40868464                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          7543                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  7025096                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             92923181                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              58546154                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1497535                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               2118446                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  7818                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              88732524                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           84176573                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  175071103                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                45701133                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 33993082                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             83115085                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1061479                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    267                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                243                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 12656475                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       196661682                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      116746283                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                31102607                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  57834727                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2373                       # Number of system calls (Count)
system.cpu1.numCycles                       104979014                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       25279312                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     176                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      25414771                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   159                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               10072                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            13944                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 47                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          104972022                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.242110                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.919491                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 95151946     90.65%     90.65% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3982944      3.79%     94.44% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  1830563      1.74%     96.18% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   809033      0.77%     96.95% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1486626      1.42%     98.37% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1111642      1.06%     99.43% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   357622      0.34%     99.77% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   240012      0.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                     1634      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            104972022                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   1653      1.69%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            46725     47.70%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     49.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   101      0.10%     49.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   41      0.04%     49.53% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             3076      3.14%     52.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           46368     47.33%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          522      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     17876299     70.34%     70.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           14      0.00%     70.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          189      0.00%     70.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       875087      3.44%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           12      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu           68      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           26      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           16      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           21      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       875017      3.44%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       750000      2.95%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       523804      2.06%     82.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       125746      0.49%     82.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2512772      9.89%     92.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1875146      7.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      25414771                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.242094                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              97964                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.003855                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               139027005                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               17038117                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       17025620                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 16872681                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 8251450                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         8250551                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   17027829                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     8484384                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         25414253                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      3036488                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      517                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           5037326                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2795038                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     2000838                       # Number of stores executed (Count)
system.cpu1.numRate                          0.242089                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           6992                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1018845                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   14156266                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     25269382                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              7.415728                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         7.415728                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.134849                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.134849                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  25155801                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 10788077                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    9750559                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   6375367                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   13974579                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  10134656                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 10628062                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       2899142                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      2001186                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125454                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125207                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2796258                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2795574                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              239                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2272910                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2272779                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999942                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    161                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            181                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             158                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts           8795                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              229                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    104970696                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.240728                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.172995                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       98484232     93.82%     93.82% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2095556      2.00%     95.82% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         723462      0.69%     96.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         873149      0.83%     97.34% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         359453      0.34%     97.68% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         520819      0.50%     98.18% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          48373      0.05%     98.22% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         149906      0.14%     98.37% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1715746      1.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    104970696                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            14156266                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              25269382                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    4898535                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2897968                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         74                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2794404                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   8250320                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   20747178                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                   94                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          204      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     17870317     70.72%     70.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           14      0.00%     70.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          180      0.00%     70.72% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       875029      3.46%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           10      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           20      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           14      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       875000      3.46%     77.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       750000      2.97%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       522866      2.07%     82.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       125485      0.50%     83.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2375102      9.40%     92.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1875082      7.42%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     25269382                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1715746                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      2477341                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          2477341                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      2477341                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         2477341                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      2421819                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2421819                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      2421819                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2421819                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 117641510449                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 117641510449                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 117641510449                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 117641510449                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      4899160                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      4899160                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      4899160                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      4899160                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.494334                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.494334                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.494334                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.494334                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 48575.682348                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 48575.682348                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 48575.682348                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 48575.682348                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     17476786                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       182748                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     95.633255                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       249939                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           249939                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      1890164                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1890164                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      1890164                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1890164                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       531655                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       531655                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       531655                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       531655                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  60964717199                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  60964717199                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  60964717199                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  60964717199                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.108520                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.108520                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.108520                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.108520                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 114669.695948                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 114669.695948                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 114669.695948                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 114669.695948                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                530527                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data       846000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       846000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 24171.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 24171.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      1729500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      1729500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 49414.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 49414.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data       711253                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         711253                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2187377                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2187377                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  94198636750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  94198636750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2898630                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2898630                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.754624                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.754624                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 43064.655407                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 43064.655407                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      1890164                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1890164                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       297213                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       297213                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  37639064500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  37639064500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.102536                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.102536                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 126640.034252                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 126640.034252                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      1766088                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       1766088                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       234442                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       234442                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  23442873699                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  23442873699                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2000530                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2000530                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 99994.342733                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 99994.342733                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       234442                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       234442                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  23325652699                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  23325652699                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 99494.342733                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 99494.342733                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1014.771987                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3009073                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            531664                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              5.659727                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          254722000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1014.771987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.990988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.990988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          10330132                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         10330132                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1537495                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             99348693                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  3069610                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1015968                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   256                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             2272699                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   50                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              25281861                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  288                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1997254                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      14164179                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2796258                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2272963                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    102974164                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    610                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          258                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1994118                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  117                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         104972022                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.240866                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.205657                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                99411046     94.70%     94.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  994656      0.95%     95.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  483136      0.46%     96.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 1527569      1.46%     97.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  270493      0.26%     97.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   91901      0.09%     97.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  106115      0.10%     98.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  134489      0.13%     98.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1952617      1.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           104972022                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.026636                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.134924                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1993960                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1993960                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1993960                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1993960                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          158                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            158                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          158                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           158                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      4512500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      4512500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      4512500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      4512500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1994118                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1994118                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1994118                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1994118                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000079                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000079                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000079                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000079                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 28560.126582                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 28560.126582                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 28560.126582                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 28560.126582                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          129                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          129                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          129                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          129                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      3166250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      3166250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      3166250                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      3166250                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000065                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000065                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000065                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000065                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 24544.573643                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 24544.573643                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 24544.573643                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 24544.573643                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1993960                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1993960                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          158                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          158                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      4512500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      4512500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1994118                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1994118                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000079                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000079                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 28560.126582                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 28560.126582                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          129                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          129                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      3166250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      3166250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 24544.573643                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 24544.573643                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          115.627437                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1994089                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               129                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          15458.054264                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          254718000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   115.627437                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.225835                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.225835                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          119                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          118                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.232422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           3988365                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          3988365                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      256                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    112393                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 5388010                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              25279488                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 2899142                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                2001186                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   72                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     2449                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 5378632                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            82                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          199                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 281                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                25276326                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               25276171                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 17956070                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 27010042                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.240774                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.664792                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        207                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1169                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  7                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   619                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                107857                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2897968                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           136.263974                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          199.009824                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                766885     26.46%     26.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              233950      8.07%     34.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              100052      3.45%     37.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              183867      6.34%     44.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               62974      2.17%     46.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              139868      4.83%     51.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               45582      1.57%     52.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               94181      3.25%     56.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               24588      0.85%     57.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               54926      1.90%     58.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             40177      1.39%     60.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             85878      2.96%     63.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             38082      1.31%     64.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             81205      2.80%     67.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             34737      1.20%     68.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             73043      2.52%     71.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             25698      0.89%     71.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             54879      1.89%     73.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             26652      0.92%     74.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             55876      1.93%     76.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             24869      0.86%     77.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             51115      1.76%     79.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             21347      0.74%     80.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             51769      1.79%     81.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             15797      0.55%     82.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             34436      1.19%     83.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             14903      0.51%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             29329      1.01%     85.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             14339      0.49%     85.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             24603      0.85%     86.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          392361     13.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2728                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2897968                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2898877                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2000838                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     4779                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1994159                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       60                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean   9631529250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value   9631529250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value   9631529250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  26499464750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   9631529250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   256                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1924470                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               10160433                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           477                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  3630963                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             89255423                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              25280950                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               250272                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 86051                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  1998                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              88592604                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           45302998                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   85225823                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                24886817                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  9751178                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             45284602                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   18324                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     19                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  5228613                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       128532880                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       50557760                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                14156266                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  25269382                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       104971363                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       25622633                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      25762866                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    52                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined                9014                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            14396                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 82                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          104964456                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.245444                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.932840                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 95116451     90.62%     90.62% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  3984328      3.80%     94.41% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  1834007      1.75%     96.16% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   740841      0.71%     96.87% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1498787      1.43%     98.29% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1125176      1.07%     99.37% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   396197      0.38%     99.74% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   259561      0.25%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     9108      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            104964456                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   1120      1.16%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            46587     48.18%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                    62      0.06%     49.40% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   21      0.02%     49.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             3360      3.47%     52.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           45548     47.10%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          565      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     18191963     70.61%     70.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           14      0.00%     70.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          160      0.00%     70.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       875044      3.40%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            4      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       875002      3.40%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       750000      2.91%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       552059      2.14%     82.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       125348      0.49%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      2517687      9.77%     92.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1875020      7.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      25762866                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.245428                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              96698                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.003753                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               139705908                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               17381383                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       17369378                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 16881029                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 8250454                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         8250093                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   17370737                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     8488262                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         25762507                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      3069681                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      358                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           5070041                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2852587                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     2000360                       # Number of stores executed (Count)
system.cpu2.numRate                          0.245424                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           6907                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1026472                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   14357452                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     25613772                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              7.311281                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         7.311281                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.136775                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.136775                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  25478902                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 10987980                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    9750053                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   6375074                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   14261980                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  10306955                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 10775884                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       2927456                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      2000610                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125501                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125234                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2853810                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2853115                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              182                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             2301747                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                2301659                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999962                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    179                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            211                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             187                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts           8069                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              193                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    104963271                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.244026                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.180553                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       98411634     93.76%     93.76% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2099973      2.00%     95.76% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         727972      0.69%     96.45% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         874001      0.83%     97.29% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         359151      0.34%     97.63% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         550089      0.52%     98.15% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          47512      0.05%     98.20% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         179781      0.17%     98.37% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1713158      1.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    104963271                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            14357452                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              25613772                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    4926684                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      2926393                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2852030                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   21062745                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          178      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     18186732     71.00%     71.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           14      0.00%     71.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          154      0.00%     71.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       875008      3.42%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            2      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       875000      3.42%     77.84% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.84% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.84% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.84% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.84% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.84% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       750000      2.93%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       551377      2.15%     82.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       125281      0.49%     83.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      2375016      9.27%     92.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1875010      7.32%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     25613772                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1713158                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      2519261                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          2519261                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      2519261                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         2519261                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2407937                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2407937                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2407937                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2407937                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 117358889150                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 117358889150                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 117358889150                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 117358889150                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      4927198                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      4927198                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      4927198                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      4927198                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.488703                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.488703                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.488703                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.488703                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 48738.355343                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 48738.355343                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 48738.355343                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 48738.355343                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     17423787                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       181758                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     95.862559                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       249916                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           249916                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      1876363                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      1876363                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      1876363                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      1876363                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       531574                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       531574                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       531574                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       531574                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  60863581650                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  60863581650                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  60863581650                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  60863581650                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.107886                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.107886                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.107886                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.107886                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 114496.912283                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 114496.912283                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 114496.912283                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 114496.912283                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                530443                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1158000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1158000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 33085.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 33085.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      2375000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2375000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 67857.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 67857.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data       753434                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         753434                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      2173508                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2173508                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data  93958437750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  93958437750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      2926942                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      2926942                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.742587                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.742587                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 43228.935780                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 43228.935780                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      1876363                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      1876363                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       297145                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       297145                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  37580344750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  37580344750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.101521                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.101521                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 126471.402009                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 126471.402009                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      1765827                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       1765827                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       234429                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       234429                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  23400451400                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  23400451400                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2000256                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2000256                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.117199                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.117199                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 99818.927692                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 99818.927692                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       234429                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       234429                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  23283236900                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  23283236900                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.117199                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.117199                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 99318.927692                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 99318.927692                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1014.551327                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             3050909                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            531583                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              5.739290                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          256628750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1014.551327                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.990773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.990773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          10386119                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         10386119                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1510840                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             99310598                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  3175075                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               967728                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   215                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             2301542                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   31                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              25624652                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  194                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           1995800                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      14364372                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2853810                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           2301862                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    102968118                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    490                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          251                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1994007                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   75                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         104964456                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.244146                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.215276                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                99354083     94.65%     94.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 1001550      0.95%     95.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  475638      0.45%     96.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 1519360      1.45%     97.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  308058      0.29%     97.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   76511      0.07%     97.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   91008      0.09%     97.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  151075      0.14%     98.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1987173      1.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           104964456                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.027187                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.136841                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      1993911                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          1993911                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      1993911                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         1993911                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst           96                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total             96                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst           96                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total            96                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst      4153500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      4153500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst      4153500                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      4153500                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      1994007                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      1994007                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      1994007                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      1994007                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000048                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000048                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000048                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000048                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 43265.625000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 43265.625000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 43265.625000                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 43265.625000                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrHits::cpu2.inst           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           23                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           23                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst           73                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           73                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      2618500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      2618500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      2618500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      2618500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 35869.863014                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 35869.863014                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 35869.863014                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 35869.863014                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      1993911                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        1993911                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst           96                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total           96                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst      4153500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      4153500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      1994007                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      1994007                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000048                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000048                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 43265.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 43265.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           23                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           23                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst           73                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           73                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      2618500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      2618500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 35869.863014                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 35869.863014                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           65.210243                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1993984                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                73                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          27314.849315                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          256624750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    65.210243                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.127364                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.127364                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           69                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           68                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.134766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           3988087                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          3988087                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      215                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    110431                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 5535816                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              25622820                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 2927456                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                2000610                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   63                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     2277                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                 5525049                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect            76                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          192                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 268                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                25619605                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               25619471                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 18314560                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 27472466                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.244062                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.666651                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         69                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   1058                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   319                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                109442                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2926393                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           134.804660                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          199.772874                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                825358     28.20%     28.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19              215180      7.35%     35.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               94720      3.24%     38.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              186843      6.38%     45.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               60275      2.06%     47.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              141339      4.83%     52.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               40676      1.39%     53.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               91840      3.14%     56.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               24483      0.84%     57.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               58020      1.98%     59.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             39330      1.34%     60.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             91170      3.12%     63.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             35656      1.22%     65.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             82491      2.82%     67.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             31483      1.08%     68.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             71598      2.45%     71.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             25122      0.86%     72.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             56758      1.94%     74.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             25160      0.86%     75.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             55915      1.91%     77.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             23430      0.80%     77.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             50986      1.74%     79.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             19856      0.68%     80.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             51039      1.74%     81.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             15479      0.53%     82.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             35382      1.21%     83.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             14067      0.48%     84.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             29675      1.01%     85.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             13737      0.47%     85.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             26341      0.90%     86.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          392984     13.43%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2732                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2926393                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2927046                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2000360                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     4757                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1994049                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       55                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean   9631535250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value   9631535250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value   9631535250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  26499458750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   9631535250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   215                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1896871                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               10296279                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  3692599                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             89078492                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              25623986                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               250054                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 85286                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1225                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              88420425                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           45990870                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   86426423                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                25199803                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  9750303                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             45974509                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   16289                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  5158850                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       128871720                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       51244942                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                14357452                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  25613772                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       104963079                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       25742069                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     159                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      25883058                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    49                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined                7422                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            10429                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 54                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          104960363                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.246598                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.936648                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 95101808     90.61%     90.61% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3976052      3.79%     94.40% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  1838277      1.75%     96.15% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   736423      0.70%     96.85% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1473550      1.40%     98.25% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1157594      1.10%     99.36% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   399738      0.38%     99.74% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   274783      0.26%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     2138      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            104960363                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   1506      1.55%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            46529     47.74%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     49.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   102      0.10%     49.39% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   29      0.03%     49.42% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             3331      3.42%     52.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           45963     47.16%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          500      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     18302244     70.71%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           14      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          160      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       875031      3.38%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            4      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       875004      3.38%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       750000      2.90%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       562127      2.17%     82.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       125331      0.48%     83.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      2517624      9.73%     92.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      1875019      7.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      25883058                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.246592                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              97460                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.003765                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               139942780                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               17499303                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       17489640                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 16881207                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 8250350                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         8250083                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   17491503                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     8488515                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         25882674                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      3079694                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      383                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           5080035                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2872727                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     2000341                       # Number of stores executed (Count)
system.cpu3.numRate                          0.246588                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             24                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           2716                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1034792                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   14428020                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     25734772                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              7.274947                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         7.274947                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.137458                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.137458                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  25589278                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 11057881                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    9750055                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   6375065                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   14362787                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  10367505                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 10826028                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       2937302                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      2000493                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125461                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125202                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2873810                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2873150                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              168                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             2311719                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                2311662                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999975                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    162                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            226                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             202                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts           6105                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    104959494                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.245188                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.183698                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       98395178     93.75%     93.75% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2094623      2.00%     95.74% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         725392      0.69%     96.43% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         872510      0.83%     97.26% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         359346      0.34%     97.61% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         560015      0.53%     98.14% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          47379      0.05%     98.18% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         190306      0.18%     98.37% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1714745      1.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    104959494                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            14428020                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              25734772                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    4936744                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      2936469                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2872206                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   21173661                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     18297668     71.10%     71.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           14      0.00%     71.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          154      0.00%     71.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       875008      3.40%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            2      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       875000      3.40%     77.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       750000      2.91%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       561453      2.18%     83.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       125265      0.49%     83.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      2375016      9.23%     92.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      1875010      7.29%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     25734772                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1714745                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      2532428                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          2532428                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      2532428                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         2532428                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      2404828                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2404828                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      2404828                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2404828                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 116737369184                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 116737369184                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 116737369184                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 116737369184                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      4937256                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      4937256                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      4937256                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      4937256                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.487078                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.487078                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.487078                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.487078                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 48542.918323                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 48542.918323                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 48542.918323                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 48542.918323                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     17241685                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       181677                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     94.902960                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       249908                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           249908                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      1873273                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1873273                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      1873273                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1873273                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       531555                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       531555                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  60817456434                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  60817456434                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  60817456434                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  60817456434                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.107662                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.107662                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.107662                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.107662                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 114414.230764                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 114414.230764                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 114414.230764                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 114414.230764                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                530433                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data       672500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total       672500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 19214.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 19214.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      1379500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      1379500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 39414.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 39414.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data       766608                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         766608                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      2170408                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      2170408                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data  93341285750                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  93341285750                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      2937016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      2937016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.738984                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.738984                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 43006.331413                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 43006.331413                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      1873273                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      1873273                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       297135                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       297135                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  37538583000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  37538583000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.101169                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.101169                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 126335.110303                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 126335.110303                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      1765820                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       1765820                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       234420                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       234420                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  23396083434                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  23396083434                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 99804.126926                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 99804.126926                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       234420                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       234420                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  23278873434                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  23278873434                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 99304.126926                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 99304.126926                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1014.579007                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             3064054                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            531569                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              5.764170                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          258708750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1014.579007                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.990800                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.990800                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          10406221                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         10406221                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1510759                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             99287570                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  3193405                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               968466                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   163                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             2311565                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              25744212                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  186                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           1993432                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      14433988                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2873810                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           2311848                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    102966739                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    384                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.cacheLines                  1991685                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   66                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         104960363                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.245291                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.217918                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                99341898     94.65%     94.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  990051      0.94%     95.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  464691      0.44%     96.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 1516956      1.45%     97.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  325027      0.31%     97.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   82672      0.08%     97.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   96785      0.09%     97.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  156898      0.15%     98.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1985385      1.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           104960363                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.027379                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.137515                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      1991606                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1991606                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      1991606                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1991606                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst           79                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             79                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst           79                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            79                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      1770250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      1770250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      1770250                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      1770250                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      1991685                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1991685                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      1991685                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1991685                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 22408.227848                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 22408.227848                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 22408.227848                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 22408.227848                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrHits::cpu3.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           12                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst           67                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      1406000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      1406000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      1406000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      1406000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 20985.074627                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 20985.074627                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 20985.074627                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 20985.074627                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      1991606                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1991606                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst           79                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           79                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      1770250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      1770250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      1991685                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1991685                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 22408.227848                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 22408.227848                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      1406000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      1406000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 20985.074627                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 20985.074627                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           61.014327                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1991673                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                67                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          29726.462687                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          258704750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    61.014327                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.119169                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.119169                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           3983437                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          3983437                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      163                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    106740                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 5681259                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              25742228                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 2937302                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                2000493                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   54                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     2420                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                 5670329                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            78                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 207                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                25739805                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               25739723                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 18430227                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 27589947                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.245226                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.668005                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         56                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                    828                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   218                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                108959                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2936469                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           133.497890                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          198.255816                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                846915     28.84%     28.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19              218064      7.43%     36.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               85683      2.92%     39.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              180437      6.14%     45.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               63277      2.15%     47.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              140192      4.77%     52.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               44290      1.51%     53.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               91414      3.11%     56.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               26752      0.91%     57.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               58592      2.00%     59.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             41700      1.42%     61.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             88718      3.02%     64.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             38280      1.30%     65.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             81175      2.76%     68.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             33446      1.14%     69.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             70269      2.39%     71.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             26164      0.89%     72.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             54465      1.85%     74.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             26224      0.89%     75.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             53872      1.83%     77.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             24425      0.83%     78.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             49346      1.68%     79.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             20692      0.70%     80.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             49577      1.69%     82.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             15698      0.53%     82.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             33992      1.16%     83.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             14085      0.48%     84.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             28394      0.97%     85.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             13270      0.45%     85.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             25179      0.86%     86.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          391882     13.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2744                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2936469                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                2937107                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                2000341                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     4756                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1991685                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean   9631526250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value   9631526250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value   9631526250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  26499467750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   9631526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   163                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1895375                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               10437819                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  3711143                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             88915863                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              25743467                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               250068                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 91471                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  1989                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              88256345                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           46230757                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   86845689                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                25308901                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  9750255                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             46216545                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   14140                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  5076490                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       128985366                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       51482701                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                14428020                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  25734772                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       104956319                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       25267593                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     157                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      25404479                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    95                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined                8214                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            11759                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          104952402                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.242057                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             0.921482                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 95152761     90.66%     90.66% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3986105      3.80%     94.46% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  1835378      1.75%     96.21% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   773451      0.74%     96.95% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1466854      1.40%     98.34% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1109317      1.06%     99.40% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   387630      0.37%     99.77% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   239764      0.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     1142      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            104952402                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   1424      1.48%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            46457     48.28%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     49.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   108      0.11%     49.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   31      0.03%     49.90% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             2932      3.05%     52.95% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           45277     47.05%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          539      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     17866925     70.33%     70.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           14      0.00%     70.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          160      0.00%     70.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       875043      3.44%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            4      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       875006      3.44%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       750000      2.95%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       522663      2.06%     82.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       125353      0.49%     82.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      2513752      9.89%     92.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      1875020      7.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      25404479                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.242048                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              96229                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.003788                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               138985343                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               17025515                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       17014794                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 16872340                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 8250452                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         8250102                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   17016667                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     8483502                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         25404096                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      3036349                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      382                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           5036713                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2793552                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     2000364                       # Number of stores executed (Count)
system.cpu4.numRate                          0.242044                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           3917                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1041564                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   14150783                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     25259502                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              7.416997                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         7.416997                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.134825                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.134825                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  25146285                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 10780975                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    9750065                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   6375083                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   13966770                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                  10129891                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 10624439                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       2897841                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      2000568                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125464                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125199                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2794727                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2793969                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              180                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             2272155                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                2272091                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999972                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    170                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            284                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                27                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             257                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           31                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts           6848                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              147                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    104951424                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.240678                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.172518                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       98459855     93.81%     93.81% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2100341      2.00%     95.82% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         727159      0.69%     96.51% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         872271      0.83%     97.34% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         359000      0.34%     97.68% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         520436      0.50%     98.18% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          48297      0.05%     98.22% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         152452      0.15%     98.37% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        1711613      1.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    104951424                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            14150783                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              25259502                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    4897144                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      2896865                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2792992                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   20737997                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     17861999     70.71%     70.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           14      0.00%     70.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          154      0.00%     70.72% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       875008      3.46%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            2      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       875000      3.46%     77.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       750000      2.97%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       521849      2.07%     82.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       125269      0.50%     83.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      2375016      9.40%     92.58% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1875010      7.42%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     25259502                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      1711613                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      2497056                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          2497056                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      2497056                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         2497056                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      2400648                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2400648                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      2400648                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2400648                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data 115799494929                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 115799494929                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data 115799494929                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 115799494929                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data      4897704                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      4897704                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data      4897704                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      4897704                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.490158                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.490158                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.490158                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.490158                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 48236.765627                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 48236.765627                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 48236.765627                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 48236.765627                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     16983790                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       180575                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     94.053939                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       249915                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           249915                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      1869083                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      1869083                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      1869083                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      1869083                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       531565                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       531565                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       531565                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       531565                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  60756610929                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  60756610929                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  60756610929                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  60756610929                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.108534                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.108534                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.108534                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.108534                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 114297.613517                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 114297.613517                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 114297.613517                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 114297.613517                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                530441                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data       646750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total       646750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 18478.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 18478.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      1335000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      1335000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 38142.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 38142.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data       731234                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total         731234                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      2166226                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      2166226                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data  92378544750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  92378544750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      2897460                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      2897460                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.747629                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.747629                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 42644.924745                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 42644.924745                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      1869083                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      1869083                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       297143                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       297143                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  37452871750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  37452871750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.102553                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.102553                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 126043.257792                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 126043.257792                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      1765822                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       1765822                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       234422                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       234422                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  23420950179                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  23420950179                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 99909.352275                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 99909.352275                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       234422                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       234422                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  23303739179                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  23303739179                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 99409.352275                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 99409.352275                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1014.811074                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             3028694                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            531578                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              5.697553                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          260401750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1014.811074                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.991026                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.991026                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1020                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          10327126                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         10327126                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                 1514507                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             99351882                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  3114742                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               971098                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   173                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             2271994                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   35                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              25269789                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           1990847                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      14157212                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2794727                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           2272288                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    102961349                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    412                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.cacheLines                  1989098                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   68                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         104952402                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.240791                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.206603                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                99403442     94.71%     94.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  998745      0.95%     95.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  476635      0.45%     96.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                 1516101      1.44%     97.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  273025      0.26%     97.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   84636      0.08%     97.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                   99784      0.10%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  142962      0.14%     98.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1957072      1.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           104952402                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.026628                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.134887                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      1989009                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          1989009                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      1989009                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         1989009                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst           89                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             89                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst           89                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            89                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      2272500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      2272500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      2272500                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      2272500                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      1989098                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      1989098                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      1989098                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      1989098                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000045                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000045                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 25533.707865                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 25533.707865                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 25533.707865                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 25533.707865                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu4.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           13                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           76                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           76                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      1898000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      1898000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      1898000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      1898000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 24973.684211                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 24973.684211                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 24973.684211                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 24973.684211                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      1989009                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        1989009                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst           89                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           89                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      2272500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      2272500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      1989098                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      1989098                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 25533.707865                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 25533.707865                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           76                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           76                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      1898000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      1898000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 24973.684211                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 24973.684211                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           65.317872                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             1989085                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                76                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          26172.171053                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          260397750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    65.317872                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.127574                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.127574                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           73                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           72                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.142578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           3978272                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          3978272                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      173                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                     68958                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 5580402                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              25267750                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                  20                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 2897841                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                2000568                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   53                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     1654                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                 5570907                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect            81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          146                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 227                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                25264993                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               25264896                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 18018936                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 27066962                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.240718                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.665717                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         58                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                    971                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   289                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                107649                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           2896865                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           133.780179                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          198.198793                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                804751     27.78%     27.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19              212735      7.34%     35.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29               93374      3.22%     38.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              186895      6.45%     44.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               64573      2.23%     47.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59              143034      4.94%     51.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               44835      1.55%     53.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               92389      3.19%     56.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               26679      0.92%     57.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               58951      2.03%     59.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             42660      1.47%     61.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             90830      3.14%     64.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             37385      1.29%     65.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             79727      2.75%     68.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             33856      1.17%     69.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             70820      2.44%     71.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             25551      0.88%     72.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             54144      1.87%     74.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             25325      0.87%     75.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             52806      1.82%     77.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             23930      0.83%     78.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             48806      1.68%     79.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229             20053      0.69%     80.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239             49167      1.70%     82.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249             15754      0.54%     82.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             33565      1.16%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             14316      0.49%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             28135      0.97%     85.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             13983      0.48%     85.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             24531      0.85%     86.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          383305     13.23%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2636                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             2896865                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                2897595                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                2000364                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     4759                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1989098                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean   9631523250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value   9631523250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value   9631523250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  26499470750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED   9631523250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   173                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1900688                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               10301853                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  3631117                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             89118571                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              25269028                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               250052                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                 67816                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  1979                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              88464944                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           45281158                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   85184325                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                24874122                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  9750300                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             45265996                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   15090                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  5127449                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       128505875                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       50533757                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                14150783                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  25259502                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       104949483                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       25606714                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     163                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      25742839                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    57                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined                8041                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            11716                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          104945439                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.245297                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             0.930223                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 95095785     90.61%     90.61% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  3962599      3.78%     94.39% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  1835370      1.75%     96.14% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   769815      0.73%     96.87% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1519641      1.45%     98.32% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1105201      1.05%     99.37% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   405051      0.39%     99.76% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   250636      0.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     1341      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            104945439                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   1434      1.48%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            46500     48.06%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                    99      0.10%     49.64% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   29      0.03%     49.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             2940      3.04%     52.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           45757     47.29%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          533      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     18177854     70.61%     70.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           14      0.00%     70.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          160      0.00%     70.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       875034      3.40%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            4      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       875001      3.40%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       750000      2.91%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       550856      2.14%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       125339      0.49%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      2513025      9.76%     92.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      1875019      7.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      25742839                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.245288                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              96759                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.003759                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               139656547                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               17364537                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       17353976                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 16871385                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 8250384                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         8250082                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   17355774                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     8483291                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         25742458                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      3063819                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      380                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           5064169                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2850087                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     2000350                       # Number of stores executed (Count)
system.cpu5.numRate                          0.245284                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             34                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                           4044                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1048340                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   14348708                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     25598802                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              7.314211                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         7.314211                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.136720                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.136720                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  25455710                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 10978824                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    9750049                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   6375064                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   14249494                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                  10299519                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 10764937                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       2926088                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      2000538                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125471                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125201                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2851241                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2850522                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              183                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             2300419                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                2300355                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999972                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    172                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            249                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                26                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             223                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           31                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts           6869                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              149                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    104944452                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.243927                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.180794                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       98404919     93.77%     93.77% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2094760      2.00%     95.76% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         723998      0.69%     96.45% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         870140      0.83%     97.28% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         358906      0.34%     97.63% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         548665      0.52%     98.15% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          47969      0.05%     98.19% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         181897      0.17%     98.37% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1713198      1.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    104944452                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            14348708                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              25598802                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    4925419                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      2925140                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2849542                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   21049022                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     18173024     70.99%     70.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           14      0.00%     70.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          154      0.00%     70.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       875008      3.42%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            2      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     74.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       875000      3.42%     77.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       750000      2.93%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       550124      2.15%     82.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       125269      0.49%     83.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      2375016      9.28%     92.68% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1875010      7.32%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     25598802                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1713198                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      2523968                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          2523968                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      2523968                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         2523968                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      2401987                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        2401987                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      2401987                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       2401987                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data 116427628450                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 116427628450                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data 116427628450                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 116427628450                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data      4925955                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      4925955                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data      4925955                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      4925955                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.487619                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.487619                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.487619                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.487619                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 48471.381589                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 48471.381589                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 48471.381589                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 48471.381589                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     17174449                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       180956                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     94.909530                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       249908                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           249908                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      1870422                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      1870422                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      1870422                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      1870422                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       531565                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       531565                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       531565                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       531565                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  60831803950                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  60831803950                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  60831803950                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  60831803950                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.107911                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.107911                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.107911                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.107911                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 114439.069446                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 114439.069446                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 114439.069446                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 114439.069446                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                530441                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data      1165500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1165500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data        33300                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total        33300                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      2375750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      2375750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 67878.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 67878.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data       758146                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total         758146                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      2167565                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      2167565                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data  93016869750                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  93016869750                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      2925711                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      2925711                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.740868                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.740868                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 42913.070542                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 42913.070542                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      1870422                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      1870422                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       297143                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       297143                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  37538256250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  37538256250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.101563                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.101563                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 126330.609336                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 126330.609336                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      1765822                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       1765822                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       234422                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       234422                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  23410758700                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  23410758700                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 99865.877349                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 99865.877349                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       234422                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       234422                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  23293547700                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  23293547700                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 99365.877349                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 99365.877349                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1014.561620                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             3055604                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            531578                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              5.748176                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          262095750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1014.561620                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.990783                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.990783                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          10383628                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         10383628                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                 1515148                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             99285022                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  3181483                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               963615                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   171                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             2300247                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   37                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              25608906                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  216                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           1988312                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      14355082                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2851241                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           2300553                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    102956922                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    410                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.cacheLines                  1986557                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   74                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         104945439                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.244039                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.215563                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                99335497     94.65%     94.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                 1003074      0.96%     95.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  490289      0.47%     96.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                 1524297      1.45%     97.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  280133      0.27%     97.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   68919      0.07%     97.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  106713      0.10%     97.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  143341      0.14%     98.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1993176      1.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           104945439                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.027168                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.136781                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      1986468                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          1986468                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      1986468                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         1986468                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst           89                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             89                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst           89                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            89                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      2265000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      2265000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      2265000                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      2265000                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      1986557                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      1986557                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      1986557                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      1986557                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000045                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000045                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 25449.438202                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 25449.438202                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 25449.438202                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 25449.438202                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu5.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           13                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           76                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           76                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      1851750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      1851750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      1851750                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      1851750                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 24365.131579                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 24365.131579                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 24365.131579                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 24365.131579                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      1986468                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        1986468                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst           89                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           89                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      2265000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      2265000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      1986557                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      1986557                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 25449.438202                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 25449.438202                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           76                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           76                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      1851750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      1851750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 24365.131579                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 24365.131579                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           66.252683                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             1986544                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                76                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          26138.736842                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          262091750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    66.252683                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.129400                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.129400                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           73                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           72                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.142578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           3973190                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          3973190                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      171                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                     71524                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                 5593041                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              25606877                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                  20                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 2926088                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                2000538                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   55                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     1605                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                 5583252                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect            78                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          143                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 221                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                25604153                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               25604058                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 18256040                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 27391193                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.243966                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.666493                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         58                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                    943                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   259                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                107190                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           2925140                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           133.407713                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          198.124450                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                836689     28.60%     28.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19              213068      7.28%     35.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               86963      2.97%     38.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              183220      6.26%     45.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               64770      2.21%     47.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59              142816      4.88%     52.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               44173      1.51%     53.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               90525      3.09%     56.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               26947      0.92%     57.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               59071      2.02%     59.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             42468      1.45%     61.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             89907      3.07%     64.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             37914      1.30%     65.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             80225      2.74%     68.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             33340      1.14%     69.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             69565      2.38%     71.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             25642      0.88%     72.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             53840      1.84%     74.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             25852      0.88%     75.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             53435      1.83%     77.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             23989      0.82%     78.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             49005      1.68%     79.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229             20727      0.71%     80.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239             50006      1.71%     82.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249             16075      0.55%     82.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             34526      1.18%     83.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             14906      0.51%     84.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             28982      0.99%     85.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             14093      0.48%     85.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             25234      0.86%     86.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          387167     13.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2612                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             2925140                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                2925815                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                2000350                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     4772                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     3684                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1986557                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       14                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean   9631538250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value   9631538250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value   9631538250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  26499455750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED   9631538250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   171                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1898068                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               10336008                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3696431                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             89014761                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              25608110                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               250065                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                 66779                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  2066                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              88368377                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           45959586                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   86371370                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                25185006                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  9750260                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             45944596                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   14918                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  5060916                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       128836691                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       51212407                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                14348708                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  25598802                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       104942983                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       24524196                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     166                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      24661412                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    60                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined                8154                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            11890                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 61                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          104939312                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.235006                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             0.900373                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 95267478     90.78%     90.78% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  3991369      3.80%     94.59% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  1839883      1.75%     96.34% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   748407      0.71%     97.05% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1484186      1.41%     98.47% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1029176      0.98%     99.45% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   390483      0.37%     99.82% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   187106      0.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                     1224      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            104939312                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   1414      1.47%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            46556     48.25%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     49.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                    93      0.10%     49.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   24      0.02%     49.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             2828      2.93%     52.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           45577     47.23%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          538      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     17185529     69.69%     69.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           14      0.00%     69.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          160      0.00%     69.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       875035      3.55%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            4      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       875002      3.55%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       750000      3.04%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       460615      1.87%     81.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       125334      0.51%     82.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      2514162     10.19%     92.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      1875019      7.60%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      24661412                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.234998                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              96492                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.003913                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               137485258                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               16282121                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       16271425                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 16873429                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 8250398                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         8250084                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   16273171                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     8484195                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         24661029                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      2974711                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      382                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           4975055                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2669648                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     2000344                       # Number of stores executed (Count)
system.cpu6.numRate                          0.234995                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           3671                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1054864                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   13717175                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     24516174                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              7.650481                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         7.650481                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.130711                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.130711                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  24465579                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 10347345                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    9750055                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   6375065                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   13347349                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   9758249                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 10314956                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       2835850                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      2000527                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125461                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125201                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2670827                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2670128                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              174                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             2210225                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                2210164                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999972                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    170                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            239                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             215                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts           6797                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              144                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    104938332                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.233625                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.155849                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       98582427     93.94%     93.94% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2092790      1.99%     95.94% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         722766      0.69%     96.63% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         868779      0.83%     97.45% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         359071      0.34%     97.80% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         458532      0.44%     98.23% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          48092      0.05%     98.28% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7          92981      0.09%     98.37% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1712894      1.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    104938332                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            13717175                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              24516174                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    4835200                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      2834921                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2669104                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   20056613                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     17180615     70.08%     70.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           14      0.00%     70.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          154      0.00%     70.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       875008      3.57%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            2      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     73.65% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       875000      3.57%     77.22% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       750000      3.06%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       459905      1.88%     82.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       125269      0.51%     82.66% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      2375016      9.69%     92.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      1875010      7.65%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     24516174                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1712894                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      2419385                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          2419385                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      2419385                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         2419385                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      2416359                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2416359                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      2416359                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2416359                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data 118820391427                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 118820391427                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data 118820391427                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 118820391427                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data      4835744                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      4835744                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data      4835744                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      4835744                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.499687                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.499687                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.499687                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.499687                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 49173.318794                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 49173.318794                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 49173.318794                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 49173.318794                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     17404103                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       181450                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     95.916798                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       249914                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           249914                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      1884798                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      1884798                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      1884798                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      1884798                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       531561                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       531561                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       531561                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       531561                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  61077689427                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  61077689427                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  61077689427                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  61077689427                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.109923                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.109923                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.109923                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.109923                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 114902.503056                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 114902.503056                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 114902.503056                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 114902.503056                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                530436                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data      1023250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1023250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 29235.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 29235.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      2091500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      2091500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 59757.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 59757.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data       653564                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total         653564                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      2181936                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      2181936                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data  95373743250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  95373743250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      2835500                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      2835500                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.769507                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.769507                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 43710.605284                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 43710.605284                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      1884798                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      1884798                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       297138                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       297138                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  37748252750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  37748252750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.104792                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.104792                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 127039.465669                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 127039.465669                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      1765821                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       1765821                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       234423                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       234423                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  23446648177                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  23446648177                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 100018.548423                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 100018.548423                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       234423                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       234423                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  23329436677                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  23329436677                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 99518.548423                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 99518.548423                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1014.515312                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             2951018                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            531572                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              5.551493                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          263726750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1014.515312                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.990738                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.990738                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          10203200                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         10203200                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                 1515266                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             99457334                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  3006176                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               960367                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   169                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             2210058                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   32                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              24526434                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  194                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           1985523                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      13723700                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2670827                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           2210358                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    102953590                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.cacheLines                  1983860                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   66                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         104939312                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.233738                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.187930                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                99523532     94.84%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  989326      0.94%     95.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  470431      0.45%     96.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                 1505665      1.43%     97.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  218098      0.21%     97.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   94369      0.09%     97.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  109617      0.10%     98.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  147030      0.14%     98.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1881244      1.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           104939312                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.025450                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.130773                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      1983776                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          1983776                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      1983776                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         1983776                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst           84                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             84                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst           84                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            84                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      1950750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      1950750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      1950750                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      1950750                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      1983860                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      1983860                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      1983860                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      1983860                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 23223.214286                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 23223.214286                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 23223.214286                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 23223.214286                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu6.inst           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           11                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           11                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           73                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           73                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      1591000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      1591000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      1591000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      1591000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 21794.520548                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 21794.520548                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 21794.520548                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 21794.520548                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      1983776                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        1983776                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst           84                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           84                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      1950750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      1950750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      1983860                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      1983860                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 23223.214286                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 23223.214286                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           11                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           11                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           73                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           73                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      1591000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      1591000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 21794.520548                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 21794.520548                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           64.297841                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             1983849                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                73                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          27176.013699                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          263722750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    64.297841                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.125582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.125582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           69                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           68                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.134766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           3967793                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          3967793                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      169                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                     61621                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                 5576107                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              24524362                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                  20                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 2835850                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                2000527                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   56                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     1276                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                 5565526                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect            82                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          137                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 219                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                24521605                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               24521509                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 17480361                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 26300073                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.233665                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.664651                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         58                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                    924                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   248                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                108580                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           2834921                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           140.994505                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          200.643335                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                710962     25.08%     25.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19              185020      6.53%     31.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29               90364      3.19%     34.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              178545      6.30%     41.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               68745      2.42%     43.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59              153457      5.41%     48.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               52054      1.84%     50.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               98959      3.49%     54.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               31776      1.12%     55.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               59082      2.08%     57.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             43894      1.55%     59.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             88395      3.12%     62.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             39808      1.40%     63.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             81526      2.88%     66.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             35230      1.24%     67.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             71713      2.53%     70.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             26663      0.94%     71.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             55251      1.95%     73.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             26701      0.94%     74.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             55081      1.94%     75.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             24970      0.88%     76.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             50941      1.80%     78.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229             21508      0.76%     79.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             51589      1.82%     81.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             16677      0.59%     81.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             35415      1.25%     83.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             15040      0.53%     83.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             29531      1.04%     84.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             14674      0.52%     85.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             26477      0.93%     86.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          394873     13.93%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2584                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             2834921                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                2835597                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                2000344                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     4762                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     3683                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1983860                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean   9631532250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value   9631532250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value   9631532250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  26499461750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED   9631532250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   169                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1904269                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               10309375                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3511430                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             89214069                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              24525667                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               250051                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                 63341                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  2665                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              88563663                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           43794668                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   82582738                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                24192718                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  9750274                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             43779340                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   15256                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  5036019                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       127748136                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       49046998                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                13717175                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  24516174                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       104934906                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       23936492                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     194                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      24069266                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    34                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined                9278                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            14803                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 89                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          104930927                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.229382                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             0.883382                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 95377134     90.90%     90.90% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3980522      3.79%     94.69% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  1831563      1.75%     96.43% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   734911      0.70%     97.13% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1487582      1.42%     98.55% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   984394      0.94%     99.49% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   397146      0.38%     99.87% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   135689      0.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                     1986      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            104930927                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                    912      0.95%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      0.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            46511     48.52%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     49.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                    57      0.06%     49.53% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   18      0.02%     49.55% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             2719      2.84%     52.39% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           45643     47.61%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          566      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     16646173     69.16%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           14      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          160      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       875052      3.64%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            4      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       875013      3.64%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       750000      3.12%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       411522      1.71%     81.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       125372      0.52%     81.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      2510359     10.43%     92.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      1875031      7.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      24069266                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.229373                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              95860                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.003983                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               136299538                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               15695436                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       15683131                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 16865815                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 8250532                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         8250134                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   15684216                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     8480344                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         24068909                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      2921809                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      357                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           4922202                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2571524                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     2000393                       # Number of stores executed (Count)
system.cpu7.numRate                          0.229370                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                           3979                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1062892                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   13373747                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     23927402                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              7.846336                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         7.846336                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.127448                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.127448                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  23918447                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 10004400                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    9750102                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   6375103                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   12856538                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   9463673                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 10065954                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       2786983                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      2000680                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125562                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125287                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2572778                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2572010                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              180                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             2161192                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                2161102                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999958                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    191                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            258                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                28                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             230                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts           8421                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              146                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    104929751                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.228033                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.142237                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       98677976     94.04%     94.04% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2088301      1.99%     96.03% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         721195      0.69%     96.72% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         867001      0.83%     97.55% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         359056      0.34%     97.89% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         409814      0.39%     98.28% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          47500      0.05%     98.32% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7          45850      0.04%     98.37% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1713058      1.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    104929751                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            13373747                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              23927402                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    4786166                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      2785865                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2570962                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   19516906                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass          175      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     16640883     69.55%     69.55% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           14      0.00%     69.55% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          154      0.00%     69.55% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       875008      3.66%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            2      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       875000      3.66%     76.86% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.86% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.86% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.86% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.86% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.86% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       750000      3.13%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       410849      1.72%     81.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       125291      0.52%     82.24% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      2375016      9.93%     92.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      1875010      7.84%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     23927402                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1713058                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      2369919                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          2369919                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      2369919                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         2369919                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      2416751                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2416751                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      2416751                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2416751                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data 118460890688                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 118460890688                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data 118460890688                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 118460890688                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data      4786670                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      4786670                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data      4786670                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      4786670                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.504892                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.504892                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.504892                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.504892                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 49016.589085                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 49016.589085                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 49016.589085                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 49016.589085                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     17288417                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       181717                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     95.139238                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       249910                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           249910                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      1885172                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      1885172                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      1885172                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      1885172                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       531579                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       531579                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       531579                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       531579                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  61102228438                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  61102228438                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  61102228438                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  61102228438                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.111054                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.111054                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.111054                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.111054                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 114944.774790                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 114944.774790                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 114944.774790                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 114944.774790                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                530448                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data      1172750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1172750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.971429                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.971429                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 34492.647059                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 34492.647059                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      2412750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      2412750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.971429                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.971429                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 70963.235294                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 70963.235294                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data       604086                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total         604086                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      2182318                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      2182318                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data  94975851250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total  94975851250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      2786404                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      2786404                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.783202                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.783202                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 43520.628639                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 43520.628639                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      1885172                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      1885172                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       297146                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       297146                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  37734405500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  37734405500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.106641                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.106641                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 126989.444583                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 126989.444583                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      1765833                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       1765833                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       234433                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       234433                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  23485039438                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  23485039438                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2000266                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2000266                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.117201                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.117201                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 100178.044209                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 100178.044209                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       234433                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       234433                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  23367822938                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  23367822938                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.117201                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.117201                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 99678.044209                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 99678.044209                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1015.100971                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             2901570                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            531585                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              5.458337                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          265733750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1015.100971                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.991310                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.991310                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1024                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          10105065                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         10105065                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 1510093                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             99552984                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2915855                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               951825                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   170                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             2160979                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   35                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              23938553                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           1982536                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      13380916                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2572778                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           2161321                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    102948187                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    408                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.cacheLines                  1980866                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   64                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         104930927                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.228158                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.173334                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                99632997     94.95%     94.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  969387      0.92%     95.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  452175      0.43%     96.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                 1510742      1.44%     97.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  188906      0.18%     97.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   87800      0.08%     98.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  103001      0.10%     98.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  165148      0.16%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1820771      1.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           104930927                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.024518                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.127516                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      1980782                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          1980782                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      1980782                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         1980782                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst           84                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             84                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst           84                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            84                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      1973750                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      1973750                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      1973750                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      1973750                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      1980866                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      1980866                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      1980866                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      1980866                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 23497.023810                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 23497.023810                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 23497.023810                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 23497.023810                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu7.inst           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           11                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           11                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           73                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           73                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      1590250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      1590250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      1590250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      1590250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 21784.246575                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 21784.246575                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 21784.246575                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 21784.246575                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      1980782                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        1980782                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst           84                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           84                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      1973750                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      1973750                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      1980866                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      1980866                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 23497.023810                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 23497.023810                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           11                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           11                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           73                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           73                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      1590250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      1590250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 21784.246575                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 21784.246575                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           67.230707                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             1980855                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                73                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs                 27135                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          265729750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    67.230707                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.131310                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.131310                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           70                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           70                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.136719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           3961805                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          3961805                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      170                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                     63750                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 5597799                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              23936686                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 2786983                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                2000680                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   66                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     1266                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                 5588245                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect            69                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          154                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 223                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                23933374                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               23933265                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 17091941                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 25764649                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.228077                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.663387                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         71                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1118                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   379                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                107270                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           2785865                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           142.760961                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          200.709236                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                661467     23.74%     23.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19              184594      6.63%     30.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29               89285      3.20%     33.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              178748      6.42%     39.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               65891      2.37%     42.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59              156161      5.61%     47.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               51076      1.83%     49.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79              100627      3.61%     53.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               30429      1.09%     54.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               62568      2.25%     56.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             42227      1.52%     58.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             92776      3.33%     61.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             37920      1.36%     62.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             85637      3.07%     66.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             33897      1.22%     67.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             75897      2.72%     69.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             25133      0.90%     70.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             56453      2.03%     72.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             25096      0.90%     73.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             56536      2.03%     75.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             23305      0.84%     76.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             51941      1.86%     78.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229             20462      0.73%     79.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239             53072      1.91%     81.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249             15603      0.56%     81.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             35675      1.28%     83.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             14330      0.51%     83.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             30605      1.10%     84.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             13304      0.48%     85.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             26884      0.97%     86.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          388266     13.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2681                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             2785865                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                2786510                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                2000393                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     4757                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1980866                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean   9631544500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value   9631544500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value   9631544500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  26499449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED   9631544500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   170                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1895823                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               10348274                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3418565                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             89268095                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              23937874                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               250110                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                 63164                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  2359                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              88624038                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           42618070                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   80524427                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                23654297                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  9750354                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             42601753                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   16308                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  4987440                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       127152269                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       47872849                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                13373747                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  23927402                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   700                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1078                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    88                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   132                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    38                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                    88                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    46                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                    93                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                    50                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                    98                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                    51                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                    83                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                    50                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                    90                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                    51                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                    88                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2824                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  700                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1078                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   88                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  132                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   38                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                   88                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   46                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                   93                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                   50                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                   98                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                   51                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                   83                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                   50                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                   90                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                   51                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                   88                       # number of overall hits (Count)
system.l2.overallHits::total                     2824                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2251                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              910009                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  36                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data              531327                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  31                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data              531330                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data              531303                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                  23                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data              531309                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                  22                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data              531326                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                  19                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data              531313                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.inst                  19                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.data              531339                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 4631675                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2251                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             910009                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 36                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data             531327                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 31                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data             531330                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 18                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data             531303                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst                 23                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data             531309                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                 22                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data             531326                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                 19                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data             531313                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.inst                 19                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.data             531339                       # number of overall misses (Count)
system.l2.overallMisses::total                4631675                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      148779500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data    78326329892                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        2528500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data    52689249829                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst        2291750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data    52371504074                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst        1046750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data    52306936172                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.inst        1505000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.data    52218225462                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.inst        1454250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.data    52371868654                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.inst        1199750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.data    52652993976                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.inst        1205750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.data    52772209464                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       445869328773                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     148779500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data   78326329892                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       2528500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data   52689249829                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst       2291750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data   52371504074                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst       1046750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data   52306936172                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.inst       1505000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.data   52218225462                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.inst       1454250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.data   52371868654                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.inst       1199750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.data   52652993976                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.inst       1205750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.data   52772209464                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      445869328773                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2951                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            911087                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               124                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            531459                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                69                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            531418                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                64                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            531396                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst                73                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data            531407                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst                73                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data            531409                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst                69                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data            531403                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst                70                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data            531427                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               4634499                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2951                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           911087                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              124                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           531459                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst               69                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           531418                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               64                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           531396                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst               73                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data           531407                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst               73                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data           531409                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst               69                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data           531403                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst               70                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data           531427                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              4634499                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.762792                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.998817                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.290323                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999752                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.449275                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.999834                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.281250                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.999825                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.315068                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.999816                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.301370                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.999844                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.275362                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.999831                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.inst          0.271429                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.data          0.999834                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999391                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.762792                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.998817                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.290323                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999752                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.449275                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.999834                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.281250                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.999825                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.315068                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.999816                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.301370                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.999844                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.275362                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.999831                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.inst         0.271429                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.data         0.999834                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999391                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 66094.846735                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 86072.038729                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 70236.111111                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 99165.391236                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 73927.419355                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 98566.811725                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst 58152.777778                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 98450.293283                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.inst 65434.782609                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.data 98282.215174                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.inst 66102.272727                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.data 98568.239939                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.inst 63144.736842                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.data 99099.766006                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.inst 63460.526316                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.data 99319.284796                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    96265.245030                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 66094.846735                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 86072.038729                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 70236.111111                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 99165.391236                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 73927.419355                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 98566.811725                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst 58152.777778                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 98450.293283                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.inst 65434.782609                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.data 98282.215174                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.inst 66102.272727                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.data 98568.239939                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.inst 63144.736842                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.data 99099.766006                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.inst 63460.526316                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.data 99319.284796                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   96265.245030                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs            41023177                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs             2247711                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs              18.251091                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2001228                       # number of writebacks (Count)
system.l2.writebacks::total                   2001228                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                15                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                26                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                15                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                 6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.inst                15                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.inst                14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.data                 7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.inst                15                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.inst                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.data                 5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   147                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               15                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               26                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               15                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data                6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.inst               15                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.inst               14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.data                7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.inst               15                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.inst               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.data                5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  147                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2249                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data          910007                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              21                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data          531321                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst               5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data          531327                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst               3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data          531297                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.inst               8                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.data          531306                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.inst               8                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.data          531319                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.inst               4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.data          531310                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.inst               9                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.data          531334                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             4631528                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2249                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data         910007                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             21                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data         531321                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst              5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data         531327                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst              3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data         531297                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.inst              8                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.data         531306                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.inst              8                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.data         531319                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.inst              4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.data         531310                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.inst              9                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.data         531334                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            4631528                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    137448750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data  73776212892                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      1595500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data  50032305079                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst       381250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data  49714686324                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst       188500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data  49650010672                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.inst       626250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.data  49561522962                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.inst       636000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.data  49714932404                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.inst       327750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.data  49996335476                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.inst       624000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.data  50115360714                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   422703194523                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    137448750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data  73776212892                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      1595500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data  50032305079                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst       381250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data  49714686324                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst       188500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data  49650010672                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.inst       626250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.data  49561522962                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.inst       636000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.data  49714932404                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.inst       327750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.data  49996335476                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.inst       624000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.data  50115360714                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  422703194523                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.762115                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.998815                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.169355                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999740                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.072464                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.999829                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.046875                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.999814                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.inst      0.109589                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.data      0.999810                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.inst      0.109589                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.data      0.999831                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.inst      0.057971                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.data      0.999825                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.inst      0.128571                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.data      0.999825                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999359                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.762115                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.998815                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.169355                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999740                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.072464                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.999829                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.046875                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.999814                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.inst     0.109589                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.data     0.999810                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.inst     0.109589                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.data     0.999831                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.inst     0.057971                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.data     0.999825                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.inst     0.128571                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.data     0.999825                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999359                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 61115.495776                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 81072.137788                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 75976.190476                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 94165.871628                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst        76250                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 93567.024307                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst 62833.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 93450.575990                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.inst 78281.250000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.data 93282.445450                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.inst        79500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.data 93568.896283                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.inst 81937.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.data 94100.121353                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.inst 69333.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.data 94319.883000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 91266.466385                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 61115.495776                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 81072.137788                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 75976.190476                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 94165.871628                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst        76250                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 93567.024307                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst 62833.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 93450.575990                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.inst 78281.250000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.data 93282.445450                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.inst        79500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.data 93568.896283                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.inst 81937.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.data 94100.121353                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.inst 69333.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.data 94319.883000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 91266.466385                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4599150                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              2                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            700                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             88                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             38                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             46                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst             50                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst             51                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst             50                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst             51                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1074                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2251                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           36                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           31                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           18                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst           23                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst           22                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst           19                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu7.inst           19                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2419                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    148779500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      2528500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst      2291750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst      1046750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu4.inst      1505000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu5.inst      1454250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu6.inst      1199750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu7.inst      1205750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    160011250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2951                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          124                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst           69                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           64                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst           73                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst           73                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst           69                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst           70                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3493                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.762792                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.290323                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.449275                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.281250                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.315068                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.301370                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.275362                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu7.inst     0.271429                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.692528                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 66094.846735                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 70236.111111                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 73927.419355                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 58152.777778                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu4.inst 65434.782609                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu5.inst 66102.272727                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu6.inst 63144.736842                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu7.inst 63460.526316                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66147.684994                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           15                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           26                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           15                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu4.inst           15                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu5.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu6.inst           15                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu7.inst           10                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            112                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2249                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           21                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst            5                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst            3                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu4.inst            8                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu5.inst            8                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu6.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu7.inst            9                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2307                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    137448750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      1595500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst       381250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst       188500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu4.inst       626250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu5.inst       636000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu6.inst       327750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu7.inst       624000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    141828000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.762115                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.169355                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.072464                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.046875                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu4.inst     0.109589                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu5.inst     0.109589                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu6.inst     0.057971                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu7.inst     0.128571                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.660464                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 61115.495776                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 75976.190476                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst        76250                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst 62833.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu4.inst 78281.250000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu5.inst        79500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu6.inst 81937.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu7.inst 69333.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 61477.243173                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               207                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                 9                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu4.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu5.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu6.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu7.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   264                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          235881                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          234405                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          234396                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data          234387                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data          234388                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data          234391                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data          234390                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu7.data          234399                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1876637                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  22149676727                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  22096816857                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data  22021854852                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data  22023206813                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu4.data  22040378627                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu5.data  22040790049                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu6.data  22072401434                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu7.data  22135469927                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   176580595286                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        236088                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        234414                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        234404                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data        234395                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data        234396                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data        234399                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data        234398                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data        234407                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1876901                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999123                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999962                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu7.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999859                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 93901.911248                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 94267.685659                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 93951.495981                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 93960.871606                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu4.data 94033.733071                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu5.data 94034.284802                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu6.data 94169.552600                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu7.data 94435.001544                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 94094.167005                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       235881                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       234405                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       234396                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data       234387                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu4.data       234388                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu5.data       234391                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu6.data       234390                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu7.data       234399                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1876637                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  20970271727                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  20924791857                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data  20849874852                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data  20851271813                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu4.data  20868438627                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu5.data  20868835049                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu6.data  20900451434                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu7.data  20963474927                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 167197410286                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999123                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999962                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu4.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu5.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu6.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu7.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999859                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 88901.911248                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 89267.685659                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 88951.495981                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 88960.871606                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu4.data 89033.733071                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu5.data 89034.284802                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu6.data 89169.552600                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu7.data 89435.001544                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 89094.167005                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           871                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           123                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data            80                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data            85                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data            90                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data            75                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data            82                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data            80                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1486                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       674128                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       296922                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data       296934                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data       296916                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data       296921                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data       296935                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data       296923                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu7.data       296940                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2752619                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data  56176653165                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  30592432972                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data  30349649222                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data  30283729359                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu4.data  30177846835                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu5.data  30331078605                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu6.data  30580592542                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu7.data  30636739537                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 269128722237                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       674999                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       297045                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       297014                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       297001                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data       297011                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data       297010                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data       297005                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data       297020                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2754105                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.998710                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999586                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.999731                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.999714                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.999697                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.999747                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.999724                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu7.data     0.999731                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999460                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 83332.324373                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 103031.883700                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 102210.084470                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 101994.265580                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu4.data 101635.946380                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu5.data 102147.199236                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu6.data 102991.659595                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu7.data 103174.848579                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 97771.875525                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu1.data            6                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data            6                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu4.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu5.data            7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu6.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu7.data            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            35                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       674126                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       296916                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data       296931                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data       296910                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu4.data       296918                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu5.data       296928                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu6.data       296920                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu7.data       296935                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2752584                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data  52805941165                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  29107513222                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data  28864811472                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data  28798738859                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu4.data  28693084335                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu5.data  28846097355                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu6.data  29095884042                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu7.data  29151885787                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 255363956237                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.998707                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999566                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.999721                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.999694                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu4.data     0.999687                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu5.data     0.999724                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu6.data     0.999714                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu7.data     0.999714                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999448                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 78332.449965                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 98032.821478                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 97210.501672                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 96994.843080                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu4.data 96636.392320                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu5.data 97148.458061                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu6.data 97992.334777                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu7.data 98175.983926                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 92772.448084                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               53                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                8                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data                3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu4.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu6.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu7.data                9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   91                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu0.data           53                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu7.data            9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               91                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         2360                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2360                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2360                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2360                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2001730                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2001730                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2001730                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2001730                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32441.092822                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9253647                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4631918                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.997800                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       3.203984                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       24.852630                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    11491.481356                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.169082                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data     2924.319033                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        0.021394                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     3165.406968                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.023766                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     3080.095800                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst        0.029713                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data     2927.123657                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst        0.050739                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data     2805.897518                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst        0.014036                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data     2891.240290                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst        0.063534                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data     3127.099321                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000758                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.350692                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.089243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.096601                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.093997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.089329                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.085629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.088234                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.095431                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.990024                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  432                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3256                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                29080                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   78662294                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  78662294                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples    500320.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples       567.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples    227360.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples    132858.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples    132851.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples    132819.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.data::samples    132822.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.data::samples    132855.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.data::samples    132831.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.data::samples    132845.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000271151652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        28702                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        28702                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            2628331                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState            472568                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    1157880                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    500320                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  1157880                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                  500320                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    55                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      3.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     56.01                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6              1157880                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6              500320                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 306443                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 358137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 207663                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 105130                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                  53457                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                  36546                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                  25269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                  20647                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                  25516                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                  17941                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                   672                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                   222                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                    91                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                    52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                    23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                  9250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                 11179                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                 20258                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                 28583                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                 30930                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                 31706                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                 32222                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                 32233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                 31761                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                 31920                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                 31639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                 31312                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                 30448                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                 30017                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                 29543                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                 29148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                 28951                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::64                 28773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::65                   211                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::66                   104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::67                    34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::68                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::69                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::70                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::71                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::72                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::73                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::74                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::75                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::76                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::77                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::78                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        28702                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     37.384154                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    33.830131                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev    50.622518                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-127        28649     99.82%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::128-255           40      0.14%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::256-383            7      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::384-511            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::512-639            3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::8064-8191            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        28702                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        28702                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     17.429622                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    17.284211                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     2.425011                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16           18647     64.97%     64.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17             382      1.33%     66.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18            2684      9.35%     75.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19            2611      9.10%     84.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            1339      4.67%     89.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21             611      2.13%     91.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22             390      1.36%     92.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23             564      1.97%     94.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24            1051      3.66%     98.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25             319      1.11%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26              11      0.04%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27               6      0.02%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28              15      0.05%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29               3      0.01%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30              13      0.05%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31               2      0.01%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32              53      0.18%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        28702                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   3520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               74104320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            32020480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             2050990349.17223692                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             886233021.98660791                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  36130802250                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     21789.17                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst        36288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data     14551040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data      8502912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data      8502464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data      8500416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.data      8500608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.data      8502720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.data      8501184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.data      8502080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     32016960                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 1004345.465834679198                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 402730132.472967684269                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 10627.994347456923                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 235335678.835738658905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.inst 3542.664782485641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 235323279.508999943733                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 235266596.872480183840                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.inst 3542.664782485641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.data 235271910.869653910398                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.inst 3542.664782485641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.data 235330364.838564932346                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.data 235287852.861175090075                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.inst 5313.997173728461                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.data 235312651.514652490616                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 886135598.705089569092                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst          567                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data       227415                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data       132858                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data       132851                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data       132819                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.data       132822                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.data       132855                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.data       132831                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.inst            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.data       132845                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks       500320                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     14793566                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data   7496288086                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst       123770                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data   5043024867                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.inst        63304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data   4710013179                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst        31652                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data   4704883928                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.inst        96370                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.data   4666985409                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.inst        96370                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.data   4767331946                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.inst        45812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.data   5038598075                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.inst        80796                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.data   5055209551                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 1517282013188                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     26090.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     32963.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     20628.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     37958.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     35453.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     35423.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.inst     48185.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.data     35137.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.inst     48185.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.data     35883.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.inst     45812.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.data     37932.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.inst     26932.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.data     38053.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks   3032623.15                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        36288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data     14554560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data      8502912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data      8502464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data      8500416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.data      8500608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.data      8502720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.data      8501184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.data      8502080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      74104320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        36288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu2.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu4.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu5.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu6.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu7.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        37376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     32020480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     32020480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst          567                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data       227415                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data       132858                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data       132851                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data       132819                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.data       132822                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.data       132855                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.data       132831                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.data       132845                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        1157880                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       500320                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        500320                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst      1004345                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    402827556                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst        10628                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data    235335679                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.inst         3543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data    235323280                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data    235266597                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.inst         3543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.data    235271911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.inst         3543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.data    235330365                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.data    235287853                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.inst         5314                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.data    235312652                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       2050990349                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst      1004345                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst        10628                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu2.inst         3543                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu4.inst         3543                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu5.inst         3543                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu6.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu7.inst         5314                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      1034458                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    886233022                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       886233022                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    886233022                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst      1004345                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    402827556                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst        10628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data    235335679                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.inst         3543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data    235323280                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data    235266597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.inst         3543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.data    235271911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.inst         3543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.data    235330365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.data    235287853                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.inst         5314                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.data    235312652                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      2937223371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             1157825                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts             500265                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0        35308                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1        36352                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2        36356                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3        36424                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4        36425                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5        36374                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6        36440                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7        36465                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8        36483                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9        36585                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10        36595                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11        36543                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12        36516                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13        36525                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14        36502                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15        36527                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::16        36510                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::17        36502                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::18        36531                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::19        36636                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::20        36425                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::21        36128                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::22        36120                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::23        36154                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::24        36167                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::25        36131                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::26        36117                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::27        36096                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::28        36067                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::29        34697                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::30        34578                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::31        34546                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        15179                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        15708                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        15735                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        15796                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        15762                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        15728                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        15788                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        15771                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        15755                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        15872                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        15892                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        15876                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        15872                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        15893                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        15874                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        15893                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::16        15872                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::17        15876                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::18        15899                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::19        16021                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::20        15790                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::21        15503                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::22        15488                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::23        15515                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::24        15488                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::25        15493                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::26        15507                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::27        15488                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::28        15459                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::29        14883                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::30        14801                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::31        14788                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            21244991781                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           3857872900                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat       41497666681                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               18349.05                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          35841.05                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits             917396                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            409501                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           79.23                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          81.86                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples       331181                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   320.415676                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   199.416813                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   311.264697                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127       113880     34.39%     34.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255        57734     17.43%     51.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383        48020     14.50%     66.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511        42440     12.81%     79.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639        17642      5.33%     84.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767         4730      1.43%     85.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895         3094      0.93%     86.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023        12493      3.77%     90.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151        31148      9.41%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total       331181                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             74100800                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          32016960                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            2050.892926                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             886.135599                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  15.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              10.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              4.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              80.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy   525628224.576012                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy   698782815.023967                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy  2449843030.655989                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy 948621839.424004                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 6428152190.208310                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy 30008211432.191895                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy 529156284.787206                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy 41588395816.867393                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower  1151.044885                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE    666867758                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   1624000000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  33840126242                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy   507280606.560011                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy   674406477.460765                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy  2420335718.303990                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy 931622162.016004                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 6428152190.208310                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy 29961240975.892670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy 565246578.892811                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy 41488284709.334541                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower  1148.274103                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE    722495115                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   1624000000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  33784498885                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples    500258.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples       568.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples    227419.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples    132825.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples    132844.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples    132816.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.data::samples    132809.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.data::samples    132809.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.data::samples    132855.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.data::samples    132822.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000230147652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        28726                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        28726                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            2629552                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState            472421                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    1157835                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    500258                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  1157835                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                  500258                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    52                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      3.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     55.26                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6              1157835                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6              500258                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 306828                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 358254                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 207609                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 104662                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                  53602                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                  36476                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                  25313                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                  20625                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                  25523                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                  17782                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                   702                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                   219                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                    73                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                    57                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                    30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                    28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                  9246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                 11184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                 20351                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                 28618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                 30860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                 31622                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                 32094                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                 32226                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                 31781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                 31857                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                 31623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                 31340                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                 30433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                 30088                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                 29575                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                 29160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                 28940                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::64                 28787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::65                   214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::66                    93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::67                    46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::68                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::69                    21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::70                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::71                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::72                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::73                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::74                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        28726                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     37.351633                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    33.783713                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev    51.145369                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-255        28714     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::256-511           10      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::8192-8447            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        28726                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        28726                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     17.413006                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    17.269663                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     2.407445                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16           18676     65.01%     65.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17             403      1.40%     66.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18            2800      9.75%     76.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19            2580      8.98%     85.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            1290      4.49%     89.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21             572      1.99%     91.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22             398      1.39%     93.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23             563      1.96%     94.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24            1010      3.52%     98.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25             338      1.18%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26               8      0.03%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27               4      0.01%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28              14      0.05%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29               2      0.01%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30              13      0.05%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31               4      0.01%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32              51      0.18%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        28726                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   3328                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               74101440                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            32016512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             2050910639.21463108                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             886123199.37835085                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  36130845750                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     21790.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst        36352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data     14554816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data      8500800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data      8502016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data      8500224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.data      8499776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.data      8499776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.data      8502720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.data      8500608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     32013184                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 1006116.798225922044                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 402834641.084051012993                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 10627.994347456923                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 235277224.866827636957                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 235310880.182261258364                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 235261282.875306457281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.inst 5313.997173728461                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.data 235248883.548567742109                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.inst 5313.997173728461                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.data 235248883.548567742109                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.data 235330364.838564932346                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.data 235271910.869653910398                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 886031090.094006299973                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst          568                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data       227471                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data       132825                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data       132844                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data       132816                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.inst            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.data       132809                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.inst            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.data       132809                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.data       132855                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.data       132822                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks       500258                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     14023140                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data   7498772784                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst       162590                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data   5024047910                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.inst        45812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data   4720669792                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst        17492                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data   4726446311                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.inst       123276                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.data   4683625110                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.inst       123276                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.data   4781978008                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.inst        45812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.data   5055268677                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.inst        45812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.data   5063250711                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 1516642641099                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     24688.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     32965.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     27098.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     37824.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.inst     45812.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     35535.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     17492.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     35586.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.inst     41092.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.data     35265.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.inst     41092.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.data     36006.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.inst     45812.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.data     38051.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.inst     45812.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.data     38120.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks   3031720.91                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        36352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data     14558144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data      8500800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data      8502016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data      8500224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.data      8499776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.data      8499776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.data      8502720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.data      8500608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      74101440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        36352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu4.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu5.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu6.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu7.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        37376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     32016512                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     32016512                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst          568                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data       227471                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data       132825                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data       132844                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data       132816                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.data       132809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.data       132809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.data       132855                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.data       132822                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        1157835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       500258                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        500258                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst      1006117                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    402926750                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst        10628                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data    235277225                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data    235310880                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data    235261283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.inst         5314                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.data    235248884                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.inst         5314                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.data    235248884                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.data    235330365                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.data    235271911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       2050910639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst      1006117                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst        10628                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu2.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu4.inst         5314                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu5.inst         5314                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu6.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu7.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      1034458                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    886123199                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       886123199                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    886123199                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst      1006117                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    402926750                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst        10628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data    235277225                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data    235310880                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data    235261283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.inst         5314                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.data    235248884                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.inst         5314                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.data    235248884                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.data    235330365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.data    235271911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      2937033839                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             1157783                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts             500206                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0        35294                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1        36357                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2        36357                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3        36426                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4        36429                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5        36368                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6        36456                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7        36453                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8        36479                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9        36580                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10        36589                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11        36538                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12        36525                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13        36507                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14        36503                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15        36513                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::16        36514                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::17        36502                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::18        36515                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::19        36678                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::20        36428                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::21        36113                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::22        36120                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::23        36131                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::24        36167                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::25        36132                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::26        36103                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::27        36096                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::28        36069                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::29        34694                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::30        34594                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::31        34553                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        15177                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        15708                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        15735                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        15801                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        15768                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        15724                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        15805                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        15759                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        15755                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        15872                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        15880                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        15872                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        15872                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        15878                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        15875                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        15876                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::16        15876                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::17        15872                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::18        15883                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::19        16050                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::20        15788                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::21        15489                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::22        15495                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::23        15492                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::24        15488                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::25        15491                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::26        15493                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::27        15488                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::28        15466                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::29        14876                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::30        14812                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::31        14790                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            21316706277                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           3857732956                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat       41568646513                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               18411.66                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          35903.66                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits             917849                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            409836                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           79.28                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          81.93                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples       330293                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   321.258131                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   200.172242                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   311.468833                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127       112874     34.17%     34.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255        57370     17.37%     51.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383        48728     14.75%     66.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511        42213     12.78%     79.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639        17644      5.34%     84.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767         4721      1.43%     85.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895         3022      0.91%     86.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023        12484      3.78%     90.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151        31237      9.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total       330293                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             74098112                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          32013184                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            2050.818530                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             886.031090                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  15.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              10.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              4.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              80.08                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy   523959692.256011                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy   696564522.695965                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy  2449649540.083189                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy 948482775.072001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 6428152190.208310                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy 30008683479.297375                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy 528793581.926405                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy 41584285781.539345                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower  1150.931131                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE    666316659                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   1624000000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  33840677341                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy   506176568.352011                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy   672942819.158365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy  2420352543.571185                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy 931539475.104001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 6428152190.208310                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy 29985700376.217537                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy 546452915.366410                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy 41491316887.977615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower  1148.358024                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE    693789341                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   1624000000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  33813204659                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples    500286.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.inst::samples       550.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.data::samples    227449.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.data::samples    132813.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.data::samples    132816.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.data::samples    132841.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.data::samples    132818.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.data::samples    132826.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.data::samples    132811.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.data::samples    132852.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000321625652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        28716                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        28716                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            2628794                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState            472467                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                    1157844                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    500286                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                  1157844                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                  500286                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                    55                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      3.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     56.26                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6              1157844                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6              500286                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 306354                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                 357695                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                 208047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                 104687                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                  53633                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                  36703                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                  25299                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                  20734                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                  25575                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                  17994                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                   679                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                   223                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                    70                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                    54                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                    24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                    18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                  9172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                 11095                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                 20527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                 28848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                 30794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                 31648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                 32087                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                 32222                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                 31696                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                 31907                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                 31519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                 31322                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                 30522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                 30046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                 29549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                 29127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                 28957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::64                 28786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::65                   223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::66                    94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::67                    46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::68                    23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::69                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::70                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        28716                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     37.364675                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean    33.810196                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev    51.540918                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-255        28701     99.95%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::256-511           11      0.04%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::512-767            3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::8192-8447            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        28716                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        28716                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     17.419905                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    17.275184                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     2.418706                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16           18728     65.22%     65.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             385      1.34%     66.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18            2664      9.28%     75.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19            2580      8.98%     84.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20            1305      4.54%     89.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21             637      2.22%     91.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22             399      1.39%     92.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23             585      2.04%     95.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24            1003      3.49%     98.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::25             319      1.11%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26              16      0.06%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::27               7      0.02%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::28              21      0.07%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::29               2      0.01%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::30              10      0.03%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::31               3      0.01%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::32              52      0.18%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        28716                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                   3520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               74102016                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            32018304                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             2050926581.20615220                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             886172796.68530571                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  36130496500                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     21789.91                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu0.inst        35200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu0.data     14556736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.data      8500032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.data      8500224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.data      8501824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.data      8500352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.data      8500864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.data      8499904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.data      8502528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     32014720                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu0.inst 974232.815183551284                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu0.data 402887781.055788278580                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.inst 7085.329564971282                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.data 235255968.878132730722                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.data 235261282.875306457281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.data 235305566.185087531805                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.inst 3542.664782485641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.data 235264825.540088921785                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.inst 3542.664782485641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.data 235278996.199218869209                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.data 235252426.213350236416                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.inst 5313.997173728461                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.data 235325050.841391205788                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 886073602.071396112442                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu0.inst          550                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu0.data       227504                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.data       132813                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.data       132816                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.data       132841                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.data       132818                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.data       132826                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.data       132811                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.inst            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.data       132852                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks       500286                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu0.inst     13216511                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu0.data   7471171784                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.inst        84128                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.data   4979535236                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.inst        45812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.data   4770795724                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.data   4720685131                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.inst        63304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.data   4654866876                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.inst        77464                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.data   4740749968                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.inst        45812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.data   5029652608                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.inst        94956                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.data   5085878215                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 1516498650457                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu0.inst     24030.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu0.data     32839.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.inst     21032.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.data     37492.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.inst     45812.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.data     35920.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.data     35536.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.data     35046.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.inst     38732.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.data     35691.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.inst     45812.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.data     37870.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.data     38282.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks   3031263.42                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu0.inst        35200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu0.data     14560256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.data      8500032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.data      8500224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.data      8501824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.data      8500352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.data      8500864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.data      8499904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.data      8502528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      74102016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu0.inst        35200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu1.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu4.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu5.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu6.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu7.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        36032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     32018304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     32018304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu0.inst          550                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu0.data       227504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.data       132813                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.data       132816                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.data       132841                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.data       132818                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.data       132826                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.data       132811                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.data       132852                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total        1157844                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       500286                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        500286                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu0.inst       974233                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu0.data    402985204                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.inst         7085                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.data    235255969                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.data    235261283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.data    235305566                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.inst         3543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.data    235264826                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.inst         3543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.data    235278996                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.data    235252426                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.inst         5314                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.data    235325051                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total       2050926581                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu0.inst       974233                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu1.inst         7085                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu2.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu4.inst         3543                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu5.inst         3543                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu6.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu7.inst         5314                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       997260                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks    886172797                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total       886172797                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks    886172797                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.inst       974233                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.data    402985204                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.inst         7085                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.data    235255969                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.data    235261283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.data    235305566                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.inst         3543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.data    235264826                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.inst         3543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.data    235278996                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.data    235252426                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.inst         5314                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.data    235325051                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total      2937099378                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts             1157789                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts             500230                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0        35318                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1        36355                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2        36352                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3        36429                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4        36438                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5        36365                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6        36459                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7        36466                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8        36481                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9        36582                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10        36592                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11        36538                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12        36521                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13        36518                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14        36509                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15        36513                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::16        36519                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::17        36497                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::18        36523                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::19        36606                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::20        36439                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::21        36109                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::22        36120                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::23        36145                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::24        36164                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::25        36144                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::26        36104                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::27        36096                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::28        36067                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::29        34697                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::30        34581                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::31        34542                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        15183                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        15710                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        15735                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        15802                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        15768                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        15725                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        15804                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        15767                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        15759                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        15872                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        15888                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        15872                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        15872                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        15888                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        15881                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        15888                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::16        15872                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::17        15872                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::18        15891                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::19        15993                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::20        15801                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::21        15489                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::22        15488                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::23        15504                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::24        15488                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::25        15503                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::26        15501                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::27        15488                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::28        15459                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::29        14876                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::30        14804                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::31        14787                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            21214918341                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           3857752948                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat       41466963529                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               18323.65                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          35815.65                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits             917610                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            409605                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           79.26                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          81.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples       330791                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   320.780674                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   199.742398                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   311.286411                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127       113464     34.30%     34.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255        57540     17.39%     51.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383        48140     14.55%     66.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511        42422     12.82%     79.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639        17720      5.36%     84.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767         4832      1.46%     85.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895         3059      0.92%     86.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023        12440      3.76%     90.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151        31174      9.42%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total       330791                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             74098496                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          32014720                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW            2050.829158                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW             886.073602                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                  15.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead              10.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              4.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              80.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy   524265329.952011                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy   696962571.412765                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy  2449910331.724788                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy 948697009.344000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 6428152190.208310                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy 30009096078.191967                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy 528476556.787206                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy 41585560067.620926                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower  1150.966399                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE    665728049                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   1624000000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  33841265951                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.actEnergy   507430306.656011                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preEnergy   674609648.159966                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.readEnergy  2420116989.830391                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.writeEnergy 931415444.736003                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.refreshEnergy 6428152190.208310                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actBackEnergy 29957617465.876617                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preBackEnergy 568030744.780811                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.totalEnergy 41487372790.248093                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.averagePower  1148.248863                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::IDLE    726550589                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::REF   1624000000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT  33780443411                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples    500364.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.inst::samples       563.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.data::samples    227556.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.data::samples    132825.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.data::samples    132816.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.data::samples    132821.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.data::samples    132857.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.data::samples    132829.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.data::samples    132813.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.data::samples    132815.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000194948302                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        28714                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        28714                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            2629894                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState            472663                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                    1157968                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    500364                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                  1157968                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                  500364                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                    61                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      3.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     57.54                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6              1157968                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6              500364                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 306717                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                 358441                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                 206716                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                 104198                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                  53534                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                  36777                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                  25858                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                  20907                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                  25680                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                  17897                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                   720                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                   252                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                    90                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                    68                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                    30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                    22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                  9334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                 11194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                 20672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                 28586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                 30919                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                 31512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                 32120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                 32089                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                 31692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                 31808                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                 31607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                 31348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                 30506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                 30072                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                 29582                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                 29145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                 28944                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::64                 28785                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::65                   214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::66                   102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::67                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::68                    24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::69                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::70                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        28714                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     37.370377                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean    33.810153                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev    51.136780                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-255        28706     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::256-511            4      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::512-767            3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::8192-8447            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        28714                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        28714                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     17.423661                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    17.280337                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     2.405771                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16           18582     64.71%     64.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17             347      1.21%     65.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18            2917     10.16%     76.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19            2537      8.84%     84.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20            1331      4.64%     89.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21             603      2.10%     91.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22             381      1.33%     92.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::23             595      2.07%     95.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24            1002      3.49%     98.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::25             314      1.09%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26              15      0.05%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::27               6      0.02%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::28              18      0.06%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::29               3      0.01%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::30              10      0.03%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::31               4      0.01%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::32              49      0.17%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        28714                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                   3904                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               74109952                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            32023296                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             2051146226.42266631                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             886310960.61182261                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  36130767000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     21787.41                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu0.inst        36032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu0.data     14563584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.data      8500800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.data      8500224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.data      8500544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.data      8502848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.data      8501056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.data      8500032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.data      8500160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     32019392                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu0.inst 997260.136269707931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu0.data 403077313.621651291847                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.inst 8856.661956214102                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.data 235277224.866827636957                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.data 235261282.875306457281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.data 235270139.537262678146                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.data 235333907.503347396851                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.data 235284310.196392595768                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.inst 1771.332391242820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.data 235255968.878132730722                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.inst 3542.664782485641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.data 235259511.542915195227                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 886202909.335956811905                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu0.inst          563                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu0.data       227617                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.inst            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.data       132825                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.data       132816                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.data       132821                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.data       132857                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.data       132829                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.data       132813                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.data       132815                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks       500364                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu0.inst     12765018                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu0.data   7478749707                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.inst       455158                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.data   5017163247                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.inst        45812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.data   4753346773                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.inst        31652                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.data   4747265343                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.inst        45812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.data   4715666759                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.inst        45812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.data   4815912098                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.inst        45812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.data   5088913476                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.inst        77464                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.data   5070448580                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 1515903096982                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu0.inst     22673.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu0.data     32856.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.inst     91031.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.data     37772.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.inst     45812.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.data     35788.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.data     35741.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.inst     45812.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.data     35494.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.inst     45812.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.data     36256.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.inst     45812.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.data     38316.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.inst     38732.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.data     38176.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks   3029600.64                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu0.inst        36032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu0.data     14567488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.data      8500800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.data      8500224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.data      8500544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.data      8502848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.data      8501056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.data      8500032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.data      8500160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      74109952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu0.inst        36032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu1.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu4.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu5.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu6.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu7.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        36800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     32023296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     32023296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu0.inst          563                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu0.data       227617                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.data       132825                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.data       132816                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.data       132821                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.data       132857                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.data       132829                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.data       132813                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.data       132815                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total        1157968                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       500364                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        500364                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu0.inst       997260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu0.data    403185365                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.inst         8857                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.data    235277225                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.data    235261283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.data    235270140                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.data    235333908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.data    235284310                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.inst         1771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.data    235255969                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.inst         3543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.data    235259512                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total       2051146226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu0.inst       997260                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu1.inst         8857                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu2.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu3.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu4.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu5.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu6.inst         1771                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu7.inst         3543                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total      1018516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks    886310961                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total       886310961                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks    886310961                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.inst       997260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.data    403185365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.inst         8857                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.data    235277225                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.data    235261283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.data    235270140                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.data    235333908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.data    235284310                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.inst         1771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.data    235255969                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.inst         3543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.data    235259512                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total      2937457187                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts             1157907                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts             500303                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0        35332                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1        36359                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2        36352                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3        36430                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4        36459                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5        36367                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6        36469                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7        36463                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8        36475                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9        36583                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10        36591                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11        36534                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12        36518                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13        36523                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14        36508                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15        36520                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::16        36514                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::17        36494                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::18        36524                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::19        36681                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::20        36440                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::21        36110                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::22        36124                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::23        36147                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::24        36164                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::25        36147                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::26        36102                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::27        36096                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::28        36066                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::29        34685                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::30        34581                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::31        34549                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        15183                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        15716                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        15735                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        15799                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        15770                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        15723                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        15790                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        15768                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        15756                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        15872                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        15890                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        15872                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        15872                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        15895                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        15878                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        15890                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::16        15872                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::17        15872                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::18        15894                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::19        16066                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::20        15799                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::21        15489                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::22        15488                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::23        15506                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::24        15488                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::25        15512                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::26        15494                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::27        15488                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::28        15458                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::29        14872                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::30        14803                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::31        14793                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            21446869279                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           3858146124                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat       41700978523                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               18522.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          36014.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits             917652                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            409632                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           79.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          81.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples       330915                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   320.697992                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   199.786529                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   311.177766                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127       113278     34.23%     34.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255        57983     17.52%     51.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383        48185     14.56%     66.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511        42259     12.77%     79.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639        17671      5.34%     84.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767         4835      1.46%     85.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895         3158      0.95%     86.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023        12460      3.77%     90.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151        31086      9.39%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total       330915                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             74106048                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          32019392                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW            2051.038175                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW             886.202909                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                  15.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead              10.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              4.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              80.04                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy   524689480.224011                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy   697534766.443166                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy  2450108028.614387                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy 948678216.864002                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 6428152190.208310                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy 30025488214.713497                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy 515881468.838404                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy 41590532365.905663                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower  1151.104018                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE    646550576                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   1624000000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  33860443424                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.actEnergy   507386644.128011                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preEnergy   674551599.388765                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.readEnergy  2420415638.323193                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.writeEnergy 931708607.424005                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.refreshEnergy 6428152190.208310                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actBackEnergy 29970622469.793499                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preBackEnergy 558038199.398411                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.totalEnergy 41490875348.664055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.averagePower  1148.345804                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::IDLE    711551921                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::REF   1624000000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT  33795442079                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2754890                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2001228                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2584716                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               158                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1876637                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1876637                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2754890                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls0.port      3462253                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls1.port      3462097                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls2.port      3462273                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls3.port      3462533                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     13849156                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                13849156                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls0.port    106124800                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls1.port    106117952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls2.port    106120320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls3.port    106133248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    424496320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                424496320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              158                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4631685                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4631685    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4631685                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy         4727054951                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer17.occupancy         4726982504                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer17.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer18.occupancy         4727826006                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer18.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer19.occupancy         4728546301                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer19.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        23372600778                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        9217629                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4592281                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            2759613                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      4002958                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2444                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          5220311                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              249                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             249                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1877208                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1877208                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3528                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2756087                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         8350                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      2734336                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          258                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      1593681                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          142                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      1593478                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          131                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      1593422                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port          149                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port      1593452                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port          149                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port      1593454                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port          142                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port      1593440                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port          143                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port      1593497                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               13898224                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       344896                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     74458048                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         8256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     50009472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         4416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     50005376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         4096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     50003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         4672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port     50004608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port         4672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port     50004288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port         4416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port     50004288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port         4480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port     50005568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               424875008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4601632                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 128227328                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          10270974                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003038                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.084677                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                10247084     99.77%     99.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   21959      0.21%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     389      0.00%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     242      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     242      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     227      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     229      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     555      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                      45      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              10                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            10270974                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36130994000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4439092072                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2220486                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         684147963                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            53946                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        398692124                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy            60695                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy        398699120                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy            60442                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy        398700148                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy            58456                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy        398695359                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy            57459                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy        398704168                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            100437                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         398764884                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             61174                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         398703900                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      11510578                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5839166                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        10058                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           13557                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        13273                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          284                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
