# RTL Sources

SystemVerilog and Chisel sources modeling the GB10 SoC components, including CPU/GPU clusters, memory controllers, and interconnect fabrics.
