// Seed: 1665199317
module module_0 (
    output supply0 id_0
);
  assign id_0 = ~id_2;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    output tri1 id_8,
    input supply0 id_9
);
  tri1 id_11;
  wire id_12;
  assign id_7 = id_3;
  assign id_0 = ~id_11;
  module_0 modCall_1 (id_8);
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    output wire id_0,
    input wand id_1,
    inout wire id_2,
    input tri0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input uwire id_6,
    output wire id_7,
    input tri0 id_8,
    input wand id_9,
    output tri1 id_10
);
  module_0 modCall_1 (id_2);
  assign modCall_1.id_2 = 0;
endmodule
