-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "03/20/2024 11:18:34"

-- 
-- Device: Altera EP2C20F484C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	sisa IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	CLOCK_50 : IN std_logic;
	SRAM_ADDR : OUT std_logic_vector(17 DOWNTO 0);
	SRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_UB_N : OUT std_logic;
	SRAM_LB_N : OUT std_logic;
	SRAM_CE_N : OUT std_logic;
	SRAM_OE_N : OUT std_logic;
	SRAM_WE_N : OUT std_logic;
	SW : IN std_logic_vector(9 DOWNTO 9)
	);
END sisa;

-- Design Ports Information
-- SRAM_DQ[0]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[2]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[3]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[4]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[5]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[6]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[7]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[8]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[9]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[10]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[11]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[12]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[14]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[15]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[0]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[1]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[2]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[3]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[4]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[7]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[8]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[9]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[10]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[11]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[12]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[13]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[14]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[15]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[16]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[17]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_UB_N	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_LB_N	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_CE_N	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_OE_N	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_WE_N	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF sisa IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SRAM_ADDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SRAM_UB_N : std_logic;
SIGNAL ww_SRAM_LB_N : std_logic;
SIGNAL ww_SRAM_CE_N : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic;
SIGNAL ww_SRAM_WE_N : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 9);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \mem0|sramContr|WideOr1~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock8~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mem0|sramContr|state.READ_ACQUIRE~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mem0|sramContr|WideOr0~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mem0|sramContr|state.READ_PROVIDE~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Add0~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~33_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~35_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~42\ : std_logic;
SIGNAL \pro0|co|pc_reg[14]~43\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~44\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~43_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[15]~44_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~45_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~101_regout\ : std_logic;
SIGNAL \rtl~8_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~155_combout\ : std_logic;
SIGNAL \rtl~9_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~158_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~160_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~53_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~161_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~37_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~162_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~2_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal0~2_combout\ : std_logic;
SIGNAL \pro0|e0|d[2]~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~54_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~174_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~38_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~175_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~22_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~176_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~177_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~70_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~178_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~179_combout\ : std_logic;
SIGNAL \pro0|co|ir~5_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~84_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~183_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~184_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~132_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~185_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~186_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~36_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~188_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~190_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~197_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~199_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~55_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~200_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~39_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~201_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~203_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~205_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~206_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~210_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~136_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~211_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~212_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~216_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~218_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~219_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~138_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~237_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~58_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~239_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~26_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~241_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~91_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~248_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~249_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~43_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~253_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~27_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~254_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~255_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~257_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~124_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~260_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~44_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~266_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~76_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~269_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~125_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~273_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~275_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~61_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~278_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~29_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~280_combout\ : std_logic;
SIGNAL \pro0|e0|d[10]~17_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~110_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~285_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~126_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~286_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~94_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~287_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~288_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~142_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~289_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~290_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~78_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~295_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~63_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~304_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~47_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~305_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~112_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~311_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~314_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~316_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~32_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~319_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~80_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~321_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~97_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~326_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~145_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~328_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~65_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~330_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~49_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~331_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~33_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~332_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~333_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~81_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~334_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~335_combout\ : std_logic;
SIGNAL \pro0|e0|d[14]~21_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~114_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~337_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~130_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~338_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~98_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~339_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~340_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~146_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~341_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~342_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~66_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~343_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~50_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~344_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~34_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~345_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~346_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~82_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~347_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~348_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~349_combout\ : std_logic;
SIGNAL \pro0|e0|d[15]~22_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~115_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~350_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~131_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~351_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~99_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~352_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~353_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~147_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~354_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~355_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~67_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~356_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~51_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~357_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~35_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~358_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~359_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~83_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~360_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~361_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~362_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~370_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~371_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~373_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~375_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~376_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~388_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~389_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~390_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~400_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~405_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~406_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~409_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~410_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~411_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~412_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~415_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~421_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~422_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~423_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~424_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~425_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~426_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~37_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~38_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~39_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~40_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~41_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~42_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~43_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~45_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~46_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~47_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~48_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~49_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~50_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~1_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~2_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~3_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~4_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~5_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~6_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~9_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~10_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~11_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~12_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~13_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~14_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~15_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~16_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~17_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~21_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~22_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~58_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \clock8~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\ : std_logic;
SIGNAL \SRAM_DQ[0]~0\ : std_logic;
SIGNAL \SRAM_DQ[1]~1\ : std_logic;
SIGNAL \SRAM_DQ[2]~2\ : std_logic;
SIGNAL \SRAM_DQ[3]~3\ : std_logic;
SIGNAL \SRAM_DQ[4]~4\ : std_logic;
SIGNAL \SRAM_DQ[5]~5\ : std_logic;
SIGNAL \SRAM_DQ[6]~6\ : std_logic;
SIGNAL \SRAM_DQ[7]~7\ : std_logic;
SIGNAL \SRAM_DQ[8]~8\ : std_logic;
SIGNAL \SRAM_DQ[9]~9\ : std_logic;
SIGNAL \SRAM_DQ[10]~10\ : std_logic;
SIGNAL \SRAM_DQ[11]~11\ : std_logic;
SIGNAL \SRAM_DQ[12]~12\ : std_logic;
SIGNAL \SRAM_DQ[13]~13\ : std_logic;
SIGNAL \SRAM_DQ[14]~14\ : std_logic;
SIGNAL \SRAM_DQ[15]~15\ : std_logic;
SIGNAL \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\ : std_logic;
SIGNAL \pro0|co|m0|state~0_combout\ : std_logic;
SIGNAL \pro0|co|m0|state~regout\ : std_logic;
SIGNAL \pro0|co|ir~0_combout\ : std_logic;
SIGNAL \pro0|co|ir[10]~1_combout\ : std_logic;
SIGNAL \pro0|co|ir~3_combout\ : std_logic;
SIGNAL \pro0|co|ir~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~0_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[1]~15_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \pro0|co|booted~0_combout\ : std_logic;
SIGNAL \pro0|co|booted~regout\ : std_logic;
SIGNAL \pro0|co|c0|Mux3~0_combout\ : std_logic;
SIGNAL \pro0|co|c0|immed_x2~combout\ : std_logic;
SIGNAL \pro0|e0|y[0]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~15_combout\ : std_logic;
SIGNAL \pro0|e0|d[0]~3_combout\ : std_logic;
SIGNAL \pro0|e0|d[0]~4_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~68_regout\ : std_logic;
SIGNAL \pro0|co|ir~10_combout\ : std_logic;
SIGNAL \rtl~10_combout\ : std_logic;
SIGNAL \pro0|co|m0|wrd~0_combout\ : std_logic;
SIGNAL \rtl~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~191_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~18_combout\ : std_logic;
SIGNAL \pro0|co|ir~12_combout\ : std_logic;
SIGNAL \pro0|co|c0|addr_a[1]~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~52_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~187_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~192_combout\ : std_logic;
SIGNAL \pro0|co|ir~9_combout\ : std_logic;
SIGNAL \pro0|co|ir~7_combout\ : std_logic;
SIGNAL \pro0|co|c0|Mux3~1_combout\ : std_logic;
SIGNAL \pro0|co|c0|addr_a[2]~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~193_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|Selector17~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~19_combout\ : std_logic;
SIGNAL \pro0|co|ir~13_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal0~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_UB_N~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~7_combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~8_combout\ : std_logic;
SIGNAL \pro0|co|ir~6_combout\ : std_logic;
SIGNAL \pro0|co|ir~16_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal0~1_combout\ : std_logic;
SIGNAL \pro0|co|ir~11_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal0~3_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal0~4_combout\ : std_logic;
SIGNAL \pro0|co|process_0~0_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[9]~17_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[1]~16\ : std_logic;
SIGNAL \pro0|co|pc_reg[2]~18_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[2]~19\ : std_logic;
SIGNAL \pro0|co|pc_reg[3]~21\ : std_logic;
SIGNAL \pro0|co|pc_reg[4]~22_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[4]~23\ : std_logic;
SIGNAL \pro0|co|pc_reg[5]~25\ : std_logic;
SIGNAL \pro0|co|pc_reg[6]~27\ : std_logic;
SIGNAL \pro0|co|pc_reg[7]~28_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[7]~29\ : std_logic;
SIGNAL \pro0|co|pc_reg[8]~31\ : std_logic;
SIGNAL \pro0|co|pc_reg[9]~32_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[9]~33\ : std_logic;
SIGNAL \pro0|co|pc_reg[10]~35\ : std_logic;
SIGNAL \pro0|co|pc_reg[11]~36_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[11]~37\ : std_logic;
SIGNAL \pro0|co|pc_reg[12]~39\ : std_logic;
SIGNAL \pro0|co|pc_reg[13]~40_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[13]~41\ : std_logic;
SIGNAL \pro0|co|pc_reg[14]~42_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~2_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[14]~19_combout\ : std_logic;
SIGNAL \mem0|sramContr|state~17_combout\ : std_logic;
SIGNAL \mem0|sramContr|state~18_combout\ : std_logic;
SIGNAL \mem0|sramContr|state~20_combout\ : std_logic;
SIGNAL \mem0|sramContr|state.WRITE_SETUP~regout\ : std_logic;
SIGNAL \mem0|sramContr|state.WRITE_START~regout\ : std_logic;
SIGNAL \mem0|sramContr|state.WRITE_END~regout\ : std_logic;
SIGNAL \mem0|sramContr|state~16_combout\ : std_logic;
SIGNAL \mem0|sramContr|state.IDLE3~regout\ : std_logic;
SIGNAL \mem0|sramContr|state.IDLE2~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|state.IDLE2~regout\ : std_logic;
SIGNAL \mem0|sramContr|state.IDLE1~regout\ : std_logic;
SIGNAL \mem0|sramContr|state.IDLE0~feeder_combout\ : std_logic;
SIGNAL \mem0|sramContr|state.IDLE0~regout\ : std_logic;
SIGNAL \mem0|sramContr|state.IDLE~regout\ : std_logic;
SIGNAL \mem0|sramContr|state~19_combout\ : std_logic;
SIGNAL \mem0|sramContr|state.READ_SETUP~regout\ : std_logic;
SIGNAL \mem0|sramContr|state.READ_ACQUIRE~regout\ : std_logic;
SIGNAL \mem0|sramContr|state.READ_PROVIDE~regout\ : std_logic;
SIGNAL \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\ : std_logic;
SIGNAL \pro0|co|ir~8_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~20_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~189_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~365_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~366_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~116_regout\ : std_logic;
SIGNAL \rtl~5_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~182_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~363_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~100_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~181_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~364_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~367_combout\ : std_logic;
SIGNAL \mem0|sramContr|WideOr0~1_combout\ : std_logic;
SIGNAL \mem0|sramContr|WideOr1~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|WideOr1~combout\ : std_logic;
SIGNAL \mem0|sramContr|WideOr1~clkctrl_outclk\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[0]$latch~combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[0]_566~combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~133_regout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~0_combout\ : std_logic;
SIGNAL \pro0|e0|d[1]~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~159_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~117_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~156_combout\ : std_logic;
SIGNAL \rtl~6_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~85_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~157_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~368_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~369_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~372_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[1]$latch~combout\ : std_logic;
SIGNAL \pro0|e0|d[2]~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~134_regout\ : std_logic;
SIGNAL \rtl~7_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~172_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~102_regout\ : std_logic;
SIGNAL \rtl~4_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~168_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~374_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~377_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[2]$latch~combout\ : std_logic;
SIGNAL \mem0|sramContr|read_buff~20_combout\ : std_logic;
SIGNAL \pro0|e0|d[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~119_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~195_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~87_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~196_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~378_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~103_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~194_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~135_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~198_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~379_combout\ : std_logic;
SIGNAL \pro0|co|ir~14_combout\ : std_logic;
SIGNAL \pro0|e0|y[3]~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~118_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~169_combout\ : std_logic;
SIGNAL \pro0|co|c0|addr_a[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~86_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~170_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~171_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~173_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~180_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~21_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~163_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~164_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~69_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~165_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~166_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~167_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~16\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~18\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~20\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~0_combout\ : std_logic;
SIGNAL \pro0|e0|d[3]~5_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~23_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~202_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~380_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~71_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~204_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~381_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~382_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[3]$latch~combout\ : std_logic;
SIGNAL \pro0|e0|d[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~56_regout\ : std_logic;
SIGNAL \pro0|co|ir~15_combout\ : std_logic;
SIGNAL \pro0|e0|y[4]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~22\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~23_combout\ : std_logic;
SIGNAL \pro0|e0|d[4]~7_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~213_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~72_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~217_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~24_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~215_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~40_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~214_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~385_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~386_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~88_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~209_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~120_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~208_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~383_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~104_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~207_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~384_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~387_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[4]$latch~combout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~57_regout\ : std_logic;
SIGNAL \pro0|e0|d[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~226_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~73_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~230_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~391_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~392_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[5]$latch~combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~74_regout\ : std_logic;
SIGNAL \pro0|e0|d[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~42_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~240_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~242_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~244_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~90_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~235_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~122_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~234_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~236_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~106_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~233_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~238_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~245_combout\ : std_logic;
SIGNAL \pro0|e0|y[6]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~0_combout\ : std_logic;
SIGNAL \pro0|e0|y[5]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~24\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~26\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~27_combout\ : std_logic;
SIGNAL \pro0|e0|d[6]~11_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~243_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~395_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~396_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~393_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~394_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~397_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[6]$latch~combout\ : std_logic;
SIGNAL \pro0|e0|y[7]~7_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~107_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~246_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~251_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~258_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~28\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~29_combout\ : std_logic;
SIGNAL \pro0|e0|d[7]~13_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~139_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~250_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~123_regout\ : std_logic;
SIGNAL \pro0|e0|d[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~247_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~398_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~399_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~59_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~252_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~75_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~256_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~401_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~402_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[7]$latch~combout\ : std_logic;
SIGNAL \pro0|co|c0|word_byte~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~108_regout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~92_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~261_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~262_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~140_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~263_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~264_combout\ : std_logic;
SIGNAL \rtl~11_combout\ : std_logic;
SIGNAL \rtl~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~28_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~267_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~268_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~60_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~265_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~270_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~271_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~30\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~31_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~1_combout\ : std_logic;
SIGNAL \pro0|e0|d[8]~15_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~259_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~403_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~404_combout\ : std_logic;
SIGNAL \mem0|sramContr|process_1~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~32_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~52_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[8]$latch~combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~109_regout\ : std_logic;
SIGNAL \pro0|e0|d[9]~16_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~272_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~93_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~274_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~407_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~408_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~33_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~53_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[9]$latch~combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~62_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~291_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~46_regout\ : std_logic;
SIGNAL \rtl~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~292_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~413_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~414_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~34_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~54_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[10]$latch~combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~31_regout\ : std_logic;
SIGNAL \pro0|co|c0|Mux3~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~143_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~302_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~95_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~300_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~127_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~299_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~301_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~303_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~79_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~308_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~307_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~309_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~310_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~30_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~293_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~294_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~296_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~297_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~141_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~276_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~277_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~77_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~282_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~45_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~279_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~281_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~283_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~284_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~32\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~34\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~36\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~37_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~1_combout\ : std_logic;
SIGNAL \pro0|e0|d[11]~18_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~306_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~417_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~418_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~111_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~298_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~416_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~35_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~55_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[11]$latch~combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~128_regout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~48_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~318_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~320_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~64_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~317_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~322_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~323_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~38\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~39_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~1_combout\ : std_logic;
SIGNAL \pro0|e0|d[12]~19_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~312_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~96_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~313_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~419_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~144_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~315_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~420_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~36_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~56_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[12]$latch~combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~57_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[13]$latch~combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~44_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[14]$latch~combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~59_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~51_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[15]$latch~combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[1]~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|WideOr0~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|WideOr0~0clkctrl_outclk\ : std_logic;
SIGNAL \pro0|co|ir~4_combout\ : std_logic;
SIGNAL \pro0|e0|y[2]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~19_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[2]~1_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[2]~2_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[3]~3_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[3]~20_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[3]~4_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[4]~5_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[4]~6_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[5]~24_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~105_regout\ : std_logic;
SIGNAL \pro0|e0|d[5]~9_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~220_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~137_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~224_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~89_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~222_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~121_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~221_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~223_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~225_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~41_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~227_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~25_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~228_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~229_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~231_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~232_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~0_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[5]~7_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[5]~8_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[6]~26_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[6]~9_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[6]~10_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[7]~11_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[7]~12_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[8]~30_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[8]~13_combout\ : std_logic;
SIGNAL \pro0|e0|y[1]~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~1_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[9]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~1_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[10]~34_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[10]~15_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[11]~16_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[12]~38_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[12]~17_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~129_regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~325_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~327_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~113_regout\ : std_logic;
SIGNAL \pro0|e0|d[13]~20_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~324_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~329_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs~336_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~40\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~41_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~1_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[13]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~1_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[15]~20_combout\ : std_logic;
SIGNAL \mem0|sramContr|Selector18~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_UB_N~combout\ : std_logic;
SIGNAL \mem0|sramContr|Selector17~1_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_LB_N~combout\ : std_logic;
SIGNAL \mem0|sramContr|WideOr0~combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_WE_N~combout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\ : std_logic;
SIGNAL \mem0|sramContr|state.IDLE3~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout\ : std_logic;
SIGNAL \clock8_counter[0]~1_combout\ : std_logic;
SIGNAL \clock8_counter[1]~0_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \clock8~feeder_combout\ : std_logic;
SIGNAL \clock8~regout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \SW~combout\ : std_logic_vector(9 DOWNTO 9);
SIGNAL \auto_signaltap_0|acq_trigger_in_reg\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_data_in_reg\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL clock8_counter : std_logic_vector(2 DOWNTO 0);
SIGNAL \pro0|co|pc_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \pro0|co|ir\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mem0|sramContr|read_buff\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mem0|sramContr|dataReaded\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mem0|sramContr|SRAM_ADDR\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_CLOCK_50 <= CLOCK_50;
SRAM_ADDR <= ww_SRAM_ADDR;
SRAM_UB_N <= ww_SRAM_UB_N;
SRAM_LB_N <= ww_SRAM_LB_N;
SRAM_CE_N <= ww_SRAM_CE_N;
SRAM_OE_N <= ww_SRAM_OE_N;
SRAM_WE_N <= ww_SRAM_WE_N;
ww_SW <= SW;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);

\mem0|sramContr|WideOr1~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \mem0|sramContr|WideOr1~combout\);

\clock8~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock8~regout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

\mem0|sramContr|state.READ_ACQUIRE~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \mem0|sramContr|state.READ_ACQUIRE~regout\);

\mem0|sramContr|WideOr0~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \mem0|sramContr|WideOr0~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout\);

\mem0|sramContr|state.READ_PROVIDE~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \mem0|sramContr|state.READ_PROVIDE~regout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~7_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~7_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: LCCOMB_X19_Y11_N2
\pro0|e0|alu0|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~17_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|reg0|regs~167_combout\ & (\pro0|e0|alu0|Add0~16\ & VCC)) # (!\pro0|e0|reg0|regs~167_combout\ & (!\pro0|e0|alu0|Add0~16\)))) # (!\pro0|e0|y[1]~1_combout\ & 
-- ((\pro0|e0|reg0|regs~167_combout\ & (!\pro0|e0|alu0|Add0~16\)) # (!\pro0|e0|reg0|regs~167_combout\ & ((\pro0|e0|alu0|Add0~16\) # (GND)))))
-- \pro0|e0|alu0|Add0~18\ = CARRY((\pro0|e0|y[1]~1_combout\ & (!\pro0|e0|reg0|regs~167_combout\ & !\pro0|e0|alu0|Add0~16\)) # (!\pro0|e0|y[1]~1_combout\ & ((!\pro0|e0|alu0|Add0~16\) # (!\pro0|e0|reg0|regs~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~167_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~16\,
	combout => \pro0|e0|alu0|Add0~17_combout\,
	cout => \pro0|e0|alu0|Add0~18\);

-- Location: LCCOMB_X19_Y11_N10
\pro0|e0|alu0|Add0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~25_combout\ = (\pro0|e0|reg0|regs~232_combout\ & ((\pro0|e0|y[5]~5_combout\ & (\pro0|e0|alu0|Add0~24\ & VCC)) # (!\pro0|e0|y[5]~5_combout\ & (!\pro0|e0|alu0|Add0~24\)))) # (!\pro0|e0|reg0|regs~232_combout\ & ((\pro0|e0|y[5]~5_combout\ & 
-- (!\pro0|e0|alu0|Add0~24\)) # (!\pro0|e0|y[5]~5_combout\ & ((\pro0|e0|alu0|Add0~24\) # (GND)))))
-- \pro0|e0|alu0|Add0~26\ = CARRY((\pro0|e0|reg0|regs~232_combout\ & (!\pro0|e0|y[5]~5_combout\ & !\pro0|e0|alu0|Add0~24\)) # (!\pro0|e0|reg0|regs~232_combout\ & ((!\pro0|e0|alu0|Add0~24\) # (!\pro0|e0|y[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~232_combout\,
	datab => \pro0|e0|y[5]~5_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~24\,
	combout => \pro0|e0|alu0|Add0~25_combout\,
	cout => \pro0|e0|alu0|Add0~26\);

-- Location: LCFF_X21_Y11_N31
\pro0|co|pc_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[15]~44_combout\,
	sdata => VCC,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(15));

-- Location: LCCOMB_X19_Y11_N18
\pro0|e0|alu0|Add0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~33_combout\ = (\pro0|co|c0|Mux3~2_combout\ & ((\pro0|e0|reg0|regs~284_combout\ & (\pro0|e0|alu0|Add0~32\ & VCC)) # (!\pro0|e0|reg0|regs~284_combout\ & (!\pro0|e0|alu0|Add0~32\)))) # (!\pro0|co|c0|Mux3~2_combout\ & 
-- ((\pro0|e0|reg0|regs~284_combout\ & (!\pro0|e0|alu0|Add0~32\)) # (!\pro0|e0|reg0|regs~284_combout\ & ((\pro0|e0|alu0|Add0~32\) # (GND)))))
-- \pro0|e0|alu0|Add0~34\ = CARRY((\pro0|co|c0|Mux3~2_combout\ & (!\pro0|e0|reg0|regs~284_combout\ & !\pro0|e0|alu0|Add0~32\)) # (!\pro0|co|c0|Mux3~2_combout\ & ((!\pro0|e0|alu0|Add0~32\) # (!\pro0|e0|reg0|regs~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~2_combout\,
	datab => \pro0|e0|reg0|regs~284_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~32\,
	combout => \pro0|e0|alu0|Add0~33_combout\,
	cout => \pro0|e0|alu0|Add0~34\);

-- Location: LCCOMB_X19_Y11_N20
\pro0|e0|alu0|Add0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~35_combout\ = ((\pro0|co|c0|Mux3~2_combout\ $ (\pro0|e0|reg0|regs~297_combout\ $ (!\pro0|e0|alu0|Add0~34\)))) # (GND)
-- \pro0|e0|alu0|Add0~36\ = CARRY((\pro0|co|c0|Mux3~2_combout\ & ((\pro0|e0|reg0|regs~297_combout\) # (!\pro0|e0|alu0|Add0~34\))) # (!\pro0|co|c0|Mux3~2_combout\ & (\pro0|e0|reg0|regs~297_combout\ & !\pro0|e0|alu0|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~2_combout\,
	datab => \pro0|e0|reg0|regs~297_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~34\,
	combout => \pro0|e0|alu0|Add0~35_combout\,
	cout => \pro0|e0|alu0|Add0~36\);

-- Location: LCCOMB_X19_Y11_N26
\pro0|e0|alu0|Add0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~41_combout\ = (\pro0|co|c0|Mux3~2_combout\ & ((\pro0|e0|reg0|regs~336_combout\ & (\pro0|e0|alu0|Add0~40\ & VCC)) # (!\pro0|e0|reg0|regs~336_combout\ & (!\pro0|e0|alu0|Add0~40\)))) # (!\pro0|co|c0|Mux3~2_combout\ & 
-- ((\pro0|e0|reg0|regs~336_combout\ & (!\pro0|e0|alu0|Add0~40\)) # (!\pro0|e0|reg0|regs~336_combout\ & ((\pro0|e0|alu0|Add0~40\) # (GND)))))
-- \pro0|e0|alu0|Add0~42\ = CARRY((\pro0|co|c0|Mux3~2_combout\ & (!\pro0|e0|reg0|regs~336_combout\ & !\pro0|e0|alu0|Add0~40\)) # (!\pro0|co|c0|Mux3~2_combout\ & ((!\pro0|e0|alu0|Add0~40\) # (!\pro0|e0|reg0|regs~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~2_combout\,
	datab => \pro0|e0|reg0|regs~336_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~40\,
	combout => \pro0|e0|alu0|Add0~41_combout\,
	cout => \pro0|e0|alu0|Add0~42\);

-- Location: LCCOMB_X21_Y11_N28
\pro0|co|pc_reg[14]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[14]~42_combout\ = (\pro0|co|pc_reg\(14) & (!\pro0|co|pc_reg[13]~41\)) # (!\pro0|co|pc_reg\(14) & ((\pro0|co|pc_reg[13]~41\) # (GND)))
-- \pro0|co|pc_reg[14]~43\ = CARRY((!\pro0|co|pc_reg[13]~41\) # (!\pro0|co|pc_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(14),
	datad => VCC,
	cin => \pro0|co|pc_reg[13]~41\,
	combout => \pro0|co|pc_reg[14]~42_combout\,
	cout => \pro0|co|pc_reg[14]~43\);

-- Location: LCCOMB_X19_Y11_N28
\pro0|e0|alu0|Add0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~43_combout\ = ((\pro0|co|c0|Mux3~2_combout\ $ (\pro0|e0|reg0|regs~349_combout\ $ (!\pro0|e0|alu0|Add0~42\)))) # (GND)
-- \pro0|e0|alu0|Add0~44\ = CARRY((\pro0|co|c0|Mux3~2_combout\ & ((\pro0|e0|reg0|regs~349_combout\) # (!\pro0|e0|alu0|Add0~42\))) # (!\pro0|co|c0|Mux3~2_combout\ & (\pro0|e0|reg0|regs~349_combout\ & !\pro0|e0|alu0|Add0~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~2_combout\,
	datab => \pro0|e0|reg0|regs~349_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~42\,
	combout => \pro0|e0|alu0|Add0~43_combout\,
	cout => \pro0|e0|alu0|Add0~44\);

-- Location: LCCOMB_X21_Y11_N30
\pro0|co|pc_reg[15]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[15]~44_combout\ = \pro0|co|pc_reg[14]~43\ $ (!\pro0|co|pc_reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pro0|co|pc_reg\(15),
	cin => \pro0|co|pc_reg[14]~43\,
	combout => \pro0|co|pc_reg[15]~44_combout\);

-- Location: LCCOMB_X19_Y11_N30
\pro0|e0|alu0|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~45_combout\ = \pro0|co|c0|Mux3~2_combout\ $ (\pro0|e0|alu0|Add0~44\ $ (\pro0|e0|reg0|regs~362_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~2_combout\,
	datad => \pro0|e0|reg0|regs~362_combout\,
	cin => \pro0|e0|alu0|Add0~44\,
	combout => \pro0|e0|alu0|Add0~45_combout\);

-- Location: LCFF_X19_Y8_N25
\pro0|co|ir[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~5_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(2));

-- Location: LCFF_X14_Y9_N17
\pro0|e0|reg0|regs~101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~101_regout\);

-- Location: LCCOMB_X15_Y9_N24
\rtl~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rtl~8_combout\ = (\pro0|co|ir\(11) & !\pro0|co|ir\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datac => \pro0|co|ir\(10),
	combout => \rtl~8_combout\);

-- Location: LCCOMB_X14_Y9_N16
\pro0|e0|reg0|regs~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~155_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[1]~0_combout\))) # (!\rtl~4_combout\ & (\pro0|e0|reg0|regs~101_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~4_combout\,
	datac => \pro0|e0|reg0|regs~101_regout\,
	datad => \pro0|e0|d[1]~0_combout\,
	combout => \pro0|e0|reg0|regs~155_combout\);

-- Location: LCCOMB_X15_Y9_N12
\rtl~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \rtl~9_combout\ = (\pro0|co|ir\(11) & \pro0|co|ir\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datac => \pro0|co|ir\(10),
	combout => \rtl~9_combout\);

-- Location: LCCOMB_X14_Y9_N6
\pro0|e0|reg0|regs~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~158_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~156_combout\) # ((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (((!\pro0|co|c0|addr_a[0]~0_combout\ & 
-- \pro0|e0|reg0|regs~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~156_combout\,
	datac => \pro0|co|c0|addr_a[0]~0_combout\,
	datad => \pro0|e0|reg0|regs~157_combout\,
	combout => \pro0|e0|reg0|regs~158_combout\);

-- Location: LCCOMB_X14_Y9_N10
\pro0|e0|reg0|regs~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~160_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~158_combout\ & ((\pro0|e0|reg0|regs~159_combout\))) # (!\pro0|e0|reg0|regs~158_combout\ & (\pro0|e0|reg0|regs~155_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ 
-- & (((\pro0|e0|reg0|regs~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~155_combout\,
	datab => \pro0|co|c0|addr_a[0]~0_combout\,
	datac => \pro0|e0|reg0|regs~159_combout\,
	datad => \pro0|e0|reg0|regs~158_combout\,
	combout => \pro0|e0|reg0|regs~160_combout\);

-- Location: LCFF_X15_Y10_N17
\pro0|e0|reg0|regs~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~53_regout\);

-- Location: LCCOMB_X15_Y10_N16
\pro0|e0|reg0|regs~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~161_combout\ = (\rtl~0_combout\ & ((\pro0|e0|d[1]~0_combout\))) # (!\rtl~0_combout\ & (\pro0|e0|reg0|regs~53_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~0_combout\,
	datac => \pro0|e0|reg0|regs~53_regout\,
	datad => \pro0|e0|d[1]~0_combout\,
	combout => \pro0|e0|reg0|regs~161_combout\);

-- Location: LCFF_X15_Y10_N11
\pro0|e0|reg0|regs~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~37_regout\);

-- Location: LCCOMB_X15_Y10_N10
\pro0|e0|reg0|regs~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~162_combout\ = (\rtl~1_combout\ & ((\pro0|e0|d[1]~0_combout\))) # (!\rtl~1_combout\ & (\pro0|e0|reg0|regs~37_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~1_combout\,
	datac => \pro0|e0|reg0|regs~37_regout\,
	datad => \pro0|e0|d[1]~0_combout\,
	combout => \pro0|e0|reg0|regs~162_combout\);

-- Location: LCCOMB_X20_Y10_N26
\pro0|e0|alu0|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~0_combout\ = (\pro0|co|ir\(13) & (((\pro0|co|ir\(5))))) # (!\pro0|co|ir\(13) & ((\pro0|co|ir\(8) & ((\pro0|co|ir\(5)))) # (!\pro0|co|ir\(8) & (\pro0|co|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(7),
	datab => \pro0|co|ir\(13),
	datac => \pro0|co|ir\(5),
	datad => \pro0|co|ir\(8),
	combout => \pro0|e0|alu0|Mux2~0_combout\);

-- Location: LCCOMB_X19_Y10_N24
\pro0|e0|alu0|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~1_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & ((\pro0|e0|reg0|regs~167_combout\))) # (!\pro0|co|ir\(8) & (\pro0|e0|y[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(8),
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|e0|reg0|regs~167_combout\,
	datad => \pro0|co|c0|Mux3~0_combout\,
	combout => \pro0|e0|alu0|Mux14~1_combout\);

-- Location: LCCOMB_X18_Y7_N12
\pro0|e0|alu0|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~2_combout\ = (\pro0|e0|alu0|Mux14~1_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux14~1_combout\,
	datac => \pro0|co|c0|Mux3~0_combout\,
	datad => \pro0|e0|alu0|Add0~17_combout\,
	combout => \pro0|e0|alu0|Mux14~2_combout\);

-- Location: LCCOMB_X19_Y8_N20
\pro0|co|c0|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal0~2_combout\ = (((!\pro0|co|ir\(4)) # (!\pro0|co|ir\(1))) # (!\pro0|co|ir\(3))) # (!\pro0|co|ir\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(2),
	datab => \pro0|co|ir\(3),
	datac => \pro0|co|ir\(1),
	datad => \pro0|co|ir\(4),
	combout => \pro0|co|c0|Equal0~2_combout\);

-- Location: LCCOMB_X18_Y11_N6
\pro0|e0|d[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[2]~1_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|e0|alu0|Mux13~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~1_combout\,
	datab => \pro0|e0|alu0|Mux13~0_combout\,
	datac => \pro0|co|c0|Mux3~0_combout\,
	datad => \pro0|e0|alu0|Add0~19_combout\,
	combout => \pro0|e0|d[2]~1_combout\);

-- Location: LCFF_X18_Y10_N29
\pro0|e0|reg0|regs~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~54_regout\);

-- Location: LCCOMB_X18_Y10_N28
\pro0|e0|reg0|regs~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~174_combout\ = (\rtl~0_combout\ & ((\pro0|e0|d[2]~1_combout\) # ((\pro0|e0|d[2]~2_combout\)))) # (!\rtl~0_combout\ & (((\pro0|e0|reg0|regs~54_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[2]~1_combout\,
	datab => \pro0|e0|d[2]~2_combout\,
	datac => \pro0|e0|reg0|regs~54_regout\,
	datad => \rtl~0_combout\,
	combout => \pro0|e0|reg0|regs~174_combout\);

-- Location: LCFF_X18_Y8_N3
\pro0|e0|reg0|regs~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~38_regout\);

-- Location: LCCOMB_X18_Y8_N2
\pro0|e0|reg0|regs~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~175_combout\ = (\rtl~1_combout\ & ((\pro0|e0|d[2]~1_combout\) # ((\pro0|e0|d[2]~2_combout\)))) # (!\rtl~1_combout\ & (((\pro0|e0|reg0|regs~38_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[2]~1_combout\,
	datab => \rtl~1_combout\,
	datac => \pro0|e0|reg0|regs~38_regout\,
	datad => \pro0|e0|d[2]~2_combout\,
	combout => \pro0|e0|reg0|regs~175_combout\);

-- Location: LCFF_X18_Y10_N31
\pro0|e0|reg0|regs~22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~22_regout\);

-- Location: LCCOMB_X18_Y10_N30
\pro0|e0|reg0|regs~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~176_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[2]~1_combout\) # ((\pro0|e0|d[2]~2_combout\)))) # (!\rtl~2_combout\ & (((\pro0|e0|reg0|regs~22_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[2]~1_combout\,
	datab => \pro0|e0|d[2]~2_combout\,
	datac => \pro0|e0|reg0|regs~22_regout\,
	datad => \rtl~2_combout\,
	combout => \pro0|e0|reg0|regs~176_combout\);

-- Location: LCCOMB_X18_Y10_N0
\pro0|e0|reg0|regs~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~177_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~175_combout\))) # 
-- (!\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|e0|reg0|regs~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~176_combout\,
	datac => \pro0|e0|reg0|regs~175_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~177_combout\);

-- Location: LCFF_X18_Y10_N19
\pro0|e0|reg0|regs~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~70_regout\);

-- Location: LCCOMB_X18_Y10_N18
\pro0|e0|reg0|regs~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~178_combout\ = (\rtl~3_combout\ & ((\pro0|e0|d[2]~1_combout\) # ((\pro0|e0|d[2]~2_combout\)))) # (!\rtl~3_combout\ & (((\pro0|e0|reg0|regs~70_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[2]~1_combout\,
	datab => \pro0|e0|d[2]~2_combout\,
	datac => \pro0|e0|reg0|regs~70_regout\,
	datad => \rtl~3_combout\,
	combout => \pro0|e0|reg0|regs~178_combout\);

-- Location: LCCOMB_X18_Y10_N4
\pro0|e0|reg0|regs~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~179_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~177_combout\ & (\pro0|e0|reg0|regs~178_combout\)) # (!\pro0|e0|reg0|regs~177_combout\ & ((\pro0|e0|reg0|regs~174_combout\))))) # (!\pro0|co|c0|addr_a[1]~1_combout\ 
-- & (((\pro0|e0|reg0|regs~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~178_combout\,
	datac => \pro0|e0|reg0|regs~174_combout\,
	datad => \pro0|e0|reg0|regs~177_combout\,
	combout => \pro0|e0|reg0|regs~179_combout\);

-- Location: LCCOMB_X19_Y8_N24
\pro0|co|ir~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~5_combout\ = (\mem0|sramContr|dataReaded\(2) & !\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|dataReaded\(2),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir~5_combout\);

-- Location: LCFF_X16_Y10_N13
\pro0|e0|reg0|regs~84\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~84_regout\);

-- Location: LCCOMB_X16_Y10_N12
\pro0|e0|reg0|regs~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~183_combout\ = (\rtl~6_combout\ & (\pro0|e0|d[0]~4_combout\)) # (!\rtl~6_combout\ & ((\pro0|e0|reg0|regs~84_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|d[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~84_regout\,
	datad => \rtl~6_combout\,
	combout => \pro0|e0|reg0|regs~183_combout\);

-- Location: LCCOMB_X16_Y10_N14
\pro0|e0|reg0|regs~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~184_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg0|regs~182_combout\) # (\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs~183_combout\ & 
-- ((!\pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~183_combout\,
	datab => \pro0|e0|reg0|regs~182_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~184_combout\);

-- Location: LCFF_X16_Y10_N25
\pro0|e0|reg0|regs~132\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~132_regout\);

-- Location: LCCOMB_X16_Y10_N24
\pro0|e0|reg0|regs~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~185_combout\ = (\rtl~7_combout\ & (\pro0|e0|d[0]~4_combout\)) # (!\rtl~7_combout\ & ((\pro0|e0|reg0|regs~132_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~7_combout\,
	datab => \pro0|e0|d[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~132_regout\,
	combout => \pro0|e0|reg0|regs~185_combout\);

-- Location: LCCOMB_X16_Y10_N10
\pro0|e0|reg0|regs~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~186_combout\ = (\pro0|e0|reg0|regs~184_combout\ & ((\pro0|e0|reg0|regs~185_combout\) # ((!\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|e0|reg0|regs~184_combout\ & (((\pro0|e0|reg0|regs~181_combout\ & 
-- \pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~185_combout\,
	datab => \pro0|e0|reg0|regs~181_combout\,
	datac => \pro0|e0|reg0|regs~184_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~186_combout\);

-- Location: LCFF_X18_Y8_N29
\pro0|e0|reg0|regs~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~36_regout\);

-- Location: LCCOMB_X18_Y8_N28
\pro0|e0|reg0|regs~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~188_combout\ = (\rtl~1_combout\ & ((\pro0|e0|d[0]~4_combout\))) # (!\rtl~1_combout\ & (\pro0|e0|reg0|regs~36_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~1_combout\,
	datac => \pro0|e0|reg0|regs~36_regout\,
	datad => \pro0|e0|d[0]~4_combout\,
	combout => \pro0|e0|reg0|regs~188_combout\);

-- Location: LCCOMB_X16_Y10_N16
\pro0|e0|reg0|regs~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~190_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|e0|reg0|regs~188_combout\)) # 
-- (!\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~189_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~188_combout\,
	datab => \pro0|e0|reg0|regs~189_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~190_combout\);

-- Location: LCCOMB_X15_Y11_N22
\pro0|e0|reg0|regs~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~197_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~195_combout\))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~196_combout\,
	datab => \pro0|e0|reg0|regs~195_combout\,
	datac => \pro0|co|c0|addr_a[0]~0_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~197_combout\);

-- Location: LCCOMB_X15_Y11_N10
\pro0|e0|reg0|regs~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~199_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~197_combout\ & ((\pro0|e0|reg0|regs~198_combout\))) # (!\pro0|e0|reg0|regs~197_combout\ & (\pro0|e0|reg0|regs~194_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ 
-- & (\pro0|e0|reg0|regs~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~0_combout\,
	datab => \pro0|e0|reg0|regs~197_combout\,
	datac => \pro0|e0|reg0|regs~194_combout\,
	datad => \pro0|e0|reg0|regs~198_combout\,
	combout => \pro0|e0|reg0|regs~199_combout\);

-- Location: LCFF_X15_Y10_N13
\pro0|e0|reg0|regs~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~55_regout\);

-- Location: LCCOMB_X15_Y10_N12
\pro0|e0|reg0|regs~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~200_combout\ = (\rtl~0_combout\ & ((\pro0|e0|d[3]~5_combout\) # ((\pro0|e0|d[3]~6_combout\)))) # (!\rtl~0_combout\ & (((\pro0|e0|reg0|regs~55_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[3]~5_combout\,
	datab => \rtl~0_combout\,
	datac => \pro0|e0|reg0|regs~55_regout\,
	datad => \pro0|e0|d[3]~6_combout\,
	combout => \pro0|e0|reg0|regs~200_combout\);

-- Location: LCFF_X15_Y10_N7
\pro0|e0|reg0|regs~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~39_regout\);

-- Location: LCCOMB_X15_Y10_N6
\pro0|e0|reg0|regs~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~201_combout\ = (\rtl~1_combout\ & ((\pro0|e0|d[3]~5_combout\) # ((\pro0|e0|d[3]~6_combout\)))) # (!\rtl~1_combout\ & (((\pro0|e0|reg0|regs~39_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~1_combout\,
	datab => \pro0|e0|d[3]~5_combout\,
	datac => \pro0|e0|reg0|regs~39_regout\,
	datad => \pro0|e0|d[3]~6_combout\,
	combout => \pro0|e0|reg0|regs~201_combout\);

-- Location: LCCOMB_X15_Y10_N18
\pro0|e0|reg0|regs~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~203_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~201_combout\) # ((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|e0|reg0|regs~202_combout\ & 
-- !\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~201_combout\,
	datab => \pro0|co|c0|addr_a[0]~0_combout\,
	datac => \pro0|e0|reg0|regs~202_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~203_combout\);

-- Location: LCCOMB_X15_Y10_N22
\pro0|e0|reg0|regs~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~205_combout\ = (\pro0|e0|reg0|regs~203_combout\ & (((\pro0|e0|reg0|regs~204_combout\) # (!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg0|regs~203_combout\ & (\pro0|e0|reg0|regs~200_combout\ & 
-- ((\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~200_combout\,
	datab => \pro0|e0|reg0|regs~203_combout\,
	datac => \pro0|e0|reg0|regs~204_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~205_combout\);

-- Location: LCCOMB_X15_Y11_N12
\pro0|e0|reg0|regs~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~206_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~199_combout\)) # (!\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~199_combout\,
	datab => \pro0|co|c0|addr_a[2]~2_combout\,
	datad => \pro0|e0|reg0|regs~205_combout\,
	combout => \pro0|e0|reg0|regs~206_combout\);

-- Location: LCCOMB_X20_Y8_N6
\pro0|e0|reg0|regs~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~210_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~208_combout\) # ((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg0|regs~209_combout\ & 
-- !\pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~208_combout\,
	datac => \pro0|e0|reg0|regs~209_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~210_combout\);

-- Location: LCFF_X20_Y8_N25
\pro0|e0|reg0|regs~136\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~136_regout\);

-- Location: LCCOMB_X20_Y8_N24
\pro0|e0|reg0|regs~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~211_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[4]~8_combout\) # ((\pro0|e0|d[4]~7_combout\)))) # (!\rtl~7_combout\ & (((\pro0|e0|reg0|regs~136_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~7_combout\,
	datab => \pro0|e0|d[4]~8_combout\,
	datac => \pro0|e0|reg0|regs~136_regout\,
	datad => \pro0|e0|d[4]~7_combout\,
	combout => \pro0|e0|reg0|regs~211_combout\);

-- Location: LCCOMB_X20_Y8_N2
\pro0|e0|reg0|regs~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~212_combout\ = (\pro0|e0|reg0|regs~210_combout\ & (((\pro0|e0|reg0|regs~211_combout\) # (!\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|e0|reg0|regs~210_combout\ & (\pro0|e0|reg0|regs~207_combout\ & 
-- ((\pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~210_combout\,
	datab => \pro0|e0|reg0|regs~207_combout\,
	datac => \pro0|e0|reg0|regs~211_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~212_combout\);

-- Location: LCCOMB_X20_Y8_N26
\pro0|e0|reg0|regs~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~216_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|e0|reg0|regs~214_combout\)) # 
-- (!\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~214_combout\,
	datac => \pro0|e0|reg0|regs~215_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~216_combout\);

-- Location: LCCOMB_X20_Y8_N30
\pro0|e0|reg0|regs~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~218_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~216_combout\ & (\pro0|e0|reg0|regs~217_combout\)) # (!\pro0|e0|reg0|regs~216_combout\ & ((\pro0|e0|reg0|regs~213_combout\))))) # (!\pro0|co|c0|addr_a[1]~1_combout\ 
-- & (\pro0|e0|reg0|regs~216_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~216_combout\,
	datac => \pro0|e0|reg0|regs~217_combout\,
	datad => \pro0|e0|reg0|regs~213_combout\,
	combout => \pro0|e0|reg0|regs~218_combout\);

-- Location: LCCOMB_X19_Y8_N2
\pro0|e0|reg0|regs~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~219_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~212_combout\)) # (!\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~218_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~212_combout\,
	datac => \pro0|co|c0|addr_a[2]~2_combout\,
	datad => \pro0|e0|reg0|regs~218_combout\,
	combout => \pro0|e0|reg0|regs~219_combout\);

-- Location: LCFF_X21_Y9_N17
\pro0|e0|reg0|regs~138\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~138_regout\);

-- Location: LCCOMB_X21_Y9_N16
\pro0|e0|reg0|regs~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~237_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[6]~12_combout\) # ((\pro0|e0|d[6]~11_combout\)))) # (!\rtl~7_combout\ & (((\pro0|e0|reg0|regs~138_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~7_combout\,
	datab => \pro0|e0|d[6]~12_combout\,
	datac => \pro0|e0|reg0|regs~138_regout\,
	datad => \pro0|e0|d[6]~11_combout\,
	combout => \pro0|e0|reg0|regs~237_combout\);

-- Location: LCFF_X21_Y9_N21
\pro0|e0|reg0|regs~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~58_regout\);

-- Location: LCCOMB_X21_Y9_N20
\pro0|e0|reg0|regs~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~239_combout\ = (\rtl~0_combout\ & ((\pro0|e0|d[6]~12_combout\) # ((\pro0|e0|d[6]~11_combout\)))) # (!\rtl~0_combout\ & (((\pro0|e0|reg0|regs~58_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~0_combout\,
	datab => \pro0|e0|d[6]~12_combout\,
	datac => \pro0|e0|reg0|regs~58_regout\,
	datad => \pro0|e0|d[6]~11_combout\,
	combout => \pro0|e0|reg0|regs~239_combout\);

-- Location: LCFF_X21_Y9_N25
\pro0|e0|reg0|regs~26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~26_regout\);

-- Location: LCCOMB_X21_Y9_N24
\pro0|e0|reg0|regs~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~241_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[6]~12_combout\) # ((\pro0|e0|d[6]~11_combout\)))) # (!\rtl~2_combout\ & (((\pro0|e0|reg0|regs~26_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[6]~12_combout\,
	datab => \rtl~2_combout\,
	datac => \pro0|e0|reg0|regs~26_regout\,
	datad => \pro0|e0|d[6]~11_combout\,
	combout => \pro0|e0|reg0|regs~241_combout\);

-- Location: LCFF_X18_Y10_N23
\pro0|e0|reg0|regs~91\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~91_regout\);

-- Location: LCCOMB_X18_Y10_N22
\pro0|e0|reg0|regs~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~248_combout\ = (\rtl~6_combout\ & ((\pro0|e0|d[7]~14_combout\) # ((\pro0|e0|d[7]~13_combout\)))) # (!\rtl~6_combout\ & (((\pro0|e0|reg0|regs~91_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[7]~14_combout\,
	datab => \pro0|e0|d[7]~13_combout\,
	datac => \pro0|e0|reg0|regs~91_regout\,
	datad => \rtl~6_combout\,
	combout => \pro0|e0|reg0|regs~248_combout\);

-- Location: LCCOMB_X21_Y10_N20
\pro0|e0|reg0|regs~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~249_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~247_combout\))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~248_combout\,
	datab => \pro0|co|c0|addr_a[0]~0_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|e0|reg0|regs~247_combout\,
	combout => \pro0|e0|reg0|regs~249_combout\);

-- Location: LCFF_X21_Y10_N29
\pro0|e0|reg0|regs~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~43_regout\);

-- Location: LCCOMB_X21_Y10_N28
\pro0|e0|reg0|regs~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~253_combout\ = (\rtl~1_combout\ & ((\pro0|e0|d[7]~14_combout\) # ((\pro0|e0|d[7]~13_combout\)))) # (!\rtl~1_combout\ & (((\pro0|e0|reg0|regs~43_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[7]~14_combout\,
	datab => \pro0|e0|d[7]~13_combout\,
	datac => \pro0|e0|reg0|regs~43_regout\,
	datad => \rtl~1_combout\,
	combout => \pro0|e0|reg0|regs~253_combout\);

-- Location: LCFF_X21_Y10_N23
\pro0|e0|reg0|regs~27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~27_regout\);

-- Location: LCCOMB_X21_Y10_N22
\pro0|e0|reg0|regs~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~254_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[7]~14_combout\) # ((\pro0|e0|d[7]~13_combout\)))) # (!\rtl~2_combout\ & (((\pro0|e0|reg0|regs~27_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[7]~14_combout\,
	datab => \pro0|e0|d[7]~13_combout\,
	datac => \pro0|e0|reg0|regs~27_regout\,
	datad => \rtl~2_combout\,
	combout => \pro0|e0|reg0|regs~254_combout\);

-- Location: LCCOMB_X21_Y10_N16
\pro0|e0|reg0|regs~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~255_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|e0|reg0|regs~253_combout\)) # 
-- (!\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~254_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~253_combout\,
	datab => \pro0|e0|reg0|regs~254_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~255_combout\);

-- Location: LCCOMB_X21_Y10_N4
\pro0|e0|reg0|regs~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~257_combout\ = (\pro0|e0|reg0|regs~255_combout\ & (((\pro0|e0|reg0|regs~256_combout\) # (!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg0|regs~255_combout\ & (\pro0|e0|reg0|regs~252_combout\ & (\pro0|co|c0|addr_a[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~255_combout\,
	datab => \pro0|e0|reg0|regs~252_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|e0|reg0|regs~256_combout\,
	combout => \pro0|e0|reg0|regs~257_combout\);

-- Location: LCFF_X16_Y7_N11
\pro0|e0|reg0|regs~124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~124_regout\);

-- Location: LCCOMB_X16_Y7_N10
\pro0|e0|reg0|regs~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~260_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[8]~15_combout\))) # (!\rtl~5_combout\ & (\pro0|e0|reg0|regs~124_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~5_combout\,
	datac => \pro0|e0|reg0|regs~124_regout\,
	datad => \pro0|e0|d[8]~15_combout\,
	combout => \pro0|e0|reg0|regs~260_combout\);

-- Location: LCFF_X16_Y7_N7
\pro0|e0|reg0|regs~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~44_regout\);

-- Location: LCCOMB_X16_Y7_N6
\pro0|e0|reg0|regs~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~266_combout\ = (\rtl~1_combout\ & ((\pro0|e0|d[8]~15_combout\))) # (!\rtl~1_combout\ & (\pro0|e0|reg0|regs~44_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~1_combout\,
	datac => \pro0|e0|reg0|regs~44_regout\,
	datad => \pro0|e0|d[8]~15_combout\,
	combout => \pro0|e0|reg0|regs~266_combout\);

-- Location: LCFF_X16_Y7_N21
\pro0|e0|reg0|regs~76\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~76_regout\);

-- Location: LCCOMB_X16_Y7_N20
\pro0|e0|reg0|regs~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~269_combout\ = (\rtl~3_combout\ & ((\pro0|e0|d[8]~15_combout\))) # (!\rtl~3_combout\ & (\pro0|e0|reg0|regs~76_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~3_combout\,
	datac => \pro0|e0|reg0|regs~76_regout\,
	datad => \pro0|e0|d[8]~15_combout\,
	combout => \pro0|e0|reg0|regs~269_combout\);

-- Location: LCFF_X14_Y7_N11
\pro0|e0|reg0|regs~125\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~125_regout\);

-- Location: LCCOMB_X14_Y7_N10
\pro0|e0|reg0|regs~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~273_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[9]~16_combout\))) # (!\rtl~5_combout\ & (\pro0|e0|reg0|regs~125_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~5_combout\,
	datac => \pro0|e0|reg0|regs~125_regout\,
	datad => \pro0|e0|d[9]~16_combout\,
	combout => \pro0|e0|reg0|regs~273_combout\);

-- Location: LCCOMB_X14_Y7_N6
\pro0|e0|reg0|regs~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~275_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs~273_combout\)) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~274_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~273_combout\,
	datab => \pro0|co|c0|addr_a[0]~0_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|e0|reg0|regs~274_combout\,
	combout => \pro0|e0|reg0|regs~275_combout\);

-- Location: LCFF_X15_Y7_N11
\pro0|e0|reg0|regs~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~61_regout\);

-- Location: LCCOMB_X15_Y7_N10
\pro0|e0|reg0|regs~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~278_combout\ = (\rtl~0_combout\ & ((\pro0|e0|d[9]~16_combout\))) # (!\rtl~0_combout\ & (\pro0|e0|reg0|regs~61_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~0_combout\,
	datac => \pro0|e0|reg0|regs~61_regout\,
	datad => \pro0|e0|d[9]~16_combout\,
	combout => \pro0|e0|reg0|regs~278_combout\);

-- Location: LCFF_X15_Y7_N7
\pro0|e0|reg0|regs~29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~29_regout\);

-- Location: LCCOMB_X15_Y7_N6
\pro0|e0|reg0|regs~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~280_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[9]~16_combout\))) # (!\rtl~2_combout\ & (\pro0|e0|reg0|regs~29_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~2_combout\,
	datac => \pro0|e0|reg0|regs~29_regout\,
	datad => \pro0|e0|d[9]~16_combout\,
	combout => \pro0|e0|reg0|regs~280_combout\);

-- Location: LCCOMB_X20_Y7_N4
\pro0|e0|d[10]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[10]~17_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|e0|alu0|Mux5~1_combout\))) # (!\pro0|co|c0|Mux3~1_combout\ & (\mem0|sramContr|dataReaded\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~1_combout\,
	datab => \mem0|sramContr|dataReaded\(10),
	datad => \pro0|e0|alu0|Mux5~1_combout\,
	combout => \pro0|e0|d[10]~17_combout\);

-- Location: LCFF_X16_Y9_N9
\pro0|e0|reg0|regs~110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~110_regout\);

-- Location: LCCOMB_X16_Y9_N8
\pro0|e0|reg0|regs~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~285_combout\ = (\rtl~4_combout\ & (\pro0|e0|d[10]~17_combout\)) # (!\rtl~4_combout\ & ((\pro0|e0|reg0|regs~110_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[10]~17_combout\,
	datab => \rtl~4_combout\,
	datac => \pro0|e0|reg0|regs~110_regout\,
	combout => \pro0|e0|reg0|regs~285_combout\);

-- Location: LCFF_X15_Y11_N15
\pro0|e0|reg0|regs~126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~126_regout\);

-- Location: LCCOMB_X15_Y11_N14
\pro0|e0|reg0|regs~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~286_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[10]~17_combout\))) # (!\rtl~5_combout\ & (\pro0|e0|reg0|regs~126_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~5_combout\,
	datac => \pro0|e0|reg0|regs~126_regout\,
	datad => \pro0|e0|d[10]~17_combout\,
	combout => \pro0|e0|reg0|regs~286_combout\);

-- Location: LCFF_X16_Y9_N19
\pro0|e0|reg0|regs~94\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~94_regout\);

-- Location: LCCOMB_X16_Y9_N18
\pro0|e0|reg0|regs~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~287_combout\ = (\rtl~6_combout\ & (\pro0|e0|d[10]~17_combout\)) # (!\rtl~6_combout\ & ((\pro0|e0|reg0|regs~94_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[10]~17_combout\,
	datab => \rtl~6_combout\,
	datac => \pro0|e0|reg0|regs~94_regout\,
	combout => \pro0|e0|reg0|regs~287_combout\);

-- Location: LCCOMB_X16_Y9_N20
\pro0|e0|reg0|regs~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~288_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg0|regs~286_combout\) # (\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs~287_combout\ & 
-- ((!\pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~287_combout\,
	datac => \pro0|e0|reg0|regs~286_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~288_combout\);

-- Location: LCFF_X16_Y9_N31
\pro0|e0|reg0|regs~142\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~142_regout\);

-- Location: LCCOMB_X16_Y9_N30
\pro0|e0|reg0|regs~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~289_combout\ = (\rtl~7_combout\ & (\pro0|e0|d[10]~17_combout\)) # (!\rtl~7_combout\ & ((\pro0|e0|reg0|regs~142_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[10]~17_combout\,
	datab => \rtl~7_combout\,
	datac => \pro0|e0|reg0|regs~142_regout\,
	combout => \pro0|e0|reg0|regs~289_combout\);

-- Location: LCCOMB_X16_Y9_N24
\pro0|e0|reg0|regs~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~290_combout\ = (\pro0|e0|reg0|regs~288_combout\ & ((\pro0|e0|reg0|regs~289_combout\) # ((!\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|e0|reg0|regs~288_combout\ & (((\pro0|e0|reg0|regs~285_combout\ & 
-- \pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~288_combout\,
	datab => \pro0|e0|reg0|regs~289_combout\,
	datac => \pro0|e0|reg0|regs~285_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~290_combout\);

-- Location: LCFF_X16_Y9_N11
\pro0|e0|reg0|regs~78\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~78_regout\);

-- Location: LCCOMB_X16_Y9_N10
\pro0|e0|reg0|regs~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~295_combout\ = (\rtl~3_combout\ & (\pro0|e0|d[10]~17_combout\)) # (!\rtl~3_combout\ & ((\pro0|e0|reg0|regs~78_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[10]~17_combout\,
	datac => \pro0|e0|reg0|regs~78_regout\,
	datad => \rtl~3_combout\,
	combout => \pro0|e0|reg0|regs~295_combout\);

-- Location: LCFF_X16_Y11_N11
\pro0|e0|reg0|regs~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~63_regout\);

-- Location: LCCOMB_X16_Y11_N10
\pro0|e0|reg0|regs~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~304_combout\ = (\rtl~0_combout\ & ((\pro0|e0|d[11]~18_combout\))) # (!\rtl~0_combout\ & (\pro0|e0|reg0|regs~63_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~0_combout\,
	datac => \pro0|e0|reg0|regs~63_regout\,
	datad => \pro0|e0|d[11]~18_combout\,
	combout => \pro0|e0|reg0|regs~304_combout\);

-- Location: LCFF_X16_Y11_N13
\pro0|e0|reg0|regs~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~47_regout\);

-- Location: LCCOMB_X16_Y11_N12
\pro0|e0|reg0|regs~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~305_combout\ = (\rtl~1_combout\ & ((\pro0|e0|d[11]~18_combout\))) # (!\rtl~1_combout\ & (\pro0|e0|reg0|regs~47_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~1_combout\,
	datac => \pro0|e0|reg0|regs~47_regout\,
	datad => \pro0|e0|d[11]~18_combout\,
	combout => \pro0|e0|reg0|regs~305_combout\);

-- Location: LCFF_X14_Y7_N21
\pro0|e0|reg0|regs~112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~112_regout\);

-- Location: LCCOMB_X14_Y7_N20
\pro0|e0|reg0|regs~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~311_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[12]~19_combout\))) # (!\rtl~4_combout\ & (\pro0|e0|reg0|regs~112_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~4_combout\,
	datac => \pro0|e0|reg0|regs~112_regout\,
	datad => \pro0|e0|d[12]~19_combout\,
	combout => \pro0|e0|reg0|regs~311_combout\);

-- Location: LCCOMB_X14_Y7_N26
\pro0|e0|reg0|regs~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~314_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~312_combout\) # ((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg0|regs~313_combout\ & 
-- !\pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~312_combout\,
	datac => \pro0|e0|reg0|regs~313_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~314_combout\);

-- Location: LCCOMB_X14_Y7_N14
\pro0|e0|reg0|regs~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~316_combout\ = (\pro0|e0|reg0|regs~314_combout\ & ((\pro0|e0|reg0|regs~315_combout\) # ((!\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|e0|reg0|regs~314_combout\ & (((\pro0|e0|reg0|regs~311_combout\ & 
-- \pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~314_combout\,
	datab => \pro0|e0|reg0|regs~315_combout\,
	datac => \pro0|e0|reg0|regs~311_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~316_combout\);

-- Location: LCFF_X14_Y8_N5
\pro0|e0|reg0|regs~32\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~32_regout\);

-- Location: LCCOMB_X14_Y8_N4
\pro0|e0|reg0|regs~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~319_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[12]~19_combout\))) # (!\rtl~2_combout\ & (\pro0|e0|reg0|regs~32_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~2_combout\,
	datac => \pro0|e0|reg0|regs~32_regout\,
	datad => \pro0|e0|d[12]~19_combout\,
	combout => \pro0|e0|reg0|regs~319_combout\);

-- Location: LCFF_X14_Y8_N17
\pro0|e0|reg0|regs~80\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~80_regout\);

-- Location: LCCOMB_X14_Y8_N16
\pro0|e0|reg0|regs~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~321_combout\ = (\rtl~3_combout\ & ((\pro0|e0|d[12]~19_combout\))) # (!\rtl~3_combout\ & (\pro0|e0|reg0|regs~80_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~3_combout\,
	datac => \pro0|e0|reg0|regs~80_regout\,
	datad => \pro0|e0|d[12]~19_combout\,
	combout => \pro0|e0|reg0|regs~321_combout\);

-- Location: LCFF_X14_Y9_N25
\pro0|e0|reg0|regs~97\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~97_regout\);

-- Location: LCCOMB_X14_Y9_N24
\pro0|e0|reg0|regs~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~326_combout\ = (\rtl~6_combout\ & (\pro0|e0|d[13]~20_combout\)) # (!\rtl~6_combout\ & ((\pro0|e0|reg0|regs~97_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[13]~20_combout\,
	datac => \pro0|e0|reg0|regs~97_regout\,
	datad => \rtl~6_combout\,
	combout => \pro0|e0|reg0|regs~326_combout\);

-- Location: LCFF_X14_Y9_N21
\pro0|e0|reg0|regs~145\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~145_regout\);

-- Location: LCCOMB_X14_Y9_N20
\pro0|e0|reg0|regs~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~328_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[13]~20_combout\))) # (!\rtl~7_combout\ & (\pro0|e0|reg0|regs~145_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~7_combout\,
	datac => \pro0|e0|reg0|regs~145_regout\,
	datad => \pro0|e0|d[13]~20_combout\,
	combout => \pro0|e0|reg0|regs~328_combout\);

-- Location: LCFF_X14_Y8_N13
\pro0|e0|reg0|regs~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~65_regout\);

-- Location: LCCOMB_X14_Y8_N12
\pro0|e0|reg0|regs~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~330_combout\ = (\rtl~0_combout\ & (\pro0|e0|d[13]~20_combout\)) # (!\rtl~0_combout\ & ((\pro0|e0|reg0|regs~65_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[13]~20_combout\,
	datab => \rtl~0_combout\,
	datac => \pro0|e0|reg0|regs~65_regout\,
	combout => \pro0|e0|reg0|regs~330_combout\);

-- Location: LCFF_X14_Y8_N31
\pro0|e0|reg0|regs~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~49_regout\);

-- Location: LCCOMB_X14_Y8_N30
\pro0|e0|reg0|regs~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~331_combout\ = (\rtl~1_combout\ & (\pro0|e0|d[13]~20_combout\)) # (!\rtl~1_combout\ & ((\pro0|e0|reg0|regs~49_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[13]~20_combout\,
	datab => \rtl~1_combout\,
	datac => \pro0|e0|reg0|regs~49_regout\,
	combout => \pro0|e0|reg0|regs~331_combout\);

-- Location: LCFF_X14_Y8_N1
\pro0|e0|reg0|regs~33\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~33_regout\);

-- Location: LCCOMB_X14_Y8_N0
\pro0|e0|reg0|regs~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~332_combout\ = (\rtl~2_combout\ & (\pro0|e0|d[13]~20_combout\)) # (!\rtl~2_combout\ & ((\pro0|e0|reg0|regs~33_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~2_combout\,
	datab => \pro0|e0|d[13]~20_combout\,
	datac => \pro0|e0|reg0|regs~33_regout\,
	combout => \pro0|e0|reg0|regs~332_combout\);

-- Location: LCCOMB_X14_Y8_N10
\pro0|e0|reg0|regs~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~333_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~331_combout\))) # 
-- (!\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|e0|reg0|regs~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~332_combout\,
	datac => \pro0|co|c0|addr_a[0]~0_combout\,
	datad => \pro0|e0|reg0|regs~331_combout\,
	combout => \pro0|e0|reg0|regs~333_combout\);

-- Location: LCFF_X14_Y8_N21
\pro0|e0|reg0|regs~81\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~81_regout\);

-- Location: LCCOMB_X14_Y8_N20
\pro0|e0|reg0|regs~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~334_combout\ = (\rtl~3_combout\ & (\pro0|e0|d[13]~20_combout\)) # (!\rtl~3_combout\ & ((\pro0|e0|reg0|regs~81_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~3_combout\,
	datab => \pro0|e0|d[13]~20_combout\,
	datac => \pro0|e0|reg0|regs~81_regout\,
	combout => \pro0|e0|reg0|regs~334_combout\);

-- Location: LCCOMB_X14_Y8_N6
\pro0|e0|reg0|regs~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~335_combout\ = (\pro0|e0|reg0|regs~333_combout\ & (((\pro0|e0|reg0|regs~334_combout\)) # (!\pro0|co|c0|addr_a[1]~1_combout\))) # (!\pro0|e0|reg0|regs~333_combout\ & (\pro0|co|c0|addr_a[1]~1_combout\ & 
-- ((\pro0|e0|reg0|regs~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~333_combout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs~334_combout\,
	datad => \pro0|e0|reg0|regs~330_combout\,
	combout => \pro0|e0|reg0|regs~335_combout\);

-- Location: LCCOMB_X18_Y6_N2
\pro0|e0|d[14]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[14]~21_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|e0|alu0|Mux1~2_combout\) # ((\pro0|e0|alu0|Mux1~0_combout\)))) # (!\pro0|co|c0|Mux3~1_combout\ & (((\mem0|sramContr|dataReaded\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~2_combout\,
	datab => \pro0|e0|alu0|Mux1~0_combout\,
	datac => \pro0|co|c0|Mux3~1_combout\,
	datad => \mem0|sramContr|dataReaded\(14),
	combout => \pro0|e0|d[14]~21_combout\);

-- Location: LCFF_X18_Y9_N25
\pro0|e0|reg0|regs~114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~114_regout\);

-- Location: LCCOMB_X18_Y9_N24
\pro0|e0|reg0|regs~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~337_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[14]~21_combout\))) # (!\rtl~4_combout\ & (\pro0|e0|reg0|regs~114_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~4_combout\,
	datac => \pro0|e0|reg0|regs~114_regout\,
	datad => \pro0|e0|d[14]~21_combout\,
	combout => \pro0|e0|reg0|regs~337_combout\);

-- Location: LCFF_X18_Y9_N3
\pro0|e0|reg0|regs~130\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~130_regout\);

-- Location: LCCOMB_X18_Y9_N2
\pro0|e0|reg0|regs~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~338_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[14]~21_combout\))) # (!\rtl~5_combout\ & (\pro0|e0|reg0|regs~130_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~5_combout\,
	datac => \pro0|e0|reg0|regs~130_regout\,
	datad => \pro0|e0|d[14]~21_combout\,
	combout => \pro0|e0|reg0|regs~338_combout\);

-- Location: LCFF_X18_Y9_N21
\pro0|e0|reg0|regs~98\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~98_regout\);

-- Location: LCCOMB_X18_Y9_N20
\pro0|e0|reg0|regs~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~339_combout\ = (\rtl~6_combout\ & ((\pro0|e0|d[14]~21_combout\))) # (!\rtl~6_combout\ & (\pro0|e0|reg0|regs~98_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~6_combout\,
	datac => \pro0|e0|reg0|regs~98_regout\,
	datad => \pro0|e0|d[14]~21_combout\,
	combout => \pro0|e0|reg0|regs~339_combout\);

-- Location: LCCOMB_X18_Y9_N6
\pro0|e0|reg0|regs~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~340_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg0|regs~338_combout\) # (\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs~339_combout\ & 
-- ((!\pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~339_combout\,
	datab => \pro0|e0|reg0|regs~338_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~340_combout\);

-- Location: LCFF_X18_Y9_N1
\pro0|e0|reg0|regs~146\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~146_regout\);

-- Location: LCCOMB_X18_Y9_N0
\pro0|e0|reg0|regs~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~341_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[14]~21_combout\))) # (!\rtl~7_combout\ & (\pro0|e0|reg0|regs~146_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~7_combout\,
	datac => \pro0|e0|reg0|regs~146_regout\,
	datad => \pro0|e0|d[14]~21_combout\,
	combout => \pro0|e0|reg0|regs~341_combout\);

-- Location: LCCOMB_X18_Y9_N18
\pro0|e0|reg0|regs~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~342_combout\ = (\pro0|e0|reg0|regs~340_combout\ & ((\pro0|e0|reg0|regs~341_combout\) # ((!\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|e0|reg0|regs~340_combout\ & (((\pro0|e0|reg0|regs~337_combout\ & 
-- \pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~340_combout\,
	datab => \pro0|e0|reg0|regs~341_combout\,
	datac => \pro0|e0|reg0|regs~337_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~342_combout\);

-- Location: LCFF_X18_Y9_N5
\pro0|e0|reg0|regs~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~66_regout\);

-- Location: LCCOMB_X18_Y9_N4
\pro0|e0|reg0|regs~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~343_combout\ = (\rtl~0_combout\ & ((\pro0|e0|d[14]~21_combout\))) # (!\rtl~0_combout\ & (\pro0|e0|reg0|regs~66_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~0_combout\,
	datac => \pro0|e0|reg0|regs~66_regout\,
	datad => \pro0|e0|d[14]~21_combout\,
	combout => \pro0|e0|reg0|regs~343_combout\);

-- Location: LCFF_X18_Y8_N7
\pro0|e0|reg0|regs~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~50_regout\);

-- Location: LCCOMB_X18_Y8_N6
\pro0|e0|reg0|regs~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~344_combout\ = (\rtl~1_combout\ & (\pro0|e0|d[14]~21_combout\)) # (!\rtl~1_combout\ & ((\pro0|e0|reg0|regs~50_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|d[14]~21_combout\,
	datac => \pro0|e0|reg0|regs~50_regout\,
	datad => \rtl~1_combout\,
	combout => \pro0|e0|reg0|regs~344_combout\);

-- Location: LCFF_X18_Y9_N15
\pro0|e0|reg0|regs~34\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~34_regout\);

-- Location: LCCOMB_X18_Y9_N14
\pro0|e0|reg0|regs~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~345_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[14]~21_combout\))) # (!\rtl~2_combout\ & (\pro0|e0|reg0|regs~34_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~2_combout\,
	datac => \pro0|e0|reg0|regs~34_regout\,
	datad => \pro0|e0|d[14]~21_combout\,
	combout => \pro0|e0|reg0|regs~345_combout\);

-- Location: LCCOMB_X18_Y9_N16
\pro0|e0|reg0|regs~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~346_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|e0|reg0|regs~344_combout\)) # 
-- (!\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~345_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~344_combout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs~345_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~346_combout\);

-- Location: LCFF_X18_Y9_N27
\pro0|e0|reg0|regs~82\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~82_regout\);

-- Location: LCCOMB_X18_Y9_N26
\pro0|e0|reg0|regs~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~347_combout\ = (\rtl~3_combout\ & ((\pro0|e0|d[14]~21_combout\))) # (!\rtl~3_combout\ & (\pro0|e0|reg0|regs~82_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~3_combout\,
	datac => \pro0|e0|reg0|regs~82_regout\,
	datad => \pro0|e0|d[14]~21_combout\,
	combout => \pro0|e0|reg0|regs~347_combout\);

-- Location: LCCOMB_X18_Y9_N12
\pro0|e0|reg0|regs~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~348_combout\ = (\pro0|e0|reg0|regs~346_combout\ & (((\pro0|e0|reg0|regs~347_combout\)) # (!\pro0|co|c0|addr_a[1]~1_combout\))) # (!\pro0|e0|reg0|regs~346_combout\ & (\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs~343_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~346_combout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs~343_combout\,
	datad => \pro0|e0|reg0|regs~347_combout\,
	combout => \pro0|e0|reg0|regs~348_combout\);

-- Location: LCCOMB_X18_Y8_N24
\pro0|e0|reg0|regs~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~349_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~342_combout\))) # (!\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~348_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~2_combout\,
	datab => \pro0|e0|reg0|regs~348_combout\,
	datac => \pro0|e0|reg0|regs~342_combout\,
	combout => \pro0|e0|reg0|regs~349_combout\);

-- Location: LCCOMB_X20_Y7_N22
\pro0|e0|d[15]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[15]~22_combout\ = (\pro0|co|c0|Mux3~1_combout\ & (((\pro0|e0|alu0|Mux0~0_combout\) # (\pro0|e0|alu0|Mux0~1_combout\)))) # (!\pro0|co|c0|Mux3~1_combout\ & (\mem0|sramContr|dataReaded\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|dataReaded\(15),
	datab => \pro0|e0|alu0|Mux0~0_combout\,
	datac => \pro0|e0|alu0|Mux0~1_combout\,
	datad => \pro0|co|c0|Mux3~1_combout\,
	combout => \pro0|e0|d[15]~22_combout\);

-- Location: LCFF_X16_Y8_N25
\pro0|e0|reg0|regs~115\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~115_regout\);

-- Location: LCCOMB_X16_Y8_N24
\pro0|e0|reg0|regs~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~350_combout\ = (\rtl~4_combout\ & (\pro0|e0|d[15]~22_combout\)) # (!\rtl~4_combout\ & ((\pro0|e0|reg0|regs~115_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~4_combout\,
	datab => \pro0|e0|d[15]~22_combout\,
	datac => \pro0|e0|reg0|regs~115_regout\,
	combout => \pro0|e0|reg0|regs~350_combout\);

-- Location: LCFF_X16_Y8_N11
\pro0|e0|reg0|regs~131\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~131_regout\);

-- Location: LCCOMB_X16_Y8_N10
\pro0|e0|reg0|regs~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~351_combout\ = (\rtl~5_combout\ & (\pro0|e0|d[15]~22_combout\)) # (!\rtl~5_combout\ & ((\pro0|e0|reg0|regs~131_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|d[15]~22_combout\,
	datac => \pro0|e0|reg0|regs~131_regout\,
	datad => \rtl~5_combout\,
	combout => \pro0|e0|reg0|regs~351_combout\);

-- Location: LCFF_X16_Y8_N5
\pro0|e0|reg0|regs~99\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~99_regout\);

-- Location: LCCOMB_X16_Y8_N4
\pro0|e0|reg0|regs~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~352_combout\ = (\rtl~6_combout\ & (\pro0|e0|d[15]~22_combout\)) # (!\rtl~6_combout\ & ((\pro0|e0|reg0|regs~99_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~6_combout\,
	datab => \pro0|e0|d[15]~22_combout\,
	datac => \pro0|e0|reg0|regs~99_regout\,
	combout => \pro0|e0|reg0|regs~352_combout\);

-- Location: LCCOMB_X16_Y8_N6
\pro0|e0|reg0|regs~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~353_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~351_combout\) # ((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg0|regs~352_combout\ & 
-- !\pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~351_combout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs~352_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~353_combout\);

-- Location: LCFF_X16_Y8_N9
\pro0|e0|reg0|regs~147\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~147_regout\);

-- Location: LCCOMB_X16_Y8_N8
\pro0|e0|reg0|regs~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~354_combout\ = (\rtl~7_combout\ & (\pro0|e0|d[15]~22_combout\)) # (!\rtl~7_combout\ & ((\pro0|e0|reg0|regs~147_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~7_combout\,
	datab => \pro0|e0|d[15]~22_combout\,
	datac => \pro0|e0|reg0|regs~147_regout\,
	combout => \pro0|e0|reg0|regs~354_combout\);

-- Location: LCCOMB_X16_Y8_N18
\pro0|e0|reg0|regs~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~355_combout\ = (\pro0|e0|reg0|regs~353_combout\ & ((\pro0|e0|reg0|regs~354_combout\) # ((!\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|e0|reg0|regs~353_combout\ & (((\pro0|e0|reg0|regs~350_combout\ & 
-- \pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~353_combout\,
	datab => \pro0|e0|reg0|regs~354_combout\,
	datac => \pro0|e0|reg0|regs~350_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~355_combout\);

-- Location: LCFF_X16_Y8_N21
\pro0|e0|reg0|regs~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~67_regout\);

-- Location: LCCOMB_X16_Y8_N20
\pro0|e0|reg0|regs~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~356_combout\ = (\rtl~0_combout\ & (\pro0|e0|d[15]~22_combout\)) # (!\rtl~0_combout\ & ((\pro0|e0|reg0|regs~67_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~0_combout\,
	datab => \pro0|e0|d[15]~22_combout\,
	datac => \pro0|e0|reg0|regs~67_regout\,
	combout => \pro0|e0|reg0|regs~356_combout\);

-- Location: LCFF_X16_Y8_N15
\pro0|e0|reg0|regs~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~51_regout\);

-- Location: LCCOMB_X16_Y8_N14
\pro0|e0|reg0|regs~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~357_combout\ = (\rtl~1_combout\ & (\pro0|e0|d[15]~22_combout\)) # (!\rtl~1_combout\ & ((\pro0|e0|reg0|regs~51_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~1_combout\,
	datab => \pro0|e0|d[15]~22_combout\,
	datac => \pro0|e0|reg0|regs~51_regout\,
	combout => \pro0|e0|reg0|regs~357_combout\);

-- Location: LCFF_X21_Y10_N15
\pro0|e0|reg0|regs~35\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~35_regout\);

-- Location: LCCOMB_X21_Y10_N14
\pro0|e0|reg0|regs~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~358_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[15]~22_combout\))) # (!\rtl~2_combout\ & (\pro0|e0|reg0|regs~35_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~2_combout\,
	datac => \pro0|e0|reg0|regs~35_regout\,
	datad => \pro0|e0|d[15]~22_combout\,
	combout => \pro0|e0|reg0|regs~358_combout\);

-- Location: LCCOMB_X16_Y8_N16
\pro0|e0|reg0|regs~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~359_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~357_combout\))) # 
-- (!\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|e0|reg0|regs~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~358_combout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs~357_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~359_combout\);

-- Location: LCFF_X16_Y8_N27
\pro0|e0|reg0|regs~83\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~83_regout\);

-- Location: LCCOMB_X16_Y8_N26
\pro0|e0|reg0|regs~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~360_combout\ = (\rtl~3_combout\ & (\pro0|e0|d[15]~22_combout\)) # (!\rtl~3_combout\ & ((\pro0|e0|reg0|regs~83_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|d[15]~22_combout\,
	datac => \pro0|e0|reg0|regs~83_regout\,
	datad => \rtl~3_combout\,
	combout => \pro0|e0|reg0|regs~360_combout\);

-- Location: LCCOMB_X16_Y8_N12
\pro0|e0|reg0|regs~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~361_combout\ = (\pro0|e0|reg0|regs~359_combout\ & ((\pro0|e0|reg0|regs~360_combout\) # ((!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg0|regs~359_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\ & 
-- \pro0|e0|reg0|regs~356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~359_combout\,
	datab => \pro0|e0|reg0|regs~360_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|e0|reg0|regs~356_combout\,
	combout => \pro0|e0|reg0|regs~361_combout\);

-- Location: LCCOMB_X16_Y8_N22
\pro0|e0|reg0|regs~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~362_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~355_combout\))) # (!\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~361_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~361_combout\,
	datab => \pro0|e0|reg0|regs~355_combout\,
	datad => \pro0|co|c0|addr_a[2]~2_combout\,
	combout => \pro0|e0|reg0|regs~362_combout\);

-- Location: LCCOMB_X15_Y10_N0
\pro0|e0|reg0|regs~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~370_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~162_combout\) # ((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & (((\pro0|e0|reg0|regs~163_combout\ & !\pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~162_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|e0|reg0|regs~163_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~370_combout\);

-- Location: LCCOMB_X15_Y10_N26
\pro0|e0|reg0|regs~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~371_combout\ = (\pro0|e0|reg0|regs~370_combout\ & (((\pro0|e0|reg0|regs~165_combout\) # (!\pro0|co|ir\(10))))) # (!\pro0|e0|reg0|regs~370_combout\ & (\pro0|e0|reg0|regs~161_combout\ & ((\pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~161_combout\,
	datab => \pro0|e0|reg0|regs~370_combout\,
	datac => \pro0|e0|reg0|regs~165_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~371_combout\);

-- Location: LCCOMB_X18_Y10_N16
\pro0|e0|reg0|regs~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~373_combout\ = (\pro0|co|ir\(9) & (((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & ((\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~169_combout\))) # (!\pro0|co|ir\(10) & (\pro0|e0|reg0|regs~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~170_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~169_combout\,
	combout => \pro0|e0|reg0|regs~373_combout\);

-- Location: LCCOMB_X18_Y10_N20
\pro0|e0|reg0|regs~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~375_combout\ = (\pro0|co|ir\(10) & (\pro0|co|ir\(9))) # (!\pro0|co|ir\(10) & ((\pro0|co|ir\(9) & (\pro0|e0|reg0|regs~175_combout\)) # (!\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~176_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(10),
	datab => \pro0|co|ir\(9),
	datac => \pro0|e0|reg0|regs~175_combout\,
	datad => \pro0|e0|reg0|regs~176_combout\,
	combout => \pro0|e0|reg0|regs~375_combout\);

-- Location: LCCOMB_X18_Y10_N6
\pro0|e0|reg0|regs~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~376_combout\ = (\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~375_combout\ & ((\pro0|e0|reg0|regs~178_combout\))) # (!\pro0|e0|reg0|regs~375_combout\ & (\pro0|e0|reg0|regs~174_combout\)))) # (!\pro0|co|ir\(10) & 
-- (((\pro0|e0|reg0|regs~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(10),
	datab => \pro0|e0|reg0|regs~174_combout\,
	datac => \pro0|e0|reg0|regs~375_combout\,
	datad => \pro0|e0|reg0|regs~178_combout\,
	combout => \pro0|e0|reg0|regs~376_combout\);

-- Location: LCCOMB_X21_Y8_N24
\pro0|e0|reg0|regs~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~388_combout\ = (\pro0|co|ir\(10) & (((\pro0|co|ir\(9)) # (\pro0|e0|reg0|regs~221_combout\)))) # (!\pro0|co|ir\(10) & (\pro0|e0|reg0|regs~222_combout\ & (!\pro0|co|ir\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~222_combout\,
	datab => \pro0|co|ir\(10),
	datac => \pro0|co|ir\(9),
	datad => \pro0|e0|reg0|regs~221_combout\,
	combout => \pro0|e0|reg0|regs~388_combout\);

-- Location: LCCOMB_X21_Y8_N10
\pro0|e0|reg0|regs~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~389_combout\ = (\pro0|e0|reg0|regs~388_combout\ & (((\pro0|e0|reg0|regs~224_combout\) # (!\pro0|co|ir\(9))))) # (!\pro0|e0|reg0|regs~388_combout\ & (\pro0|e0|reg0|regs~220_combout\ & ((\pro0|co|ir\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~388_combout\,
	datab => \pro0|e0|reg0|regs~220_combout\,
	datac => \pro0|e0|reg0|regs~224_combout\,
	datad => \pro0|co|ir\(9),
	combout => \pro0|e0|reg0|regs~389_combout\);

-- Location: LCCOMB_X21_Y8_N12
\pro0|e0|reg0|regs~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~390_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~227_combout\) # ((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & (((!\pro0|co|ir\(10) & \pro0|e0|reg0|regs~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|e0|reg0|regs~227_combout\,
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~228_combout\,
	combout => \pro0|e0|reg0|regs~390_combout\);

-- Location: LCCOMB_X21_Y10_N12
\pro0|e0|reg0|regs~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~400_combout\ = (\pro0|co|ir\(10) & (((\pro0|co|ir\(9))))) # (!\pro0|co|ir\(10) & ((\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~253_combout\))) # (!\pro0|co|ir\(9) & (\pro0|e0|reg0|regs~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(10),
	datab => \pro0|e0|reg0|regs~254_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|e0|reg0|regs~253_combout\,
	combout => \pro0|e0|reg0|regs~400_combout\);

-- Location: LCCOMB_X16_Y7_N12
\pro0|e0|reg0|regs~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~405_combout\ = (\pro0|co|ir\(10) & (((\pro0|co|ir\(9))))) # (!\pro0|co|ir\(10) & ((\pro0|co|ir\(9) & (\pro0|e0|reg0|regs~266_combout\)) # (!\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~267_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~266_combout\,
	datab => \pro0|co|ir\(10),
	datac => \pro0|e0|reg0|regs~267_combout\,
	datad => \pro0|co|ir\(9),
	combout => \pro0|e0|reg0|regs~405_combout\);

-- Location: LCCOMB_X16_Y7_N14
\pro0|e0|reg0|regs~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~406_combout\ = (\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~405_combout\ & (\pro0|e0|reg0|regs~269_combout\)) # (!\pro0|e0|reg0|regs~405_combout\ & ((\pro0|e0|reg0|regs~265_combout\))))) # (!\pro0|co|ir\(10) & 
-- (((\pro0|e0|reg0|regs~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~269_combout\,
	datab => \pro0|co|ir\(10),
	datac => \pro0|e0|reg0|regs~265_combout\,
	datad => \pro0|e0|reg0|regs~405_combout\,
	combout => \pro0|e0|reg0|regs~406_combout\);

-- Location: LCCOMB_X15_Y7_N2
\pro0|e0|reg0|regs~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~409_combout\ = (\pro0|co|ir\(10) & (((\pro0|co|ir\(9))))) # (!\pro0|co|ir\(10) & ((\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~279_combout\))) # (!\pro0|co|ir\(9) & (\pro0|e0|reg0|regs~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~280_combout\,
	datab => \pro0|e0|reg0|regs~279_combout\,
	datac => \pro0|co|ir\(10),
	datad => \pro0|co|ir\(9),
	combout => \pro0|e0|reg0|regs~409_combout\);

-- Location: LCCOMB_X15_Y7_N12
\pro0|e0|reg0|regs~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~410_combout\ = (\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~409_combout\ & ((\pro0|e0|reg0|regs~282_combout\))) # (!\pro0|e0|reg0|regs~409_combout\ & (\pro0|e0|reg0|regs~278_combout\)))) # (!\pro0|co|ir\(10) & 
-- (((\pro0|e0|reg0|regs~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~278_combout\,
	datab => \pro0|e0|reg0|regs~282_combout\,
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~409_combout\,
	combout => \pro0|e0|reg0|regs~410_combout\);

-- Location: LCCOMB_X16_Y9_N0
\pro0|e0|reg0|regs~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~411_combout\ = (\pro0|co|ir\(9) & (((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & ((\pro0|co|ir\(10) & (\pro0|e0|reg0|regs~286_combout\)) # (!\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~287_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~286_combout\,
	datab => \pro0|e0|reg0|regs~287_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~411_combout\);

-- Location: LCCOMB_X16_Y9_N26
\pro0|e0|reg0|regs~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~412_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~411_combout\ & ((\pro0|e0|reg0|regs~289_combout\))) # (!\pro0|e0|reg0|regs~411_combout\ & (\pro0|e0|reg0|regs~285_combout\)))) # (!\pro0|co|ir\(9) & 
-- (\pro0|e0|reg0|regs~411_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|e0|reg0|regs~411_combout\,
	datac => \pro0|e0|reg0|regs~285_combout\,
	datad => \pro0|e0|reg0|regs~289_combout\,
	combout => \pro0|e0|reg0|regs~412_combout\);

-- Location: LCCOMB_X16_Y11_N16
\pro0|e0|reg0|regs~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~415_combout\ = (\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~299_combout\) # ((\pro0|co|ir\(9))))) # (!\pro0|co|ir\(10) & (((!\pro0|co|ir\(9) & \pro0|e0|reg0|regs~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(10),
	datab => \pro0|e0|reg0|regs~299_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|e0|reg0|regs~300_combout\,
	combout => \pro0|e0|reg0|regs~415_combout\);

-- Location: LCCOMB_X14_Y8_N8
\pro0|e0|reg0|regs~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~421_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~318_combout\) # ((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & (((\pro0|e0|reg0|regs~319_combout\ & !\pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|e0|reg0|regs~318_combout\,
	datac => \pro0|e0|reg0|regs~319_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~421_combout\);

-- Location: LCCOMB_X14_Y8_N2
\pro0|e0|reg0|regs~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~422_combout\ = (\pro0|e0|reg0|regs~421_combout\ & ((\pro0|e0|reg0|regs~321_combout\) # ((!\pro0|co|ir\(10))))) # (!\pro0|e0|reg0|regs~421_combout\ & (((\pro0|e0|reg0|regs~317_combout\ & \pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~321_combout\,
	datab => \pro0|e0|reg0|regs~421_combout\,
	datac => \pro0|e0|reg0|regs~317_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~422_combout\);

-- Location: LCCOMB_X14_Y9_N4
\pro0|e0|reg0|regs~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~423_combout\ = (\pro0|co|ir\(9) & (((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & ((\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~325_combout\))) # (!\pro0|co|ir\(10) & (\pro0|e0|reg0|regs~326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~326_combout\,
	datab => \pro0|e0|reg0|regs~325_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~423_combout\);

-- Location: LCCOMB_X14_Y9_N14
\pro0|e0|reg0|regs~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~424_combout\ = (\pro0|e0|reg0|regs~423_combout\ & ((\pro0|e0|reg0|regs~328_combout\) # ((!\pro0|co|ir\(9))))) # (!\pro0|e0|reg0|regs~423_combout\ & (((\pro0|co|ir\(9) & \pro0|e0|reg0|regs~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~328_combout\,
	datab => \pro0|e0|reg0|regs~423_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|e0|reg0|regs~324_combout\,
	combout => \pro0|e0|reg0|regs~424_combout\);

-- Location: LCCOMB_X14_Y8_N28
\pro0|e0|reg0|regs~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~425_combout\ = (\pro0|co|ir\(9) & (((\pro0|e0|reg0|regs~331_combout\) # (\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & (\pro0|e0|reg0|regs~332_combout\ & ((!\pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|e0|reg0|regs~332_combout\,
	datac => \pro0|e0|reg0|regs~331_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~425_combout\);

-- Location: LCCOMB_X14_Y8_N14
\pro0|e0|reg0|regs~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~426_combout\ = (\pro0|e0|reg0|regs~425_combout\ & (((\pro0|e0|reg0|regs~334_combout\) # (!\pro0|co|ir\(10))))) # (!\pro0|e0|reg0|regs~425_combout\ & (\pro0|e0|reg0|regs~330_combout\ & ((\pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~330_combout\,
	datab => \pro0|e0|reg0|regs~425_combout\,
	datac => \pro0|e0|reg0|regs~334_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~426_combout\);

-- Location: LCCOMB_X15_Y9_N8
\mem0|sramContr|SRAM_DQ~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~37_combout\ = (!\mem0|sramContr|process_1~0_combout\ & ((\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~424_combout\)) # (!\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~426_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~424_combout\,
	datab => \pro0|e0|reg0|regs~426_combout\,
	datac => \mem0|sramContr|process_1~0_combout\,
	datad => \pro0|co|ir\(11),
	combout => \mem0|sramContr|SRAM_DQ~37_combout\);

-- Location: LCCOMB_X18_Y9_N30
\mem0|sramContr|SRAM_DQ~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~38_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~341_combout\) # ((!\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & (((\pro0|co|ir\(10) & \pro0|e0|reg0|regs~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|e0|reg0|regs~341_combout\,
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~338_combout\,
	combout => \mem0|sramContr|SRAM_DQ~38_combout\);

-- Location: LCCOMB_X18_Y9_N8
\mem0|sramContr|SRAM_DQ~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~39_combout\ = ((\mem0|sramContr|SRAM_DQ~38_combout\ & ((\pro0|e0|reg0|regs~337_combout\) # (\pro0|co|ir\(10)))) # (!\mem0|sramContr|SRAM_DQ~38_combout\ & ((!\pro0|co|ir\(10))))) # (!\pro0|co|ir\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~337_combout\,
	datab => \mem0|sramContr|SRAM_DQ~38_combout\,
	datac => \pro0|co|ir\(10),
	datad => \pro0|co|ir\(11),
	combout => \mem0|sramContr|SRAM_DQ~39_combout\);

-- Location: LCCOMB_X18_Y9_N10
\mem0|sramContr|SRAM_DQ~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~40_combout\ = (\pro0|co|ir\(9) & ((\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~347_combout\))) # (!\pro0|co|ir\(10) & (\pro0|e0|reg0|regs~344_combout\)))) # (!\pro0|co|ir\(9) & (((\pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~344_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~347_combout\,
	combout => \mem0|sramContr|SRAM_DQ~40_combout\);

-- Location: LCCOMB_X18_Y9_N28
\mem0|sramContr|SRAM_DQ~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~41_combout\ = (\mem0|sramContr|SRAM_DQ~40_combout\ & ((\pro0|co|ir\(9)) # ((\pro0|co|ir\(11))))) # (!\mem0|sramContr|SRAM_DQ~40_combout\ & ((\pro0|co|ir\(9) & ((\pro0|co|ir\(11)))) # (!\pro0|co|ir\(9) & 
-- (\pro0|e0|reg0|regs~345_combout\ & !\pro0|co|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_DQ~40_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|e0|reg0|regs~345_combout\,
	datad => \pro0|co|ir\(11),
	combout => \mem0|sramContr|SRAM_DQ~41_combout\);

-- Location: LCCOMB_X18_Y9_N22
\mem0|sramContr|SRAM_DQ~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~42_combout\ = (\pro0|co|ir\(11) & (((\pro0|e0|reg0|regs~339_combout\)))) # (!\pro0|co|ir\(11) & (\mem0|sramContr|SRAM_DQ~40_combout\ & (\pro0|e0|reg0|regs~343_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_DQ~40_combout\,
	datab => \pro0|e0|reg0|regs~343_combout\,
	datac => \pro0|e0|reg0|regs~339_combout\,
	datad => \pro0|co|ir\(11),
	combout => \mem0|sramContr|SRAM_DQ~42_combout\);

-- Location: LCCOMB_X16_Y6_N2
\mem0|sramContr|SRAM_DQ~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~43_combout\ = (\mem0|sramContr|SRAM_DQ~39_combout\ & ((\mem0|sramContr|SRAM_DQ~41_combout\) # (\mem0|sramContr|SRAM_DQ~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|SRAM_DQ~41_combout\,
	datac => \mem0|sramContr|SRAM_DQ~39_combout\,
	datad => \mem0|sramContr|SRAM_DQ~42_combout\,
	combout => \mem0|sramContr|SRAM_DQ~43_combout\);

-- Location: LCCOMB_X16_Y8_N0
\mem0|sramContr|SRAM_DQ~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~45_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~354_combout\) # ((!\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & (((\pro0|co|ir\(10) & \pro0|e0|reg0|regs~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|e0|reg0|regs~354_combout\,
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~351_combout\,
	combout => \mem0|sramContr|SRAM_DQ~45_combout\);

-- Location: LCCOMB_X16_Y8_N2
\mem0|sramContr|SRAM_DQ~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~46_combout\ = ((\mem0|sramContr|SRAM_DQ~45_combout\ & ((\pro0|e0|reg0|regs~350_combout\) # (\pro0|co|ir\(10)))) # (!\mem0|sramContr|SRAM_DQ~45_combout\ & ((!\pro0|co|ir\(10))))) # (!\pro0|co|ir\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \mem0|sramContr|SRAM_DQ~45_combout\,
	datac => \pro0|e0|reg0|regs~350_combout\,
	datad => \pro0|co|ir\(10),
	combout => \mem0|sramContr|SRAM_DQ~46_combout\);

-- Location: LCCOMB_X16_Y8_N28
\mem0|sramContr|SRAM_DQ~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~47_combout\ = (\pro0|co|ir\(9) & ((\pro0|co|ir\(10) & (\pro0|e0|reg0|regs~360_combout\)) # (!\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~357_combout\))))) # (!\pro0|co|ir\(9) & (((\pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|e0|reg0|regs~360_combout\,
	datac => \pro0|e0|reg0|regs~357_combout\,
	datad => \pro0|co|ir\(10),
	combout => \mem0|sramContr|SRAM_DQ~47_combout\);

-- Location: LCCOMB_X15_Y8_N0
\mem0|sramContr|SRAM_DQ~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~48_combout\ = (\mem0|sramContr|SRAM_DQ~47_combout\ & (((\pro0|co|ir\(9)) # (\pro0|co|ir\(11))))) # (!\mem0|sramContr|SRAM_DQ~47_combout\ & ((\pro0|co|ir\(9) & ((\pro0|co|ir\(11)))) # (!\pro0|co|ir\(9) & 
-- (\pro0|e0|reg0|regs~358_combout\ & !\pro0|co|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~358_combout\,
	datab => \mem0|sramContr|SRAM_DQ~47_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|co|ir\(11),
	combout => \mem0|sramContr|SRAM_DQ~48_combout\);

-- Location: LCCOMB_X16_Y8_N30
\mem0|sramContr|SRAM_DQ~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~49_combout\ = (\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~352_combout\)) # (!\pro0|co|ir\(11) & (((\pro0|e0|reg0|regs~356_combout\ & \mem0|sramContr|SRAM_DQ~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|e0|reg0|regs~352_combout\,
	datac => \pro0|e0|reg0|regs~356_combout\,
	datad => \mem0|sramContr|SRAM_DQ~47_combout\,
	combout => \mem0|sramContr|SRAM_DQ~49_combout\);

-- Location: LCCOMB_X15_Y8_N10
\mem0|sramContr|SRAM_DQ~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~50_combout\ = (\mem0|sramContr|SRAM_DQ~46_combout\ & ((\mem0|sramContr|SRAM_DQ~49_combout\) # (\mem0|sramContr|SRAM_DQ~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_DQ~46_combout\,
	datab => \mem0|sramContr|SRAM_DQ~49_combout\,
	datad => \mem0|sramContr|SRAM_DQ~48_combout\,
	combout => \mem0|sramContr|SRAM_DQ~50_combout\);

-- Location: LCCOMB_X19_Y6_N10
\mem0|sramContr|read_buff~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~1_combout\ = (\mem0|sramContr|SRAM_UB_N~0_combout\ & ((\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[15]~15\))) # (!\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[12]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[12]~12\,
	datab => \SRAM_DQ[15]~15\,
	datac => \mem0|sramContr|SRAM_UB_N~0_combout\,
	datad => \mem0|sramContr|Selector17~0_combout\,
	combout => \mem0|sramContr|read_buff~1_combout\);

-- Location: LCCOMB_X19_Y6_N20
\mem0|sramContr|read_buff~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~2_combout\ = (\mem0|sramContr|read_buff~1_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~7\,
	datac => \mem0|sramContr|SRAM_UB_N~0_combout\,
	datad => \mem0|sramContr|read_buff~1_combout\,
	combout => \mem0|sramContr|read_buff~2_combout\);

-- Location: LCCOMB_X18_Y6_N4
\mem0|sramContr|read_buff~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~3_combout\ = (\mem0|sramContr|SRAM_UB_N~0_combout\ & ((\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[15]~15\)) # (!\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[14]~14\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[15]~15\,
	datab => \mem0|sramContr|Selector17~0_combout\,
	datac => \SRAM_DQ[14]~14\,
	datad => \mem0|sramContr|SRAM_UB_N~0_combout\,
	combout => \mem0|sramContr|read_buff~3_combout\);

-- Location: LCCOMB_X18_Y6_N6
\mem0|sramContr|read_buff~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~4_combout\ = (\mem0|sramContr|read_buff~3_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~3_combout\,
	datac => \SRAM_DQ[7]~7\,
	datad => \mem0|sramContr|SRAM_UB_N~0_combout\,
	combout => \mem0|sramContr|read_buff~4_combout\);

-- Location: LCCOMB_X20_Y7_N8
\mem0|sramContr|read_buff~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~5_combout\ = (\mem0|sramContr|SRAM_UB_N~0_combout\ & ((\SRAM_DQ[15]~15\))) # (!\mem0|sramContr|SRAM_UB_N~0_combout\ & (\SRAM_DQ[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_UB_N~0_combout\,
	datab => \SRAM_DQ[7]~7\,
	datac => \SRAM_DQ[15]~15\,
	combout => \mem0|sramContr|read_buff~5_combout\);

-- Location: LCCOMB_X19_Y8_N12
\mem0|sramContr|read_buff~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~6_combout\ = (\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[10]~10\)) # (!\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[2]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[10]~10\,
	datab => \SRAM_DQ[2]~2\,
	datac => \mem0|sramContr|Selector17~0_combout\,
	combout => \mem0|sramContr|read_buff~6_combout\);

-- Location: LCCOMB_X19_Y7_N26
\mem0|sramContr|read_buff~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~9_combout\ = (\mem0|sramContr|SRAM_UB_N~0_combout\ & ((\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[15]~15\))) # (!\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[8]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[8]~8\,
	datab => \mem0|sramContr|Selector17~0_combout\,
	datac => \mem0|sramContr|SRAM_UB_N~0_combout\,
	datad => \SRAM_DQ[15]~15\,
	combout => \mem0|sramContr|read_buff~9_combout\);

-- Location: LCCOMB_X19_Y7_N20
\mem0|sramContr|read_buff~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~10_combout\ = (\mem0|sramContr|read_buff~9_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~7\,
	datab => \mem0|sramContr|read_buff~9_combout\,
	datac => \mem0|sramContr|SRAM_UB_N~0_combout\,
	combout => \mem0|sramContr|read_buff~10_combout\);

-- Location: LCCOMB_X18_Y7_N18
\mem0|sramContr|read_buff~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~11_combout\ = (\mem0|sramContr|SRAM_UB_N~0_combout\ & ((\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[15]~15\)) # (!\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[9]~9\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[15]~15\,
	datab => \mem0|sramContr|Selector17~0_combout\,
	datac => \SRAM_DQ[9]~9\,
	datad => \mem0|sramContr|SRAM_UB_N~0_combout\,
	combout => \mem0|sramContr|read_buff~11_combout\);

-- Location: LCCOMB_X18_Y7_N28
\mem0|sramContr|read_buff~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~12_combout\ = (\mem0|sramContr|read_buff~11_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~11_combout\,
	datac => \SRAM_DQ[7]~7\,
	datad => \mem0|sramContr|SRAM_UB_N~0_combout\,
	combout => \mem0|sramContr|read_buff~12_combout\);

-- Location: LCCOMB_X19_Y6_N2
\mem0|sramContr|read_buff~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~13_combout\ = (\mem0|sramContr|SRAM_UB_N~0_combout\ & ((\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[15]~15\))) # (!\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[11]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[11]~11\,
	datab => \SRAM_DQ[15]~15\,
	datac => \mem0|sramContr|SRAM_UB_N~0_combout\,
	datad => \mem0|sramContr|Selector17~0_combout\,
	combout => \mem0|sramContr|read_buff~13_combout\);

-- Location: LCCOMB_X19_Y6_N4
\mem0|sramContr|read_buff~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~14_combout\ = (\mem0|sramContr|read_buff~13_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~7\,
	datab => \mem0|sramContr|read_buff~13_combout\,
	datac => \mem0|sramContr|SRAM_UB_N~0_combout\,
	combout => \mem0|sramContr|read_buff~14_combout\);

-- Location: LCCOMB_X20_Y7_N26
\mem0|sramContr|read_buff~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~15_combout\ = (\mem0|sramContr|SRAM_UB_N~0_combout\ & ((\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[15]~15\)) # (!\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[10]~10\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|Selector17~0_combout\,
	datab => \SRAM_DQ[15]~15\,
	datac => \mem0|sramContr|SRAM_UB_N~0_combout\,
	datad => \SRAM_DQ[10]~10\,
	combout => \mem0|sramContr|read_buff~15_combout\);

-- Location: LCCOMB_X20_Y7_N28
\mem0|sramContr|read_buff~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~16_combout\ = (\mem0|sramContr|read_buff~15_combout\) # ((!\mem0|sramContr|SRAM_UB_N~0_combout\ & \SRAM_DQ[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_UB_N~0_combout\,
	datac => \SRAM_DQ[7]~7\,
	datad => \mem0|sramContr|read_buff~15_combout\,
	combout => \mem0|sramContr|read_buff~16_combout\);

-- Location: LCCOMB_X18_Y6_N16
\mem0|sramContr|read_buff~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~17_combout\ = (\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[14]~14\))) # (!\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[6]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[6]~6\,
	datac => \SRAM_DQ[14]~14\,
	datad => \mem0|sramContr|Selector17~0_combout\,
	combout => \mem0|sramContr|read_buff~17_combout\);

-- Location: LCCOMB_X19_Y8_N14
\mem0|sramContr|read_buff~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~21_combout\ = (\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[12]~12\))) # (!\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[4]~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[4]~4\,
	datac => \mem0|sramContr|Selector17~0_combout\,
	datad => \SRAM_DQ[12]~12\,
	combout => \mem0|sramContr|read_buff~21_combout\);

-- Location: LCCOMB_X19_Y6_N26
\mem0|sramContr|read_buff~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~22_combout\ = (\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[13]~13\))) # (!\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[5]~5\,
	datac => \SRAM_DQ[13]~13\,
	datad => \mem0|sramContr|Selector17~0_combout\,
	combout => \mem0|sramContr|read_buff~22_combout\);

-- Location: LCCOMB_X16_Y6_N10
\mem0|sramContr|SRAM_DQ~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~58_combout\ = (\pro0|co|c0|word_byte~0_combout\ & (((\mem0|sramContr|SRAM_DQ~43_combout\)))) # (!\pro0|co|c0|word_byte~0_combout\ & ((\pro0|co|m0|state~regout\ & (\pro0|co|ir\(11))) # (!\pro0|co|m0|state~regout\ & 
-- ((\mem0|sramContr|SRAM_DQ~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \mem0|sramContr|SRAM_DQ~43_combout\,
	datac => \pro0|co|c0|word_byte~0_combout\,
	datad => \pro0|co|m0|state~regout\,
	combout => \mem0|sramContr|SRAM_DQ~58_combout\);

-- Location: LCCOMB_X19_Y6_N12
\mem0|sramContr|dataReaded[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(11) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(11))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff\(11),
	datac => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	datad => \mem0|sramContr|dataReaded\(11),
	combout => \mem0|sramContr|dataReaded\(11));

-- Location: LCCOMB_X19_Y6_N0
\mem0|sramContr|dataReaded[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(5) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(5))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff\(5),
	datac => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	datad => \mem0|sramContr|dataReaded\(5),
	combout => \mem0|sramContr|dataReaded\(5));

-- Location: LCCOMB_X20_Y7_N12
\mem0|sramContr|read_buff[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(15) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~5_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~5_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(15),
	combout => \mem0|sramContr|read_buff\(15));

-- Location: LCCOMB_X18_Y7_N6
\mem0|sramContr|read_buff[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(9) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~12_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~12_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(9),
	combout => \mem0|sramContr|read_buff\(9));

-- Location: LCCOMB_X19_Y6_N18
\mem0|sramContr|read_buff[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(11) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~14_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~14_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(11),
	combout => \mem0|sramContr|read_buff\(11));

-- Location: LCCOMB_X20_Y7_N6
\mem0|sramContr|read_buff[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(10) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~16_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~16_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(10),
	combout => \mem0|sramContr|read_buff\(10));

-- Location: LCCOMB_X19_Y8_N6
\mem0|sramContr|read_buff[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(4) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~21_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~21_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(4),
	combout => \mem0|sramContr|read_buff\(4));

-- Location: LCCOMB_X19_Y6_N30
\mem0|sramContr|read_buff[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(5) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~22_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~22_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(5),
	combout => \mem0|sramContr|read_buff\(5));

-- Location: LCFF_X32_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCFF_X32_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCFF_X32_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCFF_X32_Y14_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCFF_X32_Y14_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X32_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10\);

-- Location: LCCOMB_X32_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12\);

-- Location: LCCOMB_X32_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\);

-- Location: LCCOMB_X32_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\);

-- Location: LCCOMB_X32_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout\);

-- Location: LCFF_X29_Y15_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCFF_X32_Y14_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X30_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X30_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X34_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCFF_X29_Y15_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X29_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: LCFF_X32_Y14_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X32_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X32_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X31_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X32_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X31_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X32_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\);

-- Location: LCCOMB_X27_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: LCFF_X29_Y15_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X29_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCCOMB_X32_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCFF_X32_Y14_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X32_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X32_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X32_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\);

-- Location: LCFF_X29_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCFF_X29_Y15_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X29_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCCOMB_X32_Y14_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCFF_X31_Y14_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X32_Y14_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X29_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X32_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X31_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X31_Y14_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X31_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\);

-- Location: LCCOMB_X32_Y14_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\);

-- Location: LCCOMB_X27_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X27_Y14_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X33_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: LCFF_X31_Y18_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: LCFF_X31_Y18_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: LCFF_X31_Y18_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: LCFF_X31_Y18_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: LCFF_X34_Y16_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCCOMB_X31_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\);

-- Location: LCCOMB_X31_Y18_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\);

-- Location: LCCOMB_X31_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\);

-- Location: LCCOMB_X31_Y18_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\);

-- Location: LCCOMB_X34_Y16_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X34_Y16_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\);

-- Location: M4K_X41_Y17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_op14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 14,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 14,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 14,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X39_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1));

-- Location: LCCOMB_X39_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCFF_X30_Y15_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X31_Y16_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout\);

-- Location: LCFF_X31_Y16_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0));

-- Location: LCFF_X31_Y15_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout\);

-- Location: LCCOMB_X31_Y16_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout\);

-- Location: LCCOMB_X34_Y16_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout\);

-- Location: LCFF_X22_Y12_N27
\auto_signaltap_0|acq_trigger_in_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.IDLE~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(0));

-- Location: LCFF_X24_Y12_N25
\auto_signaltap_0|acq_trigger_in_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.IDLE2~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(3));

-- Location: LCFF_X25_Y13_N9
\auto_signaltap_0|acq_trigger_in_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.READ_SETUP~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(7));

-- Location: LCFF_X24_Y13_N19
\auto_signaltap_0|acq_trigger_in_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.WRITE_END~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(8));

-- Location: LCFF_X24_Y13_N29
\auto_signaltap_0|acq_trigger_in_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.WRITE_SETUP~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(9));

-- Location: LCFF_X23_Y13_N25
\auto_signaltap_0|acq_trigger_in_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.WRITE_START~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(10));

-- Location: LCFF_X23_Y13_N27
\auto_signaltap_0|acq_trigger_in_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SW~combout\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(11));

-- Location: LCFF_X23_Y13_N13
\auto_signaltap_0|acq_trigger_in_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \clock8~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(12));

-- Location: LCFF_X25_Y13_N27
\auto_signaltap_0|acq_trigger_in_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \pro0|co|m0|state~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(13));

-- Location: LCFF_X30_Y16_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout\);

-- Location: LCFF_X29_Y16_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: LCCOMB_X31_Y15_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\);

-- Location: LCFF_X30_Y15_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: LCCOMB_X30_Y15_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\);

-- Location: LCFF_X30_Y15_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: LCFF_X30_Y15_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: LCFF_X30_Y15_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LCCOMB_X30_Y15_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\);

-- Location: LCFF_X30_Y15_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X31_Y15_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X30_Y15_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

-- Location: LCFF_X32_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\);

-- Location: LCFF_X31_Y16_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1));

-- Location: LCCOMB_X31_Y16_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LCCOMB_X31_Y16_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\);

-- Location: LCCOMB_X31_Y15_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: LCCOMB_X30_Y16_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: LCFF_X30_Y16_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout\);

-- Location: LCCOMB_X31_Y16_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: LCCOMB_X31_Y16_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\);

-- Location: LCCOMB_X30_Y16_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~1_combout\);

-- Location: LCFF_X27_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: LCFF_X27_Y17_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: LCFF_X29_Y16_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: LCCOMB_X29_Y16_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\);

-- Location: LCCOMB_X31_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: LCCOMB_X30_Y15_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X30_Y15_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\);

-- Location: LCCOMB_X30_Y15_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3_combout\);

-- Location: LCCOMB_X30_Y15_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\);

-- Location: LCCOMB_X30_Y15_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~5_combout\);

-- Location: LCCOMB_X30_Y15_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X30_Y15_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\);

-- Location: LCCOMB_X30_Y15_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: LCFF_X30_Y15_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X30_Y15_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X32_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: LCFF_X31_Y16_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2));

-- Location: LCCOMB_X31_Y16_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\);

-- Location: LCFF_X24_Y12_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout\);

-- Location: LCFF_X22_Y12_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\);

-- Location: LCFF_X25_Y13_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout\);

-- Location: LCFF_X23_Y13_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout\);

-- Location: LCFF_X23_Y13_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout\);

-- Location: LCFF_X23_Y13_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout\);

-- Location: LCFF_X24_Y13_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout\);

-- Location: LCFF_X24_Y13_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout\);

-- Location: LCFF_X25_Y13_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout\);

-- Location: LCCOMB_X24_Y13_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\);

-- Location: LCCOMB_X24_Y13_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\);

-- Location: LCCOMB_X30_Y16_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: LCFF_X27_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\);

-- Location: LCFF_X29_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\);

-- Location: LCCOMB_X27_Y17_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\);

-- Location: LCFF_X27_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LCFF_X29_Y16_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: LCCOMB_X29_Y16_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\);

-- Location: LCCOMB_X30_Y15_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: LCFF_X30_Y15_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X30_Y15_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: LCFF_X32_Y16_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3));

-- Location: LCCOMB_X31_Y16_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\);

-- Location: LCFF_X24_Y12_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_trigger_in_reg\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout\);

-- Location: LCFF_X22_Y12_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\);

-- Location: LCFF_X25_Y13_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout\);

-- Location: LCFF_X23_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout\);

-- Location: LCFF_X23_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_trigger_in_reg\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout\);

-- Location: LCFF_X23_Y13_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout\);

-- Location: LCFF_X24_Y13_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout\);

-- Location: LCFF_X24_Y13_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout\);

-- Location: LCFF_X25_Y13_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_trigger_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout\);

-- Location: LCCOMB_X34_Y16_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2_combout\);

-- Location: LCCOMB_X34_Y16_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout\);

-- Location: LCCOMB_X33_Y16_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: LCFF_X30_Y18_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: LCFF_X27_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\);

-- Location: LCFF_X26_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\);

-- Location: LCCOMB_X27_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\);

-- Location: LCFF_X27_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: LCFF_X29_Y16_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: LCCOMB_X29_Y16_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\);

-- Location: LCCOMB_X30_Y15_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X30_Y15_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\);

-- Location: LCFF_X32_Y16_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4));

-- Location: LCCOMB_X32_Y16_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\);

-- Location: LCCOMB_X32_Y16_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\);

-- Location: LCFF_X26_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: LCFF_X27_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\);

-- Location: LCFF_X26_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\);

-- Location: LCCOMB_X27_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\);

-- Location: LCFF_X27_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LCFF_X29_Y16_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: LCCOMB_X29_Y16_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\);

-- Location: LCFF_X32_Y16_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5));

-- Location: LCCOMB_X32_Y16_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\);

-- Location: LCFF_X26_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: LCFF_X27_Y17_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\);

-- Location: LCFF_X26_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\);

-- Location: LCCOMB_X27_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\);

-- Location: LCFF_X27_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LCFF_X29_Y16_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: LCCOMB_X29_Y16_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\);

-- Location: LCFF_X32_Y16_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6));

-- Location: LCCOMB_X32_Y16_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\);

-- Location: LCFF_X26_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: LCFF_X27_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\);

-- Location: LCFF_X26_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\);

-- Location: LCCOMB_X27_Y17_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\);

-- Location: LCFF_X29_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: LCFF_X29_Y16_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: LCCOMB_X29_Y16_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\);

-- Location: LCFF_X32_Y16_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7));

-- Location: LCCOMB_X32_Y16_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\);

-- Location: LCFF_X26_Y17_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: LCFF_X27_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\);

-- Location: LCFF_X29_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\);

-- Location: LCCOMB_X29_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\);

-- Location: LCFF_X29_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LCFF_X29_Y16_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: LCCOMB_X29_Y16_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\);

-- Location: LCFF_X32_Y16_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8));

-- Location: LCCOMB_X32_Y16_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\);

-- Location: LCFF_X31_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: LCFF_X30_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\);

-- Location: LCFF_X29_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\);

-- Location: LCCOMB_X29_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\);

-- Location: LCFF_X29_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LCFF_X29_Y16_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: LCCOMB_X29_Y16_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\);

-- Location: LCFF_X32_Y16_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9));

-- Location: LCCOMB_X32_Y16_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\);

-- Location: LCFF_X30_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: LCFF_X30_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\);

-- Location: LCFF_X29_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\);

-- Location: LCCOMB_X29_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\);

-- Location: LCFF_X29_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LCFF_X29_Y16_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: LCCOMB_X29_Y16_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\);

-- Location: LCFF_X32_Y16_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10));

-- Location: LCCOMB_X32_Y16_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\);

-- Location: LCFF_X30_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\);

-- Location: LCFF_X29_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\);

-- Location: LCCOMB_X29_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\);

-- Location: LCFF_X29_Y16_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LCFF_X29_Y16_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: LCCOMB_X29_Y16_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\);

-- Location: LCFF_X32_Y16_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11));

-- Location: LCCOMB_X32_Y16_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\);

-- Location: LCFF_X30_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\);

-- Location: LCFF_X26_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\);

-- Location: LCCOMB_X29_Y16_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\);

-- Location: LCFF_X29_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LCFF_X29_Y16_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: LCCOMB_X29_Y16_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\);

-- Location: LCFF_X32_Y16_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12));

-- Location: LCCOMB_X32_Y16_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\);

-- Location: LCFF_X30_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\);

-- Location: LCFF_X29_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\);

-- Location: LCCOMB_X29_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\);

-- Location: LCFF_X29_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LCFF_X29_Y16_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: LCCOMB_X29_Y16_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\);

-- Location: LCFF_X32_Y16_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13));

-- Location: LCCOMB_X32_Y16_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\);

-- Location: LCFF_X30_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\);

-- Location: LCFF_X29_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\);

-- Location: LCCOMB_X29_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\);

-- Location: LCFF_X29_Y17_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LCFF_X29_Y16_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: LCCOMB_X29_Y16_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\);

-- Location: LCFF_X32_Y16_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14));

-- Location: LCCOMB_X32_Y16_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\);

-- Location: LCFF_X30_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\);

-- Location: LCFF_X29_Y17_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\);

-- Location: LCCOMB_X29_Y17_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\);

-- Location: LCFF_X27_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LCCOMB_X29_Y16_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\);

-- Location: LCFF_X32_Y16_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15));

-- Location: LCCOMB_X32_Y16_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\);

-- Location: LCFF_X27_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\);

-- Location: LCFF_X26_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\);

-- Location: LCCOMB_X27_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\);

-- Location: LCFF_X32_Y16_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16));

-- Location: LCCOMB_X32_Y16_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\);

-- Location: LCFF_X40_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: LCCOMB_X32_Y16_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\);

-- Location: LCCOMB_X39_Y17_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LCFF_X40_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3));

-- Location: LCCOMB_X40_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\);

-- Location: LCFF_X40_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4));

-- Location: LCCOMB_X40_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\);

-- Location: LCFF_X40_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5));

-- Location: LCCOMB_X40_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\);

-- Location: LCFF_X40_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6));

-- Location: LCCOMB_X40_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\);

-- Location: LCFF_X40_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7));

-- Location: LCCOMB_X40_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\);

-- Location: LCFF_X40_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8));

-- Location: LCCOMB_X40_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\);

-- Location: LCFF_X40_Y17_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9));

-- Location: LCCOMB_X40_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\);

-- Location: LCFF_X40_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10));

-- Location: LCCOMB_X40_Y17_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\);

-- Location: LCFF_X40_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11));

-- Location: LCCOMB_X40_Y17_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\);

-- Location: LCFF_X40_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12));

-- Location: LCCOMB_X40_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\);

-- Location: LCFF_X40_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13));

-- Location: LCCOMB_X40_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\);

-- Location: LCCOMB_X40_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\);

-- Location: LCCOMB_X31_Y15_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~12_combout\);

-- Location: LCCOMB_X31_Y16_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\);

-- Location: LCCOMB_X31_Y15_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~7_combout\);

-- Location: LCCOMB_X25_Y13_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	datab => \auto_signaltap_0|acq_trigger_in_reg\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y13_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y13_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y13_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout\,
	datad => \auto_signaltap_0|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y13_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y13_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y13_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y13_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y13_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y13_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y13_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y13_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y13_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X22_Y12_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X22_Y12_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datab => \auto_signaltap_0|acq_trigger_in_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y12_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y12_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y12_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y12_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: CLKCTRL_G8
\clock8~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock8~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock8~clkctrl_outclk\);

-- Location: LCCOMB_X29_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\);

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[0]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(0),
	combout => \SRAM_DQ[0]~0\);

-- Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[1]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(1),
	combout => \SRAM_DQ[1]~1\);

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[2]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(2),
	combout => \SRAM_DQ[2]~2\);

-- Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[3]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(3),
	combout => \SRAM_DQ[3]~3\);

-- Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[4]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(4),
	combout => \SRAM_DQ[4]~4\);

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[5]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(5),
	combout => \SRAM_DQ[5]~5\);

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[6]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(6),
	combout => \SRAM_DQ[6]~6\);

-- Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[7]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(7),
	combout => \SRAM_DQ[7]~7\);

-- Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[8]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(8),
	combout => \SRAM_DQ[8]~8\);

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[9]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(9),
	combout => \SRAM_DQ[9]~9\);

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[10]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(10),
	combout => \SRAM_DQ[10]~10\);

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[11]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(11),
	combout => \SRAM_DQ[11]~11\);

-- Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[12]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(12),
	combout => \SRAM_DQ[12]~12\);

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[13]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(13),
	combout => \SRAM_DQ[13]~13\);

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[14]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(14),
	combout => \SRAM_DQ[14]~14\);

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[15]$latch~combout\,
	oe => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(15),
	combout => \SRAM_DQ[15]~15\);

-- Location: CLKCTRL_G14
\mem0|sramContr|state.READ_ACQUIRE~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y6_N0
\mem0|sramContr|read_buff[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(12) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~2_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|read_buff~2_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(12),
	combout => \mem0|sramContr|read_buff\(12));

-- Location: LCCOMB_X20_Y6_N26
\mem0|sramContr|dataReaded[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(12) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(12))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff\(12),
	datac => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	datad => \mem0|sramContr|dataReaded\(12),
	combout => \mem0|sramContr|dataReaded\(12));

-- Location: LCCOMB_X19_Y9_N8
\pro0|co|m0|state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|m0|state~0_combout\ = !\pro0|co|m0|state~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|co|m0|state~regout\,
	combout => \pro0|co|m0|state~0_combout\);

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(9),
	combout => \SW~combout\(9));

-- Location: LCFF_X19_Y9_N9
\pro0|co|m0|state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|m0|state~0_combout\,
	aclr => \SW~combout\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|m0|state~regout\);

-- Location: LCCOMB_X20_Y7_N0
\pro0|co|ir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~0_combout\ = (\mem0|sramContr|dataReaded\(12) & !\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem0|sramContr|dataReaded\(12),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir~0_combout\);

-- Location: LCCOMB_X18_Y8_N16
\pro0|co|ir[10]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir[10]~1_combout\ = (\SW~combout\(9)) # (!\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW~combout\(9),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir[10]~1_combout\);

-- Location: LCFF_X20_Y7_N1
\pro0|co|ir[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~0_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(12));

-- Location: LCCOMB_X20_Y7_N24
\mem0|sramContr|dataReaded[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(15) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(15))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|read_buff\(15),
	datac => \mem0|sramContr|dataReaded\(15),
	datad => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	combout => \mem0|sramContr|dataReaded\(15));

-- Location: LCCOMB_X20_Y7_N10
\pro0|co|ir~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~3_combout\ = (\mem0|sramContr|dataReaded\(15) & !\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem0|sramContr|dataReaded\(15),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir~3_combout\);

-- Location: LCFF_X20_Y7_N11
\pro0|co|ir[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~3_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(15));

-- Location: LCCOMB_X18_Y6_N26
\mem0|sramContr|read_buff[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(14) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~4_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|read_buff~4_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(14),
	combout => \mem0|sramContr|read_buff\(14));

-- Location: LCCOMB_X18_Y6_N30
\mem0|sramContr|dataReaded[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(14) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(14))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	datac => \mem0|sramContr|read_buff\(14),
	datad => \mem0|sramContr|dataReaded\(14),
	combout => \mem0|sramContr|dataReaded\(14));

-- Location: LCCOMB_X18_Y6_N24
\pro0|co|ir~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~2_combout\ = (\mem0|sramContr|dataReaded\(14) & !\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|dataReaded\(14),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir~2_combout\);

-- Location: LCFF_X18_Y6_N25
\pro0|co|ir[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~2_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(14));

-- Location: LCCOMB_X19_Y10_N30
\pro0|e0|alu0|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~0_combout\ = (\pro0|e0|alu0|Add0~43_combout\ & (((\pro0|co|ir\(15)) # (!\pro0|co|ir\(14))) # (!\pro0|co|ir\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~43_combout\,
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(15),
	datad => \pro0|co|ir\(14),
	combout => \pro0|e0|alu0|Mux1~0_combout\);

-- Location: LCCOMB_X21_Y11_N2
\pro0|co|pc_reg[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[1]~15_combout\ = \pro0|co|pc_reg\(1) $ (VCC)
-- \pro0|co|pc_reg[1]~16\ = CARRY(\pro0|co|pc_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(1),
	datad => VCC,
	combout => \pro0|co|pc_reg[1]~15_combout\,
	cout => \pro0|co|pc_reg[1]~16\);

-- Location: LCCOMB_X21_Y11_N0
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X18_Y8_N10
\pro0|co|booted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|booted~0_combout\ = (\SW~combout\(9)) # (\pro0|co|booted~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW~combout\(9),
	datac => \pro0|co|booted~regout\,
	combout => \pro0|co|booted~0_combout\);

-- Location: LCFF_X18_Y8_N11
\pro0|co|booted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|booted~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|booted~regout\);

-- Location: LCCOMB_X19_Y10_N0
\pro0|co|c0|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Mux3~0_combout\ = (\pro0|co|ir\(14) & (\pro0|co|ir\(12) & !\pro0|co|ir\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|ir\(14),
	datac => \pro0|co|ir\(12),
	datad => \pro0|co|ir\(15),
	combout => \pro0|co|c0|Mux3~0_combout\);

-- Location: LCCOMB_X19_Y10_N18
\pro0|co|c0|immed_x2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|immed_x2~combout\ = (!\pro0|co|ir\(15) & ((\pro0|co|ir\(13) & (\pro0|co|ir\(12) & !\pro0|co|ir\(14))) # (!\pro0|co|ir\(13) & (!\pro0|co|ir\(12) & \pro0|co|ir\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(13),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(15),
	datad => \pro0|co|ir\(14),
	combout => \pro0|co|c0|immed_x2~combout\);

-- Location: LCCOMB_X19_Y10_N10
\pro0|e0|y[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[0]~2_combout\ = (\pro0|co|ir\(0) & !\pro0|co|c0|immed_x2~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|co|ir\(0),
	datad => \pro0|co|c0|immed_x2~combout\,
	combout => \pro0|e0|y[0]~2_combout\);

-- Location: LCCOMB_X19_Y11_N0
\pro0|e0|alu0|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~15_combout\ = (\pro0|e0|reg0|regs~193_combout\ & (\pro0|e0|y[0]~2_combout\ $ (VCC))) # (!\pro0|e0|reg0|regs~193_combout\ & (\pro0|e0|y[0]~2_combout\ & VCC))
-- \pro0|e0|alu0|Add0~16\ = CARRY((\pro0|e0|reg0|regs~193_combout\ & \pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~193_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Add0~15_combout\,
	cout => \pro0|e0|alu0|Add0~16\);

-- Location: LCCOMB_X19_Y7_N12
\pro0|e0|d[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[0]~3_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|e0|alu0|Mux15~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~1_combout\,
	datab => \pro0|co|c0|Mux3~0_combout\,
	datac => \pro0|e0|alu0|Mux15~0_combout\,
	datad => \pro0|e0|alu0|Add0~15_combout\,
	combout => \pro0|e0|d[0]~3_combout\);

-- Location: LCCOMB_X19_Y7_N6
\pro0|e0|d[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[0]~4_combout\ = (\pro0|e0|d[0]~3_combout\) # ((!\pro0|co|c0|Mux3~1_combout\ & \mem0|sramContr|dataReaded\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~1_combout\,
	datab => \mem0|sramContr|dataReaded\(0),
	datad => \pro0|e0|d[0]~3_combout\,
	combout => \pro0|e0|d[0]~4_combout\);

-- Location: LCFF_X16_Y10_N3
\pro0|e0|reg0|regs~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~68_regout\);

-- Location: LCCOMB_X20_Y7_N18
\mem0|sramContr|dataReaded[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(10) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(10))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|read_buff\(10),
	datab => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	datad => \mem0|sramContr|dataReaded\(10),
	combout => \mem0|sramContr|dataReaded\(10));

-- Location: LCCOMB_X20_Y7_N20
\pro0|co|ir~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~10_combout\ = (\mem0|sramContr|dataReaded\(10) & !\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|dataReaded\(10),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir~10_combout\);

-- Location: LCFF_X20_Y7_N21
\pro0|co|ir[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~10_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(10));

-- Location: LCCOMB_X15_Y9_N28
\rtl~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rtl~10_combout\ = (!\pro0|co|ir\(11) & \pro0|co|ir\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datac => \pro0|co|ir\(10),
	combout => \rtl~10_combout\);

-- Location: LCCOMB_X19_Y10_N22
\pro0|co|m0|wrd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|m0|wrd~0_combout\ = (\pro0|co|ir\(12) & ((\pro0|co|ir\(13) & (!\pro0|co|ir\(15) & !\pro0|co|ir\(14))) # (!\pro0|co|ir\(13) & ((\pro0|co|ir\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(13),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(15),
	datad => \pro0|co|ir\(14),
	combout => \pro0|co|m0|wrd~0_combout\);

-- Location: LCCOMB_X15_Y9_N6
\rtl~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rtl~3_combout\ = (\pro0|co|ir\(9) & (\rtl~10_combout\ & (\pro0|co|m0|wrd~0_combout\ & \pro0|co|m0|state~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \rtl~10_combout\,
	datac => \pro0|co|m0|wrd~0_combout\,
	datad => \pro0|co|m0|state~regout\,
	combout => \rtl~3_combout\);

-- Location: LCCOMB_X16_Y10_N2
\pro0|e0|reg0|regs~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~191_combout\ = (\rtl~3_combout\ & (\pro0|e0|d[0]~4_combout\)) # (!\rtl~3_combout\ & ((\pro0|e0|reg0|regs~68_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|d[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~68_regout\,
	datad => \rtl~3_combout\,
	combout => \pro0|e0|reg0|regs~191_combout\);

-- Location: LCCOMB_X19_Y6_N22
\mem0|sramContr|read_buff~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~18_combout\ = (\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[15]~15\))) # (!\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~7\,
	datac => \SRAM_DQ[15]~15\,
	datad => \mem0|sramContr|Selector17~0_combout\,
	combout => \mem0|sramContr|read_buff~18_combout\);

-- Location: LCCOMB_X19_Y6_N28
\mem0|sramContr|read_buff[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(7) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~18_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~18_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(7),
	combout => \mem0|sramContr|read_buff\(7));

-- Location: LCCOMB_X19_Y6_N6
\mem0|sramContr|dataReaded[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(7) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(7))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff\(7),
	datac => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	datad => \mem0|sramContr|dataReaded\(7),
	combout => \mem0|sramContr|dataReaded\(7));

-- Location: LCCOMB_X20_Y10_N20
\pro0|co|ir~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~12_combout\ = (!\pro0|co|m0|state~regout\ & \mem0|sramContr|dataReaded\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state~regout\,
	datac => \mem0|sramContr|dataReaded\(7),
	combout => \pro0|co|ir~12_combout\);

-- Location: LCFF_X20_Y10_N21
\pro0|co|ir[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~12_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(7));

-- Location: LCCOMB_X20_Y10_N6
\pro0|co|c0|addr_a[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|addr_a[1]~1_combout\ = (\pro0|co|c0|Mux3~1_combout\ & (\pro0|co|ir\(10))) # (!\pro0|co|c0|Mux3~1_combout\ & ((\pro0|co|ir\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~1_combout\,
	datab => \pro0|co|ir\(10),
	datac => \pro0|co|ir\(7),
	combout => \pro0|co|c0|addr_a[1]~1_combout\);

-- Location: LCFF_X16_Y10_N21
\pro0|e0|reg0|regs~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~52_regout\);

-- Location: LCCOMB_X16_Y10_N20
\pro0|e0|reg0|regs~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~187_combout\ = (\rtl~0_combout\ & (\pro0|e0|d[0]~4_combout\)) # (!\rtl~0_combout\ & ((\pro0|e0|reg0|regs~52_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~0_combout\,
	datab => \pro0|e0|d[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~52_regout\,
	combout => \pro0|e0|reg0|regs~187_combout\);

-- Location: LCCOMB_X16_Y10_N28
\pro0|e0|reg0|regs~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~192_combout\ = (\pro0|e0|reg0|regs~190_combout\ & ((\pro0|e0|reg0|regs~191_combout\) # ((!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg0|regs~190_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\ & 
-- \pro0|e0|reg0|regs~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~190_combout\,
	datab => \pro0|e0|reg0|regs~191_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|e0|reg0|regs~187_combout\,
	combout => \pro0|e0|reg0|regs~192_combout\);

-- Location: LCCOMB_X19_Y9_N2
\pro0|co|ir~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~9_combout\ = (\mem0|sramContr|dataReaded\(11) & !\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|dataReaded\(11),
	datac => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir~9_combout\);

-- Location: LCFF_X19_Y9_N3
\pro0|co|ir[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~9_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(11));

-- Location: LCCOMB_X19_Y7_N4
\mem0|sramContr|read_buff[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(8) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~10_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|read_buff~10_combout\,
	datac => \mem0|sramContr|read_buff\(8),
	datad => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	combout => \mem0|sramContr|read_buff\(8));

-- Location: LCCOMB_X19_Y7_N0
\mem0|sramContr|dataReaded[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(8) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(8))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff\(8),
	datac => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	datad => \mem0|sramContr|dataReaded\(8),
	combout => \mem0|sramContr|dataReaded\(8));

-- Location: LCCOMB_X19_Y7_N8
\pro0|co|ir~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~7_combout\ = (\mem0|sramContr|dataReaded\(8) & !\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|dataReaded\(8),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir~7_combout\);

-- Location: LCFF_X19_Y7_N9
\pro0|co|ir[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~7_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(8));

-- Location: LCCOMB_X19_Y10_N12
\pro0|co|c0|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Mux3~1_combout\ = (!\pro0|co|ir\(13) & (\pro0|co|ir\(12) & (!\pro0|co|ir\(15) & \pro0|co|ir\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(13),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(15),
	datad => \pro0|co|ir\(14),
	combout => \pro0|co|c0|Mux3~1_combout\);

-- Location: LCCOMB_X18_Y11_N18
\pro0|co|c0|addr_a[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|addr_a[2]~2_combout\ = (\pro0|co|c0|Mux3~1_combout\ & (\pro0|co|ir\(11))) # (!\pro0|co|c0|Mux3~1_combout\ & ((\pro0|co|ir\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|ir\(11),
	datac => \pro0|co|ir\(8),
	datad => \pro0|co|c0|Mux3~1_combout\,
	combout => \pro0|co|c0|addr_a[2]~2_combout\);

-- Location: LCCOMB_X16_Y10_N6
\pro0|e0|reg0|regs~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~193_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~186_combout\)) # (!\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~192_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~186_combout\,
	datab => \pro0|e0|reg0|regs~192_combout\,
	datac => \pro0|co|c0|addr_a[2]~2_combout\,
	combout => \pro0|e0|reg0|regs~193_combout\);

-- Location: LCCOMB_X19_Y10_N2
\pro0|e0|alu0|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~0_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & ((\pro0|e0|reg0|regs~193_combout\))) # (!\pro0|co|ir\(8) & (\pro0|e0|y[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(8),
	datab => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|reg0|regs~193_combout\,
	datad => \pro0|co|c0|Mux3~0_combout\,
	combout => \pro0|e0|alu0|Mux15~0_combout\);

-- Location: LCCOMB_X19_Y7_N18
\mem0|sramContr|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|Selector17~0_combout\ = (\mem0|sramContr|process_1~0_combout\ & ((\pro0|e0|alu0|Mux15~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|process_1~0_combout\,
	datab => \pro0|co|c0|Mux3~0_combout\,
	datac => \pro0|e0|alu0|Mux15~0_combout\,
	datad => \pro0|e0|alu0|Add0~15_combout\,
	combout => \mem0|sramContr|Selector17~0_combout\);

-- Location: LCCOMB_X19_Y7_N14
\mem0|sramContr|read_buff~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~19_combout\ = (\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[8]~8\))) # (!\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[0]~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[0]~0\,
	datac => \SRAM_DQ[8]~8\,
	datad => \mem0|sramContr|Selector17~0_combout\,
	combout => \mem0|sramContr|read_buff~19_combout\);

-- Location: LCCOMB_X19_Y7_N30
\mem0|sramContr|read_buff[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(0) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~19_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~19_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(0),
	combout => \mem0|sramContr|read_buff\(0));

-- Location: LCCOMB_X19_Y7_N2
\mem0|sramContr|dataReaded[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(0) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(0))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff\(0),
	datac => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	datad => \mem0|sramContr|dataReaded\(0),
	combout => \mem0|sramContr|dataReaded\(0));

-- Location: LCCOMB_X19_Y7_N10
\pro0|co|ir~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~13_combout\ = (\mem0|sramContr|dataReaded\(0) & !\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|dataReaded\(0),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir~13_combout\);

-- Location: LCFF_X19_Y7_N11
\pro0|co|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~13_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(0));

-- Location: LCCOMB_X19_Y10_N26
\pro0|co|c0|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal0~0_combout\ = (((!\pro0|co|ir\(14)) # (!\pro0|co|ir\(12))) # (!\pro0|co|ir\(0))) # (!\pro0|co|ir\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(15),
	datab => \pro0|co|ir\(0),
	datac => \pro0|co|ir\(12),
	datad => \pro0|co|ir\(14),
	combout => \pro0|co|c0|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y7_N24
\mem0|sramContr|SRAM_UB_N~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_UB_N~0_combout\ = ((\pro0|e0|alu0|Mux15~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~15_combout\))) # (!\mem0|sramContr|process_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|process_1~0_combout\,
	datab => \pro0|co|c0|Mux3~0_combout\,
	datac => \pro0|e0|alu0|Mux15~0_combout\,
	datad => \pro0|e0|alu0|Add0~15_combout\,
	combout => \mem0|sramContr|SRAM_UB_N~0_combout\);

-- Location: LCCOMB_X19_Y6_N14
\mem0|sramContr|read_buff~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~7_combout\ = (\mem0|sramContr|SRAM_UB_N~0_combout\ & ((\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[15]~15\))) # (!\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[13]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[13]~13\,
	datab => \SRAM_DQ[15]~15\,
	datac => \mem0|sramContr|SRAM_UB_N~0_combout\,
	datad => \mem0|sramContr|Selector17~0_combout\,
	combout => \mem0|sramContr|read_buff~7_combout\);

-- Location: LCCOMB_X19_Y6_N24
\mem0|sramContr|read_buff~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~8_combout\ = (\mem0|sramContr|read_buff~7_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~7\,
	datab => \mem0|sramContr|read_buff~7_combout\,
	datac => \mem0|sramContr|SRAM_UB_N~0_combout\,
	combout => \mem0|sramContr|read_buff~8_combout\);

-- Location: LCCOMB_X20_Y6_N18
\mem0|sramContr|read_buff[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(13) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~8_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~8_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(13),
	combout => \mem0|sramContr|read_buff\(13));

-- Location: LCCOMB_X20_Y6_N4
\mem0|sramContr|dataReaded[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(13) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(13))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff\(13),
	datac => \mem0|sramContr|dataReaded\(13),
	datad => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	combout => \mem0|sramContr|dataReaded\(13));

-- Location: LCCOMB_X20_Y6_N16
\pro0|co|ir~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~6_combout\ = (!\pro0|co|m0|state~regout\ & \mem0|sramContr|dataReaded\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state~regout\,
	datac => \mem0|sramContr|dataReaded\(13),
	combout => \pro0|co|ir~6_combout\);

-- Location: LCFF_X20_Y6_N17
\pro0|co|ir[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~6_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(13));

-- Location: LCCOMB_X20_Y10_N24
\pro0|co|ir~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~16_combout\ = (\mem0|sramContr|dataReaded\(5) & !\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|dataReaded\(5),
	datac => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir~16_combout\);

-- Location: LCFF_X20_Y10_N25
\pro0|co|ir[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~16_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(5));

-- Location: LCCOMB_X19_Y10_N28
\pro0|co|c0|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal0~1_combout\ = (((!\pro0|co|ir\(5)) # (!\pro0|co|ir\(13))) # (!\pro0|co|ir\(11))) # (!\pro0|co|ir\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(10),
	datab => \pro0|co|ir\(11),
	datac => \pro0|co|ir\(13),
	datad => \pro0|co|ir\(5),
	combout => \pro0|co|c0|Equal0~1_combout\);

-- Location: LCCOMB_X18_Y6_N28
\mem0|sramContr|read_buff[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(6) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~17_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|read_buff~17_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(6),
	combout => \mem0|sramContr|read_buff\(6));

-- Location: LCCOMB_X18_Y6_N0
\mem0|sramContr|dataReaded[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(6) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(6))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	datac => \mem0|sramContr|read_buff\(6),
	datad => \mem0|sramContr|dataReaded\(6),
	combout => \mem0|sramContr|dataReaded\(6));

-- Location: LCCOMB_X20_Y10_N8
\pro0|co|ir~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~11_combout\ = (!\pro0|co|m0|state~regout\ & \mem0|sramContr|dataReaded\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state~regout\,
	datad => \mem0|sramContr|dataReaded\(6),
	combout => \pro0|co|ir~11_combout\);

-- Location: LCFF_X20_Y10_N9
\pro0|co|ir[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~11_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(6));

-- Location: LCCOMB_X20_Y10_N2
\pro0|co|c0|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal0~3_combout\ = (((!\pro0|co|ir\(8)) # (!\pro0|co|ir\(9))) # (!\pro0|co|ir\(6))) # (!\pro0|co|ir\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(7),
	datab => \pro0|co|ir\(6),
	datac => \pro0|co|ir\(9),
	datad => \pro0|co|ir\(8),
	combout => \pro0|co|c0|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y10_N14
\pro0|co|c0|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal0~4_combout\ = (\pro0|co|c0|Equal0~2_combout\) # ((\pro0|co|c0|Equal0~0_combout\) # ((\pro0|co|c0|Equal0~1_combout\) # (\pro0|co|c0|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal0~2_combout\,
	datab => \pro0|co|c0|Equal0~0_combout\,
	datac => \pro0|co|c0|Equal0~1_combout\,
	datad => \pro0|co|c0|Equal0~3_combout\,
	combout => \pro0|co|c0|Equal0~4_combout\);

-- Location: LCCOMB_X18_Y8_N12
\pro0|co|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|process_0~0_combout\ = ((!\pro0|co|m0|state~regout\) # (!\pro0|co|c0|Equal0~4_combout\)) # (!\pro0|co|booted~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|booted~regout\,
	datac => \pro0|co|c0|Equal0~4_combout\,
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|process_0~0_combout\);

-- Location: LCCOMB_X18_Y8_N30
\pro0|co|pc_reg[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[9]~17_combout\ = (\SW~combout\(9)) # ((\pro0|co|c0|Equal0~4_combout\ & (\pro0|co|booted~regout\ & \pro0|co|m0|state~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal0~4_combout\,
	datab => \pro0|co|booted~regout\,
	datac => \SW~combout\(9),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|pc_reg[9]~17_combout\);

-- Location: LCFF_X21_Y11_N3
\pro0|co|pc_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[1]~15_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(1));

-- Location: LCCOMB_X21_Y11_N4
\pro0|co|pc_reg[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[2]~18_combout\ = (\pro0|co|pc_reg\(2) & (!\pro0|co|pc_reg[1]~16\)) # (!\pro0|co|pc_reg\(2) & ((\pro0|co|pc_reg[1]~16\) # (GND)))
-- \pro0|co|pc_reg[2]~19\ = CARRY((!\pro0|co|pc_reg[1]~16\) # (!\pro0|co|pc_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(2),
	datad => VCC,
	cin => \pro0|co|pc_reg[1]~16\,
	combout => \pro0|co|pc_reg[2]~18_combout\,
	cout => \pro0|co|pc_reg[2]~19\);

-- Location: LCFF_X21_Y11_N5
\pro0|co|pc_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[2]~18_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(2));

-- Location: LCCOMB_X21_Y11_N6
\pro0|co|pc_reg[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[3]~20_combout\ = (\pro0|co|pc_reg\(3) & (\pro0|co|pc_reg[2]~19\ $ (GND))) # (!\pro0|co|pc_reg\(3) & (!\pro0|co|pc_reg[2]~19\ & VCC))
-- \pro0|co|pc_reg[3]~21\ = CARRY((\pro0|co|pc_reg\(3) & !\pro0|co|pc_reg[2]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(3),
	datad => VCC,
	cin => \pro0|co|pc_reg[2]~19\,
	combout => \pro0|co|pc_reg[3]~20_combout\,
	cout => \pro0|co|pc_reg[3]~21\);

-- Location: LCCOMB_X21_Y11_N8
\pro0|co|pc_reg[4]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[4]~22_combout\ = (\pro0|co|pc_reg\(4) & (!\pro0|co|pc_reg[3]~21\)) # (!\pro0|co|pc_reg\(4) & ((\pro0|co|pc_reg[3]~21\) # (GND)))
-- \pro0|co|pc_reg[4]~23\ = CARRY((!\pro0|co|pc_reg[3]~21\) # (!\pro0|co|pc_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(4),
	datad => VCC,
	cin => \pro0|co|pc_reg[3]~21\,
	combout => \pro0|co|pc_reg[4]~22_combout\,
	cout => \pro0|co|pc_reg[4]~23\);

-- Location: LCFF_X21_Y11_N9
\pro0|co|pc_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[4]~22_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(4));

-- Location: LCCOMB_X21_Y11_N10
\pro0|co|pc_reg[5]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[5]~24_combout\ = (\pro0|co|pc_reg\(5) & (\pro0|co|pc_reg[4]~23\ $ (GND))) # (!\pro0|co|pc_reg\(5) & (!\pro0|co|pc_reg[4]~23\ & VCC))
-- \pro0|co|pc_reg[5]~25\ = CARRY((\pro0|co|pc_reg\(5) & !\pro0|co|pc_reg[4]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(5),
	datad => VCC,
	cin => \pro0|co|pc_reg[4]~23\,
	combout => \pro0|co|pc_reg[5]~24_combout\,
	cout => \pro0|co|pc_reg[5]~25\);

-- Location: LCCOMB_X21_Y11_N12
\pro0|co|pc_reg[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[6]~26_combout\ = (\pro0|co|pc_reg\(6) & (!\pro0|co|pc_reg[5]~25\)) # (!\pro0|co|pc_reg\(6) & ((\pro0|co|pc_reg[5]~25\) # (GND)))
-- \pro0|co|pc_reg[6]~27\ = CARRY((!\pro0|co|pc_reg[5]~25\) # (!\pro0|co|pc_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(6),
	datad => VCC,
	cin => \pro0|co|pc_reg[5]~25\,
	combout => \pro0|co|pc_reg[6]~26_combout\,
	cout => \pro0|co|pc_reg[6]~27\);

-- Location: LCCOMB_X21_Y11_N14
\pro0|co|pc_reg[7]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[7]~28_combout\ = (\pro0|co|pc_reg\(7) & (\pro0|co|pc_reg[6]~27\ $ (GND))) # (!\pro0|co|pc_reg\(7) & (!\pro0|co|pc_reg[6]~27\ & VCC))
-- \pro0|co|pc_reg[7]~29\ = CARRY((\pro0|co|pc_reg\(7) & !\pro0|co|pc_reg[6]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(7),
	datad => VCC,
	cin => \pro0|co|pc_reg[6]~27\,
	combout => \pro0|co|pc_reg[7]~28_combout\,
	cout => \pro0|co|pc_reg[7]~29\);

-- Location: LCFF_X21_Y11_N15
\pro0|co|pc_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[7]~28_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(7));

-- Location: LCCOMB_X21_Y11_N16
\pro0|co|pc_reg[8]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[8]~30_combout\ = (\pro0|co|pc_reg\(8) & (!\pro0|co|pc_reg[7]~29\)) # (!\pro0|co|pc_reg\(8) & ((\pro0|co|pc_reg[7]~29\) # (GND)))
-- \pro0|co|pc_reg[8]~31\ = CARRY((!\pro0|co|pc_reg[7]~29\) # (!\pro0|co|pc_reg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(8),
	datad => VCC,
	cin => \pro0|co|pc_reg[7]~29\,
	combout => \pro0|co|pc_reg[8]~30_combout\,
	cout => \pro0|co|pc_reg[8]~31\);

-- Location: LCCOMB_X21_Y11_N18
\pro0|co|pc_reg[9]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[9]~32_combout\ = (\pro0|co|pc_reg\(9) & (\pro0|co|pc_reg[8]~31\ $ (GND))) # (!\pro0|co|pc_reg\(9) & (!\pro0|co|pc_reg[8]~31\ & VCC))
-- \pro0|co|pc_reg[9]~33\ = CARRY((\pro0|co|pc_reg\(9) & !\pro0|co|pc_reg[8]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(9),
	datad => VCC,
	cin => \pro0|co|pc_reg[8]~31\,
	combout => \pro0|co|pc_reg[9]~32_combout\,
	cout => \pro0|co|pc_reg[9]~33\);

-- Location: LCFF_X21_Y11_N19
\pro0|co|pc_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[9]~32_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(9));

-- Location: LCCOMB_X21_Y11_N20
\pro0|co|pc_reg[10]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[10]~34_combout\ = (\pro0|co|pc_reg\(10) & (!\pro0|co|pc_reg[9]~33\)) # (!\pro0|co|pc_reg\(10) & ((\pro0|co|pc_reg[9]~33\) # (GND)))
-- \pro0|co|pc_reg[10]~35\ = CARRY((!\pro0|co|pc_reg[9]~33\) # (!\pro0|co|pc_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(10),
	datad => VCC,
	cin => \pro0|co|pc_reg[9]~33\,
	combout => \pro0|co|pc_reg[10]~34_combout\,
	cout => \pro0|co|pc_reg[10]~35\);

-- Location: LCCOMB_X21_Y11_N22
\pro0|co|pc_reg[11]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[11]~36_combout\ = (\pro0|co|pc_reg\(11) & (\pro0|co|pc_reg[10]~35\ $ (GND))) # (!\pro0|co|pc_reg\(11) & (!\pro0|co|pc_reg[10]~35\ & VCC))
-- \pro0|co|pc_reg[11]~37\ = CARRY((\pro0|co|pc_reg\(11) & !\pro0|co|pc_reg[10]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(11),
	datad => VCC,
	cin => \pro0|co|pc_reg[10]~35\,
	combout => \pro0|co|pc_reg[11]~36_combout\,
	cout => \pro0|co|pc_reg[11]~37\);

-- Location: LCFF_X21_Y11_N23
\pro0|co|pc_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[11]~36_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(11));

-- Location: LCCOMB_X21_Y11_N24
\pro0|co|pc_reg[12]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[12]~38_combout\ = (\pro0|co|pc_reg\(12) & (!\pro0|co|pc_reg[11]~37\)) # (!\pro0|co|pc_reg\(12) & ((\pro0|co|pc_reg[11]~37\) # (GND)))
-- \pro0|co|pc_reg[12]~39\ = CARRY((!\pro0|co|pc_reg[11]~37\) # (!\pro0|co|pc_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(12),
	datad => VCC,
	cin => \pro0|co|pc_reg[11]~37\,
	combout => \pro0|co|pc_reg[12]~38_combout\,
	cout => \pro0|co|pc_reg[12]~39\);

-- Location: LCCOMB_X21_Y11_N26
\pro0|co|pc_reg[13]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[13]~40_combout\ = (\pro0|co|pc_reg\(13) & (\pro0|co|pc_reg[12]~39\ $ (GND))) # (!\pro0|co|pc_reg\(13) & (!\pro0|co|pc_reg[12]~39\ & VCC))
-- \pro0|co|pc_reg[13]~41\ = CARRY((\pro0|co|pc_reg\(13) & !\pro0|co|pc_reg[12]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(13),
	datad => VCC,
	cin => \pro0|co|pc_reg[12]~39\,
	combout => \pro0|co|pc_reg[13]~40_combout\,
	cout => \pro0|co|pc_reg[13]~41\);

-- Location: LCFF_X21_Y11_N27
\pro0|co|pc_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[13]~40_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(13));

-- Location: LCFF_X21_Y11_N29
\pro0|co|pc_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[14]~42_combout\,
	sdata => VCC,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(14));

-- Location: LCCOMB_X20_Y10_N28
\pro0|e0|alu0|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~1_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & (\pro0|co|ir\(6))) # (!\pro0|co|ir\(8) & ((\pro0|co|ir\(7)))))) # (!\pro0|co|c0|Mux3~0_combout\ & (((\pro0|co|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~0_combout\,
	datab => \pro0|co|ir\(6),
	datac => \pro0|co|ir\(7),
	datad => \pro0|co|ir\(8),
	combout => \pro0|e0|alu0|Mux1~1_combout\);

-- Location: LCCOMB_X20_Y10_N14
\pro0|e0|alu0|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~2_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|c0|Mux3~1_combout\ & ((\pro0|e0|alu0|Mux1~1_combout\))) # (!\pro0|co|c0|Mux3~1_combout\ & (\pro0|co|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~1_combout\,
	datab => \pro0|co|c0|Mux3~0_combout\,
	datac => \pro0|co|ir\(5),
	datad => \pro0|e0|alu0|Mux1~1_combout\,
	combout => \pro0|e0|alu0|Mux1~2_combout\);

-- Location: LCCOMB_X18_Y6_N10
\pro0|e0|addr_m[14]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[14]~19_combout\ = (\pro0|co|m0|state~regout\ & ((\pro0|e0|alu0|Mux1~0_combout\) # ((\pro0|e0|alu0|Mux1~2_combout\)))) # (!\pro0|co|m0|state~regout\ & (((\pro0|co|pc_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state~regout\,
	datab => \pro0|e0|alu0|Mux1~0_combout\,
	datac => \pro0|co|pc_reg\(14),
	datad => \pro0|e0|alu0|Mux1~2_combout\,
	combout => \pro0|e0|addr_m[14]~19_combout\);

-- Location: LCCOMB_X19_Y10_N6
\mem0|sramContr|state~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|state~17_combout\ = (\pro0|co|ir\(12)) # ((\pro0|co|ir\(13) $ (\pro0|co|ir\(15))) # (!\pro0|co|ir\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(13),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(15),
	datad => \pro0|co|ir\(14),
	combout => \mem0|sramContr|state~17_combout\);

-- Location: LCCOMB_X21_Y12_N24
\mem0|sramContr|state~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|state~18_combout\ = (\pro0|co|m0|state~regout\ & !\mem0|sramContr|state~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|co|m0|state~regout\,
	datad => \mem0|sramContr|state~17_combout\,
	combout => \mem0|sramContr|state~18_combout\);

-- Location: LCCOMB_X21_Y12_N28
\mem0|sramContr|state~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|state~20_combout\ = (\mem0|sramContr|state~18_combout\ & (\mem0|sramContr|state.IDLE~regout\ & ((!\pro0|e0|addr_m[14]~19_combout\) # (!\pro0|e0|addr_m[15]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|addr_m[15]~20_combout\,
	datab => \pro0|e0|addr_m[14]~19_combout\,
	datac => \mem0|sramContr|state~18_combout\,
	datad => \mem0|sramContr|state.IDLE~regout\,
	combout => \mem0|sramContr|state~20_combout\);

-- Location: LCFF_X21_Y12_N29
\mem0|sramContr|state.WRITE_SETUP\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \mem0|sramContr|state~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.WRITE_SETUP~regout\);

-- Location: LCFF_X21_Y12_N31
\mem0|sramContr|state.WRITE_START\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.WRITE_SETUP~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.WRITE_START~regout\);

-- Location: LCFF_X21_Y12_N23
\mem0|sramContr|state.WRITE_END\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.WRITE_START~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.WRITE_END~regout\);

-- Location: LCCOMB_X21_Y12_N26
\mem0|sramContr|state~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|state~16_combout\ = (!\mem0|sramContr|state.READ_PROVIDE~regout\ & !\mem0|sramContr|state.WRITE_END~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|state.READ_PROVIDE~regout\,
	datad => \mem0|sramContr|state.WRITE_END~regout\,
	combout => \mem0|sramContr|state~16_combout\);

-- Location: LCFF_X21_Y12_N27
\mem0|sramContr|state.IDLE3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \mem0|sramContr|state~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.IDLE3~regout\);

-- Location: LCCOMB_X21_Y12_N10
\mem0|sramContr|state.IDLE2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|state.IDLE2~0_combout\ = !\mem0|sramContr|state.IDLE3~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|sramContr|state.IDLE3~regout\,
	combout => \mem0|sramContr|state.IDLE2~0_combout\);

-- Location: LCFF_X21_Y12_N11
\mem0|sramContr|state.IDLE2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \mem0|sramContr|state.IDLE2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.IDLE2~regout\);

-- Location: LCFF_X21_Y12_N19
\mem0|sramContr|state.IDLE1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.IDLE2~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.IDLE1~regout\);

-- Location: LCCOMB_X21_Y12_N12
\mem0|sramContr|state.IDLE0~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|state.IDLE0~feeder_combout\ = \mem0|sramContr|state.IDLE1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|sramContr|state.IDLE1~regout\,
	combout => \mem0|sramContr|state.IDLE0~feeder_combout\);

-- Location: LCFF_X21_Y12_N13
\mem0|sramContr|state.IDLE0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \mem0|sramContr|state.IDLE0~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.IDLE0~regout\);

-- Location: LCFF_X21_Y12_N15
\mem0|sramContr|state.IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.IDLE0~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.IDLE~regout\);

-- Location: LCCOMB_X21_Y12_N4
\mem0|sramContr|state~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|state~19_combout\ = (\mem0|sramContr|state.IDLE~regout\ & (((\pro0|e0|addr_m[15]~20_combout\ & \pro0|e0|addr_m[14]~19_combout\)) # (!\mem0|sramContr|state~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|addr_m[15]~20_combout\,
	datab => \pro0|e0|addr_m[14]~19_combout\,
	datac => \mem0|sramContr|state~18_combout\,
	datad => \mem0|sramContr|state.IDLE~regout\,
	combout => \mem0|sramContr|state~19_combout\);

-- Location: LCFF_X21_Y12_N5
\mem0|sramContr|state.READ_SETUP\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \mem0|sramContr|state~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.READ_SETUP~regout\);

-- Location: LCFF_X21_Y12_N17
\mem0|sramContr|state.READ_ACQUIRE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.READ_SETUP~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.READ_ACQUIRE~regout\);

-- Location: LCFF_X21_Y12_N9
\mem0|sramContr|state.READ_PROVIDE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.READ_ACQUIRE~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.READ_PROVIDE~regout\);

-- Location: CLKCTRL_G9
\mem0|sramContr|state.READ_PROVIDE~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \mem0|sramContr|state.READ_PROVIDE~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y7_N20
\mem0|sramContr|dataReaded[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(9) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(9))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|read_buff\(9),
	datac => \mem0|sramContr|dataReaded\(9),
	datad => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	combout => \mem0|sramContr|dataReaded\(9));

-- Location: LCCOMB_X18_Y7_N22
\pro0|co|ir~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~8_combout\ = (\mem0|sramContr|dataReaded\(9) & !\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem0|sramContr|dataReaded\(9),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir~8_combout\);

-- Location: LCFF_X18_Y7_N23
\pro0|co|ir[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~8_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(9));

-- Location: LCFF_X16_Y10_N23
\pro0|e0|reg0|regs~20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~20_regout\);

-- Location: LCCOMB_X16_Y10_N22
\pro0|e0|reg0|regs~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~189_combout\ = (\rtl~2_combout\ & (\pro0|e0|d[0]~4_combout\)) # (!\rtl~2_combout\ & ((\pro0|e0|reg0|regs~20_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~2_combout\,
	datab => \pro0|e0|d[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~20_regout\,
	combout => \pro0|e0|reg0|regs~189_combout\);

-- Location: LCCOMB_X16_Y10_N4
\pro0|e0|reg0|regs~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~365_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~188_combout\) # ((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & (((!\pro0|co|ir\(10) & \pro0|e0|reg0|regs~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~188_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~189_combout\,
	combout => \pro0|e0|reg0|regs~365_combout\);

-- Location: LCCOMB_X16_Y10_N30
\pro0|e0|reg0|regs~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~366_combout\ = (\pro0|e0|reg0|regs~365_combout\ & (((\pro0|e0|reg0|regs~191_combout\) # (!\pro0|co|ir\(10))))) # (!\pro0|e0|reg0|regs~365_combout\ & (\pro0|e0|reg0|regs~187_combout\ & (\pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~187_combout\,
	datab => \pro0|e0|reg0|regs~365_combout\,
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~191_combout\,
	combout => \pro0|e0|reg0|regs~366_combout\);

-- Location: LCFF_X16_Y10_N27
\pro0|e0|reg0|regs~116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~116_regout\);

-- Location: LCCOMB_X15_Y9_N14
\rtl~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rtl~5_combout\ = (\rtl~9_combout\ & (\pro0|co|m0|state~regout\ & (\pro0|co|m0|wrd~0_combout\ & !\pro0|co|ir\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~9_combout\,
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|co|m0|wrd~0_combout\,
	datad => \pro0|co|ir\(9),
	combout => \rtl~5_combout\);

-- Location: LCCOMB_X16_Y10_N26
\pro0|e0|reg0|regs~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~182_combout\ = (\rtl~5_combout\ & (\pro0|e0|d[0]~4_combout\)) # (!\rtl~5_combout\ & ((\pro0|e0|reg0|regs~116_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|d[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~116_regout\,
	datad => \rtl~5_combout\,
	combout => \pro0|e0|reg0|regs~182_combout\);

-- Location: LCCOMB_X16_Y10_N8
\pro0|e0|reg0|regs~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~363_combout\ = (\pro0|co|ir\(9) & (((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & ((\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~182_combout\))) # (!\pro0|co|ir\(10) & (\pro0|e0|reg0|regs~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~183_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~182_combout\,
	combout => \pro0|e0|reg0|regs~363_combout\);

-- Location: LCFF_X16_Y10_N1
\pro0|e0|reg0|regs~100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~100_regout\);

-- Location: LCCOMB_X16_Y10_N0
\pro0|e0|reg0|regs~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~181_combout\ = (\rtl~4_combout\ & (\pro0|e0|d[0]~4_combout\)) # (!\rtl~4_combout\ & ((\pro0|e0|reg0|regs~100_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~4_combout\,
	datab => \pro0|e0|d[0]~4_combout\,
	datac => \pro0|e0|reg0|regs~100_regout\,
	combout => \pro0|e0|reg0|regs~181_combout\);

-- Location: LCCOMB_X16_Y10_N18
\pro0|e0|reg0|regs~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~364_combout\ = (\pro0|e0|reg0|regs~363_combout\ & ((\pro0|e0|reg0|regs~185_combout\) # ((!\pro0|co|ir\(9))))) # (!\pro0|e0|reg0|regs~363_combout\ & (((\pro0|co|ir\(9) & \pro0|e0|reg0|regs~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~185_combout\,
	datab => \pro0|e0|reg0|regs~363_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|e0|reg0|regs~181_combout\,
	combout => \pro0|e0|reg0|regs~364_combout\);

-- Location: LCCOMB_X16_Y6_N8
\pro0|e0|reg0|regs~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~367_combout\ = (\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~364_combout\))) # (!\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~366_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~366_combout\,
	datac => \pro0|e0|reg0|regs~364_combout\,
	datad => \pro0|co|ir\(11),
	combout => \pro0|e0|reg0|regs~367_combout\);

-- Location: LCCOMB_X21_Y12_N14
\mem0|sramContr|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|WideOr0~1_combout\ = (!\mem0|sramContr|state.IDLE2~regout\ & (!\mem0|sramContr|state.IDLE0~regout\ & (!\mem0|sramContr|state.IDLE~regout\ & !\mem0|sramContr|state.IDLE1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|state.IDLE2~regout\,
	datab => \mem0|sramContr|state.IDLE0~regout\,
	datac => \mem0|sramContr|state.IDLE~regout\,
	datad => \mem0|sramContr|state.IDLE1~regout\,
	combout => \mem0|sramContr|WideOr0~1_combout\);

-- Location: LCCOMB_X21_Y12_N22
\mem0|sramContr|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|WideOr1~0_combout\ = (\mem0|sramContr|state.WRITE_START~regout\) # ((\mem0|sramContr|state.WRITE_END~regout\) # (!\mem0|sramContr|state.IDLE3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|state.WRITE_START~regout\,
	datac => \mem0|sramContr|state.WRITE_END~regout\,
	datad => \mem0|sramContr|state.IDLE3~regout\,
	combout => \mem0|sramContr|WideOr1~0_combout\);

-- Location: LCCOMB_X21_Y12_N16
\mem0|sramContr|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|WideOr1~combout\ = (\mem0|sramContr|state.READ_PROVIDE~regout\) # (((\mem0|sramContr|state.READ_ACQUIRE~regout\) # (\mem0|sramContr|WideOr1~0_combout\)) # (!\mem0|sramContr|WideOr0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|state.READ_PROVIDE~regout\,
	datab => \mem0|sramContr|WideOr0~1_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~regout\,
	datad => \mem0|sramContr|WideOr1~0_combout\,
	combout => \mem0|sramContr|WideOr1~combout\);

-- Location: CLKCTRL_G12
\mem0|sramContr|WideOr1~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \mem0|sramContr|WideOr1~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \mem0|sramContr|WideOr1~clkctrl_outclk\);

-- Location: LCCOMB_X16_Y6_N20
\mem0|sramContr|SRAM_DQ[0]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[0]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[0]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\pro0|e0|reg0|regs~367_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~367_combout\,
	datac => \mem0|sramContr|SRAM_DQ[0]$latch~combout\,
	datad => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_DQ[0]$latch~combout\);

-- Location: LCCOMB_X21_Y13_N24
\mem0|sramContr|SRAM_DQ[0]_566\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[0]_566~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[0]_566~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (!\mem0|sramContr|state.READ_SETUP~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|state.READ_SETUP~regout\,
	datac => \mem0|sramContr|SRAM_DQ[0]_566~combout\,
	datad => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_DQ[0]_566~combout\);

-- Location: LCFF_X14_Y9_N9
\pro0|e0|reg0|regs~133\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~133_regout\);

-- Location: LCCOMB_X18_Y7_N0
\mem0|sramContr|read_buff~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~0_combout\ = (\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[9]~9\)) # (!\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[9]~9\,
	datac => \SRAM_DQ[1]~1\,
	datad => \mem0|sramContr|Selector17~0_combout\,
	combout => \mem0|sramContr|read_buff~0_combout\);

-- Location: LCCOMB_X18_Y7_N26
\mem0|sramContr|read_buff[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(1) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~0_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~0_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(1),
	combout => \mem0|sramContr|read_buff\(1));

-- Location: LCCOMB_X18_Y7_N24
\mem0|sramContr|dataReaded[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(1) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(1))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff\(1),
	datac => \mem0|sramContr|dataReaded\(1),
	datad => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	combout => \mem0|sramContr|dataReaded\(1));

-- Location: LCCOMB_X18_Y7_N4
\pro0|e0|d[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[1]~0_combout\ = (\pro0|co|c0|Mux3~1_combout\ & (\pro0|e0|alu0|Mux14~2_combout\)) # (!\pro0|co|c0|Mux3~1_combout\ & ((\mem0|sramContr|dataReaded\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux14~2_combout\,
	datab => \pro0|co|c0|Mux3~1_combout\,
	datac => \mem0|sramContr|dataReaded\(1),
	combout => \pro0|e0|d[1]~0_combout\);

-- Location: LCCOMB_X14_Y9_N8
\pro0|e0|reg0|regs~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~159_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[1]~0_combout\))) # (!\rtl~7_combout\ & (\pro0|e0|reg0|regs~133_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~7_combout\,
	datac => \pro0|e0|reg0|regs~133_regout\,
	datad => \pro0|e0|d[1]~0_combout\,
	combout => \pro0|e0|reg0|regs~159_combout\);

-- Location: LCFF_X14_Y9_N3
\pro0|e0|reg0|regs~117\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~117_regout\);

-- Location: LCCOMB_X14_Y9_N2
\pro0|e0|reg0|regs~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~156_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[1]~0_combout\))) # (!\rtl~5_combout\ & (\pro0|e0|reg0|regs~117_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~5_combout\,
	datac => \pro0|e0|reg0|regs~117_regout\,
	datad => \pro0|e0|d[1]~0_combout\,
	combout => \pro0|e0|reg0|regs~156_combout\);

-- Location: LCCOMB_X15_Y9_N16
\rtl~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rtl~6_combout\ = (\rtl~8_combout\ & (\pro0|co|m0|state~regout\ & (\pro0|co|m0|wrd~0_combout\ & !\pro0|co|ir\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~8_combout\,
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|co|m0|wrd~0_combout\,
	datad => \pro0|co|ir\(9),
	combout => \rtl~6_combout\);

-- Location: LCFF_X14_Y9_N29
\pro0|e0|reg0|regs~85\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~85_regout\);

-- Location: LCCOMB_X14_Y9_N28
\pro0|e0|reg0|regs~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~157_combout\ = (\rtl~6_combout\ & ((\pro0|e0|d[1]~0_combout\))) # (!\rtl~6_combout\ & (\pro0|e0|reg0|regs~85_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~6_combout\,
	datac => \pro0|e0|reg0|regs~85_regout\,
	datad => \pro0|e0|d[1]~0_combout\,
	combout => \pro0|e0|reg0|regs~157_combout\);

-- Location: LCCOMB_X14_Y9_N0
\pro0|e0|reg0|regs~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~368_combout\ = (\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~156_combout\) # ((\pro0|co|ir\(9))))) # (!\pro0|co|ir\(10) & (((!\pro0|co|ir\(9) & \pro0|e0|reg0|regs~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(10),
	datab => \pro0|e0|reg0|regs~156_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|e0|reg0|regs~157_combout\,
	combout => \pro0|e0|reg0|regs~368_combout\);

-- Location: LCCOMB_X14_Y9_N18
\pro0|e0|reg0|regs~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~369_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~368_combout\ & ((\pro0|e0|reg0|regs~159_combout\))) # (!\pro0|e0|reg0|regs~368_combout\ & (\pro0|e0|reg0|regs~155_combout\)))) # (!\pro0|co|ir\(9) & 
-- (((\pro0|e0|reg0|regs~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~155_combout\,
	datab => \pro0|e0|reg0|regs~159_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|e0|reg0|regs~368_combout\,
	combout => \pro0|e0|reg0|regs~369_combout\);

-- Location: LCCOMB_X15_Y7_N16
\pro0|e0|reg0|regs~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~372_combout\ = (\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~369_combout\))) # (!\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~371_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~371_combout\,
	datab => \pro0|co|ir\(11),
	datac => \pro0|e0|reg0|regs~369_combout\,
	combout => \pro0|e0|reg0|regs~372_combout\);

-- Location: LCCOMB_X15_Y7_N26
\mem0|sramContr|SRAM_DQ[1]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[1]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[1]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\pro0|e0|reg0|regs~372_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~372_combout\,
	datac => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_DQ[1]$latch~combout\,
	combout => \mem0|sramContr|SRAM_DQ[1]$latch~combout\);

-- Location: LCCOMB_X19_Y8_N4
\mem0|sramContr|read_buff[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(2) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~6_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|read_buff~6_combout\,
	datab => \mem0|sramContr|read_buff\(2),
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	combout => \mem0|sramContr|read_buff\(2));

-- Location: LCCOMB_X19_Y8_N8
\mem0|sramContr|dataReaded[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(2) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(2))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff\(2),
	datac => \mem0|sramContr|dataReaded\(2),
	datad => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	combout => \mem0|sramContr|dataReaded\(2));

-- Location: LCCOMB_X19_Y8_N30
\pro0|e0|d[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[2]~2_combout\ = (\mem0|sramContr|dataReaded\(2) & !\pro0|co|c0|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem0|sramContr|dataReaded\(2),
	datad => \pro0|co|c0|Mux3~1_combout\,
	combout => \pro0|e0|d[2]~2_combout\);

-- Location: LCFF_X18_Y10_N25
\pro0|e0|reg0|regs~134\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~134_regout\);

-- Location: LCCOMB_X15_Y9_N18
\rtl~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rtl~7_combout\ = (\rtl~9_combout\ & (\pro0|co|m0|state~regout\ & (\pro0|co|m0|wrd~0_combout\ & \pro0|co|ir\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~9_combout\,
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|co|m0|wrd~0_combout\,
	datad => \pro0|co|ir\(9),
	combout => \rtl~7_combout\);

-- Location: LCCOMB_X18_Y10_N24
\pro0|e0|reg0|regs~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~172_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[2]~1_combout\) # ((\pro0|e0|d[2]~2_combout\)))) # (!\rtl~7_combout\ & (((\pro0|e0|reg0|regs~134_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[2]~1_combout\,
	datab => \pro0|e0|d[2]~2_combout\,
	datac => \pro0|e0|reg0|regs~134_regout\,
	datad => \rtl~7_combout\,
	combout => \pro0|e0|reg0|regs~172_combout\);

-- Location: LCFF_X18_Y10_N9
\pro0|e0|reg0|regs~102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~102_regout\);

-- Location: LCCOMB_X15_Y9_N26
\rtl~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rtl~4_combout\ = (\rtl~8_combout\ & (\pro0|co|m0|state~regout\ & (\pro0|co|m0|wrd~0_combout\ & \pro0|co|ir\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~8_combout\,
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|co|m0|wrd~0_combout\,
	datad => \pro0|co|ir\(9),
	combout => \rtl~4_combout\);

-- Location: LCCOMB_X18_Y10_N8
\pro0|e0|reg0|regs~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~168_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[2]~1_combout\) # ((\pro0|e0|d[2]~2_combout\)))) # (!\rtl~4_combout\ & (((\pro0|e0|reg0|regs~102_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[2]~1_combout\,
	datab => \pro0|e0|d[2]~2_combout\,
	datac => \pro0|e0|reg0|regs~102_regout\,
	datad => \rtl~4_combout\,
	combout => \pro0|e0|reg0|regs~168_combout\);

-- Location: LCCOMB_X18_Y10_N10
\pro0|e0|reg0|regs~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~374_combout\ = (\pro0|e0|reg0|regs~373_combout\ & ((\pro0|e0|reg0|regs~172_combout\) # ((!\pro0|co|ir\(9))))) # (!\pro0|e0|reg0|regs~373_combout\ & (((\pro0|e0|reg0|regs~168_combout\ & \pro0|co|ir\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~373_combout\,
	datab => \pro0|e0|reg0|regs~172_combout\,
	datac => \pro0|e0|reg0|regs~168_combout\,
	datad => \pro0|co|ir\(9),
	combout => \pro0|e0|reg0|regs~374_combout\);

-- Location: LCCOMB_X16_Y6_N18
\pro0|e0|reg0|regs~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~377_combout\ = (\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~374_combout\))) # (!\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~376_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~376_combout\,
	datac => \pro0|e0|reg0|regs~374_combout\,
	datad => \pro0|co|ir\(11),
	combout => \pro0|e0|reg0|regs~377_combout\);

-- Location: LCCOMB_X16_Y6_N6
\mem0|sramContr|SRAM_DQ[2]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[2]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[2]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\pro0|e0|reg0|regs~377_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~377_combout\,
	datac => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_DQ[2]$latch~combout\,
	combout => \mem0|sramContr|SRAM_DQ[2]$latch~combout\);

-- Location: LCCOMB_X19_Y6_N16
\mem0|sramContr|read_buff~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff~20_combout\ = (\mem0|sramContr|Selector17~0_combout\ & ((\SRAM_DQ[11]~11\))) # (!\mem0|sramContr|Selector17~0_combout\ & (\SRAM_DQ[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[3]~3\,
	datac => \SRAM_DQ[11]~11\,
	datad => \mem0|sramContr|Selector17~0_combout\,
	combout => \mem0|sramContr|read_buff~20_combout\);

-- Location: LCCOMB_X20_Y6_N28
\mem0|sramContr|read_buff[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|read_buff\(3) = (GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & (\mem0|sramContr|read_buff~20_combout\)) # (!GLOBAL(\mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\) & ((\mem0|sramContr|read_buff\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff~20_combout\,
	datac => \mem0|sramContr|state.READ_ACQUIRE~clkctrl_outclk\,
	datad => \mem0|sramContr|read_buff\(3),
	combout => \mem0|sramContr|read_buff\(3));

-- Location: LCCOMB_X20_Y6_N22
\mem0|sramContr|dataReaded[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(3) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(3))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|read_buff\(3),
	datac => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	datad => \mem0|sramContr|dataReaded\(3),
	combout => \mem0|sramContr|dataReaded\(3));

-- Location: LCCOMB_X20_Y6_N8
\pro0|e0|d[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[3]~6_combout\ = (\mem0|sramContr|dataReaded\(3) & !\pro0|co|c0|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|dataReaded\(3),
	datac => \pro0|co|c0|Mux3~1_combout\,
	combout => \pro0|e0|d[3]~6_combout\);

-- Location: LCFF_X15_Y11_N27
\pro0|e0|reg0|regs~119\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~119_regout\);

-- Location: LCCOMB_X15_Y11_N26
\pro0|e0|reg0|regs~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~195_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[3]~5_combout\) # ((\pro0|e0|d[3]~6_combout\)))) # (!\rtl~5_combout\ & (((\pro0|e0|reg0|regs~119_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[3]~5_combout\,
	datab => \pro0|e0|d[3]~6_combout\,
	datac => \pro0|e0|reg0|regs~119_regout\,
	datad => \rtl~5_combout\,
	combout => \pro0|e0|reg0|regs~195_combout\);

-- Location: LCFF_X15_Y11_N21
\pro0|e0|reg0|regs~87\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~87_regout\);

-- Location: LCCOMB_X15_Y11_N20
\pro0|e0|reg0|regs~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~196_combout\ = (\rtl~6_combout\ & ((\pro0|e0|d[3]~5_combout\) # ((\pro0|e0|d[3]~6_combout\)))) # (!\rtl~6_combout\ & (((\pro0|e0|reg0|regs~87_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[3]~5_combout\,
	datab => \pro0|e0|d[3]~6_combout\,
	datac => \pro0|e0|reg0|regs~87_regout\,
	datad => \rtl~6_combout\,
	combout => \pro0|e0|reg0|regs~196_combout\);

-- Location: LCCOMB_X15_Y11_N2
\pro0|e0|reg0|regs~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~378_combout\ = (\pro0|co|ir\(9) & (((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & ((\pro0|co|ir\(10) & (\pro0|e0|reg0|regs~195_combout\)) # (!\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~196_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|e0|reg0|regs~195_combout\,
	datac => \pro0|e0|reg0|regs~196_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~378_combout\);

-- Location: LCFF_X15_Y11_N25
\pro0|e0|reg0|regs~103\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~103_regout\);

-- Location: LCCOMB_X15_Y11_N24
\pro0|e0|reg0|regs~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~194_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[3]~5_combout\) # ((\pro0|e0|d[3]~6_combout\)))) # (!\rtl~4_combout\ & (((\pro0|e0|reg0|regs~103_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[3]~5_combout\,
	datab => \pro0|e0|d[3]~6_combout\,
	datac => \pro0|e0|reg0|regs~103_regout\,
	datad => \rtl~4_combout\,
	combout => \pro0|e0|reg0|regs~194_combout\);

-- Location: LCFF_X15_Y11_N1
\pro0|e0|reg0|regs~135\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~135_regout\);

-- Location: LCCOMB_X15_Y11_N0
\pro0|e0|reg0|regs~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~198_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[3]~5_combout\) # ((\pro0|e0|d[3]~6_combout\)))) # (!\rtl~7_combout\ & (((\pro0|e0|reg0|regs~135_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[3]~5_combout\,
	datab => \pro0|e0|d[3]~6_combout\,
	datac => \pro0|e0|reg0|regs~135_regout\,
	datad => \rtl~7_combout\,
	combout => \pro0|e0|reg0|regs~198_combout\);

-- Location: LCCOMB_X15_Y11_N28
\pro0|e0|reg0|regs~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~379_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~378_combout\ & ((\pro0|e0|reg0|regs~198_combout\))) # (!\pro0|e0|reg0|regs~378_combout\ & (\pro0|e0|reg0|regs~194_combout\)))) # (!\pro0|co|ir\(9) & 
-- (\pro0|e0|reg0|regs~378_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|e0|reg0|regs~378_combout\,
	datac => \pro0|e0|reg0|regs~194_combout\,
	datad => \pro0|e0|reg0|regs~198_combout\,
	combout => \pro0|e0|reg0|regs~379_combout\);

-- Location: LCCOMB_X19_Y8_N28
\pro0|co|ir~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~14_combout\ = (\mem0|sramContr|dataReaded\(3) & !\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem0|sramContr|dataReaded\(3),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir~14_combout\);

-- Location: LCFF_X19_Y8_N29
\pro0|co|ir[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~14_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(3));

-- Location: LCCOMB_X19_Y8_N22
\pro0|e0|y[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[3]~3_combout\ = (\pro0|co|c0|immed_x2~combout\ & (\pro0|co|ir\(2))) # (!\pro0|co|c0|immed_x2~combout\ & ((\pro0|co|ir\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(2),
	datab => \pro0|co|ir\(3),
	datac => \pro0|co|c0|immed_x2~combout\,
	combout => \pro0|e0|y[3]~3_combout\);

-- Location: LCFF_X18_Y10_N27
\pro0|e0|reg0|regs~118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~118_regout\);

-- Location: LCCOMB_X18_Y10_N26
\pro0|e0|reg0|regs~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~169_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[2]~1_combout\) # ((\pro0|e0|d[2]~2_combout\)))) # (!\rtl~5_combout\ & (((\pro0|e0|reg0|regs~118_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[2]~1_combout\,
	datab => \pro0|e0|d[2]~2_combout\,
	datac => \pro0|e0|reg0|regs~118_regout\,
	datad => \rtl~5_combout\,
	combout => \pro0|e0|reg0|regs~169_combout\);

-- Location: LCCOMB_X20_Y10_N18
\pro0|co|c0|addr_a[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|addr_a[0]~0_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|co|ir\(9)))) # (!\pro0|co|c0|Mux3~1_combout\ & (\pro0|co|ir\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~1_combout\,
	datab => \pro0|co|ir\(6),
	datad => \pro0|co|ir\(9),
	combout => \pro0|co|c0|addr_a[0]~0_combout\);

-- Location: LCFF_X18_Y10_N13
\pro0|e0|reg0|regs~86\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~86_regout\);

-- Location: LCCOMB_X18_Y10_N12
\pro0|e0|reg0|regs~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~170_combout\ = (\rtl~6_combout\ & ((\pro0|e0|d[2]~1_combout\) # ((\pro0|e0|d[2]~2_combout\)))) # (!\rtl~6_combout\ & (((\pro0|e0|reg0|regs~86_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[2]~1_combout\,
	datab => \pro0|e0|d[2]~2_combout\,
	datac => \pro0|e0|reg0|regs~86_regout\,
	datad => \rtl~6_combout\,
	combout => \pro0|e0|reg0|regs~170_combout\);

-- Location: LCCOMB_X18_Y10_N14
\pro0|e0|reg0|regs~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~171_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~169_combout\) # ((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (((!\pro0|co|c0|addr_a[0]~0_combout\ & 
-- \pro0|e0|reg0|regs~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~169_combout\,
	datac => \pro0|co|c0|addr_a[0]~0_combout\,
	datad => \pro0|e0|reg0|regs~170_combout\,
	combout => \pro0|e0|reg0|regs~171_combout\);

-- Location: LCCOMB_X18_Y10_N2
\pro0|e0|reg0|regs~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~173_combout\ = (\pro0|e0|reg0|regs~171_combout\ & ((\pro0|e0|reg0|regs~172_combout\) # ((!\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|e0|reg0|regs~171_combout\ & (((\pro0|e0|reg0|regs~168_combout\ & 
-- \pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~172_combout\,
	datab => \pro0|e0|reg0|regs~171_combout\,
	datac => \pro0|e0|reg0|regs~168_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~173_combout\);

-- Location: LCCOMB_X18_Y11_N0
\pro0|e0|reg0|regs~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~180_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~173_combout\))) # (!\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~179_combout\,
	datac => \pro0|e0|reg0|regs~173_combout\,
	datad => \pro0|co|c0|addr_a[2]~2_combout\,
	combout => \pro0|e0|reg0|regs~180_combout\);

-- Location: LCFF_X15_Y10_N5
\pro0|e0|reg0|regs~21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~21_regout\);

-- Location: LCCOMB_X15_Y10_N4
\pro0|e0|reg0|regs~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~163_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[1]~0_combout\))) # (!\rtl~2_combout\ & (\pro0|e0|reg0|regs~21_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~2_combout\,
	datac => \pro0|e0|reg0|regs~21_regout\,
	datad => \pro0|e0|d[1]~0_combout\,
	combout => \pro0|e0|reg0|regs~163_combout\);

-- Location: LCCOMB_X15_Y10_N14
\pro0|e0|reg0|regs~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~164_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~162_combout\) # ((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|e0|reg0|regs~163_combout\ & 
-- !\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~162_combout\,
	datab => \pro0|co|c0|addr_a[0]~0_combout\,
	datac => \pro0|e0|reg0|regs~163_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~164_combout\);

-- Location: LCFF_X15_Y10_N25
\pro0|e0|reg0|regs~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~69_regout\);

-- Location: LCCOMB_X15_Y10_N24
\pro0|e0|reg0|regs~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~165_combout\ = (\rtl~3_combout\ & ((\pro0|e0|d[1]~0_combout\))) # (!\rtl~3_combout\ & (\pro0|e0|reg0|regs~69_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~3_combout\,
	datac => \pro0|e0|reg0|regs~69_regout\,
	datad => \pro0|e0|d[1]~0_combout\,
	combout => \pro0|e0|reg0|regs~165_combout\);

-- Location: LCCOMB_X15_Y10_N2
\pro0|e0|reg0|regs~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~166_combout\ = (\pro0|e0|reg0|regs~164_combout\ & (((\pro0|e0|reg0|regs~165_combout\) # (!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg0|regs~164_combout\ & (\pro0|e0|reg0|regs~161_combout\ & 
-- ((\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~161_combout\,
	datab => \pro0|e0|reg0|regs~164_combout\,
	datac => \pro0|e0|reg0|regs~165_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~166_combout\);

-- Location: LCCOMB_X14_Y10_N0
\pro0|e0|reg0|regs~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~167_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~160_combout\)) # (!\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~160_combout\,
	datac => \pro0|co|c0|addr_a[2]~2_combout\,
	datad => \pro0|e0|reg0|regs~166_combout\,
	combout => \pro0|e0|reg0|regs~167_combout\);

-- Location: LCCOMB_X19_Y11_N4
\pro0|e0|alu0|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~19_combout\ = ((\pro0|e0|y[2]~0_combout\ $ (\pro0|e0|reg0|regs~180_combout\ $ (!\pro0|e0|alu0|Add0~18\)))) # (GND)
-- \pro0|e0|alu0|Add0~20\ = CARRY((\pro0|e0|y[2]~0_combout\ & ((\pro0|e0|reg0|regs~180_combout\) # (!\pro0|e0|alu0|Add0~18\))) # (!\pro0|e0|y[2]~0_combout\ & (\pro0|e0|reg0|regs~180_combout\ & !\pro0|e0|alu0|Add0~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~0_combout\,
	datab => \pro0|e0|reg0|regs~180_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~18\,
	combout => \pro0|e0|alu0|Add0~19_combout\,
	cout => \pro0|e0|alu0|Add0~20\);

-- Location: LCCOMB_X19_Y11_N6
\pro0|e0|alu0|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~21_combout\ = (\pro0|e0|reg0|regs~206_combout\ & ((\pro0|e0|y[3]~3_combout\ & (\pro0|e0|alu0|Add0~20\ & VCC)) # (!\pro0|e0|y[3]~3_combout\ & (!\pro0|e0|alu0|Add0~20\)))) # (!\pro0|e0|reg0|regs~206_combout\ & ((\pro0|e0|y[3]~3_combout\ & 
-- (!\pro0|e0|alu0|Add0~20\)) # (!\pro0|e0|y[3]~3_combout\ & ((\pro0|e0|alu0|Add0~20\) # (GND)))))
-- \pro0|e0|alu0|Add0~22\ = CARRY((\pro0|e0|reg0|regs~206_combout\ & (!\pro0|e0|y[3]~3_combout\ & !\pro0|e0|alu0|Add0~20\)) # (!\pro0|e0|reg0|regs~206_combout\ & ((!\pro0|e0|alu0|Add0~20\) # (!\pro0|e0|y[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~206_combout\,
	datab => \pro0|e0|y[3]~3_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~20\,
	combout => \pro0|e0|alu0|Add0~21_combout\,
	cout => \pro0|e0|alu0|Add0~22\);

-- Location: LCCOMB_X18_Y11_N24
\pro0|e0|alu0|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~0_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & (\pro0|e0|reg0|regs~206_combout\)) # (!\pro0|co|ir\(8) & ((\pro0|e0|y[3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~206_combout\,
	datab => \pro0|co|ir\(8),
	datac => \pro0|co|c0|Mux3~0_combout\,
	datad => \pro0|e0|y[3]~3_combout\,
	combout => \pro0|e0|alu0|Mux12~0_combout\);

-- Location: LCCOMB_X18_Y11_N10
\pro0|e0|d[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[3]~5_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|e0|alu0|Mux12~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~0_combout\,
	datab => \pro0|e0|alu0|Add0~21_combout\,
	datac => \pro0|e0|alu0|Mux12~0_combout\,
	datad => \pro0|co|c0|Mux3~1_combout\,
	combout => \pro0|e0|d[3]~5_combout\);

-- Location: LCFF_X15_Y10_N9
\pro0|e0|reg0|regs~23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~23_regout\);

-- Location: LCCOMB_X15_Y10_N8
\pro0|e0|reg0|regs~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~202_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[3]~5_combout\) # ((\pro0|e0|d[3]~6_combout\)))) # (!\rtl~2_combout\ & (((\pro0|e0|reg0|regs~23_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~2_combout\,
	datab => \pro0|e0|d[3]~5_combout\,
	datac => \pro0|e0|reg0|regs~23_regout\,
	datad => \pro0|e0|d[3]~6_combout\,
	combout => \pro0|e0|reg0|regs~202_combout\);

-- Location: LCCOMB_X15_Y10_N28
\pro0|e0|reg0|regs~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~380_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~201_combout\) # ((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & (((\pro0|e0|reg0|regs~202_combout\ & !\pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~201_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|e0|reg0|regs~202_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~380_combout\);

-- Location: LCFF_X15_Y10_N21
\pro0|e0|reg0|regs~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~71_regout\);

-- Location: LCCOMB_X15_Y10_N20
\pro0|e0|reg0|regs~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~204_combout\ = (\rtl~3_combout\ & ((\pro0|e0|d[3]~5_combout\) # ((\pro0|e0|d[3]~6_combout\)))) # (!\rtl~3_combout\ & (((\pro0|e0|reg0|regs~71_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[3]~5_combout\,
	datab => \rtl~3_combout\,
	datac => \pro0|e0|reg0|regs~71_regout\,
	datad => \pro0|e0|d[3]~6_combout\,
	combout => \pro0|e0|reg0|regs~204_combout\);

-- Location: LCCOMB_X15_Y10_N30
\pro0|e0|reg0|regs~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~381_combout\ = (\pro0|e0|reg0|regs~380_combout\ & (((\pro0|e0|reg0|regs~204_combout\) # (!\pro0|co|ir\(10))))) # (!\pro0|e0|reg0|regs~380_combout\ & (\pro0|e0|reg0|regs~200_combout\ & ((\pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~200_combout\,
	datab => \pro0|e0|reg0|regs~380_combout\,
	datac => \pro0|e0|reg0|regs~204_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~381_combout\);

-- Location: LCCOMB_X15_Y11_N30
\pro0|e0|reg0|regs~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~382_combout\ = (\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~379_combout\)) # (!\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~381_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~379_combout\,
	datac => \pro0|e0|reg0|regs~381_combout\,
	datad => \pro0|co|ir\(11),
	combout => \pro0|e0|reg0|regs~382_combout\);

-- Location: LCCOMB_X15_Y11_N4
\mem0|sramContr|SRAM_DQ[3]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[3]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[3]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\pro0|e0|reg0|regs~382_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~382_combout\,
	datac => \mem0|sramContr|SRAM_DQ[3]$latch~combout\,
	datad => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_DQ[3]$latch~combout\);

-- Location: LCCOMB_X19_Y8_N18
\mem0|sramContr|dataReaded[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded\(4) = (GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & (\mem0|sramContr|read_buff\(4))) # (!GLOBAL(\mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\) & ((\mem0|sramContr|dataReaded\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|read_buff\(4),
	datac => \mem0|sramContr|state.READ_PROVIDE~clkctrl_outclk\,
	datad => \mem0|sramContr|dataReaded\(4),
	combout => \mem0|sramContr|dataReaded\(4));

-- Location: LCCOMB_X19_Y8_N16
\pro0|e0|d[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[4]~8_combout\ = (\mem0|sramContr|dataReaded\(4) & !\pro0|co|c0|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|dataReaded\(4),
	datad => \pro0|co|c0|Mux3~1_combout\,
	combout => \pro0|e0|d[4]~8_combout\);

-- Location: LCFF_X20_Y8_N29
\pro0|e0|reg0|regs~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~56_regout\);

-- Location: LCCOMB_X19_Y8_N0
\pro0|co|ir~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~15_combout\ = (!\pro0|co|m0|state~regout\ & \mem0|sramContr|dataReaded\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state~regout\,
	datad => \mem0|sramContr|dataReaded\(4),
	combout => \pro0|co|ir~15_combout\);

-- Location: LCFF_X19_Y8_N1
\pro0|co|ir[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~15_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(4));

-- Location: LCCOMB_X19_Y8_N26
\pro0|e0|y[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[4]~4_combout\ = (\pro0|co|c0|immed_x2~combout\ & (\pro0|co|ir\(3))) # (!\pro0|co|c0|immed_x2~combout\ & ((\pro0|co|ir\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|ir\(3),
	datac => \pro0|co|c0|immed_x2~combout\,
	datad => \pro0|co|ir\(4),
	combout => \pro0|e0|y[4]~4_combout\);

-- Location: LCCOMB_X20_Y11_N24
\pro0|e0|alu0|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~0_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & (\pro0|e0|reg0|regs~219_combout\)) # (!\pro0|co|ir\(8) & ((\pro0|e0|y[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~219_combout\,
	datab => \pro0|e0|y[4]~4_combout\,
	datac => \pro0|co|ir\(8),
	datad => \pro0|co|c0|Mux3~0_combout\,
	combout => \pro0|e0|alu0|Mux11~0_combout\);

-- Location: LCCOMB_X19_Y11_N8
\pro0|e0|alu0|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~23_combout\ = ((\pro0|e0|reg0|regs~219_combout\ $ (\pro0|e0|y[4]~4_combout\ $ (!\pro0|e0|alu0|Add0~22\)))) # (GND)
-- \pro0|e0|alu0|Add0~24\ = CARRY((\pro0|e0|reg0|regs~219_combout\ & ((\pro0|e0|y[4]~4_combout\) # (!\pro0|e0|alu0|Add0~22\))) # (!\pro0|e0|reg0|regs~219_combout\ & (\pro0|e0|y[4]~4_combout\ & !\pro0|e0|alu0|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~219_combout\,
	datab => \pro0|e0|y[4]~4_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~22\,
	combout => \pro0|e0|alu0|Add0~23_combout\,
	cout => \pro0|e0|alu0|Add0~24\);

-- Location: LCCOMB_X20_Y11_N20
\pro0|e0|d[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[4]~7_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|e0|alu0|Mux11~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~1_combout\,
	datab => \pro0|co|c0|Mux3~0_combout\,
	datac => \pro0|e0|alu0|Mux11~0_combout\,
	datad => \pro0|e0|alu0|Add0~23_combout\,
	combout => \pro0|e0|d[4]~7_combout\);

-- Location: LCCOMB_X20_Y8_N28
\pro0|e0|reg0|regs~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~213_combout\ = (\rtl~0_combout\ & ((\pro0|e0|d[4]~8_combout\) # ((\pro0|e0|d[4]~7_combout\)))) # (!\rtl~0_combout\ & (((\pro0|e0|reg0|regs~56_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~0_combout\,
	datab => \pro0|e0|d[4]~8_combout\,
	datac => \pro0|e0|reg0|regs~56_regout\,
	datad => \pro0|e0|d[4]~7_combout\,
	combout => \pro0|e0|reg0|regs~213_combout\);

-- Location: LCFF_X20_Y8_N5
\pro0|e0|reg0|regs~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~72_regout\);

-- Location: LCCOMB_X20_Y8_N4
\pro0|e0|reg0|regs~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~217_combout\ = (\rtl~3_combout\ & ((\pro0|e0|d[4]~8_combout\) # ((\pro0|e0|d[4]~7_combout\)))) # (!\rtl~3_combout\ & (((\pro0|e0|reg0|regs~72_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~3_combout\,
	datab => \pro0|e0|d[4]~8_combout\,
	datac => \pro0|e0|reg0|regs~72_regout\,
	datad => \pro0|e0|d[4]~7_combout\,
	combout => \pro0|e0|reg0|regs~217_combout\);

-- Location: LCFF_X20_Y8_N9
\pro0|e0|reg0|regs~24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~24_regout\);

-- Location: LCCOMB_X20_Y8_N8
\pro0|e0|reg0|regs~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~215_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[4]~8_combout\) # ((\pro0|e0|d[4]~7_combout\)))) # (!\rtl~2_combout\ & (((\pro0|e0|reg0|regs~24_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~2_combout\,
	datab => \pro0|e0|d[4]~8_combout\,
	datac => \pro0|e0|reg0|regs~24_regout\,
	datad => \pro0|e0|d[4]~7_combout\,
	combout => \pro0|e0|reg0|regs~215_combout\);

-- Location: LCFF_X20_Y8_N15
\pro0|e0|reg0|regs~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~40_regout\);

-- Location: LCCOMB_X20_Y8_N14
\pro0|e0|reg0|regs~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~214_combout\ = (\rtl~1_combout\ & ((\pro0|e0|d[4]~8_combout\) # ((\pro0|e0|d[4]~7_combout\)))) # (!\rtl~1_combout\ & (((\pro0|e0|reg0|regs~40_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~1_combout\,
	datab => \pro0|e0|d[4]~8_combout\,
	datac => \pro0|e0|reg0|regs~40_regout\,
	datad => \pro0|e0|d[4]~7_combout\,
	combout => \pro0|e0|reg0|regs~214_combout\);

-- Location: LCCOMB_X20_Y8_N12
\pro0|e0|reg0|regs~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~385_combout\ = (\pro0|co|ir\(10) & (((\pro0|co|ir\(9))))) # (!\pro0|co|ir\(10) & ((\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~214_combout\))) # (!\pro0|co|ir\(9) & (\pro0|e0|reg0|regs~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(10),
	datab => \pro0|e0|reg0|regs~215_combout\,
	datac => \pro0|e0|reg0|regs~214_combout\,
	datad => \pro0|co|ir\(9),
	combout => \pro0|e0|reg0|regs~385_combout\);

-- Location: LCCOMB_X20_Y8_N22
\pro0|e0|reg0|regs~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~386_combout\ = (\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~385_combout\ & ((\pro0|e0|reg0|regs~217_combout\))) # (!\pro0|e0|reg0|regs~385_combout\ & (\pro0|e0|reg0|regs~213_combout\)))) # (!\pro0|co|ir\(10) & 
-- (((\pro0|e0|reg0|regs~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(10),
	datab => \pro0|e0|reg0|regs~213_combout\,
	datac => \pro0|e0|reg0|regs~217_combout\,
	datad => \pro0|e0|reg0|regs~385_combout\,
	combout => \pro0|e0|reg0|regs~386_combout\);

-- Location: LCFF_X20_Y8_N21
\pro0|e0|reg0|regs~88\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~88_regout\);

-- Location: LCCOMB_X20_Y8_N20
\pro0|e0|reg0|regs~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~209_combout\ = (\rtl~6_combout\ & ((\pro0|e0|d[4]~8_combout\) # ((\pro0|e0|d[4]~7_combout\)))) # (!\rtl~6_combout\ & (((\pro0|e0|reg0|regs~88_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~6_combout\,
	datab => \pro0|e0|d[4]~8_combout\,
	datac => \pro0|e0|reg0|regs~88_regout\,
	datad => \pro0|e0|d[4]~7_combout\,
	combout => \pro0|e0|reg0|regs~209_combout\);

-- Location: LCFF_X20_Y8_N19
\pro0|e0|reg0|regs~120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~120_regout\);

-- Location: LCCOMB_X20_Y8_N18
\pro0|e0|reg0|regs~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~208_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[4]~8_combout\) # ((\pro0|e0|d[4]~7_combout\)))) # (!\rtl~5_combout\ & (((\pro0|e0|reg0|regs~120_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~5_combout\,
	datab => \pro0|e0|d[4]~8_combout\,
	datac => \pro0|e0|reg0|regs~120_regout\,
	datad => \pro0|e0|d[4]~7_combout\,
	combout => \pro0|e0|reg0|regs~208_combout\);

-- Location: LCCOMB_X20_Y8_N16
\pro0|e0|reg0|regs~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~383_combout\ = (\pro0|co|ir\(10) & ((\pro0|co|ir\(9)) # ((\pro0|e0|reg0|regs~208_combout\)))) # (!\pro0|co|ir\(10) & (!\pro0|co|ir\(9) & (\pro0|e0|reg0|regs~209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(10),
	datab => \pro0|co|ir\(9),
	datac => \pro0|e0|reg0|regs~209_combout\,
	datad => \pro0|e0|reg0|regs~208_combout\,
	combout => \pro0|e0|reg0|regs~383_combout\);

-- Location: LCFF_X20_Y8_N1
\pro0|e0|reg0|regs~104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~104_regout\);

-- Location: LCCOMB_X20_Y8_N0
\pro0|e0|reg0|regs~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~207_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[4]~8_combout\) # ((\pro0|e0|d[4]~7_combout\)))) # (!\rtl~4_combout\ & (((\pro0|e0|reg0|regs~104_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~4_combout\,
	datab => \pro0|e0|d[4]~8_combout\,
	datac => \pro0|e0|reg0|regs~104_regout\,
	datad => \pro0|e0|d[4]~7_combout\,
	combout => \pro0|e0|reg0|regs~207_combout\);

-- Location: LCCOMB_X20_Y8_N10
\pro0|e0|reg0|regs~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~384_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~383_combout\ & (\pro0|e0|reg0|regs~211_combout\)) # (!\pro0|e0|reg0|regs~383_combout\ & ((\pro0|e0|reg0|regs~207_combout\))))) # (!\pro0|co|ir\(9) & 
-- (((\pro0|e0|reg0|regs~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~211_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|e0|reg0|regs~383_combout\,
	datad => \pro0|e0|reg0|regs~207_combout\,
	combout => \pro0|e0|reg0|regs~384_combout\);

-- Location: LCCOMB_X15_Y8_N16
\pro0|e0|reg0|regs~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~387_combout\ = (\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~384_combout\))) # (!\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~386_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|ir\(11),
	datac => \pro0|e0|reg0|regs~386_combout\,
	datad => \pro0|e0|reg0|regs~384_combout\,
	combout => \pro0|e0|reg0|regs~387_combout\);

-- Location: LCCOMB_X15_Y8_N20
\mem0|sramContr|SRAM_DQ[4]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[4]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[4]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\pro0|e0|reg0|regs~387_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~387_combout\,
	datac => \mem0|sramContr|SRAM_DQ[4]$latch~combout\,
	datad => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_DQ[4]$latch~combout\);

-- Location: LCCOMB_X15_Y9_N30
\rtl~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = (!\pro0|co|ir\(9) & (\rtl~10_combout\ & (\pro0|co|m0|wrd~0_combout\ & \pro0|co|m0|state~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \rtl~10_combout\,
	datac => \pro0|co|m0|wrd~0_combout\,
	datad => \pro0|co|m0|state~regout\,
	combout => \rtl~0_combout\);

-- Location: LCFF_X21_Y8_N5
\pro0|e0|reg0|regs~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~57_regout\);

-- Location: LCCOMB_X20_Y10_N4
\pro0|e0|d[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[5]~10_combout\ = (\mem0|sramContr|dataReaded\(5) & !\pro0|co|c0|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|dataReaded\(5),
	datad => \pro0|co|c0|Mux3~1_combout\,
	combout => \pro0|e0|d[5]~10_combout\);

-- Location: LCCOMB_X21_Y8_N4
\pro0|e0|reg0|regs~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~226_combout\ = (\rtl~0_combout\ & ((\pro0|e0|d[5]~9_combout\) # ((\pro0|e0|d[5]~10_combout\)))) # (!\rtl~0_combout\ & (((\pro0|e0|reg0|regs~57_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[5]~9_combout\,
	datab => \rtl~0_combout\,
	datac => \pro0|e0|reg0|regs~57_regout\,
	datad => \pro0|e0|d[5]~10_combout\,
	combout => \pro0|e0|reg0|regs~226_combout\);

-- Location: LCFF_X21_Y8_N29
\pro0|e0|reg0|regs~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~73_regout\);

-- Location: LCCOMB_X21_Y8_N28
\pro0|e0|reg0|regs~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~230_combout\ = (\rtl~3_combout\ & ((\pro0|e0|d[5]~9_combout\) # ((\pro0|e0|d[5]~10_combout\)))) # (!\rtl~3_combout\ & (((\pro0|e0|reg0|regs~73_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[5]~9_combout\,
	datab => \rtl~3_combout\,
	datac => \pro0|e0|reg0|regs~73_regout\,
	datad => \pro0|e0|d[5]~10_combout\,
	combout => \pro0|e0|reg0|regs~230_combout\);

-- Location: LCCOMB_X21_Y8_N14
\pro0|e0|reg0|regs~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~391_combout\ = (\pro0|e0|reg0|regs~390_combout\ & (((\pro0|e0|reg0|regs~230_combout\) # (!\pro0|co|ir\(10))))) # (!\pro0|e0|reg0|regs~390_combout\ & (\pro0|e0|reg0|regs~226_combout\ & (\pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~390_combout\,
	datab => \pro0|e0|reg0|regs~226_combout\,
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~230_combout\,
	combout => \pro0|e0|reg0|regs~391_combout\);

-- Location: LCCOMB_X15_Y8_N18
\pro0|e0|reg0|regs~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~392_combout\ = (\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~389_combout\)) # (!\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~391_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~389_combout\,
	datab => \pro0|co|ir\(11),
	datac => \pro0|e0|reg0|regs~391_combout\,
	combout => \pro0|e0|reg0|regs~392_combout\);

-- Location: LCCOMB_X15_Y8_N14
\mem0|sramContr|SRAM_DQ[5]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[5]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[5]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\pro0|e0|reg0|regs~392_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~392_combout\,
	datac => \mem0|sramContr|SRAM_DQ[5]$latch~combout\,
	datad => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_DQ[5]$latch~combout\);

-- Location: LCFF_X21_Y9_N5
\pro0|e0|reg0|regs~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~74_regout\);

-- Location: LCCOMB_X18_Y6_N8
\pro0|e0|d[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[6]~12_combout\ = (\mem0|sramContr|dataReaded\(6) & !\pro0|co|c0|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|dataReaded\(6),
	datac => \pro0|co|c0|Mux3~1_combout\,
	combout => \pro0|e0|d[6]~12_combout\);

-- Location: LCFF_X21_Y9_N23
\pro0|e0|reg0|regs~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~42_regout\);

-- Location: LCCOMB_X21_Y9_N22
\pro0|e0|reg0|regs~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~240_combout\ = (\rtl~1_combout\ & ((\pro0|e0|d[6]~12_combout\) # ((\pro0|e0|d[6]~11_combout\)))) # (!\rtl~1_combout\ & (((\pro0|e0|reg0|regs~42_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~1_combout\,
	datab => \pro0|e0|d[6]~12_combout\,
	datac => \pro0|e0|reg0|regs~42_regout\,
	datad => \pro0|e0|d[6]~11_combout\,
	combout => \pro0|e0|reg0|regs~240_combout\);

-- Location: LCCOMB_X21_Y9_N10
\pro0|e0|reg0|regs~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~242_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\) # (\pro0|e0|reg0|regs~240_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|e0|reg0|regs~241_combout\ & 
-- (!\pro0|co|c0|addr_a[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~241_combout\,
	datab => \pro0|co|c0|addr_a[0]~0_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|e0|reg0|regs~240_combout\,
	combout => \pro0|e0|reg0|regs~242_combout\);

-- Location: LCCOMB_X21_Y9_N30
\pro0|e0|reg0|regs~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~244_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~242_combout\ & ((\pro0|e0|reg0|regs~243_combout\))) # (!\pro0|e0|reg0|regs~242_combout\ & (\pro0|e0|reg0|regs~239_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ 
-- & (((\pro0|e0|reg0|regs~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~239_combout\,
	datab => \pro0|e0|reg0|regs~243_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|e0|reg0|regs~242_combout\,
	combout => \pro0|e0|reg0|regs~244_combout\);

-- Location: LCFF_X21_Y9_N29
\pro0|e0|reg0|regs~90\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~90_regout\);

-- Location: LCCOMB_X21_Y9_N28
\pro0|e0|reg0|regs~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~235_combout\ = (\rtl~6_combout\ & ((\pro0|e0|d[6]~12_combout\) # ((\pro0|e0|d[6]~11_combout\)))) # (!\rtl~6_combout\ & (((\pro0|e0|reg0|regs~90_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[6]~12_combout\,
	datab => \rtl~6_combout\,
	datac => \pro0|e0|reg0|regs~90_regout\,
	datad => \pro0|e0|d[6]~11_combout\,
	combout => \pro0|e0|reg0|regs~235_combout\);

-- Location: LCFF_X21_Y9_N19
\pro0|e0|reg0|regs~122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~122_regout\);

-- Location: LCCOMB_X21_Y9_N18
\pro0|e0|reg0|regs~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~234_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[6]~12_combout\) # ((\pro0|e0|d[6]~11_combout\)))) # (!\rtl~5_combout\ & (((\pro0|e0|reg0|regs~122_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~5_combout\,
	datab => \pro0|e0|d[6]~12_combout\,
	datac => \pro0|e0|reg0|regs~122_regout\,
	datad => \pro0|e0|d[6]~11_combout\,
	combout => \pro0|e0|reg0|regs~234_combout\);

-- Location: LCCOMB_X21_Y9_N14
\pro0|e0|reg0|regs~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~236_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~234_combout\))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~0_combout\,
	datab => \pro0|e0|reg0|regs~235_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|e0|reg0|regs~234_combout\,
	combout => \pro0|e0|reg0|regs~236_combout\);

-- Location: LCFF_X21_Y9_N1
\pro0|e0|reg0|regs~106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~106_regout\);

-- Location: LCCOMB_X21_Y9_N0
\pro0|e0|reg0|regs~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~233_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[6]~12_combout\) # ((\pro0|e0|d[6]~11_combout\)))) # (!\rtl~4_combout\ & (((\pro0|e0|reg0|regs~106_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~4_combout\,
	datab => \pro0|e0|d[6]~12_combout\,
	datac => \pro0|e0|reg0|regs~106_regout\,
	datad => \pro0|e0|d[6]~11_combout\,
	combout => \pro0|e0|reg0|regs~233_combout\);

-- Location: LCCOMB_X21_Y9_N2
\pro0|e0|reg0|regs~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~238_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~236_combout\ & (\pro0|e0|reg0|regs~237_combout\)) # (!\pro0|e0|reg0|regs~236_combout\ & ((\pro0|e0|reg0|regs~233_combout\))))) # (!\pro0|co|c0|addr_a[0]~0_combout\ 
-- & (((\pro0|e0|reg0|regs~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~237_combout\,
	datab => \pro0|co|c0|addr_a[0]~0_combout\,
	datac => \pro0|e0|reg0|regs~236_combout\,
	datad => \pro0|e0|reg0|regs~233_combout\,
	combout => \pro0|e0|reg0|regs~238_combout\);

-- Location: LCCOMB_X20_Y9_N0
\pro0|e0|reg0|regs~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~245_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~238_combout\))) # (!\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~244_combout\,
	datac => \pro0|co|c0|addr_a[2]~2_combout\,
	datad => \pro0|e0|reg0|regs~238_combout\,
	combout => \pro0|e0|reg0|regs~245_combout\);

-- Location: LCCOMB_X20_Y10_N10
\pro0|e0|y[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[6]~6_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|co|c0|immed_x2~combout\ & ((\pro0|co|ir\(5)))) # (!\pro0|co|c0|immed_x2~combout\ & (\pro0|co|ir\(6))))) # (!\pro0|co|c0|Mux3~1_combout\ & (((\pro0|co|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~1_combout\,
	datab => \pro0|co|ir\(6),
	datac => \pro0|co|ir\(5),
	datad => \pro0|co|c0|immed_x2~combout\,
	combout => \pro0|e0|y[6]~6_combout\);

-- Location: LCCOMB_X20_Y9_N8
\pro0|e0|alu0|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~0_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & (\pro0|e0|reg0|regs~245_combout\)) # (!\pro0|co|ir\(8) & ((\pro0|e0|y[6]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~0_combout\,
	datab => \pro0|e0|reg0|regs~245_combout\,
	datac => \pro0|e0|y[6]~6_combout\,
	datad => \pro0|co|ir\(8),
	combout => \pro0|e0|alu0|Mux9~0_combout\);

-- Location: LCCOMB_X19_Y10_N4
\pro0|e0|y[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[5]~5_combout\ = (\pro0|co|c0|immed_x2~combout\ & (\pro0|co|ir\(4))) # (!\pro0|co|c0|immed_x2~combout\ & ((\pro0|co|ir\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|immed_x2~combout\,
	datac => \pro0|co|ir\(4),
	datad => \pro0|co|ir\(5),
	combout => \pro0|e0|y[5]~5_combout\);

-- Location: LCCOMB_X19_Y11_N12
\pro0|e0|alu0|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~27_combout\ = ((\pro0|e0|y[6]~6_combout\ $ (\pro0|e0|reg0|regs~245_combout\ $ (!\pro0|e0|alu0|Add0~26\)))) # (GND)
-- \pro0|e0|alu0|Add0~28\ = CARRY((\pro0|e0|y[6]~6_combout\ & ((\pro0|e0|reg0|regs~245_combout\) # (!\pro0|e0|alu0|Add0~26\))) # (!\pro0|e0|y[6]~6_combout\ & (\pro0|e0|reg0|regs~245_combout\ & !\pro0|e0|alu0|Add0~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[6]~6_combout\,
	datab => \pro0|e0|reg0|regs~245_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~26\,
	combout => \pro0|e0|alu0|Add0~27_combout\,
	cout => \pro0|e0|alu0|Add0~28\);

-- Location: LCCOMB_X20_Y9_N14
\pro0|e0|d[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[6]~11_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|e0|alu0|Mux9~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~0_combout\,
	datab => \pro0|co|c0|Mux3~1_combout\,
	datac => \pro0|e0|alu0|Mux9~0_combout\,
	datad => \pro0|e0|alu0|Add0~27_combout\,
	combout => \pro0|e0|d[6]~11_combout\);

-- Location: LCCOMB_X21_Y9_N4
\pro0|e0|reg0|regs~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~243_combout\ = (\rtl~3_combout\ & ((\pro0|e0|d[6]~12_combout\) # ((\pro0|e0|d[6]~11_combout\)))) # (!\rtl~3_combout\ & (((\pro0|e0|reg0|regs~74_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[6]~12_combout\,
	datab => \rtl~3_combout\,
	datac => \pro0|e0|reg0|regs~74_regout\,
	datad => \pro0|e0|d[6]~11_combout\,
	combout => \pro0|e0|reg0|regs~243_combout\);

-- Location: LCCOMB_X21_Y9_N12
\pro0|e0|reg0|regs~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~395_combout\ = (\pro0|co|ir\(9) & (((\pro0|co|ir\(10)) # (\pro0|e0|reg0|regs~240_combout\)))) # (!\pro0|co|ir\(9) & (\pro0|e0|reg0|regs~241_combout\ & (!\pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~241_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~240_combout\,
	combout => \pro0|e0|reg0|regs~395_combout\);

-- Location: LCCOMB_X21_Y9_N6
\pro0|e0|reg0|regs~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~396_combout\ = (\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~395_combout\ & ((\pro0|e0|reg0|regs~243_combout\))) # (!\pro0|e0|reg0|regs~395_combout\ & (\pro0|e0|reg0|regs~239_combout\)))) # (!\pro0|co|ir\(10) & 
-- (((\pro0|e0|reg0|regs~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~239_combout\,
	datab => \pro0|e0|reg0|regs~243_combout\,
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~395_combout\,
	combout => \pro0|e0|reg0|regs~396_combout\);

-- Location: LCCOMB_X21_Y9_N8
\pro0|e0|reg0|regs~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~393_combout\ = (\pro0|co|ir\(9) & (((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & ((\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~234_combout\))) # (!\pro0|co|ir\(10) & (\pro0|e0|reg0|regs~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|e0|reg0|regs~235_combout\,
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~234_combout\,
	combout => \pro0|e0|reg0|regs~393_combout\);

-- Location: LCCOMB_X21_Y9_N26
\pro0|e0|reg0|regs~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~394_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~393_combout\ & (\pro0|e0|reg0|regs~237_combout\)) # (!\pro0|e0|reg0|regs~393_combout\ & ((\pro0|e0|reg0|regs~233_combout\))))) # (!\pro0|co|ir\(9) & 
-- (((\pro0|e0|reg0|regs~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~237_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|e0|reg0|regs~393_combout\,
	datad => \pro0|e0|reg0|regs~233_combout\,
	combout => \pro0|e0|reg0|regs~394_combout\);

-- Location: LCCOMB_X16_Y6_N12
\pro0|e0|reg0|regs~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~397_combout\ = (\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~394_combout\))) # (!\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~396_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datac => \pro0|e0|reg0|regs~396_combout\,
	datad => \pro0|e0|reg0|regs~394_combout\,
	combout => \pro0|e0|reg0|regs~397_combout\);

-- Location: LCCOMB_X16_Y6_N24
\mem0|sramContr|SRAM_DQ[6]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[6]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[6]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\pro0|e0|reg0|regs~397_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~397_combout\,
	datac => \mem0|sramContr|SRAM_DQ[6]$latch~combout\,
	datad => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_DQ[6]$latch~combout\);

-- Location: LCCOMB_X20_Y10_N12
\pro0|e0|y[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[7]~7_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(13) & ((\pro0|co|ir\(5)))) # (!\pro0|co|ir\(13) & (\pro0|co|ir\(7))))) # (!\pro0|co|c0|Mux3~0_combout\ & (((\pro0|co|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(7),
	datab => \pro0|co|c0|Mux3~0_combout\,
	datac => \pro0|co|ir\(5),
	datad => \pro0|co|ir\(13),
	combout => \pro0|e0|y[7]~7_combout\);

-- Location: LCFF_X21_Y10_N9
\pro0|e0|reg0|regs~107\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~107_regout\);

-- Location: LCCOMB_X21_Y10_N8
\pro0|e0|reg0|regs~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~246_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[7]~14_combout\) # ((\pro0|e0|d[7]~13_combout\)))) # (!\rtl~4_combout\ & (((\pro0|e0|reg0|regs~107_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[7]~14_combout\,
	datab => \pro0|e0|d[7]~13_combout\,
	datac => \pro0|e0|reg0|regs~107_regout\,
	datad => \rtl~4_combout\,
	combout => \pro0|e0|reg0|regs~246_combout\);

-- Location: LCCOMB_X21_Y10_N24
\pro0|e0|reg0|regs~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~251_combout\ = (\pro0|e0|reg0|regs~249_combout\ & (((\pro0|e0|reg0|regs~250_combout\)) # (!\pro0|co|c0|addr_a[0]~0_combout\))) # (!\pro0|e0|reg0|regs~249_combout\ & (\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|e0|reg0|regs~246_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~249_combout\,
	datab => \pro0|co|c0|addr_a[0]~0_combout\,
	datac => \pro0|e0|reg0|regs~246_combout\,
	datad => \pro0|e0|reg0|regs~250_combout\,
	combout => \pro0|e0|reg0|regs~251_combout\);

-- Location: LCCOMB_X20_Y10_N30
\pro0|e0|reg0|regs~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~258_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~251_combout\))) # (!\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~257_combout\,
	datab => \pro0|co|c0|addr_a[2]~2_combout\,
	datad => \pro0|e0|reg0|regs~251_combout\,
	combout => \pro0|e0|reg0|regs~258_combout\);

-- Location: LCCOMB_X20_Y10_N22
\pro0|e0|alu0|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~0_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & ((\pro0|e0|reg0|regs~258_combout\))) # (!\pro0|co|ir\(8) & (\pro0|e0|y[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(8),
	datab => \pro0|co|c0|Mux3~0_combout\,
	datac => \pro0|e0|y[7]~7_combout\,
	datad => \pro0|e0|reg0|regs~258_combout\,
	combout => \pro0|e0|alu0|Mux8~0_combout\);

-- Location: LCCOMB_X19_Y11_N14
\pro0|e0|alu0|Add0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~29_combout\ = (\pro0|e0|reg0|regs~258_combout\ & ((\pro0|e0|y[7]~7_combout\ & (\pro0|e0|alu0|Add0~28\ & VCC)) # (!\pro0|e0|y[7]~7_combout\ & (!\pro0|e0|alu0|Add0~28\)))) # (!\pro0|e0|reg0|regs~258_combout\ & ((\pro0|e0|y[7]~7_combout\ & 
-- (!\pro0|e0|alu0|Add0~28\)) # (!\pro0|e0|y[7]~7_combout\ & ((\pro0|e0|alu0|Add0~28\) # (GND)))))
-- \pro0|e0|alu0|Add0~30\ = CARRY((\pro0|e0|reg0|regs~258_combout\ & (!\pro0|e0|y[7]~7_combout\ & !\pro0|e0|alu0|Add0~28\)) # (!\pro0|e0|reg0|regs~258_combout\ & ((!\pro0|e0|alu0|Add0~28\) # (!\pro0|e0|y[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~258_combout\,
	datab => \pro0|e0|y[7]~7_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~28\,
	combout => \pro0|e0|alu0|Add0~29_combout\,
	cout => \pro0|e0|alu0|Add0~30\);

-- Location: LCCOMB_X20_Y11_N16
\pro0|e0|d[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[7]~13_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|e0|alu0|Mux8~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~1_combout\,
	datab => \pro0|co|c0|Mux3~0_combout\,
	datac => \pro0|e0|alu0|Mux8~0_combout\,
	datad => \pro0|e0|alu0|Add0~29_combout\,
	combout => \pro0|e0|d[7]~13_combout\);

-- Location: LCFF_X21_Y10_N31
\pro0|e0|reg0|regs~139\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~139_regout\);

-- Location: LCCOMB_X21_Y10_N30
\pro0|e0|reg0|regs~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~250_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[7]~14_combout\) # ((\pro0|e0|d[7]~13_combout\)))) # (!\rtl~7_combout\ & (((\pro0|e0|reg0|regs~139_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[7]~14_combout\,
	datab => \pro0|e0|d[7]~13_combout\,
	datac => \pro0|e0|reg0|regs~139_regout\,
	datad => \rtl~7_combout\,
	combout => \pro0|e0|reg0|regs~250_combout\);

-- Location: LCFF_X21_Y10_N3
\pro0|e0|reg0|regs~123\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~123_regout\);

-- Location: LCCOMB_X19_Y6_N8
\pro0|e0|d[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[7]~14_combout\ = (\mem0|sramContr|dataReaded\(7) & !\pro0|co|c0|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|dataReaded\(7),
	datad => \pro0|co|c0|Mux3~1_combout\,
	combout => \pro0|e0|d[7]~14_combout\);

-- Location: LCCOMB_X21_Y10_N2
\pro0|e0|reg0|regs~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~247_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[7]~13_combout\) # ((\pro0|e0|d[7]~14_combout\)))) # (!\rtl~5_combout\ & (((\pro0|e0|reg0|regs~123_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~5_combout\,
	datab => \pro0|e0|d[7]~13_combout\,
	datac => \pro0|e0|reg0|regs~123_regout\,
	datad => \pro0|e0|d[7]~14_combout\,
	combout => \pro0|e0|reg0|regs~247_combout\);

-- Location: LCCOMB_X21_Y10_N0
\pro0|e0|reg0|regs~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~398_combout\ = (\pro0|co|ir\(9) & (((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & ((\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~247_combout\))) # (!\pro0|co|ir\(10) & (\pro0|e0|reg0|regs~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~248_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~247_combout\,
	combout => \pro0|e0|reg0|regs~398_combout\);

-- Location: LCCOMB_X21_Y10_N26
\pro0|e0|reg0|regs~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~399_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~398_combout\ & (\pro0|e0|reg0|regs~250_combout\)) # (!\pro0|e0|reg0|regs~398_combout\ & ((\pro0|e0|reg0|regs~246_combout\))))) # (!\pro0|co|ir\(9) & 
-- (((\pro0|e0|reg0|regs~398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|e0|reg0|regs~250_combout\,
	datac => \pro0|e0|reg0|regs~246_combout\,
	datad => \pro0|e0|reg0|regs~398_combout\,
	combout => \pro0|e0|reg0|regs~399_combout\);

-- Location: LCFF_X21_Y10_N19
\pro0|e0|reg0|regs~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~59_regout\);

-- Location: LCCOMB_X21_Y10_N18
\pro0|e0|reg0|regs~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~252_combout\ = (\rtl~0_combout\ & ((\pro0|e0|d[7]~13_combout\) # ((\pro0|e0|d[7]~14_combout\)))) # (!\rtl~0_combout\ & (((\pro0|e0|reg0|regs~59_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~0_combout\,
	datab => \pro0|e0|d[7]~13_combout\,
	datac => \pro0|e0|reg0|regs~59_regout\,
	datad => \pro0|e0|d[7]~14_combout\,
	combout => \pro0|e0|reg0|regs~252_combout\);

-- Location: LCFF_X21_Y10_N11
\pro0|e0|reg0|regs~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~75_regout\);

-- Location: LCCOMB_X21_Y10_N10
\pro0|e0|reg0|regs~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~256_combout\ = (\rtl~3_combout\ & ((\pro0|e0|d[7]~13_combout\) # ((\pro0|e0|d[7]~14_combout\)))) # (!\rtl~3_combout\ & (((\pro0|e0|reg0|regs~75_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~3_combout\,
	datab => \pro0|e0|d[7]~13_combout\,
	datac => \pro0|e0|reg0|regs~75_regout\,
	datad => \pro0|e0|d[7]~14_combout\,
	combout => \pro0|e0|reg0|regs~256_combout\);

-- Location: LCCOMB_X21_Y10_N6
\pro0|e0|reg0|regs~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~401_combout\ = (\pro0|e0|reg0|regs~400_combout\ & (((\pro0|e0|reg0|regs~256_combout\) # (!\pro0|co|ir\(10))))) # (!\pro0|e0|reg0|regs~400_combout\ & (\pro0|e0|reg0|regs~252_combout\ & (\pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~400_combout\,
	datab => \pro0|e0|reg0|regs~252_combout\,
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~256_combout\,
	combout => \pro0|e0|reg0|regs~401_combout\);

-- Location: LCCOMB_X15_Y8_N28
\pro0|e0|reg0|regs~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~402_combout\ = (\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~399_combout\)) # (!\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~401_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|ir\(11),
	datac => \pro0|e0|reg0|regs~399_combout\,
	datad => \pro0|e0|reg0|regs~401_combout\,
	combout => \pro0|e0|reg0|regs~402_combout\);

-- Location: LCCOMB_X15_Y8_N24
\mem0|sramContr|SRAM_DQ[7]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[7]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[7]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\pro0|e0|reg0|regs~402_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~402_combout\,
	datac => \mem0|sramContr|SRAM_DQ[7]$latch~combout\,
	datad => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_DQ[7]$latch~combout\);

-- Location: LCCOMB_X19_Y10_N20
\pro0|co|c0|word_byte~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|word_byte~0_combout\ = ((\pro0|co|ir\(13) $ (!\pro0|co|ir\(12))) # (!\pro0|co|ir\(14))) # (!\pro0|co|ir\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(13),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(15),
	datad => \pro0|co|ir\(14),
	combout => \pro0|co|c0|word_byte~0_combout\);

-- Location: LCFF_X16_Y7_N1
\pro0|e0|reg0|regs~108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~108_regout\);

-- Location: LCCOMB_X19_Y7_N28
\pro0|e0|alu0|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~0_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & ((\pro0|e0|y[0]~2_combout\))) # (!\pro0|co|ir\(8) & (\pro0|co|c0|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~2_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|co|c0|Mux3~0_combout\,
	datad => \pro0|co|ir\(8),
	combout => \pro0|e0|alu0|Mux7~0_combout\);

-- Location: LCFF_X16_Y7_N29
\pro0|e0|reg0|regs~92\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~92_regout\);

-- Location: LCCOMB_X16_Y7_N28
\pro0|e0|reg0|regs~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~261_combout\ = (\rtl~6_combout\ & ((\pro0|e0|d[8]~15_combout\))) # (!\rtl~6_combout\ & (\pro0|e0|reg0|regs~92_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~6_combout\,
	datac => \pro0|e0|reg0|regs~92_regout\,
	datad => \pro0|e0|d[8]~15_combout\,
	combout => \pro0|e0|reg0|regs~261_combout\);

-- Location: LCCOMB_X16_Y7_N30
\pro0|e0|reg0|regs~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~262_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~260_combout\) # ((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg0|regs~261_combout\ & 
-- !\pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~260_combout\,
	datab => \pro0|e0|reg0|regs~261_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~262_combout\);

-- Location: LCFF_X16_Y7_N17
\pro0|e0|reg0|regs~140\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~140_regout\);

-- Location: LCCOMB_X16_Y7_N16
\pro0|e0|reg0|regs~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~263_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[8]~15_combout\))) # (!\rtl~7_combout\ & (\pro0|e0|reg0|regs~140_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~7_combout\,
	datac => \pro0|e0|reg0|regs~140_regout\,
	datad => \pro0|e0|d[8]~15_combout\,
	combout => \pro0|e0|reg0|regs~263_combout\);

-- Location: LCCOMB_X16_Y7_N2
\pro0|e0|reg0|regs~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~264_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~262_combout\ & (\pro0|e0|reg0|regs~263_combout\)) # (!\pro0|e0|reg0|regs~262_combout\ & ((\pro0|e0|reg0|regs~259_combout\))))) # (!\pro0|co|c0|addr_a[0]~0_combout\ 
-- & (\pro0|e0|reg0|regs~262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~0_combout\,
	datab => \pro0|e0|reg0|regs~262_combout\,
	datac => \pro0|e0|reg0|regs~263_combout\,
	datad => \pro0|e0|reg0|regs~259_combout\,
	combout => \pro0|e0|reg0|regs~264_combout\);

-- Location: LCCOMB_X15_Y9_N0
\rtl~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \rtl~11_combout\ = (!\pro0|co|ir\(11) & !\pro0|co|ir\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datac => \pro0|co|ir\(10),
	combout => \rtl~11_combout\);

-- Location: LCCOMB_X15_Y9_N4
\rtl~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rtl~2_combout\ = (!\pro0|co|ir\(9) & (\rtl~11_combout\ & (\pro0|co|m0|wrd~0_combout\ & \pro0|co|m0|state~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \rtl~11_combout\,
	datac => \pro0|co|m0|wrd~0_combout\,
	datad => \pro0|co|m0|state~regout\,
	combout => \rtl~2_combout\);

-- Location: LCFF_X16_Y7_N9
\pro0|e0|reg0|regs~28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~28_regout\);

-- Location: LCCOMB_X16_Y7_N8
\pro0|e0|reg0|regs~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~267_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[8]~15_combout\))) # (!\rtl~2_combout\ & (\pro0|e0|reg0|regs~28_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~2_combout\,
	datac => \pro0|e0|reg0|regs~28_regout\,
	datad => \pro0|e0|d[8]~15_combout\,
	combout => \pro0|e0|reg0|regs~267_combout\);

-- Location: LCCOMB_X16_Y7_N26
\pro0|e0|reg0|regs~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~268_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~266_combout\) # ((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|e0|reg0|regs~267_combout\ & 
-- !\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~266_combout\,
	datab => \pro0|co|c0|addr_a[0]~0_combout\,
	datac => \pro0|e0|reg0|regs~267_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~268_combout\);

-- Location: LCFF_X16_Y7_N5
\pro0|e0|reg0|regs~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~60_regout\);

-- Location: LCCOMB_X16_Y7_N4
\pro0|e0|reg0|regs~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~265_combout\ = (\rtl~0_combout\ & ((\pro0|e0|d[8]~15_combout\))) # (!\rtl~0_combout\ & (\pro0|e0|reg0|regs~60_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~0_combout\,
	datac => \pro0|e0|reg0|regs~60_regout\,
	datad => \pro0|e0|d[8]~15_combout\,
	combout => \pro0|e0|reg0|regs~265_combout\);

-- Location: LCCOMB_X16_Y7_N22
\pro0|e0|reg0|regs~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~270_combout\ = (\pro0|e0|reg0|regs~268_combout\ & ((\pro0|e0|reg0|regs~269_combout\) # ((!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg0|regs~268_combout\ & (((\pro0|e0|reg0|regs~265_combout\ & 
-- \pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~269_combout\,
	datab => \pro0|e0|reg0|regs~268_combout\,
	datac => \pro0|e0|reg0|regs~265_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~270_combout\);

-- Location: LCCOMB_X18_Y8_N8
\pro0|e0|reg0|regs~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~271_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~264_combout\)) # (!\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~270_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~2_combout\,
	datab => \pro0|e0|reg0|regs~264_combout\,
	datac => \pro0|e0|reg0|regs~270_combout\,
	combout => \pro0|e0|reg0|regs~271_combout\);

-- Location: LCCOMB_X19_Y11_N16
\pro0|e0|alu0|Add0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~31_combout\ = ((\pro0|co|c0|Mux3~2_combout\ $ (\pro0|e0|reg0|regs~271_combout\ $ (!\pro0|e0|alu0|Add0~30\)))) # (GND)
-- \pro0|e0|alu0|Add0~32\ = CARRY((\pro0|co|c0|Mux3~2_combout\ & ((\pro0|e0|reg0|regs~271_combout\) # (!\pro0|e0|alu0|Add0~30\))) # (!\pro0|co|c0|Mux3~2_combout\ & (\pro0|e0|reg0|regs~271_combout\ & !\pro0|e0|alu0|Add0~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~2_combout\,
	datab => \pro0|e0|reg0|regs~271_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~30\,
	combout => \pro0|e0|alu0|Add0~31_combout\,
	cout => \pro0|e0|alu0|Add0~32\);

-- Location: LCCOMB_X19_Y7_N22
\pro0|e0|alu0|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~1_combout\ = (\pro0|e0|alu0|Mux7~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux7~0_combout\,
	datac => \pro0|co|c0|Mux3~0_combout\,
	datad => \pro0|e0|alu0|Add0~31_combout\,
	combout => \pro0|e0|alu0|Mux7~1_combout\);

-- Location: LCCOMB_X19_Y7_N16
\pro0|e0|d[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[8]~15_combout\ = (\pro0|co|c0|Mux3~1_combout\ & (\pro0|e0|alu0|Mux7~1_combout\)) # (!\pro0|co|c0|Mux3~1_combout\ & ((\mem0|sramContr|dataReaded\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~1_combout\,
	datab => \pro0|e0|alu0|Mux7~1_combout\,
	datad => \mem0|sramContr|dataReaded\(8),
	combout => \pro0|e0|d[8]~15_combout\);

-- Location: LCCOMB_X16_Y7_N0
\pro0|e0|reg0|regs~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~259_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[8]~15_combout\))) # (!\rtl~4_combout\ & (\pro0|e0|reg0|regs~108_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~4_combout\,
	datac => \pro0|e0|reg0|regs~108_regout\,
	datad => \pro0|e0|d[8]~15_combout\,
	combout => \pro0|e0|reg0|regs~259_combout\);

-- Location: LCCOMB_X16_Y7_N24
\pro0|e0|reg0|regs~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~403_combout\ = (\pro0|co|ir\(9) & (((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & ((\pro0|co|ir\(10) & (\pro0|e0|reg0|regs~260_combout\)) # (!\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~261_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~260_combout\,
	datab => \pro0|e0|reg0|regs~261_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~403_combout\);

-- Location: LCCOMB_X16_Y7_N18
\pro0|e0|reg0|regs~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~404_combout\ = (\pro0|e0|reg0|regs~403_combout\ & ((\pro0|e0|reg0|regs~263_combout\) # ((!\pro0|co|ir\(9))))) # (!\pro0|e0|reg0|regs~403_combout\ & (((\pro0|e0|reg0|regs~259_combout\ & \pro0|co|ir\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~263_combout\,
	datab => \pro0|e0|reg0|regs~259_combout\,
	datac => \pro0|e0|reg0|regs~403_combout\,
	datad => \pro0|co|ir\(9),
	combout => \pro0|e0|reg0|regs~404_combout\);

-- Location: LCCOMB_X15_Y7_N0
\mem0|sramContr|process_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|process_1~0_combout\ = (!\pro0|co|c0|word_byte~0_combout\ & \pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|word_byte~0_combout\,
	datac => \pro0|co|m0|state~regout\,
	combout => \mem0|sramContr|process_1~0_combout\);

-- Location: LCCOMB_X16_Y6_N30
\mem0|sramContr|SRAM_DQ~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~32_combout\ = (!\mem0|sramContr|process_1~0_combout\ & ((\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~404_combout\))) # (!\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~406_combout\,
	datab => \pro0|e0|reg0|regs~404_combout\,
	datac => \mem0|sramContr|process_1~0_combout\,
	datad => \pro0|co|ir\(11),
	combout => \mem0|sramContr|SRAM_DQ~32_combout\);

-- Location: LCCOMB_X16_Y6_N22
\mem0|sramContr|SRAM_DQ~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~52_combout\ = (\mem0|sramContr|SRAM_DQ~32_combout\) # ((\pro0|co|m0|state~regout\ & (\pro0|e0|reg0|regs~367_combout\ & !\pro0|co|c0|word_byte~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state~regout\,
	datab => \pro0|e0|reg0|regs~367_combout\,
	datac => \pro0|co|c0|word_byte~0_combout\,
	datad => \mem0|sramContr|SRAM_DQ~32_combout\,
	combout => \mem0|sramContr|SRAM_DQ~52_combout\);

-- Location: LCCOMB_X16_Y6_N26
\mem0|sramContr|SRAM_DQ[8]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[8]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[8]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\mem0|sramContr|SRAM_DQ~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|SRAM_DQ~52_combout\,
	datac => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_DQ[8]$latch~combout\,
	combout => \mem0|sramContr|SRAM_DQ[8]$latch~combout\);

-- Location: LCFF_X14_Y7_N9
\pro0|e0|reg0|regs~109\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~109_regout\);

-- Location: LCCOMB_X18_Y7_N30
\pro0|e0|d[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[9]~16_combout\ = (\pro0|co|c0|Mux3~1_combout\ & (\pro0|e0|alu0|Mux6~1_combout\)) # (!\pro0|co|c0|Mux3~1_combout\ & ((\mem0|sramContr|dataReaded\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux6~1_combout\,
	datab => \pro0|co|c0|Mux3~1_combout\,
	datac => \mem0|sramContr|dataReaded\(9),
	combout => \pro0|e0|d[9]~16_combout\);

-- Location: LCCOMB_X14_Y7_N8
\pro0|e0|reg0|regs~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~272_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[9]~16_combout\))) # (!\rtl~4_combout\ & (\pro0|e0|reg0|regs~109_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~4_combout\,
	datac => \pro0|e0|reg0|regs~109_regout\,
	datad => \pro0|e0|d[9]~16_combout\,
	combout => \pro0|e0|reg0|regs~272_combout\);

-- Location: LCFF_X14_Y7_N13
\pro0|e0|reg0|regs~93\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~93_regout\);

-- Location: LCCOMB_X14_Y7_N12
\pro0|e0|reg0|regs~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~274_combout\ = (\rtl~6_combout\ & ((\pro0|e0|d[9]~16_combout\))) # (!\rtl~6_combout\ & (\pro0|e0|reg0|regs~93_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~6_combout\,
	datac => \pro0|e0|reg0|regs~93_regout\,
	datad => \pro0|e0|d[9]~16_combout\,
	combout => \pro0|e0|reg0|regs~274_combout\);

-- Location: LCCOMB_X14_Y7_N0
\pro0|e0|reg0|regs~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~407_combout\ = (\pro0|co|ir\(9) & (((\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & ((\pro0|co|ir\(10) & (\pro0|e0|reg0|regs~273_combout\)) # (!\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~274_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~273_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|ir\(10),
	datad => \pro0|e0|reg0|regs~274_combout\,
	combout => \pro0|e0|reg0|regs~407_combout\);

-- Location: LCCOMB_X14_Y7_N2
\pro0|e0|reg0|regs~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~408_combout\ = (\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~407_combout\ & (\pro0|e0|reg0|regs~276_combout\)) # (!\pro0|e0|reg0|regs~407_combout\ & ((\pro0|e0|reg0|regs~272_combout\))))) # (!\pro0|co|ir\(9) & 
-- (((\pro0|e0|reg0|regs~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~276_combout\,
	datab => \pro0|e0|reg0|regs~272_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|e0|reg0|regs~407_combout\,
	combout => \pro0|e0|reg0|regs~408_combout\);

-- Location: LCCOMB_X15_Y7_N30
\mem0|sramContr|SRAM_DQ~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~33_combout\ = (!\mem0|sramContr|process_1~0_combout\ & ((\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~408_combout\))) # (!\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~410_combout\,
	datab => \mem0|sramContr|process_1~0_combout\,
	datac => \pro0|co|ir\(11),
	datad => \pro0|e0|reg0|regs~408_combout\,
	combout => \mem0|sramContr|SRAM_DQ~33_combout\);

-- Location: LCCOMB_X15_Y7_N24
\mem0|sramContr|SRAM_DQ~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~53_combout\ = (\mem0|sramContr|SRAM_DQ~33_combout\) # ((\pro0|e0|reg0|regs~372_combout\ & (!\pro0|co|c0|word_byte~0_combout\ & \pro0|co|m0|state~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~372_combout\,
	datab => \mem0|sramContr|SRAM_DQ~33_combout\,
	datac => \pro0|co|c0|word_byte~0_combout\,
	datad => \pro0|co|m0|state~regout\,
	combout => \mem0|sramContr|SRAM_DQ~53_combout\);

-- Location: LCCOMB_X15_Y7_N20
\mem0|sramContr|SRAM_DQ[9]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[9]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[9]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\mem0|sramContr|SRAM_DQ~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_DQ~53_combout\,
	datac => \mem0|sramContr|SRAM_DQ[9]$latch~combout\,
	datad => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_DQ[9]$latch~combout\);

-- Location: LCFF_X16_Y9_N3
\pro0|e0|reg0|regs~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~62_regout\);

-- Location: LCCOMB_X16_Y9_N2
\pro0|e0|reg0|regs~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~291_combout\ = (\rtl~0_combout\ & (\pro0|e0|d[10]~17_combout\)) # (!\rtl~0_combout\ & ((\pro0|e0|reg0|regs~62_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[10]~17_combout\,
	datac => \pro0|e0|reg0|regs~62_regout\,
	datad => \rtl~0_combout\,
	combout => \pro0|e0|reg0|regs~291_combout\);

-- Location: LCFF_X16_Y9_N29
\pro0|e0|reg0|regs~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~46_regout\);

-- Location: LCCOMB_X15_Y9_N10
\rtl~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rtl~1_combout\ = (\pro0|co|ir\(9) & (\rtl~11_combout\ & (\pro0|co|m0|wrd~0_combout\ & \pro0|co|m0|state~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \rtl~11_combout\,
	datac => \pro0|co|m0|wrd~0_combout\,
	datad => \pro0|co|m0|state~regout\,
	combout => \rtl~1_combout\);

-- Location: LCCOMB_X16_Y9_N28
\pro0|e0|reg0|regs~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~292_combout\ = (\rtl~1_combout\ & (\pro0|e0|d[10]~17_combout\)) # (!\rtl~1_combout\ & ((\pro0|e0|reg0|regs~46_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[10]~17_combout\,
	datac => \pro0|e0|reg0|regs~46_regout\,
	datad => \rtl~1_combout\,
	combout => \pro0|e0|reg0|regs~292_combout\);

-- Location: LCCOMB_X16_Y9_N4
\pro0|e0|reg0|regs~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~413_combout\ = (\pro0|co|ir\(9) & (((\pro0|e0|reg0|regs~292_combout\) # (\pro0|co|ir\(10))))) # (!\pro0|co|ir\(9) & (\pro0|e0|reg0|regs~293_combout\ & ((!\pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~293_combout\,
	datab => \pro0|e0|reg0|regs~292_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~413_combout\);

-- Location: LCCOMB_X16_Y9_N14
\pro0|e0|reg0|regs~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~414_combout\ = (\pro0|e0|reg0|regs~413_combout\ & ((\pro0|e0|reg0|regs~295_combout\) # ((!\pro0|co|ir\(10))))) # (!\pro0|e0|reg0|regs~413_combout\ & (((\pro0|e0|reg0|regs~291_combout\ & \pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~295_combout\,
	datab => \pro0|e0|reg0|regs~291_combout\,
	datac => \pro0|e0|reg0|regs~413_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~414_combout\);

-- Location: LCCOMB_X16_Y6_N0
\mem0|sramContr|SRAM_DQ~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~34_combout\ = (!\mem0|sramContr|process_1~0_combout\ & ((\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~412_combout\)) # (!\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~414_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~412_combout\,
	datab => \pro0|e0|reg0|regs~414_combout\,
	datac => \mem0|sramContr|process_1~0_combout\,
	datad => \pro0|co|ir\(11),
	combout => \mem0|sramContr|SRAM_DQ~34_combout\);

-- Location: LCCOMB_X16_Y6_N16
\mem0|sramContr|SRAM_DQ~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~54_combout\ = (\mem0|sramContr|SRAM_DQ~34_combout\) # ((\pro0|co|m0|state~regout\ & (!\pro0|co|c0|word_byte~0_combout\ & \pro0|e0|reg0|regs~377_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state~regout\,
	datab => \mem0|sramContr|SRAM_DQ~34_combout\,
	datac => \pro0|co|c0|word_byte~0_combout\,
	datad => \pro0|e0|reg0|regs~377_combout\,
	combout => \mem0|sramContr|SRAM_DQ~54_combout\);

-- Location: LCCOMB_X16_Y6_N4
\mem0|sramContr|SRAM_DQ[10]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[10]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[10]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\mem0|sramContr|SRAM_DQ~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_DQ~54_combout\,
	datac => \mem0|sramContr|SRAM_DQ[10]$latch~combout\,
	datad => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_DQ[10]$latch~combout\);

-- Location: LCFF_X16_Y11_N7
\pro0|e0|reg0|regs~31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~31_regout\);

-- Location: LCCOMB_X20_Y10_N16
\pro0|co|c0|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Mux3~2_combout\ = (\pro0|co|c0|Mux3~1_combout\ & (\pro0|co|ir\(7))) # (!\pro0|co|c0|Mux3~1_combout\ & ((\pro0|co|ir\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(7),
	datac => \pro0|co|ir\(5),
	datad => \pro0|co|c0|Mux3~1_combout\,
	combout => \pro0|co|c0|Mux3~2_combout\);

-- Location: LCCOMB_X18_Y11_N2
\pro0|e0|alu0|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~0_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & (\pro0|e0|y[3]~3_combout\)) # (!\pro0|co|ir\(8) & ((\pro0|co|c0|Mux3~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~0_combout\,
	datab => \pro0|e0|y[3]~3_combout\,
	datac => \pro0|co|ir\(8),
	datad => \pro0|co|c0|Mux3~2_combout\,
	combout => \pro0|e0|alu0|Mux4~0_combout\);

-- Location: LCFF_X16_Y11_N23
\pro0|e0|reg0|regs~143\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~143_regout\);

-- Location: LCCOMB_X16_Y11_N22
\pro0|e0|reg0|regs~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~302_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[11]~18_combout\))) # (!\rtl~7_combout\ & (\pro0|e0|reg0|regs~143_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~7_combout\,
	datac => \pro0|e0|reg0|regs~143_regout\,
	datad => \pro0|e0|d[11]~18_combout\,
	combout => \pro0|e0|reg0|regs~302_combout\);

-- Location: LCFF_X15_Y11_N17
\pro0|e0|reg0|regs~95\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~95_regout\);

-- Location: LCCOMB_X15_Y11_N16
\pro0|e0|reg0|regs~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~300_combout\ = (\rtl~6_combout\ & ((\pro0|e0|d[11]~18_combout\))) # (!\rtl~6_combout\ & (\pro0|e0|reg0|regs~95_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~6_combout\,
	datac => \pro0|e0|reg0|regs~95_regout\,
	datad => \pro0|e0|d[11]~18_combout\,
	combout => \pro0|e0|reg0|regs~300_combout\);

-- Location: LCFF_X16_Y11_N19
\pro0|e0|reg0|regs~127\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~127_regout\);

-- Location: LCCOMB_X16_Y11_N18
\pro0|e0|reg0|regs~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~299_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[11]~18_combout\))) # (!\rtl~5_combout\ & (\pro0|e0|reg0|regs~127_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~5_combout\,
	datac => \pro0|e0|reg0|regs~127_regout\,
	datad => \pro0|e0|d[11]~18_combout\,
	combout => \pro0|e0|reg0|regs~299_combout\);

-- Location: LCCOMB_X16_Y11_N4
\pro0|e0|reg0|regs~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~301_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg0|regs~299_combout\) # (\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs~300_combout\ & 
-- ((!\pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~300_combout\,
	datac => \pro0|e0|reg0|regs~299_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~301_combout\);

-- Location: LCCOMB_X16_Y11_N0
\pro0|e0|reg0|regs~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~303_combout\ = (\pro0|e0|reg0|regs~301_combout\ & (((\pro0|e0|reg0|regs~302_combout\) # (!\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|e0|reg0|regs~301_combout\ & (\pro0|e0|reg0|regs~298_combout\ & 
-- ((\pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~298_combout\,
	datab => \pro0|e0|reg0|regs~302_combout\,
	datac => \pro0|e0|reg0|regs~301_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~303_combout\);

-- Location: LCFF_X16_Y11_N3
\pro0|e0|reg0|regs~79\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~79_regout\);

-- Location: LCCOMB_X16_Y11_N2
\pro0|e0|reg0|regs~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~308_combout\ = (\rtl~3_combout\ & ((\pro0|e0|d[11]~18_combout\))) # (!\rtl~3_combout\ & (\pro0|e0|reg0|regs~79_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~3_combout\,
	datac => \pro0|e0|reg0|regs~79_regout\,
	datad => \pro0|e0|d[11]~18_combout\,
	combout => \pro0|e0|reg0|regs~308_combout\);

-- Location: LCCOMB_X16_Y11_N8
\pro0|e0|reg0|regs~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~307_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~305_combout\) # ((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|e0|reg0|regs~306_combout\ & 
-- !\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~305_combout\,
	datab => \pro0|co|c0|addr_a[0]~0_combout\,
	datac => \pro0|e0|reg0|regs~306_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~307_combout\);

-- Location: LCCOMB_X16_Y11_N20
\pro0|e0|reg0|regs~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~309_combout\ = (\pro0|e0|reg0|regs~307_combout\ & (((\pro0|e0|reg0|regs~308_combout\) # (!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg0|regs~307_combout\ & (\pro0|e0|reg0|regs~304_combout\ & 
-- ((\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~304_combout\,
	datab => \pro0|e0|reg0|regs~308_combout\,
	datac => \pro0|e0|reg0|regs~307_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~309_combout\);

-- Location: LCCOMB_X16_Y11_N14
\pro0|e0|reg0|regs~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~310_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~303_combout\)) # (!\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~309_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~2_combout\,
	datab => \pro0|e0|reg0|regs~303_combout\,
	datac => \pro0|e0|reg0|regs~309_combout\,
	combout => \pro0|e0|reg0|regs~310_combout\);

-- Location: LCFF_X16_Y9_N7
\pro0|e0|reg0|regs~30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~30_regout\);

-- Location: LCCOMB_X16_Y9_N6
\pro0|e0|reg0|regs~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~293_combout\ = (\rtl~2_combout\ & (\pro0|e0|d[10]~17_combout\)) # (!\rtl~2_combout\ & ((\pro0|e0|reg0|regs~30_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[10]~17_combout\,
	datab => \rtl~2_combout\,
	datac => \pro0|e0|reg0|regs~30_regout\,
	combout => \pro0|e0|reg0|regs~293_combout\);

-- Location: LCCOMB_X16_Y9_N16
\pro0|e0|reg0|regs~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~294_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|e0|reg0|regs~292_combout\)) # 
-- (!\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~293_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs~292_combout\,
	datac => \pro0|e0|reg0|regs~293_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~294_combout\);

-- Location: LCCOMB_X16_Y9_N12
\pro0|e0|reg0|regs~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~296_combout\ = (\pro0|e0|reg0|regs~294_combout\ & ((\pro0|e0|reg0|regs~295_combout\) # ((!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg0|regs~294_combout\ & (((\pro0|e0|reg0|regs~291_combout\ & 
-- \pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~295_combout\,
	datab => \pro0|e0|reg0|regs~291_combout\,
	datac => \pro0|e0|reg0|regs~294_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~296_combout\);

-- Location: LCCOMB_X16_Y9_N22
\pro0|e0|reg0|regs~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~297_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~290_combout\)) # (!\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~296_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~290_combout\,
	datac => \pro0|co|c0|addr_a[2]~2_combout\,
	datad => \pro0|e0|reg0|regs~296_combout\,
	combout => \pro0|e0|reg0|regs~297_combout\);

-- Location: LCFF_X14_Y7_N25
\pro0|e0|reg0|regs~141\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~141_regout\);

-- Location: LCCOMB_X14_Y7_N24
\pro0|e0|reg0|regs~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~276_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[9]~16_combout\))) # (!\rtl~7_combout\ & (\pro0|e0|reg0|regs~141_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~7_combout\,
	datac => \pro0|e0|reg0|regs~141_regout\,
	datad => \pro0|e0|d[9]~16_combout\,
	combout => \pro0|e0|reg0|regs~276_combout\);

-- Location: LCCOMB_X14_Y7_N18
\pro0|e0|reg0|regs~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~277_combout\ = (\pro0|e0|reg0|regs~275_combout\ & (((\pro0|e0|reg0|regs~276_combout\) # (!\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|e0|reg0|regs~275_combout\ & (\pro0|e0|reg0|regs~272_combout\ & 
-- ((\pro0|co|c0|addr_a[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~275_combout\,
	datab => \pro0|e0|reg0|regs~272_combout\,
	datac => \pro0|e0|reg0|regs~276_combout\,
	datad => \pro0|co|c0|addr_a[0]~0_combout\,
	combout => \pro0|e0|reg0|regs~277_combout\);

-- Location: LCFF_X15_Y7_N19
\pro0|e0|reg0|regs~77\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~77_regout\);

-- Location: LCCOMB_X15_Y7_N18
\pro0|e0|reg0|regs~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~282_combout\ = (\rtl~3_combout\ & ((\pro0|e0|d[9]~16_combout\))) # (!\rtl~3_combout\ & (\pro0|e0|reg0|regs~77_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~3_combout\,
	datac => \pro0|e0|reg0|regs~77_regout\,
	datad => \pro0|e0|d[9]~16_combout\,
	combout => \pro0|e0|reg0|regs~282_combout\);

-- Location: LCFF_X15_Y7_N29
\pro0|e0|reg0|regs~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~45_regout\);

-- Location: LCCOMB_X15_Y7_N28
\pro0|e0|reg0|regs~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~279_combout\ = (\rtl~1_combout\ & ((\pro0|e0|d[9]~16_combout\))) # (!\rtl~1_combout\ & (\pro0|e0|reg0|regs~45_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~1_combout\,
	datac => \pro0|e0|reg0|regs~45_regout\,
	datad => \pro0|e0|d[9]~16_combout\,
	combout => \pro0|e0|reg0|regs~279_combout\);

-- Location: LCCOMB_X15_Y7_N8
\pro0|e0|reg0|regs~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~281_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|e0|reg0|regs~279_combout\) # (\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|e0|reg0|regs~280_combout\ & 
-- ((!\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~280_combout\,
	datab => \pro0|e0|reg0|regs~279_combout\,
	datac => \pro0|co|c0|addr_a[0]~0_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~281_combout\);

-- Location: LCCOMB_X15_Y7_N4
\pro0|e0|reg0|regs~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~283_combout\ = (\pro0|e0|reg0|regs~281_combout\ & (((\pro0|e0|reg0|regs~282_combout\) # (!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg0|regs~281_combout\ & (\pro0|e0|reg0|regs~278_combout\ & 
-- ((\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~278_combout\,
	datab => \pro0|e0|reg0|regs~282_combout\,
	datac => \pro0|e0|reg0|regs~281_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~283_combout\);

-- Location: LCCOMB_X15_Y7_N22
\pro0|e0|reg0|regs~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~284_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~277_combout\)) # (!\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~283_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|regs~277_combout\,
	datac => \pro0|e0|reg0|regs~283_combout\,
	datad => \pro0|co|c0|addr_a[2]~2_combout\,
	combout => \pro0|e0|reg0|regs~284_combout\);

-- Location: LCCOMB_X19_Y11_N22
\pro0|e0|alu0|Add0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~37_combout\ = (\pro0|co|c0|Mux3~2_combout\ & ((\pro0|e0|reg0|regs~310_combout\ & (\pro0|e0|alu0|Add0~36\ & VCC)) # (!\pro0|e0|reg0|regs~310_combout\ & (!\pro0|e0|alu0|Add0~36\)))) # (!\pro0|co|c0|Mux3~2_combout\ & 
-- ((\pro0|e0|reg0|regs~310_combout\ & (!\pro0|e0|alu0|Add0~36\)) # (!\pro0|e0|reg0|regs~310_combout\ & ((\pro0|e0|alu0|Add0~36\) # (GND)))))
-- \pro0|e0|alu0|Add0~38\ = CARRY((\pro0|co|c0|Mux3~2_combout\ & (!\pro0|e0|reg0|regs~310_combout\ & !\pro0|e0|alu0|Add0~36\)) # (!\pro0|co|c0|Mux3~2_combout\ & ((!\pro0|e0|alu0|Add0~36\) # (!\pro0|e0|reg0|regs~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~2_combout\,
	datab => \pro0|e0|reg0|regs~310_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~36\,
	combout => \pro0|e0|alu0|Add0~37_combout\,
	cout => \pro0|e0|alu0|Add0~38\);

-- Location: LCCOMB_X18_Y11_N12
\pro0|e0|alu0|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~1_combout\ = (\pro0|e0|alu0|Mux4~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux4~0_combout\,
	datac => \pro0|co|c0|Mux3~0_combout\,
	datad => \pro0|e0|alu0|Add0~37_combout\,
	combout => \pro0|e0|alu0|Mux4~1_combout\);

-- Location: LCCOMB_X19_Y9_N22
\pro0|e0|d[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[11]~18_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|e0|alu0|Mux4~1_combout\))) # (!\pro0|co|c0|Mux3~1_combout\ & (\mem0|sramContr|dataReaded\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|dataReaded\(11),
	datab => \pro0|e0|alu0|Mux4~1_combout\,
	datad => \pro0|co|c0|Mux3~1_combout\,
	combout => \pro0|e0|d[11]~18_combout\);

-- Location: LCCOMB_X16_Y11_N6
\pro0|e0|reg0|regs~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~306_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[11]~18_combout\))) # (!\rtl~2_combout\ & (\pro0|e0|reg0|regs~31_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~2_combout\,
	datac => \pro0|e0|reg0|regs~31_regout\,
	datad => \pro0|e0|d[11]~18_combout\,
	combout => \pro0|e0|reg0|regs~306_combout\);

-- Location: LCCOMB_X16_Y11_N28
\pro0|e0|reg0|regs~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~417_combout\ = (\pro0|co|ir\(10) & (((\pro0|co|ir\(9))))) # (!\pro0|co|ir\(10) & ((\pro0|co|ir\(9) & (\pro0|e0|reg0|regs~305_combout\)) # (!\pro0|co|ir\(9) & ((\pro0|e0|reg0|regs~306_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~305_combout\,
	datab => \pro0|co|ir\(10),
	datac => \pro0|co|ir\(9),
	datad => \pro0|e0|reg0|regs~306_combout\,
	combout => \pro0|e0|reg0|regs~417_combout\);

-- Location: LCCOMB_X16_Y11_N30
\pro0|e0|reg0|regs~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~418_combout\ = (\pro0|e0|reg0|regs~417_combout\ & (((\pro0|e0|reg0|regs~308_combout\) # (!\pro0|co|ir\(10))))) # (!\pro0|e0|reg0|regs~417_combout\ & (\pro0|e0|reg0|regs~304_combout\ & ((\pro0|co|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~304_combout\,
	datab => \pro0|e0|reg0|regs~417_combout\,
	datac => \pro0|e0|reg0|regs~308_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs~418_combout\);

-- Location: LCFF_X16_Y11_N25
\pro0|e0|reg0|regs~111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~111_regout\);

-- Location: LCCOMB_X16_Y11_N24
\pro0|e0|reg0|regs~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~298_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[11]~18_combout\))) # (!\rtl~4_combout\ & (\pro0|e0|reg0|regs~111_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~4_combout\,
	datac => \pro0|e0|reg0|regs~111_regout\,
	datad => \pro0|e0|d[11]~18_combout\,
	combout => \pro0|e0|reg0|regs~298_combout\);

-- Location: LCCOMB_X16_Y11_N26
\pro0|e0|reg0|regs~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~416_combout\ = (\pro0|e0|reg0|regs~415_combout\ & ((\pro0|e0|reg0|regs~302_combout\) # ((!\pro0|co|ir\(9))))) # (!\pro0|e0|reg0|regs~415_combout\ & (((\pro0|co|ir\(9) & \pro0|e0|reg0|regs~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~415_combout\,
	datab => \pro0|e0|reg0|regs~302_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|e0|reg0|regs~298_combout\,
	combout => \pro0|e0|reg0|regs~416_combout\);

-- Location: LCCOMB_X15_Y11_N8
\mem0|sramContr|SRAM_DQ~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~35_combout\ = (!\mem0|sramContr|process_1~0_combout\ & ((\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~416_combout\))) # (!\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|process_1~0_combout\,
	datab => \pro0|e0|reg0|regs~418_combout\,
	datac => \pro0|e0|reg0|regs~416_combout\,
	datad => \pro0|co|ir\(11),
	combout => \mem0|sramContr|SRAM_DQ~35_combout\);

-- Location: LCCOMB_X15_Y11_N18
\mem0|sramContr|SRAM_DQ~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~55_combout\ = (\mem0|sramContr|SRAM_DQ~35_combout\) # ((\pro0|co|m0|state~regout\ & (\pro0|e0|reg0|regs~382_combout\ & !\pro0|co|c0|word_byte~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state~regout\,
	datab => \pro0|e0|reg0|regs~382_combout\,
	datac => \mem0|sramContr|SRAM_DQ~35_combout\,
	datad => \pro0|co|c0|word_byte~0_combout\,
	combout => \mem0|sramContr|SRAM_DQ~55_combout\);

-- Location: LCCOMB_X15_Y11_N6
\mem0|sramContr|SRAM_DQ[11]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[11]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[11]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\mem0|sramContr|SRAM_DQ~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|SRAM_DQ~55_combout\,
	datac => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_DQ[11]$latch~combout\,
	combout => \mem0|sramContr|SRAM_DQ[11]$latch~combout\);

-- Location: LCFF_X14_Y7_N31
\pro0|e0|reg0|regs~128\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~128_regout\);

-- Location: LCCOMB_X20_Y11_N8
\pro0|e0|alu0|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~0_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & ((\pro0|e0|y[4]~4_combout\))) # (!\pro0|co|ir\(8) & (\pro0|co|c0|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~2_combout\,
	datab => \pro0|e0|y[4]~4_combout\,
	datac => \pro0|co|ir\(8),
	datad => \pro0|co|c0|Mux3~0_combout\,
	combout => \pro0|e0|alu0|Mux3~0_combout\);

-- Location: LCFF_X14_Y8_N27
\pro0|e0|reg0|regs~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~48_regout\);

-- Location: LCCOMB_X14_Y8_N26
\pro0|e0|reg0|regs~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~318_combout\ = (\rtl~1_combout\ & ((\pro0|e0|d[12]~19_combout\))) # (!\rtl~1_combout\ & (\pro0|e0|reg0|regs~48_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~1_combout\,
	datac => \pro0|e0|reg0|regs~48_regout\,
	datad => \pro0|e0|d[12]~19_combout\,
	combout => \pro0|e0|reg0|regs~318_combout\);

-- Location: LCCOMB_X14_Y8_N22
\pro0|e0|reg0|regs~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~320_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\) # (\pro0|e0|reg0|regs~318_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|e0|reg0|regs~319_combout\ & 
-- (!\pro0|co|c0|addr_a[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~319_combout\,
	datab => \pro0|co|c0|addr_a[0]~0_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|e0|reg0|regs~318_combout\,
	combout => \pro0|e0|reg0|regs~320_combout\);

-- Location: LCFF_X14_Y8_N25
\pro0|e0|reg0|regs~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~64_regout\);

-- Location: LCCOMB_X14_Y8_N24
\pro0|e0|reg0|regs~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~317_combout\ = (\rtl~0_combout\ & ((\pro0|e0|d[12]~19_combout\))) # (!\rtl~0_combout\ & (\pro0|e0|reg0|regs~64_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~0_combout\,
	datac => \pro0|e0|reg0|regs~64_regout\,
	datad => \pro0|e0|d[12]~19_combout\,
	combout => \pro0|e0|reg0|regs~317_combout\);

-- Location: LCCOMB_X14_Y8_N18
\pro0|e0|reg0|regs~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~322_combout\ = (\pro0|e0|reg0|regs~320_combout\ & ((\pro0|e0|reg0|regs~321_combout\) # ((!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg0|regs~320_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\ & 
-- \pro0|e0|reg0|regs~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~321_combout\,
	datab => \pro0|e0|reg0|regs~320_combout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|e0|reg0|regs~317_combout\,
	combout => \pro0|e0|reg0|regs~322_combout\);

-- Location: LCCOMB_X18_Y8_N26
\pro0|e0|reg0|regs~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~323_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~316_combout\)) # (!\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~322_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~316_combout\,
	datab => \pro0|e0|reg0|regs~322_combout\,
	datac => \pro0|co|c0|addr_a[2]~2_combout\,
	combout => \pro0|e0|reg0|regs~323_combout\);

-- Location: LCCOMB_X19_Y11_N24
\pro0|e0|alu0|Add0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~39_combout\ = ((\pro0|co|c0|Mux3~2_combout\ $ (\pro0|e0|reg0|regs~323_combout\ $ (!\pro0|e0|alu0|Add0~38\)))) # (GND)
-- \pro0|e0|alu0|Add0~40\ = CARRY((\pro0|co|c0|Mux3~2_combout\ & ((\pro0|e0|reg0|regs~323_combout\) # (!\pro0|e0|alu0|Add0~38\))) # (!\pro0|co|c0|Mux3~2_combout\ & (\pro0|e0|reg0|regs~323_combout\ & !\pro0|e0|alu0|Add0~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~2_combout\,
	datab => \pro0|e0|reg0|regs~323_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~38\,
	combout => \pro0|e0|alu0|Add0~39_combout\,
	cout => \pro0|e0|alu0|Add0~40\);

-- Location: LCCOMB_X20_Y11_N10
\pro0|e0|alu0|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~1_combout\ = (\pro0|e0|alu0|Mux3~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|Mux3~0_combout\,
	datac => \pro0|e0|alu0|Mux3~0_combout\,
	datad => \pro0|e0|alu0|Add0~39_combout\,
	combout => \pro0|e0|alu0|Mux3~1_combout\);

-- Location: LCCOMB_X20_Y6_N10
\pro0|e0|d[12]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[12]~19_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|e0|alu0|Mux3~1_combout\))) # (!\pro0|co|c0|Mux3~1_combout\ & (\mem0|sramContr|dataReaded\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|dataReaded\(12),
	datac => \pro0|co|c0|Mux3~1_combout\,
	datad => \pro0|e0|alu0|Mux3~1_combout\,
	combout => \pro0|e0|d[12]~19_combout\);

-- Location: LCCOMB_X14_Y7_N30
\pro0|e0|reg0|regs~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~312_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[12]~19_combout\))) # (!\rtl~5_combout\ & (\pro0|e0|reg0|regs~128_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~5_combout\,
	datac => \pro0|e0|reg0|regs~128_regout\,
	datad => \pro0|e0|d[12]~19_combout\,
	combout => \pro0|e0|reg0|regs~312_combout\);

-- Location: LCFF_X14_Y7_N17
\pro0|e0|reg0|regs~96\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~96_regout\);

-- Location: LCCOMB_X14_Y7_N16
\pro0|e0|reg0|regs~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~313_combout\ = (\rtl~6_combout\ & ((\pro0|e0|d[12]~19_combout\))) # (!\rtl~6_combout\ & (\pro0|e0|reg0|regs~96_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~6_combout\,
	datac => \pro0|e0|reg0|regs~96_regout\,
	datad => \pro0|e0|d[12]~19_combout\,
	combout => \pro0|e0|reg0|regs~313_combout\);

-- Location: LCCOMB_X14_Y7_N4
\pro0|e0|reg0|regs~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~419_combout\ = (\pro0|co|ir\(10) & ((\pro0|e0|reg0|regs~312_combout\) # ((\pro0|co|ir\(9))))) # (!\pro0|co|ir\(10) & (((\pro0|e0|reg0|regs~313_combout\ & !\pro0|co|ir\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(10),
	datab => \pro0|e0|reg0|regs~312_combout\,
	datac => \pro0|e0|reg0|regs~313_combout\,
	datad => \pro0|co|ir\(9),
	combout => \pro0|e0|reg0|regs~419_combout\);

-- Location: LCFF_X14_Y7_N29
\pro0|e0|reg0|regs~144\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~144_regout\);

-- Location: LCCOMB_X14_Y7_N28
\pro0|e0|reg0|regs~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~315_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[12]~19_combout\))) # (!\rtl~7_combout\ & (\pro0|e0|reg0|regs~144_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rtl~7_combout\,
	datac => \pro0|e0|reg0|regs~144_regout\,
	datad => \pro0|e0|d[12]~19_combout\,
	combout => \pro0|e0|reg0|regs~315_combout\);

-- Location: LCCOMB_X14_Y7_N22
\pro0|e0|reg0|regs~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~420_combout\ = (\pro0|e0|reg0|regs~419_combout\ & (((\pro0|e0|reg0|regs~315_combout\) # (!\pro0|co|ir\(9))))) # (!\pro0|e0|reg0|regs~419_combout\ & (\pro0|e0|reg0|regs~311_combout\ & (\pro0|co|ir\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~311_combout\,
	datab => \pro0|e0|reg0|regs~419_combout\,
	datac => \pro0|co|ir\(9),
	datad => \pro0|e0|reg0|regs~315_combout\,
	combout => \pro0|e0|reg0|regs~420_combout\);

-- Location: LCCOMB_X15_Y8_N22
\mem0|sramContr|SRAM_DQ~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~36_combout\ = (!\mem0|sramContr|process_1~0_combout\ & ((\pro0|co|ir\(11) & ((\pro0|e0|reg0|regs~420_combout\))) # (!\pro0|co|ir\(11) & (\pro0|e0|reg0|regs~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~422_combout\,
	datab => \mem0|sramContr|process_1~0_combout\,
	datac => \pro0|e0|reg0|regs~420_combout\,
	datad => \pro0|co|ir\(11),
	combout => \mem0|sramContr|SRAM_DQ~36_combout\);

-- Location: LCCOMB_X15_Y8_N30
\mem0|sramContr|SRAM_DQ~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~56_combout\ = (\mem0|sramContr|SRAM_DQ~36_combout\) # ((\pro0|e0|reg0|regs~387_combout\ & (\pro0|co|m0|state~regout\ & !\pro0|co|c0|word_byte~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~387_combout\,
	datab => \mem0|sramContr|SRAM_DQ~36_combout\,
	datac => \pro0|co|m0|state~regout\,
	datad => \pro0|co|c0|word_byte~0_combout\,
	combout => \mem0|sramContr|SRAM_DQ~56_combout\);

-- Location: LCCOMB_X15_Y8_N26
\mem0|sramContr|SRAM_DQ[12]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[12]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[12]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\mem0|sramContr|SRAM_DQ~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|SRAM_DQ~56_combout\,
	datac => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_DQ[12]$latch~combout\,
	combout => \mem0|sramContr|SRAM_DQ[12]$latch~combout\);

-- Location: LCCOMB_X15_Y8_N8
\mem0|sramContr|SRAM_DQ~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~57_combout\ = (\mem0|sramContr|SRAM_DQ~37_combout\) # ((\pro0|e0|reg0|regs~392_combout\ & (\pro0|co|m0|state~regout\ & !\pro0|co|c0|word_byte~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_DQ~37_combout\,
	datab => \pro0|e0|reg0|regs~392_combout\,
	datac => \pro0|co|m0|state~regout\,
	datad => \pro0|co|c0|word_byte~0_combout\,
	combout => \mem0|sramContr|SRAM_DQ~57_combout\);

-- Location: LCCOMB_X15_Y8_N4
\mem0|sramContr|SRAM_DQ[13]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[13]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[13]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\mem0|sramContr|SRAM_DQ~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|SRAM_DQ~57_combout\,
	datac => \mem0|sramContr|SRAM_DQ[13]$latch~combout\,
	datad => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_DQ[13]$latch~combout\);

-- Location: LCCOMB_X16_Y6_N28
\mem0|sramContr|SRAM_DQ~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~44_combout\ = (\mem0|sramContr|SRAM_DQ~58_combout\ & (((\pro0|e0|reg0|regs~394_combout\) # (!\mem0|sramContr|process_1~0_combout\)))) # (!\mem0|sramContr|SRAM_DQ~58_combout\ & (\pro0|e0|reg0|regs~396_combout\ & 
-- (\mem0|sramContr|process_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_DQ~58_combout\,
	datab => \pro0|e0|reg0|regs~396_combout\,
	datac => \mem0|sramContr|process_1~0_combout\,
	datad => \pro0|e0|reg0|regs~394_combout\,
	combout => \mem0|sramContr|SRAM_DQ~44_combout\);

-- Location: LCCOMB_X16_Y6_N14
\mem0|sramContr|SRAM_DQ[14]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[14]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[14]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\mem0|sramContr|SRAM_DQ~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|SRAM_DQ~44_combout\,
	datac => \mem0|sramContr|SRAM_DQ[14]$latch~combout\,
	datad => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_DQ[14]$latch~combout\);

-- Location: LCCOMB_X15_Y8_N2
\mem0|sramContr|SRAM_DQ~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~59_combout\ = (\pro0|co|m0|state~regout\ & ((\pro0|co|c0|word_byte~0_combout\ & (\mem0|sramContr|SRAM_DQ~50_combout\)) # (!\pro0|co|c0|word_byte~0_combout\ & ((\pro0|co|ir\(11)))))) # (!\pro0|co|m0|state~regout\ & 
-- (\mem0|sramContr|SRAM_DQ~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_DQ~50_combout\,
	datab => \pro0|co|ir\(11),
	datac => \pro0|co|m0|state~regout\,
	datad => \pro0|co|c0|word_byte~0_combout\,
	combout => \mem0|sramContr|SRAM_DQ~59_combout\);

-- Location: LCCOMB_X15_Y8_N12
\mem0|sramContr|SRAM_DQ~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~51_combout\ = (\mem0|sramContr|process_1~0_combout\ & ((\mem0|sramContr|SRAM_DQ~59_combout\ & (\pro0|e0|reg0|regs~399_combout\)) # (!\mem0|sramContr|SRAM_DQ~59_combout\ & ((\pro0|e0|reg0|regs~401_combout\))))) # 
-- (!\mem0|sramContr|process_1~0_combout\ & (\mem0|sramContr|SRAM_DQ~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|process_1~0_combout\,
	datab => \mem0|sramContr|SRAM_DQ~59_combout\,
	datac => \pro0|e0|reg0|regs~399_combout\,
	datad => \pro0|e0|reg0|regs~401_combout\,
	combout => \mem0|sramContr|SRAM_DQ~51_combout\);

-- Location: LCCOMB_X15_Y8_N6
\mem0|sramContr|SRAM_DQ[15]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[15]$latch~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_DQ[15]$latch~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\mem0|sramContr|SRAM_DQ~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_DQ~51_combout\,
	datac => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_DQ[15]$latch~combout\,
	combout => \mem0|sramContr|SRAM_DQ[15]$latch~combout\);

-- Location: LCCOMB_X18_Y7_N8
\pro0|e0|addr_m[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[1]~0_combout\ = (\pro0|co|m0|state~regout\ & (\pro0|e0|alu0|Mux14~2_combout\)) # (!\pro0|co|m0|state~regout\ & ((\pro0|co|pc_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux14~2_combout\,
	datab => \pro0|co|m0|state~regout\,
	datad => \pro0|co|pc_reg\(1),
	combout => \pro0|e0|addr_m[1]~0_combout\);

-- Location: LCCOMB_X21_Y12_N0
\mem0|sramContr|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|WideOr0~0_combout\ = (!\mem0|sramContr|state.READ_SETUP~regout\ & !\mem0|sramContr|state.WRITE_SETUP~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|state.READ_SETUP~regout\,
	datac => \mem0|sramContr|state.WRITE_SETUP~regout\,
	combout => \mem0|sramContr|WideOr0~0_combout\);

-- Location: CLKCTRL_G11
\mem0|sramContr|WideOr0~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \mem0|sramContr|WideOr0~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \mem0|sramContr|WideOr0~0clkctrl_outclk\);

-- Location: LCCOMB_X18_Y7_N14
\mem0|sramContr|SRAM_ADDR[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(0) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(0)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|addr_m[1]~0_combout\,
	datac => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_ADDR\(0),
	combout => \mem0|sramContr|SRAM_ADDR\(0));

-- Location: LCCOMB_X18_Y7_N2
\pro0|co|ir~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~4_combout\ = (\mem0|sramContr|dataReaded\(1) & !\pro0|co|m0|state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem0|sramContr|dataReaded\(1),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|co|ir~4_combout\);

-- Location: LCFF_X18_Y7_N3
\pro0|co|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|ir~4_combout\,
	ena => \pro0|co|ir[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(1));

-- Location: LCCOMB_X19_Y8_N10
\pro0|e0|y[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[2]~0_combout\ = (\pro0|co|c0|immed_x2~combout\ & ((\pro0|co|ir\(1)))) # (!\pro0|co|c0|immed_x2~combout\ & (\pro0|co|ir\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(2),
	datab => \pro0|co|c0|immed_x2~combout\,
	datac => \pro0|co|ir\(1),
	combout => \pro0|e0|y[2]~0_combout\);

-- Location: LCCOMB_X18_Y11_N8
\pro0|e0|alu0|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~0_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & ((\pro0|e0|reg0|regs~180_combout\))) # (!\pro0|co|ir\(8) & (\pro0|e0|y[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~0_combout\,
	datab => \pro0|co|ir\(8),
	datac => \pro0|e0|y[2]~0_combout\,
	datad => \pro0|e0|reg0|regs~180_combout\,
	combout => \pro0|e0|alu0|Mux13~0_combout\);

-- Location: LCCOMB_X18_Y11_N20
\pro0|e0|addr_m[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[2]~1_combout\ = (\pro0|co|m0|state~regout\ & ((\pro0|e0|alu0|Mux13~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~0_combout\,
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|e0|alu0|Mux13~0_combout\,
	datad => \pro0|e0|alu0|Add0~19_combout\,
	combout => \pro0|e0|addr_m[2]~1_combout\);

-- Location: LCCOMB_X18_Y11_N14
\pro0|e0|addr_m[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[2]~2_combout\ = (\pro0|e0|addr_m[2]~1_combout\) # ((!\pro0|co|m0|state~regout\ & \pro0|co|pc_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|e0|addr_m[2]~1_combout\,
	datad => \pro0|co|pc_reg\(2),
	combout => \pro0|e0|addr_m[2]~2_combout\);

-- Location: LCCOMB_X18_Y11_N4
\mem0|sramContr|SRAM_ADDR[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(1) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(1)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|addr_m[2]~2_combout\,
	datac => \mem0|sramContr|SRAM_ADDR\(1),
	datad => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_ADDR\(1));

-- Location: LCCOMB_X18_Y11_N26
\pro0|e0|addr_m[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[3]~3_combout\ = (\pro0|co|m0|state~regout\ & ((\pro0|e0|alu0|Mux12~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~0_combout\,
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|e0|alu0|Add0~21_combout\,
	datad => \pro0|e0|alu0|Mux12~0_combout\,
	combout => \pro0|e0|addr_m[3]~3_combout\);

-- Location: LCFF_X21_Y11_N7
\pro0|co|pc_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[3]~20_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(3));

-- Location: LCCOMB_X18_Y11_N28
\pro0|e0|addr_m[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[3]~4_combout\ = (\pro0|e0|addr_m[3]~3_combout\) # ((!\pro0|co|m0|state~regout\ & \pro0|co|pc_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|addr_m[3]~3_combout\,
	datac => \pro0|co|m0|state~regout\,
	datad => \pro0|co|pc_reg\(3),
	combout => \pro0|e0|addr_m[3]~4_combout\);

-- Location: LCCOMB_X18_Y11_N30
\mem0|sramContr|SRAM_ADDR[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(2) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(2)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|addr_m[3]~4_combout\,
	datac => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_ADDR\(2),
	combout => \mem0|sramContr|SRAM_ADDR\(2));

-- Location: LCCOMB_X20_Y11_N18
\pro0|e0|addr_m[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[4]~5_combout\ = (\pro0|co|m0|state~regout\ & ((\pro0|e0|alu0|Mux11~0_combout\) # ((\pro0|e0|alu0|Add0~23_combout\ & !\pro0|co|c0|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~23_combout\,
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|e0|alu0|Mux11~0_combout\,
	datad => \pro0|co|c0|Mux3~0_combout\,
	combout => \pro0|e0|addr_m[4]~5_combout\);

-- Location: LCCOMB_X20_Y11_N28
\pro0|e0|addr_m[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[4]~6_combout\ = (\pro0|e0|addr_m[4]~5_combout\) # ((!\pro0|co|m0|state~regout\ & \pro0|co|pc_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|co|pc_reg\(4),
	datad => \pro0|e0|addr_m[4]~5_combout\,
	combout => \pro0|e0|addr_m[4]~6_combout\);

-- Location: LCCOMB_X20_Y11_N26
\mem0|sramContr|SRAM_ADDR[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(3) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(3)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|addr_m[4]~6_combout\,
	datac => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_ADDR\(3),
	combout => \mem0|sramContr|SRAM_ADDR\(3));

-- Location: LCFF_X21_Y11_N11
\pro0|co|pc_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[5]~24_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(5));

-- Location: LCFF_X21_Y8_N9
\pro0|e0|reg0|regs~105\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~105_regout\);

-- Location: LCCOMB_X20_Y11_N14
\pro0|e0|d[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[5]~9_combout\ = (\pro0|co|c0|Mux3~1_combout\ & ((\pro0|e0|alu0|Mux10~0_combout\) # ((\pro0|e0|alu0|Add0~25_combout\ & !\pro0|co|c0|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~25_combout\,
	datab => \pro0|co|c0|Mux3~0_combout\,
	datac => \pro0|co|c0|Mux3~1_combout\,
	datad => \pro0|e0|alu0|Mux10~0_combout\,
	combout => \pro0|e0|d[5]~9_combout\);

-- Location: LCCOMB_X21_Y8_N8
\pro0|e0|reg0|regs~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~220_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[5]~10_combout\) # ((\pro0|e0|d[5]~9_combout\)))) # (!\rtl~4_combout\ & (((\pro0|e0|reg0|regs~105_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~4_combout\,
	datab => \pro0|e0|d[5]~10_combout\,
	datac => \pro0|e0|reg0|regs~105_regout\,
	datad => \pro0|e0|d[5]~9_combout\,
	combout => \pro0|e0|reg0|regs~220_combout\);

-- Location: LCFF_X21_Y8_N17
\pro0|e0|reg0|regs~137\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~137_regout\);

-- Location: LCCOMB_X21_Y8_N16
\pro0|e0|reg0|regs~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~224_combout\ = (\rtl~7_combout\ & ((\pro0|e0|d[5]~10_combout\) # ((\pro0|e0|d[5]~9_combout\)))) # (!\rtl~7_combout\ & (((\pro0|e0|reg0|regs~137_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~7_combout\,
	datab => \pro0|e0|d[5]~10_combout\,
	datac => \pro0|e0|reg0|regs~137_regout\,
	datad => \pro0|e0|d[5]~9_combout\,
	combout => \pro0|e0|reg0|regs~224_combout\);

-- Location: LCFF_X21_Y8_N21
\pro0|e0|reg0|regs~89\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~89_regout\);

-- Location: LCCOMB_X21_Y8_N20
\pro0|e0|reg0|regs~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~222_combout\ = (\rtl~6_combout\ & ((\pro0|e0|d[5]~9_combout\) # ((\pro0|e0|d[5]~10_combout\)))) # (!\rtl~6_combout\ & (((\pro0|e0|reg0|regs~89_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[5]~9_combout\,
	datab => \rtl~6_combout\,
	datac => \pro0|e0|reg0|regs~89_regout\,
	datad => \pro0|e0|d[5]~10_combout\,
	combout => \pro0|e0|reg0|regs~222_combout\);

-- Location: LCFF_X21_Y8_N27
\pro0|e0|reg0|regs~121\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~121_regout\);

-- Location: LCCOMB_X21_Y8_N26
\pro0|e0|reg0|regs~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~221_combout\ = (\rtl~5_combout\ & ((\pro0|e0|d[5]~10_combout\) # ((\pro0|e0|d[5]~9_combout\)))) # (!\rtl~5_combout\ & (((\pro0|e0|reg0|regs~121_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~5_combout\,
	datab => \pro0|e0|d[5]~10_combout\,
	datac => \pro0|e0|reg0|regs~121_regout\,
	datad => \pro0|e0|d[5]~9_combout\,
	combout => \pro0|e0|reg0|regs~221_combout\);

-- Location: LCCOMB_X21_Y8_N30
\pro0|e0|reg0|regs~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~223_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & (\pro0|co|c0|addr_a[1]~1_combout\)) # (!\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~221_combout\))) # (!\pro0|co|c0|addr_a[1]~1_combout\ 
-- & (\pro0|e0|reg0|regs~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~0_combout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs~222_combout\,
	datad => \pro0|e0|reg0|regs~221_combout\,
	combout => \pro0|e0|reg0|regs~223_combout\);

-- Location: LCCOMB_X21_Y8_N18
\pro0|e0|reg0|regs~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~225_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~223_combout\ & ((\pro0|e0|reg0|regs~224_combout\))) # (!\pro0|e0|reg0|regs~223_combout\ & (\pro0|e0|reg0|regs~220_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ 
-- & (((\pro0|e0|reg0|regs~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~0_combout\,
	datab => \pro0|e0|reg0|regs~220_combout\,
	datac => \pro0|e0|reg0|regs~224_combout\,
	datad => \pro0|e0|reg0|regs~223_combout\,
	combout => \pro0|e0|reg0|regs~225_combout\);

-- Location: LCFF_X21_Y8_N23
\pro0|e0|reg0|regs~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~41_regout\);

-- Location: LCCOMB_X21_Y8_N22
\pro0|e0|reg0|regs~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~227_combout\ = (\rtl~1_combout\ & ((\pro0|e0|d[5]~9_combout\) # ((\pro0|e0|d[5]~10_combout\)))) # (!\rtl~1_combout\ & (((\pro0|e0|reg0|regs~41_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[5]~9_combout\,
	datab => \rtl~1_combout\,
	datac => \pro0|e0|reg0|regs~41_regout\,
	datad => \pro0|e0|d[5]~10_combout\,
	combout => \pro0|e0|reg0|regs~227_combout\);

-- Location: LCFF_X21_Y8_N1
\pro0|e0|reg0|regs~25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~25_regout\);

-- Location: LCCOMB_X21_Y8_N0
\pro0|e0|reg0|regs~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~228_combout\ = (\rtl~2_combout\ & ((\pro0|e0|d[5]~9_combout\) # ((\pro0|e0|d[5]~10_combout\)))) # (!\rtl~2_combout\ & (((\pro0|e0|reg0|regs~25_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[5]~9_combout\,
	datab => \pro0|e0|d[5]~10_combout\,
	datac => \pro0|e0|reg0|regs~25_regout\,
	datad => \rtl~2_combout\,
	combout => \pro0|e0|reg0|regs~228_combout\);

-- Location: LCCOMB_X21_Y8_N2
\pro0|e0|reg0|regs~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~229_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|e0|reg0|regs~227_combout\) # ((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|e0|reg0|regs~228_combout\ & 
-- !\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~0_combout\,
	datab => \pro0|e0|reg0|regs~227_combout\,
	datac => \pro0|e0|reg0|regs~228_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~229_combout\);

-- Location: LCCOMB_X21_Y8_N6
\pro0|e0|reg0|regs~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~231_combout\ = (\pro0|e0|reg0|regs~229_combout\ & ((\pro0|e0|reg0|regs~230_combout\) # ((!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg0|regs~229_combout\ & (((\pro0|e0|reg0|regs~226_combout\ & 
-- \pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~230_combout\,
	datab => \pro0|e0|reg0|regs~229_combout\,
	datac => \pro0|e0|reg0|regs~226_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~231_combout\);

-- Location: LCCOMB_X18_Y8_N22
\pro0|e0|reg0|regs~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~232_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~225_combout\)) # (!\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~231_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~2_combout\,
	datac => \pro0|e0|reg0|regs~225_combout\,
	datad => \pro0|e0|reg0|regs~231_combout\,
	combout => \pro0|e0|reg0|regs~232_combout\);

-- Location: LCCOMB_X20_Y11_N30
\pro0|e0|alu0|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~0_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & ((\pro0|e0|reg0|regs~232_combout\))) # (!\pro0|co|ir\(8) & (\pro0|e0|y[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(8),
	datab => \pro0|e0|y[5]~5_combout\,
	datac => \pro0|e0|reg0|regs~232_combout\,
	datad => \pro0|co|c0|Mux3~0_combout\,
	combout => \pro0|e0|alu0|Mux10~0_combout\);

-- Location: LCCOMB_X20_Y11_N0
\pro0|e0|addr_m[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[5]~7_combout\ = (\pro0|co|m0|state~regout\ & ((\pro0|e0|alu0|Mux10~0_combout\) # ((\pro0|e0|alu0|Add0~25_combout\ & !\pro0|co|c0|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~25_combout\,
	datab => \pro0|co|c0|Mux3~0_combout\,
	datac => \pro0|co|m0|state~regout\,
	datad => \pro0|e0|alu0|Mux10~0_combout\,
	combout => \pro0|e0|addr_m[5]~7_combout\);

-- Location: LCCOMB_X20_Y11_N2
\pro0|e0|addr_m[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[5]~8_combout\ = (\pro0|e0|addr_m[5]~7_combout\) # ((!\pro0|co|m0|state~regout\ & \pro0|co|pc_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|co|pc_reg\(5),
	datad => \pro0|e0|addr_m[5]~7_combout\,
	combout => \pro0|e0|addr_m[5]~8_combout\);

-- Location: LCCOMB_X20_Y11_N4
\mem0|sramContr|SRAM_ADDR[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(4) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(4)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|addr_m[5]~8_combout\,
	datac => \mem0|sramContr|SRAM_ADDR\(4),
	datad => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_ADDR\(4));

-- Location: LCFF_X21_Y11_N13
\pro0|co|pc_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[6]~26_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(6));

-- Location: LCCOMB_X20_Y9_N2
\pro0|e0|addr_m[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[6]~9_combout\ = (\pro0|co|m0|state~regout\ & ((\pro0|e0|alu0|Mux9~0_combout\) # ((!\pro0|co|c0|Mux3~0_combout\ & \pro0|e0|alu0|Add0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~0_combout\,
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|e0|alu0|Mux9~0_combout\,
	datad => \pro0|e0|alu0|Add0~27_combout\,
	combout => \pro0|e0|addr_m[6]~9_combout\);

-- Location: LCCOMB_X20_Y9_N28
\pro0|e0|addr_m[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[6]~10_combout\ = (\pro0|e0|addr_m[6]~9_combout\) # ((!\pro0|co|m0|state~regout\ & \pro0|co|pc_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|co|pc_reg\(6),
	datad => \pro0|e0|addr_m[6]~9_combout\,
	combout => \pro0|e0|addr_m[6]~10_combout\);

-- Location: LCCOMB_X20_Y9_N18
\mem0|sramContr|SRAM_ADDR[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(5) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(5)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|addr_m[6]~10_combout\,
	datac => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_ADDR\(5),
	combout => \mem0|sramContr|SRAM_ADDR\(5));

-- Location: LCCOMB_X20_Y11_N12
\pro0|e0|addr_m[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[7]~11_combout\ = (\pro0|co|m0|state~regout\ & ((\pro0|e0|alu0|Mux8~0_combout\) # ((\pro0|e0|alu0|Add0~29_combout\ & !\pro0|co|c0|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~29_combout\,
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|e0|alu0|Mux8~0_combout\,
	datad => \pro0|co|c0|Mux3~0_combout\,
	combout => \pro0|e0|addr_m[7]~11_combout\);

-- Location: LCCOMB_X20_Y11_N6
\pro0|e0|addr_m[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[7]~12_combout\ = (\pro0|e0|addr_m[7]~11_combout\) # ((!\pro0|co|m0|state~regout\ & \pro0|co|pc_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|co|pc_reg\(7),
	datad => \pro0|e0|addr_m[7]~11_combout\,
	combout => \pro0|e0|addr_m[7]~12_combout\);

-- Location: LCCOMB_X20_Y11_N22
\mem0|sramContr|SRAM_ADDR[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(6) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(6)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|addr_m[7]~12_combout\,
	datac => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_ADDR\(6),
	combout => \mem0|sramContr|SRAM_ADDR\(6));

-- Location: LCFF_X21_Y11_N17
\pro0|co|pc_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[8]~30_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(8));

-- Location: LCCOMB_X18_Y8_N0
\pro0|e0|addr_m[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[8]~13_combout\ = (\pro0|co|m0|state~regout\ & (\pro0|e0|alu0|Mux7~1_combout\)) # (!\pro0|co|m0|state~regout\ & ((\pro0|co|pc_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~1_combout\,
	datab => \pro0|co|m0|state~regout\,
	datad => \pro0|co|pc_reg\(8),
	combout => \pro0|e0|addr_m[8]~13_combout\);

-- Location: LCCOMB_X18_Y8_N18
\mem0|sramContr|SRAM_ADDR[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(7) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(7)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[8]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|addr_m[8]~13_combout\,
	datac => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_ADDR\(7),
	combout => \mem0|sramContr|SRAM_ADDR\(7));

-- Location: LCCOMB_X19_Y10_N8
\pro0|e0|y[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[1]~1_combout\ = (\pro0|co|c0|immed_x2~combout\ & ((\pro0|co|ir\(0)))) # (!\pro0|co|c0|immed_x2~combout\ & (\pro0|co|ir\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(1),
	datac => \pro0|co|ir\(0),
	datad => \pro0|co|c0|immed_x2~combout\,
	combout => \pro0|e0|y[1]~1_combout\);

-- Location: LCCOMB_X20_Y7_N14
\pro0|e0|alu0|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~0_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & ((\pro0|e0|y[1]~1_combout\))) # (!\pro0|co|ir\(8) & (\pro0|co|c0|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(8),
	datab => \pro0|co|c0|Mux3~2_combout\,
	datac => \pro0|e0|y[1]~1_combout\,
	datad => \pro0|co|c0|Mux3~0_combout\,
	combout => \pro0|e0|alu0|Mux6~0_combout\);

-- Location: LCCOMB_X18_Y7_N16
\pro0|e0|alu0|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~1_combout\ = (\pro0|e0|alu0|Mux6~0_combout\) # ((\pro0|e0|alu0|Add0~33_combout\ & !\pro0|co|c0|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~33_combout\,
	datab => \pro0|e0|alu0|Mux6~0_combout\,
	datac => \pro0|co|c0|Mux3~0_combout\,
	combout => \pro0|e0|alu0|Mux6~1_combout\);

-- Location: LCCOMB_X18_Y7_N10
\pro0|e0|addr_m[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[9]~14_combout\ = (\pro0|co|m0|state~regout\ & (\pro0|e0|alu0|Mux6~1_combout\)) # (!\pro0|co|m0|state~regout\ & ((\pro0|co|pc_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|e0|alu0|Mux6~1_combout\,
	datad => \pro0|co|pc_reg\(9),
	combout => \pro0|e0|addr_m[9]~14_combout\);

-- Location: LCCOMB_X19_Y3_N0
\mem0|sramContr|SRAM_ADDR[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(8) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(8)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|addr_m[9]~14_combout\,
	datac => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_ADDR\(8),
	combout => \mem0|sramContr|SRAM_ADDR\(8));

-- Location: LCCOMB_X18_Y11_N22
\pro0|e0|alu0|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~0_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(8) & (\pro0|e0|y[2]~0_combout\)) # (!\pro0|co|ir\(8) & ((\pro0|co|c0|Mux3~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux3~0_combout\,
	datab => \pro0|e0|y[2]~0_combout\,
	datac => \pro0|co|ir\(8),
	datad => \pro0|co|c0|Mux3~2_combout\,
	combout => \pro0|e0|alu0|Mux5~0_combout\);

-- Location: LCCOMB_X18_Y11_N16
\pro0|e0|alu0|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~1_combout\ = (\pro0|e0|alu0|Mux5~0_combout\) # ((\pro0|e0|alu0|Add0~35_combout\ & !\pro0|co|c0|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~35_combout\,
	datab => \pro0|e0|alu0|Mux5~0_combout\,
	datac => \pro0|co|c0|Mux3~0_combout\,
	combout => \pro0|e0|alu0|Mux5~1_combout\);

-- Location: LCFF_X21_Y11_N21
\pro0|co|pc_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[10]~34_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(10));

-- Location: LCCOMB_X20_Y7_N16
\pro0|e0|addr_m[10]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[10]~15_combout\ = (\pro0|co|m0|state~regout\ & (\pro0|e0|alu0|Mux5~1_combout\)) # (!\pro0|co|m0|state~regout\ & ((\pro0|co|pc_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state~regout\,
	datac => \pro0|e0|alu0|Mux5~1_combout\,
	datad => \pro0|co|pc_reg\(10),
	combout => \pro0|e0|addr_m[10]~15_combout\);

-- Location: LCCOMB_X20_Y7_N30
\mem0|sramContr|SRAM_ADDR[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(9) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(9)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[10]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|addr_m[10]~15_combout\,
	datac => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_ADDR\(9),
	combout => \mem0|sramContr|SRAM_ADDR\(9));

-- Location: LCCOMB_X19_Y9_N28
\pro0|e0|addr_m[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[11]~16_combout\ = (\pro0|co|m0|state~regout\ & (\pro0|e0|alu0|Mux4~1_combout\)) # (!\pro0|co|m0|state~regout\ & ((\pro0|co|pc_reg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux4~1_combout\,
	datac => \pro0|co|pc_reg\(11),
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|e0|addr_m[11]~16_combout\);

-- Location: LCCOMB_X19_Y9_N0
\mem0|sramContr|SRAM_ADDR[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(10) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(10)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[11]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|addr_m[11]~16_combout\,
	datac => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_ADDR\(10),
	combout => \mem0|sramContr|SRAM_ADDR\(10));

-- Location: LCFF_X21_Y11_N25
\pro0|co|pc_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[12]~38_combout\,
	sdata => \~GND~combout\,
	sload => \pro0|co|process_0~0_combout\,
	ena => \pro0|co|pc_reg[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(12));

-- Location: LCCOMB_X20_Y6_N2
\pro0|e0|addr_m[12]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[12]~17_combout\ = (\pro0|co|m0|state~regout\ & (\pro0|e0|alu0|Mux3~1_combout\)) # (!\pro0|co|m0|state~regout\ & ((\pro0|co|pc_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux3~1_combout\,
	datac => \pro0|co|m0|state~regout\,
	datad => \pro0|co|pc_reg\(12),
	combout => \pro0|e0|addr_m[12]~17_combout\);

-- Location: LCCOMB_X20_Y6_N14
\mem0|sramContr|SRAM_ADDR[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(11) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(11)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[12]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|addr_m[12]~17_combout\,
	datac => \mem0|sramContr|SRAM_ADDR\(11),
	datad => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_ADDR\(11));

-- Location: LCFF_X14_Y9_N31
\pro0|e0|reg0|regs~129\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~129_regout\);

-- Location: LCCOMB_X14_Y9_N30
\pro0|e0|reg0|regs~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~325_combout\ = (\rtl~5_combout\ & (\pro0|e0|d[13]~20_combout\)) # (!\rtl~5_combout\ & ((\pro0|e0|reg0|regs~129_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|d[13]~20_combout\,
	datac => \pro0|e0|reg0|regs~129_regout\,
	datad => \rtl~5_combout\,
	combout => \pro0|e0|reg0|regs~325_combout\);

-- Location: LCCOMB_X14_Y9_N26
\pro0|e0|reg0|regs~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~327_combout\ = (\pro0|co|c0|addr_a[0]~0_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~0_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs~325_combout\))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs~326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~326_combout\,
	datab => \pro0|e0|reg0|regs~325_combout\,
	datac => \pro0|co|c0|addr_a[0]~0_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg0|regs~327_combout\);

-- Location: LCFF_X14_Y9_N13
\pro0|e0|reg0|regs~113\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs~324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs~113_regout\);

-- Location: LCCOMB_X20_Y6_N20
\pro0|e0|d[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|d[13]~20_combout\ = (\pro0|co|c0|Mux3~1_combout\ & (\pro0|e0|alu0|Mux2~1_combout\)) # (!\pro0|co|c0|Mux3~1_combout\ & ((\mem0|sramContr|dataReaded\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|Mux3~1_combout\,
	datac => \pro0|e0|alu0|Mux2~1_combout\,
	datad => \mem0|sramContr|dataReaded\(13),
	combout => \pro0|e0|d[13]~20_combout\);

-- Location: LCCOMB_X14_Y9_N12
\pro0|e0|reg0|regs~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~324_combout\ = (\rtl~4_combout\ & ((\pro0|e0|d[13]~20_combout\))) # (!\rtl~4_combout\ & (\pro0|e0|reg0|regs~113_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rtl~4_combout\,
	datac => \pro0|e0|reg0|regs~113_regout\,
	datad => \pro0|e0|d[13]~20_combout\,
	combout => \pro0|e0|reg0|regs~324_combout\);

-- Location: LCCOMB_X14_Y9_N22
\pro0|e0|reg0|regs~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~329_combout\ = (\pro0|e0|reg0|regs~327_combout\ & ((\pro0|e0|reg0|regs~328_combout\) # ((!\pro0|co|c0|addr_a[0]~0_combout\)))) # (!\pro0|e0|reg0|regs~327_combout\ & (((\pro0|co|c0|addr_a[0]~0_combout\ & 
-- \pro0|e0|reg0|regs~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~328_combout\,
	datab => \pro0|e0|reg0|regs~327_combout\,
	datac => \pro0|co|c0|addr_a[0]~0_combout\,
	datad => \pro0|e0|reg0|regs~324_combout\,
	combout => \pro0|e0|reg0|regs~329_combout\);

-- Location: LCCOMB_X18_Y8_N20
\pro0|e0|reg0|regs~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs~336_combout\ = (\pro0|co|c0|addr_a[2]~2_combout\ & ((\pro0|e0|reg0|regs~329_combout\))) # (!\pro0|co|c0|addr_a[2]~2_combout\ & (\pro0|e0|reg0|regs~335_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs~335_combout\,
	datac => \pro0|co|c0|addr_a[2]~2_combout\,
	datad => \pro0|e0|reg0|regs~329_combout\,
	combout => \pro0|e0|reg0|regs~336_combout\);

-- Location: LCCOMB_X20_Y6_N12
\pro0|e0|alu0|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~1_combout\ = (\pro0|co|c0|Mux3~0_combout\ & (\pro0|e0|alu0|Mux2~0_combout\)) # (!\pro0|co|c0|Mux3~0_combout\ & ((\pro0|e0|alu0|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux2~0_combout\,
	datab => \pro0|e0|alu0|Add0~41_combout\,
	datac => \pro0|co|c0|Mux3~0_combout\,
	combout => \pro0|e0|alu0|Mux2~1_combout\);

-- Location: LCCOMB_X20_Y6_N30
\pro0|e0|addr_m[13]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[13]~18_combout\ = (\pro0|co|m0|state~regout\ & (\pro0|e0|alu0|Mux2~1_combout\)) # (!\pro0|co|m0|state~regout\ & ((\pro0|co|pc_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux2~1_combout\,
	datac => \pro0|co|m0|state~regout\,
	datad => \pro0|co|pc_reg\(13),
	combout => \pro0|e0|addr_m[13]~18_combout\);

-- Location: LCCOMB_X20_Y6_N24
\mem0|sramContr|SRAM_ADDR[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(12) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(12)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[13]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|addr_m[13]~18_combout\,
	datac => \mem0|sramContr|SRAM_ADDR\(12),
	datad => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_ADDR\(12));

-- Location: LCCOMB_X21_Y14_N24
\mem0|sramContr|SRAM_ADDR[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(13) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(13)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[14]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|addr_m[14]~19_combout\,
	datac => \mem0|sramContr|SRAM_ADDR\(13),
	datad => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_ADDR\(13));

-- Location: LCCOMB_X19_Y10_N16
\pro0|e0|alu0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~0_combout\ = (\pro0|e0|alu0|Add0~45_combout\ & (((\pro0|co|ir\(15)) # (!\pro0|co|ir\(14))) # (!\pro0|co|ir\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~45_combout\,
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(15),
	datad => \pro0|co|ir\(14),
	combout => \pro0|e0|alu0|Mux0~0_combout\);

-- Location: LCCOMB_X20_Y10_N0
\pro0|e0|alu0|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~1_combout\ = (\pro0|co|c0|Mux3~0_combout\ & ((\pro0|co|ir\(13) & ((\pro0|co|ir\(5)))) # (!\pro0|co|ir\(13) & (\pro0|co|ir\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(7),
	datab => \pro0|co|c0|Mux3~0_combout\,
	datac => \pro0|co|ir\(5),
	datad => \pro0|co|ir\(13),
	combout => \pro0|e0|alu0|Mux0~1_combout\);

-- Location: LCCOMB_X20_Y7_N2
\pro0|e0|addr_m[15]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[15]~20_combout\ = (\pro0|co|m0|state~regout\ & (((\pro0|e0|alu0|Mux0~0_combout\) # (\pro0|e0|alu0|Mux0~1_combout\)))) # (!\pro0|co|m0|state~regout\ & (\pro0|co|pc_reg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(15),
	datab => \pro0|e0|alu0|Mux0~0_combout\,
	datac => \pro0|e0|alu0|Mux0~1_combout\,
	datad => \pro0|co|m0|state~regout\,
	combout => \pro0|e0|addr_m[15]~20_combout\);

-- Location: LCCOMB_X21_Y12_N2
\mem0|sramContr|SRAM_ADDR[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_ADDR\(14) = (GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & ((\mem0|sramContr|SRAM_ADDR\(14)))) # (!GLOBAL(\mem0|sramContr|WideOr0~0clkctrl_outclk\) & (\pro0|e0|addr_m[15]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|addr_m[15]~20_combout\,
	datac => \mem0|sramContr|WideOr0~0clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_ADDR\(14),
	combout => \mem0|sramContr|SRAM_ADDR\(14));

-- Location: LCCOMB_X18_Y6_N12
\mem0|sramContr|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|Selector18~0_combout\ = (!\mem0|sramContr|SRAM_UB_N~0_combout\ & \mem0|sramContr|state.WRITE_SETUP~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|SRAM_UB_N~0_combout\,
	datad => \mem0|sramContr|state.WRITE_SETUP~regout\,
	combout => \mem0|sramContr|Selector18~0_combout\);

-- Location: LCCOMB_X18_Y6_N18
\mem0|sramContr|SRAM_UB_N\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_UB_N~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_UB_N~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\mem0|sramContr|Selector18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|Selector18~0_combout\,
	datac => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	datad => \mem0|sramContr|SRAM_UB_N~combout\,
	combout => \mem0|sramContr|SRAM_UB_N~combout\);

-- Location: LCCOMB_X18_Y6_N22
\mem0|sramContr|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|Selector17~1_combout\ = (\pro0|co|m0|state~regout\ & (\mem0|sramContr|Selector17~0_combout\ & \mem0|sramContr|state.WRITE_SETUP~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state~regout\,
	datab => \mem0|sramContr|Selector17~0_combout\,
	datad => \mem0|sramContr|state.WRITE_SETUP~regout\,
	combout => \mem0|sramContr|Selector17~1_combout\);

-- Location: LCCOMB_X18_Y6_N20
\mem0|sramContr|SRAM_LB_N\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_LB_N~combout\ = (GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & ((\mem0|sramContr|SRAM_LB_N~combout\))) # (!GLOBAL(\mem0|sramContr|WideOr1~clkctrl_outclk\) & (\mem0|sramContr|Selector17~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|Selector17~1_combout\,
	datac => \mem0|sramContr|SRAM_LB_N~combout\,
	datad => \mem0|sramContr|WideOr1~clkctrl_outclk\,
	combout => \mem0|sramContr|SRAM_LB_N~combout\);

-- Location: LCCOMB_X21_Y12_N8
\mem0|sramContr|WideOr0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|WideOr0~combout\ = (\mem0|sramContr|state.READ_ACQUIRE~regout\) # (((\mem0|sramContr|state.READ_PROVIDE~regout\) # (!\mem0|sramContr|WideOr0~0_combout\)) # (!\mem0|sramContr|WideOr0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|state.READ_ACQUIRE~regout\,
	datab => \mem0|sramContr|WideOr0~1_combout\,
	datac => \mem0|sramContr|state.READ_PROVIDE~regout\,
	datad => \mem0|sramContr|WideOr0~0_combout\,
	combout => \mem0|sramContr|WideOr0~combout\);

-- Location: LCCOMB_X21_Y12_N30
\mem0|sramContr|SRAM_WE_N\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_WE_N~combout\ = (\mem0|sramContr|WideOr0~combout\ & ((\mem0|sramContr|SRAM_WE_N~combout\))) # (!\mem0|sramContr|WideOr0~combout\ & (!\mem0|sramContr|state.WRITE_START~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|WideOr0~combout\,
	datac => \mem0|sramContr|state.WRITE_START~regout\,
	datad => \mem0|sramContr|SRAM_WE_N~combout\,
	combout => \mem0|sramContr|SRAM_WE_N~combout\);

-- Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: JTAG_X1_Y14_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X32_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: LCFF_X32_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X32_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: LCFF_X32_Y15_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X32_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: LCFF_X32_Y15_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X32_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: LCFF_X32_Y15_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X35_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCFF_X35_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X35_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCFF_X35_Y14_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X35_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCFF_X35_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X35_Y14_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: LCFF_X35_Y14_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: LCCOMB_X33_Y14_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCFF_X33_Y14_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X33_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: LCFF_X33_Y14_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X33_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: LCFF_X33_Y14_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X33_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: LCFF_X33_Y14_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X33_Y14_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: LCFF_X33_Y14_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X33_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: LCFF_X33_Y14_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X33_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X33_Y14_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X33_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: LCFF_X33_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X33_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: LCFF_X33_Y14_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X33_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: LCFF_X33_Y14_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X32_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: LCFF_X32_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X33_Y14_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: LCFF_X33_Y14_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\);

-- Location: CLKCTRL_G5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCFF_X34_Y14_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCFF_X34_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X34_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: LCFF_X34_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCFF_X34_Y14_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: LCCOMB_X34_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X34_Y14_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X34_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: LCFF_X34_Y14_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCFF_X34_Y14_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X34_Y14_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: LCFF_X34_Y14_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X34_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: LCFF_X34_Y14_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X34_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: LCFF_X34_Y14_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X34_Y14_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: LCFF_X34_Y14_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\);

-- Location: LCCOMB_X32_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X34_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\);

-- Location: LCFF_X32_Y15_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\);

-- Location: LCCOMB_X31_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\);

-- Location: LCFF_X31_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\,
	sdata => \~GND~combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8));

-- Location: LCCOMB_X33_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\);

-- Location: LCCOMB_X33_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCFF_X33_Y15_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X33_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\);

-- Location: LCFF_X33_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X34_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: LCFF_X34_Y15_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

-- Location: CLKCTRL_G6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\);

-- Location: LCCOMB_X32_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\);

-- Location: LCFF_X34_Y15_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\);

-- Location: LCCOMB_X33_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\);

-- Location: LCCOMB_X32_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\);

-- Location: LCCOMB_X33_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\);

-- Location: LCFF_X33_Y15_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X33_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X32_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\);

-- Location: LCFF_X32_Y15_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X32_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout\);

-- Location: LCCOMB_X32_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout\);

-- Location: LCCOMB_X32_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout\);

-- Location: LCFF_X32_Y15_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X34_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\);

-- Location: LCFF_X34_Y15_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\);

-- Location: LCCOMB_X33_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\);

-- Location: LCFF_X33_Y15_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X34_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\);

-- Location: LCFF_X34_Y15_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\);

-- Location: LCCOMB_X33_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: LCFF_X33_Y15_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X30_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X32_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\);

-- Location: LCFF_X32_Y15_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\);

-- Location: LCCOMB_X25_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\);

-- Location: LCFF_X34_Y16_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout\);

-- Location: CLKCTRL_G4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\);

-- Location: LCCOMB_X33_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X33_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X33_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LCCOMB_X34_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: LCFF_X34_Y14_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X33_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X33_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: LCFF_X33_Y14_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X31_Y15_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: LCFF_X25_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41));

-- Location: LCCOMB_X25_Y13_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\);

-- Location: LCFF_X25_Y13_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40));

-- Location: LCCOMB_X25_Y13_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\);

-- Location: LCFF_X25_Y13_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39));

-- Location: LCCOMB_X25_Y13_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\);

-- Location: LCFF_X25_Y13_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38));

-- Location: LCFF_X23_Y13_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37));

-- Location: LCFF_X23_Y13_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36));

-- Location: LCCOMB_X23_Y13_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\);

-- Location: LCFF_X23_Y13_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35));

-- Location: LCFF_X23_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34));

-- Location: LCCOMB_X23_Y13_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\);

-- Location: LCFF_X23_Y13_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33));

-- Location: LCCOMB_X23_Y13_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\);

-- Location: LCFF_X23_Y13_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32));

-- Location: LCCOMB_X23_Y13_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\);

-- Location: LCFF_X23_Y13_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31));

-- Location: LCFF_X23_Y13_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30));

-- Location: LCCOMB_X24_Y13_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\);

-- Location: LCFF_X24_Y13_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29));

-- Location: LCCOMB_X24_Y13_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\);

-- Location: LCFF_X24_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28));

-- Location: LCCOMB_X24_Y13_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\);

-- Location: LCFF_X24_Y13_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27));

-- Location: LCFF_X24_Y13_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26));

-- Location: LCCOMB_X24_Y13_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\);

-- Location: LCFF_X24_Y13_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25));

-- Location: LCCOMB_X24_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\);

-- Location: LCFF_X24_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24));

-- Location: LCFF_X25_Y13_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23));

-- Location: LCCOMB_X25_Y13_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\);

-- Location: LCFF_X25_Y13_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22));

-- Location: LCFF_X25_Y13_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21));

-- Location: LCFF_X25_Y13_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20));

-- Location: LCCOMB_X25_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\);

-- Location: LCFF_X25_Y13_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19));

-- Location: LCFF_X25_Y12_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18));

-- Location: LCCOMB_X25_Y12_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\);

-- Location: LCFF_X25_Y12_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17));

-- Location: LCCOMB_X25_Y12_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\);

-- Location: LCFF_X25_Y12_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16));

-- Location: LCFF_X25_Y12_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15));

-- Location: LCCOMB_X24_Y12_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\);

-- Location: LCFF_X24_Y12_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14));

-- Location: LCFF_X24_Y12_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13));

-- Location: LCFF_X24_Y12_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12));

-- Location: LCCOMB_X24_Y12_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\);

-- Location: LCFF_X24_Y12_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11));

-- Location: LCCOMB_X24_Y12_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\);

-- Location: LCFF_X24_Y12_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10));

-- Location: LCFF_X24_Y12_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9));

-- Location: LCCOMB_X23_Y12_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\);

-- Location: LCFF_X23_Y12_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

-- Location: LCCOMB_X23_Y12_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\);

-- Location: LCFF_X23_Y12_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

-- Location: LCFF_X23_Y12_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

-- Location: LCCOMB_X23_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\);

-- Location: LCFF_X23_Y12_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

-- Location: LCCOMB_X23_Y12_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout\);

-- Location: LCFF_X23_Y12_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

-- Location: LCCOMB_X23_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\);

-- Location: LCFF_X23_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

-- Location: LCCOMB_X23_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\);

-- Location: LCFF_X23_Y12_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: LCCOMB_X22_Y12_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\);

-- Location: LCFF_X22_Y12_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: LCCOMB_X22_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\);

-- Location: LCFF_X22_Y12_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: LCFF_X22_Y12_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: LCFF_X22_Y12_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: LCCOMB_X22_Y12_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\);

-- Location: LCFF_X22_Y12_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: LCFF_X22_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: LCCOMB_X22_Y12_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\);

-- Location: LCFF_X22_Y12_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: LCCOMB_X22_Y12_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\);

-- Location: LCFF_X22_Y12_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: LCCOMB_X22_Y12_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: LCFF_X22_Y12_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: LCFF_X22_Y12_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: LCFF_X22_Y12_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: LCFF_X30_Y16_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: LCCOMB_X30_Y16_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: LCFF_X30_Y16_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: LCCOMB_X30_Y16_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: LCFF_X30_Y16_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: LCCOMB_X30_Y16_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCFF_X30_Y16_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: LCCOMB_X30_Y16_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: LCFF_X30_Y16_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: LCCOMB_X30_Y16_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\);

-- Location: LCFF_X30_Y16_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: LCFF_X30_Y16_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: LCFF_X30_Y16_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: LCCOMB_X30_Y16_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\);

-- Location: LCFF_X30_Y16_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: LCFF_X30_Y16_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: LCCOMB_X30_Y16_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCFF_X30_Y16_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: LCFF_X30_Y16_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LCFF_X23_Y12_N11
\auto_signaltap_0|acq_trigger_in_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.IDLE1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(2));

-- Location: LCCOMB_X23_Y12_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\);

-- Location: LCFF_X23_Y12_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout\);

-- Location: LCCOMB_X23_Y12_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y12_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\);

-- Location: LCFF_X23_Y12_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\);

-- Location: LCFF_X23_Y12_N25
\auto_signaltap_0|acq_trigger_in_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.IDLE0~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(1));

-- Location: LCCOMB_X23_Y12_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\);

-- Location: LCFF_X23_Y12_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout\);

-- Location: LCCOMB_X23_Y12_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\);

-- Location: LCFF_X23_Y12_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\);

-- Location: LCCOMB_X21_Y12_N20
\mem0|sramContr|state.IDLE3~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|state.IDLE3~_wirecell_combout\ = !\mem0|sramContr|state.IDLE3~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|sramContr|state.IDLE3~regout\,
	combout => \mem0|sramContr|state.IDLE3~_wirecell_combout\);

-- Location: LCFF_X24_Y12_N27
\auto_signaltap_0|acq_trigger_in_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.IDLE3~_wirecell_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(4));

-- Location: LCCOMB_X24_Y12_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\);

-- Location: LCFF_X24_Y12_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout\);

-- Location: LCCOMB_X24_Y12_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y12_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\);

-- Location: LCFF_X24_Y12_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout\);

-- Location: LCFF_X25_Y12_N27
\auto_signaltap_0|acq_trigger_in_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.READ_ACQUIRE~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(5));

-- Location: LCCOMB_X25_Y12_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\);

-- Location: LCFF_X25_Y12_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout\);

-- Location: LCCOMB_X25_Y12_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\);

-- Location: LCFF_X25_Y12_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout\);

-- Location: LCFF_X25_Y12_N5
\auto_signaltap_0|acq_trigger_in_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.READ_PROVIDE~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(6));

-- Location: LCFF_X25_Y12_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_trigger_in_reg\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout\);

-- Location: LCCOMB_X25_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\);

-- Location: LCFF_X25_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout\);

-- Location: LCCOMB_X25_Y12_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: LCCOMB_X23_Y12_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\);

-- Location: LCCOMB_X35_Y16_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: LCFF_X35_Y16_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0));

-- Location: LCCOMB_X35_Y16_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\);

-- Location: LCFF_X35_Y16_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1));

-- Location: LCCOMB_X35_Y16_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\);

-- Location: LCFF_X35_Y16_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2));

-- Location: LCFF_X31_Y16_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3));

-- Location: LCCOMB_X31_Y16_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: LCFF_X31_Y16_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout\);

-- Location: LCCOMB_X23_Y12_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\);

-- Location: LCFF_X23_Y12_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\);

-- Location: LCCOMB_X30_Y16_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\);

-- Location: LCCOMB_X32_Y18_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\);

-- Location: LCCOMB_X32_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\);

-- Location: LCCOMB_X32_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\);

-- Location: LCCOMB_X32_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\);

-- Location: LCFF_X31_Y16_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\);

-- Location: LCCOMB_X31_Y16_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\);

-- Location: LCFF_X32_Y18_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: LCCOMB_X32_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: LCCOMB_X32_Y18_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\);

-- Location: LCFF_X32_Y18_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: LCCOMB_X31_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y16_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: LCCOMB_X32_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout\);

-- Location: LCFF_X32_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: LCCOMB_X32_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\);

-- Location: LCCOMB_X32_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\);

-- Location: LCFF_X32_Y18_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: LCCOMB_X32_Y18_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: LCCOMB_X32_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\);

-- Location: LCFF_X32_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: LCCOMB_X32_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\);

-- Location: LCCOMB_X32_Y18_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\);

-- Location: LCFF_X32_Y18_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LCCOMB_X32_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\);

-- Location: LCFF_X32_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: LCCOMB_X31_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\);

-- Location: LCCOMB_X31_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\);

-- Location: LCCOMB_X31_Y16_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\);

-- Location: LCFF_X31_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: LCCOMB_X31_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: LCCOMB_X32_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\);

-- Location: LCCOMB_X32_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\);

-- Location: LCFF_X32_Y18_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: LCCOMB_X31_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\);

-- Location: LCFF_X31_Y18_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: LCCOMB_X31_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: LCFF_X31_Y18_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: LCFF_X31_Y18_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: LCCOMB_X31_Y18_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: LCCOMB_X31_Y18_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: LCCOMB_X32_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LCCOMB_X31_Y16_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\);

-- Location: LCCOMB_X32_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\);

-- Location: LCFF_X32_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\);

-- Location: LCCOMB_X33_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\,
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\);

-- Location: LCCOMB_X33_Y17_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\);

-- Location: LCCOMB_X33_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\);

-- Location: LCCOMB_X33_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: LCCOMB_X33_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\);

-- Location: LCCOMB_X33_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\);

-- Location: LCCOMB_X33_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\);

-- Location: LCCOMB_X33_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LCCOMB_X32_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: LCFF_X32_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\);

-- Location: LCCOMB_X31_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\);

-- Location: LCFF_X31_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout\);

-- Location: LCCOMB_X32_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: LCFF_X32_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\);

-- Location: LCCOMB_X31_Y16_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

-- Location: LCFF_X31_Y16_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\);

-- Location: LCCOMB_X32_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: LCFF_X32_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\);

-- Location: LCFF_X30_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0));

-- Location: LCCOMB_X30_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: LCFF_X27_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\);

-- Location: LCCOMB_X32_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: LCFF_X32_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\);

-- Location: LCCOMB_X30_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: LCFF_X29_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\);

-- Location: LCCOMB_X27_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\);

-- Location: LCCOMB_X33_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\);

-- Location: LCFF_X33_Y15_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7));

-- Location: LCCOMB_X34_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout\);

-- Location: LCFF_X34_Y15_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\);

-- Location: LCFF_X27_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LCCOMB_X31_Y15_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\);

-- Location: LCCOMB_X33_Y16_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X42_Y17_N0
\auto_signaltap_0|~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: LCCOMB_X33_Y16_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X33_Y16_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCFF_X33_Y16_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3));

-- Location: LCCOMB_X33_Y16_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\);

-- Location: LCCOMB_X33_Y16_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\);

-- Location: LCFF_X33_Y16_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCCOMB_X33_Y16_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCFF_X33_Y16_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2));

-- Location: LCFF_X33_Y16_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1));

-- Location: LCCOMB_X33_Y16_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: LCCOMB_X29_Y16_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: LCFF_X29_Y16_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: LCCOMB_X32_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: LCFF_X32_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\);

-- Location: LCCOMB_X31_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: LCCOMB_X31_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\);

-- Location: LCFF_X31_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\);

-- Location: LCCOMB_X34_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\);

-- Location: LCCOMB_X31_Y16_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: LCFF_X34_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: LCFF_X34_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: LCCOMB_X32_Y17_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\);

-- Location: LCCOMB_X34_Y17_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\);

-- Location: LCFF_X34_Y17_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: LCCOMB_X32_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\);

-- Location: LCCOMB_X34_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\);

-- Location: LCFF_X34_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: LCCOMB_X34_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\);

-- Location: LCFF_X34_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: LCCOMB_X32_Y17_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\);

-- Location: LCCOMB_X34_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\);

-- Location: LCFF_X34_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: LCCOMB_X33_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\);

-- Location: LCCOMB_X32_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\);

-- Location: LCFF_X34_Y17_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: LCFF_X31_Y18_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\);

-- Location: LCFF_X32_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\);

-- Location: LCCOMB_X32_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\);

-- Location: LCFF_X32_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\);

-- Location: LCCOMB_X39_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X39_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCFF_X39_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(2));

-- Location: LCCOMB_X39_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X39_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\);

-- Location: LCCOMB_X40_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\);

-- Location: LCCOMB_X39_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\);

-- Location: LCFF_X39_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCFF_X39_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(3));

-- Location: LCCOMB_X39_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\);

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X34_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout\);

-- Location: LCFF_X34_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout\);

-- Location: LCCOMB_X33_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\);

-- Location: LCFF_X33_Y15_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X34_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout\);

-- Location: LCFF_X34_Y15_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout\);

-- Location: LCCOMB_X33_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\);

-- Location: LCFF_X33_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X33_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\);

-- Location: LCFF_X33_Y15_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X32_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\);

-- Location: LCFF_X32_Y15_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\);

-- Location: LCCOMB_X22_Y12_N0
\auto_signaltap_0|acq_data_in_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ = \mem0|sramContr|state.IDLE~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|sramContr|state.IDLE~regout\,
	combout => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\);

-- Location: LCFF_X22_Y12_N1
\auto_signaltap_0|acq_data_in_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(0));

-- Location: LCCOMB_X21_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\);

-- Location: LCFF_X21_Y13_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\);

-- Location: LCFF_X21_Y13_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\);

-- Location: LCCOMB_X21_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\);

-- Location: LCFF_X21_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\);

-- Location: LCCOMB_X21_Y13_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\);

-- Location: LCFF_X21_Y13_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\);

-- Location: LCFF_X33_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\);

-- Location: LCCOMB_X33_Y17_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\);

-- Location: LCFF_X33_Y17_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: LCCOMB_X33_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\);

-- Location: LCFF_X33_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: LCFF_X33_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\);

-- Location: LCFF_X33_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: LCFF_X32_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\);

-- Location: LCCOMB_X33_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\);

-- Location: LCFF_X33_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: LCFF_X33_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\);

-- Location: LCFF_X33_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: LCFF_X32_Y17_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\);

-- Location: LCCOMB_X33_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\);

-- Location: LCFF_X33_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: LCFF_X32_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\);

-- Location: LCFF_X33_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: LCCOMB_X42_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X31_Y15_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: LCCOMB_X34_Y16_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LCCOMB_X34_Y16_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3_combout\);

-- Location: LCCOMB_X34_Y16_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: LCFF_X42_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCCOMB_X42_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCFF_X42_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1));

-- Location: LCCOMB_X42_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCFF_X42_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2));

-- Location: LCCOMB_X42_Y17_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCFF_X42_Y17_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3));

-- Location: LCCOMB_X42_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCFF_X42_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4));

-- Location: LCCOMB_X42_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LCFF_X42_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5));

-- Location: LCCOMB_X42_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\);

-- Location: LCFF_X42_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6));

-- Location: LCCOMB_X21_Y13_N18
\auto_signaltap_0|acq_data_in_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\ = \mem0|sramContr|state.IDLE0~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|sramContr|state.IDLE0~regout\,
	combout => \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\);

-- Location: LCFF_X21_Y13_N19
\auto_signaltap_0|acq_data_in_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(1));

-- Location: LCCOMB_X21_Y13_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\);

-- Location: LCFF_X21_Y13_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout\);

-- Location: LCCOMB_X21_Y13_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\);

-- Location: LCFF_X21_Y13_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout\);

-- Location: LCCOMB_X21_Y13_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\);

-- Location: LCFF_X21_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout\);

-- Location: LCCOMB_X21_Y13_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\);

-- Location: LCFF_X21_Y13_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\);

-- Location: LCCOMB_X22_Y13_N8
\auto_signaltap_0|acq_data_in_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ = \mem0|sramContr|state.IDLE1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|sramContr|state.IDLE1~regout\,
	combout => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\);

-- Location: LCFF_X22_Y13_N9
\auto_signaltap_0|acq_data_in_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(2));

-- Location: LCFF_X22_Y13_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_data_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout\);

-- Location: LCFF_X22_Y13_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout\);

-- Location: LCCOMB_X22_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\);

-- Location: LCFF_X22_Y13_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout\);

-- Location: LCFF_X22_Y13_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\);

-- Location: LCCOMB_X21_Y14_N10
\auto_signaltap_0|acq_data_in_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\ = \mem0|sramContr|state.IDLE2~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|sramContr|state.IDLE2~regout\,
	combout => \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\);

-- Location: LCFF_X21_Y14_N11
\auto_signaltap_0|acq_data_in_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(3));

-- Location: LCCOMB_X21_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\);

-- Location: LCFF_X21_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout\);

-- Location: LCCOMB_X21_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\);

-- Location: LCFF_X21_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout\);

-- Location: LCCOMB_X21_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\);

-- Location: LCFF_X21_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout\);

-- Location: LCCOMB_X21_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\);

-- Location: LCFF_X21_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout\);

-- Location: LCFF_X21_Y14_N21
\auto_signaltap_0|acq_data_in_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.IDLE3~_wirecell_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(4));

-- Location: LCFF_X21_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_data_in_reg\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout\);

-- Location: LCCOMB_X21_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\);

-- Location: LCFF_X21_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout\);

-- Location: LCCOMB_X21_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\);

-- Location: LCFF_X21_Y14_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout\);

-- Location: LCFF_X21_Y14_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout\);

-- Location: LCFF_X25_Y12_N9
\auto_signaltap_0|acq_data_in_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.READ_ACQUIRE~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(5));

-- Location: LCFF_X25_Y12_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_data_in_reg\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout\);

-- Location: LCCOMB_X25_Y12_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout\);

-- Location: LCFF_X25_Y12_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout\);

-- Location: LCFF_X25_Y12_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout\);

-- Location: LCCOMB_X25_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\);

-- Location: LCFF_X25_Y12_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout\);

-- Location: LCCOMB_X25_Y17_N8
\auto_signaltap_0|acq_data_in_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\ = \mem0|sramContr|state.READ_PROVIDE~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|sramContr|state.READ_PROVIDE~regout\,
	combout => \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\);

-- Location: LCFF_X25_Y17_N9
\auto_signaltap_0|acq_data_in_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(6));

-- Location: LCFF_X25_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_data_in_reg\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout\);

-- Location: LCCOMB_X25_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\);

-- Location: LCFF_X25_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout\);

-- Location: LCCOMB_X25_Y17_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\);

-- Location: LCFF_X25_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout\);

-- Location: LCCOMB_X25_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\);

-- Location: LCFF_X25_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout\);

-- Location: LCFF_X21_Y13_N21
\auto_signaltap_0|acq_data_in_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.READ_SETUP~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(7));

-- Location: LCFF_X21_Y13_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_data_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout\);

-- Location: LCFF_X21_Y13_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout\);

-- Location: LCCOMB_X21_Y13_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\);

-- Location: LCFF_X21_Y13_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout\);

-- Location: LCFF_X21_Y13_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout\);

-- Location: LCCOMB_X25_Y17_N18
\auto_signaltap_0|acq_data_in_reg[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\ = \mem0|sramContr|state.WRITE_END~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|sramContr|state.WRITE_END~regout\,
	combout => \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\);

-- Location: LCFF_X25_Y17_N19
\auto_signaltap_0|acq_data_in_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(8));

-- Location: LCCOMB_X25_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\);

-- Location: LCFF_X25_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout\);

-- Location: LCCOMB_X25_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\);

-- Location: LCFF_X25_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout\);

-- Location: LCFF_X25_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout\);

-- Location: LCCOMB_X25_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\);

-- Location: LCFF_X25_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout\);

-- Location: LCFF_X24_Y13_N17
\auto_signaltap_0|acq_data_in_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.WRITE_SETUP~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(9));

-- Location: LCFF_X24_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_data_in_reg\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout\);

-- Location: LCCOMB_X24_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\);

-- Location: LCFF_X24_Y12_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout\);

-- Location: LCFF_X24_Y12_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout\);

-- Location: LCCOMB_X24_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\);

-- Location: LCFF_X24_Y12_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout\);

-- Location: LCFF_X21_Y14_N15
\auto_signaltap_0|acq_data_in_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \mem0|sramContr|state.WRITE_START~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(10));

-- Location: LCFF_X21_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_data_in_reg\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout\);

-- Location: LCCOMB_X21_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\);

-- Location: LCFF_X21_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout\);

-- Location: LCCOMB_X21_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\);

-- Location: LCFF_X21_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout\);

-- Location: LCCOMB_X21_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\);

-- Location: LCFF_X21_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout\);

-- Location: LCFF_X22_Y13_N19
\auto_signaltap_0|acq_data_in_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \SW~combout\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(11));

-- Location: LCCOMB_X22_Y13_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\);

-- Location: LCFF_X22_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout\);

-- Location: LCCOMB_X22_Y13_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout\);

-- Location: LCFF_X22_Y13_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout\);

-- Location: LCCOMB_X22_Y13_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\);

-- Location: LCFF_X22_Y13_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout\);

-- Location: LCFF_X22_Y13_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout\);

-- Location: LCCOMB_X38_Y17_N12
\clock8_counter[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock8_counter[0]~1_combout\ = !clock8_counter(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => clock8_counter(0),
	combout => \clock8_counter[0]~1_combout\);

-- Location: LCFF_X38_Y17_N13
\clock8_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \clock8_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => clock8_counter(0));

-- Location: LCCOMB_X38_Y17_N22
\clock8_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock8_counter[1]~0_combout\ = clock8_counter(1) $ (clock8_counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => clock8_counter(1),
	datad => clock8_counter(0),
	combout => \clock8_counter[1]~0_combout\);

-- Location: LCFF_X38_Y17_N23
\clock8_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \clock8_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => clock8_counter(1));

-- Location: LCFF_X38_Y17_N27
\clock8_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => clock8_counter(2));

-- Location: LCCOMB_X38_Y17_N26
\Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = clock8_counter(2) $ (((clock8_counter(1) & clock8_counter(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => clock8_counter(1),
	datac => clock8_counter(2),
	datad => clock8_counter(0),
	combout => \Add0~0_combout\);

-- Location: LCCOMB_X38_Y17_N0
\clock8~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock8~feeder_combout\ = \Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~0_combout\,
	combout => \clock8~feeder_combout\);

-- Location: LCFF_X38_Y17_N1
clock8 : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \clock8~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock8~regout\);

-- Location: LCCOMB_X38_Y17_N8
\auto_signaltap_0|acq_data_in_reg[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\ = \clock8~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \clock8~regout\,
	combout => \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\);

-- Location: LCFF_X38_Y17_N9
\auto_signaltap_0|acq_data_in_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(12));

-- Location: LCFF_X38_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_data_in_reg\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout\);

-- Location: LCFF_X38_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout\);

-- Location: LCCOMB_X38_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\);

-- Location: LCFF_X38_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout\);

-- Location: LCCOMB_X38_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\);

-- Location: LCFF_X38_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout\);

-- Location: LCCOMB_X22_Y13_N12
\auto_signaltap_0|acq_data_in_reg[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\ = \pro0|co|m0|state~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|co|m0|state~regout\,
	combout => \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\);

-- Location: LCFF_X22_Y13_N13
\auto_signaltap_0|acq_data_in_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(13));

-- Location: LCCOMB_X22_Y13_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\);

-- Location: LCFF_X22_Y13_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout\);

-- Location: LCCOMB_X22_Y13_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\);

-- Location: LCFF_X22_Y13_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout\);

-- Location: LCCOMB_X22_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout\);

-- Location: LCFF_X22_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout\);

-- Location: LCCOMB_X22_Y13_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\);

-- Location: LCFF_X22_Y13_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout\);

-- Location: LCCOMB_X40_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\);

-- Location: LCFF_X40_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: LCCOMB_X40_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

-- Location: LCFF_X40_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: LCCOMB_X31_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\);

-- Location: LCFF_X31_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: LCFF_X32_Y17_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\);

-- Location: LCCOMB_X31_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\);

-- Location: LCFF_X31_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: LCCOMB_X31_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\);

-- Location: LCFF_X31_Y18_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\);

-- Location: LCCOMB_X31_Y17_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\);

-- Location: LCFF_X31_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: LCCOMB_X32_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\);

-- Location: LCFF_X32_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\);

-- Location: LCCOMB_X31_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\);

-- Location: LCFF_X31_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: LCCOMB_X31_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\);

-- Location: LCFF_X31_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: LCCOMB_X32_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout\);

-- Location: LCFF_X32_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\);

-- Location: LCCOMB_X34_Y17_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\);

-- Location: LCFF_X34_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: LCCOMB_X34_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\);

-- Location: LCFF_X34_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: LCCOMB_X34_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\);

-- Location: LCFF_X34_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: LCCOMB_X34_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\);

-- Location: LCFF_X34_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: LCCOMB_X34_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\);

-- Location: LCFF_X34_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: LCCOMB_X34_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\);

-- Location: LCFF_X34_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: LCCOMB_X34_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\);

-- Location: LCFF_X34_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: LCCOMB_X34_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\);

-- Location: LCFF_X34_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: LCCOMB_X34_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\);

-- Location: LCFF_X34_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: LCCOMB_X31_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\);

-- Location: LCFF_X31_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: LCCOMB_X34_Y16_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout\);

-- Location: LCCOMB_X30_Y16_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout\);

-- Location: LCCOMB_X30_Y16_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout\);

-- Location: LCCOMB_X30_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X30_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X29_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X29_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCFF_X29_Y14_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X29_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: LCFF_X29_Y14_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X29_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: LCFF_X29_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCFF_X29_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X29_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LCFF_X29_Y14_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X27_Y14_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\);

-- Location: LCCOMB_X27_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\);

-- Location: LCCOMB_X27_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\);

-- Location: LCCOMB_X27_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\);

-- Location: LCCOMB_X30_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\);

-- Location: LCFF_X27_Y14_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X27_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\);

-- Location: LCFF_X27_Y14_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X27_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\);

-- Location: LCFF_X27_Y14_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCFF_X27_Y14_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X27_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: LCCOMB_X29_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LCCOMB_X30_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCFF_X29_Y14_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCFF_X27_Y14_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X27_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout\);

-- Location: LCCOMB_X29_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\);

-- Location: LCCOMB_X30_Y14_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X27_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X27_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X30_Y14_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X27_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X27_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X29_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: LCFF_X29_Y14_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X30_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X30_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X30_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: LCFF_X30_Y14_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LCFF_X30_Y14_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LCFF_X30_Y14_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LCFF_X30_Y14_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X30_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X29_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCFF_X30_Y14_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\);

-- Location: LCCOMB_X30_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X13_Y5_N0
\auto_hub|~GND\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X34_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X35_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(0));

-- Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(1));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(2));

-- Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(3));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(4));

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(5));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(6));

-- Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(7));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(8));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(9));

-- Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(10));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(11));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(12));

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(13));

-- Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_ADDR\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(14));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(15));

-- Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(16));

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(17));

-- Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_UB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_UB_N~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_UB_N);

-- Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_LB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_LB_N~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_LB_N);

-- Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_CE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_CE_N);

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_OE_N);

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_WE_N~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_WE_N);

-- Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


