INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/floprEn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprEn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/mips_multi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/idmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/15002/OneDrive/ECE212/Lab10/simulation/mipstest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipstest1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15002/OneDrive/ECE212/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
