--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MB_top.twx MB_top.ncd -o MB_top.twr MB_top.pcf -ucf
Microblaze_System_top.ucf

Design file:              MB_top.ncd
Physical constraint file: MB_top.pcf
Device,package,speed:     xc6slx25t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X40Y37.AX), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.882ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      4.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.279 - 0.255)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y35.DQ      Tcko                  0.391   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_MB_Reset
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X41Y53.A2      net (fanout=98)       2.254   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_MB_Reset
    SLICE_X41Y53.AMUX    Tilo                  0.313   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X40Y37.AX      net (fanout=1)        1.717   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X40Y37.CLK     Tdick                 0.136   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (0.840ns logic, 3.971ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.822ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      4.739ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.279 - 0.267)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y33.DQ      Tcko                  0.408   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X41Y53.A1      net (fanout=3)        2.165   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X41Y53.AMUX    Tilo                  0.313   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X40Y37.AX      net (fanout=1)        1.717   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X40Y37.CLK     Tdick                 0.136   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      4.739ns (0.857ns logic, 3.882ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.612ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.AQ      Tcko                  0.391   uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Debug_Rst
                                                       uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X41Y53.A3      net (fanout=1)        1.020   uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Debug_Rst
    SLICE_X41Y53.AMUX    Tilo                  0.313   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X40Y37.AX      net (fanout=1)        1.717   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X40Y37.CLK     Tdick                 0.136   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.840ns logic, 2.737ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X40Y37.AX), 3 paths
--------------------------------------------------------------------------------
Delay (hold path):      2.056ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.056ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.AQ      Tcko                  0.198   uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Debug_Rst
                                                       uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X41Y53.A3      net (fanout=1)        0.591   uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Debug_Rst
    SLICE_X41Y53.AMUX    Tilo                  0.203   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X40Y37.AX      net (fanout=1)        1.016   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X40Y37.CLK     Tckdi       (-Th)    -0.048   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (0.449ns logic, 1.607ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      2.733ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.113 - 0.083)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y33.DQ      Tcko                  0.200   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X41Y53.A1      net (fanout=3)        1.296   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X41Y53.AMUX    Tilo                  0.203   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X40Y37.AX      net (fanout=1)        1.016   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X40Y37.CLK     Tckdi       (-Th)    -0.048   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (0.451ns logic, 2.312ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      2.837ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.113 - 0.071)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y35.DQ      Tcko                  0.198   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_MB_Reset
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X41Y53.A2      net (fanout=98)       1.414   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_MB_Reset
    SLICE_X41Y53.AMUX    Tilo                  0.203   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X40Y37.AX      net (fanout=1)        1.016   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X40Y37.CLK     Tckdi       (-Th)    -0.048   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (0.449ns logic, 2.430ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X8Y16.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.908ns (data path)
  Source:               USER_CLOCK (PAD)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.908ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: USER_CLOCK to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.310   USER_CLOCK
                                                       USER_CLOCK
                                                       USER_CLOCK_IBUFG
                                                       ProtoComp457.IMUX.2
    BUFIO2_X1Y7.I        net (fanout=8)        0.460   USER_CLOCK_IBUFG
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.422   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X8Y16.CLK      net (fanout=763)      1.218   uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (2.320ns logic, 2.588ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X8Y16.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.908ns (data path)
  Source:               USER_CLOCK (PAD)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.908ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: USER_CLOCK to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.310   USER_CLOCK
                                                       USER_CLOCK
                                                       USER_CLOCK_IBUFG
                                                       ProtoComp457.IMUX.2
    BUFIO2_X1Y7.I        net (fanout=8)        0.460   USER_CLOCK_IBUFG
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.422   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X8Y16.CLK      net (fanout=763)      1.218   uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (2.320ns logic, 2.588ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X8Y16.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.908ns (data path)
  Source:               USER_CLOCK (PAD)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.908ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: USER_CLOCK to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.310   USER_CLOCK
                                                       USER_CLOCK
                                                       USER_CLOCK_IBUFG
                                                       ProtoComp457.IMUX.2
    BUFIO2_X1Y7.I        net (fanout=8)        0.460   USER_CLOCK_IBUFG
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.422   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X8Y16.CLK      net (fanout=763)      1.218   uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (2.320ns logic, 2.588ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X8Y16.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.562ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.BQ       Tcko                  0.200   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X8Y16.CX       net (fanout=1)        0.314   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X8Y16.CLK      Tckdi       (-Th)    -0.048   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.248ns logic, 0.314ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X9Y16.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.687ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0 to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.AQ       Tcko                  0.198   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X9Y16.BX       net (fanout=1)        0.430   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X9Y16.CLK      Tckdi       (-Th)    -0.059   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.257ns logic, 0.430ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X43Y35.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.687ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y35.AQ      Tcko                  0.198   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X43Y35.BX      net (fanout=1)        0.430   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X43Y35.CLK     Tckdi       (-Th)    -0.059   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.257ns logic, 0.430ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X32Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.370ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.270ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.253 - 0.258)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.AQ      Tcko                  0.391   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<5>
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X32Y33.SR      net (fanout=2)        0.498   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X32Y33.CLK     Tsrck                 0.381   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.772ns logic, 0.498ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X32Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.471ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.087 - 0.074)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.AQ      Tcko                  0.198   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<5>
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X32Y33.SR      net (fanout=2)        0.280   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X32Y33.CLK     Tcksr       (-Th)    -0.006   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.204ns logic, 0.280ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X42Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.602ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.547ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.298 - 0.258)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.AQ      Tcko                  0.391   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<5>
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X42Y33.SR      net (fanout=2)        0.752   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X42Y33.CLK     Tsrck                 0.404   uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.547ns (0.795ns logic, 0.752ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X42Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.572ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      0.630ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.132 - 0.074)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.AQ      Tcko                  0.198   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<5>
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X42Y33.SR      net (fanout=2)        0.398   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X42Y33.CLK     Tcksr       (-Th)    -0.034   uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.232ns logic, 0.398ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLOCK     |    4.882|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 29 paths, 0 nets, and 28 connections

Design statistics:
No global statistics to report.

Analysis completed Fri Feb 10 14:43:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 294 MB



