command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	7836769	File	/home/p4ultr4n/workplace/ReVeal/raw_code/slavio_check_interrupts_1.c								
ANR	7836770	Function	slavio_check_interrupts	1:0:0:2123							
ANR	7836771	FunctionDef	"slavio_check_interrupts (SLAVIO_INTCTLState * s , int set_irqs)"		7836770	0					
ANR	7836772	CompoundStatement		3:0:74:2123	7836770	0					
ANR	7836773	IdentifierDeclStatement	"uint32_t pending = s -> intregm_pending , pil_pending ;"	5:4:81:131	7836770	0	True				
ANR	7836774	IdentifierDecl	pending = s -> intregm_pending		7836770	0					
ANR	7836775	IdentifierDeclType	uint32_t		7836770	0					
ANR	7836776	Identifier	pending		7836770	1					
ANR	7836777	AssignmentExpression	pending = s -> intregm_pending		7836770	2		=			
ANR	7836778	Identifier	pending		7836770	0					
ANR	7836779	PtrMemberAccess	s -> intregm_pending		7836770	1					
ANR	7836780	Identifier	s		7836770	0					
ANR	7836781	Identifier	intregm_pending		7836770	1					
ANR	7836782	IdentifierDecl	pil_pending		7836770	1					
ANR	7836783	IdentifierDeclType	uint32_t		7836770	0					
ANR	7836784	Identifier	pil_pending		7836770	1					
ANR	7836785	IdentifierDeclStatement	"unsigned int i , j ;"	7:4:138:155	7836770	1	True				
ANR	7836786	IdentifierDecl	i		7836770	0					
ANR	7836787	IdentifierDeclType	unsigned int		7836770	0					
ANR	7836788	Identifier	i		7836770	1					
ANR	7836789	IdentifierDecl	j		7836770	1					
ANR	7836790	IdentifierDeclType	unsigned int		7836770	0					
ANR	7836791	Identifier	j		7836770	1					
ANR	7836792	ExpressionStatement	pending &= ~s -> intregm_disabled	11:4:164:195	7836770	2	True				
ANR	7836793	AssignmentExpression	pending &= ~s -> intregm_disabled		7836770	0		&=			
ANR	7836794	Identifier	pending		7836770	0					
ANR	7836795	PtrMemberAccess	~s -> intregm_disabled		7836770	1					
ANR	7836796	Identifier	~s		7836770	0					
ANR	7836797	Identifier	intregm_disabled		7836770	1					
ANR	7836798	ExpressionStatement	"trace_slavio_check_interrupts ( pending , s -> intregm_disabled )"	15:4:204:263	7836770	3	True				
ANR	7836799	CallExpression	"trace_slavio_check_interrupts ( pending , s -> intregm_disabled )"		7836770	0					
ANR	7836800	Callee	trace_slavio_check_interrupts		7836770	0					
ANR	7836801	Identifier	trace_slavio_check_interrupts		7836770	0					
ANR	7836802	ArgumentList	pending		7836770	1					
ANR	7836803	Argument	pending		7836770	0					
ANR	7836804	Identifier	pending		7836770	0					
ANR	7836805	Argument	s -> intregm_disabled		7836770	1					
ANR	7836806	PtrMemberAccess	s -> intregm_disabled		7836770	0					
ANR	7836807	Identifier	s		7836770	0					
ANR	7836808	Identifier	intregm_disabled		7836770	1					
ANR	7836809	ForStatement	for ( i = 0 ; i < MAX_CPUS ; i ++ )		7836770	4					
ANR	7836810	ForInit	i = 0 ;	17:9:275:280	7836770	0	True				
ANR	7836811	AssignmentExpression	i = 0		7836770	0		=			
ANR	7836812	Identifier	i		7836770	0					
ANR	7836813	PrimaryExpression	0		7836770	1					
ANR	7836814	Condition	i < MAX_CPUS	17:16:282:293	7836770	1	True				
ANR	7836815	RelationalExpression	i < MAX_CPUS		7836770	0		<			
ANR	7836816	Identifier	i		7836770	0					
ANR	7836817	Identifier	MAX_CPUS		7836770	1					
ANR	7836818	PostIncDecOperationExpression	i ++	17:30:296:298	7836770	2	True				
ANR	7836819	Identifier	i		7836770	0					
ANR	7836820	IncDec	++		7836770	1					
ANR	7836821	CompoundStatement		15:35:226:226	7836770	3					
ANR	7836822	ExpressionStatement	pil_pending = 0	19:8:312:327	7836770	0	True				
ANR	7836823	AssignmentExpression	pil_pending = 0		7836770	0		=			
ANR	7836824	Identifier	pil_pending		7836770	0					
ANR	7836825	PrimaryExpression	0		7836770	1					
ANR	7836826	IfStatement	if ( pending && ! ( s -> intregm_disabled & MASTER_DISABLE ) && ( i == s -> target_cpu ) )		7836770	1					
ANR	7836827	Condition	pending && ! ( s -> intregm_disabled & MASTER_DISABLE ) && ( i == s -> target_cpu )	25:12:419:505	7836770	0	True				
ANR	7836828	AndExpression	pending && ! ( s -> intregm_disabled & MASTER_DISABLE ) && ( i == s -> target_cpu )		7836770	0		&&			
ANR	7836829	Identifier	pending		7836770	0					
ANR	7836830	AndExpression	! ( s -> intregm_disabled & MASTER_DISABLE ) && ( i == s -> target_cpu )		7836770	1		&&			
ANR	7836831	UnaryOperationExpression	! ( s -> intregm_disabled & MASTER_DISABLE )		7836770	0					
ANR	7836832	UnaryOperator	!		7836770	0					
ANR	7836833	BitAndExpression	s -> intregm_disabled & MASTER_DISABLE		7836770	1		&			
ANR	7836834	PtrMemberAccess	s -> intregm_disabled		7836770	0					
ANR	7836835	Identifier	s		7836770	0					
ANR	7836836	Identifier	intregm_disabled		7836770	1					
ANR	7836837	Identifier	MASTER_DISABLE		7836770	1					
ANR	7836838	EqualityExpression	i == s -> target_cpu		7836770	1		==			
ANR	7836839	Identifier	i		7836770	0					
ANR	7836840	PtrMemberAccess	s -> target_cpu		7836770	1					
ANR	7836841	Identifier	s		7836770	0					
ANR	7836842	Identifier	target_cpu		7836770	1					
ANR	7836843	CompoundStatement		25:34:433:433	7836770	1					
ANR	7836844	ForStatement	for ( j = 0 ; j < 32 ; j ++ )		7836770	0					
ANR	7836845	ForInit	j = 0 ;	29:17:528:533	7836770	0	True				
ANR	7836846	AssignmentExpression	j = 0		7836770	0		=			
ANR	7836847	Identifier	j		7836770	0					
ANR	7836848	PrimaryExpression	0		7836770	1					
ANR	7836849	Condition	j < 32	29:24:535:540	7836770	1	True				
ANR	7836850	RelationalExpression	j < 32		7836770	0		<			
ANR	7836851	Identifier	j		7836770	0					
ANR	7836852	PrimaryExpression	32		7836770	1					
ANR	7836853	PostIncDecOperationExpression	j ++	29:32:543:545	7836770	2	True				
ANR	7836854	Identifier	j		7836770	0					
ANR	7836855	IncDec	++		7836770	1					
ANR	7836856	CompoundStatement		27:37:473:473	7836770	3					
ANR	7836857	IfStatement	if ( ( pending & ( 1 << j ) ) && intbit_to_level [ j ] )		7836770	0					
ANR	7836858	Condition	( pending & ( 1 << j ) ) && intbit_to_level [ j ]	31:20:571:612	7836770	0	True				
ANR	7836859	AndExpression	( pending & ( 1 << j ) ) && intbit_to_level [ j ]		7836770	0		&&			
ANR	7836860	BitAndExpression	pending & ( 1 << j )		7836770	0		&			
ANR	7836861	Identifier	pending		7836770	0					
ANR	7836862	ShiftExpression	1 << j		7836770	1		<<			
ANR	7836863	PrimaryExpression	1		7836770	0					
ANR	7836864	Identifier	j		7836770	1					
ANR	7836865	ArrayIndexing	intbit_to_level [ j ]		7836770	1					
ANR	7836866	Identifier	intbit_to_level		7836770	0					
ANR	7836867	Identifier	j		7836770	1					
ANR	7836868	CompoundStatement		29:64:540:540	7836770	1					
ANR	7836869	ExpressionStatement	pil_pending |= 1 << intbit_to_level [ j ]	33:20:638:676	7836770	0	True				
ANR	7836870	AssignmentExpression	pil_pending |= 1 << intbit_to_level [ j ]		7836770	0		|=			
ANR	7836871	Identifier	pil_pending		7836770	0					
ANR	7836872	ShiftExpression	1 << intbit_to_level [ j ]		7836770	1		<<			
ANR	7836873	PrimaryExpression	1		7836770	0					
ANR	7836874	ArrayIndexing	intbit_to_level [ j ]		7836770	1					
ANR	7836875	Identifier	intbit_to_level		7836770	0					
ANR	7836876	Identifier	j		7836770	1					
ANR	7836877	ExpressionStatement	s -> slaves [ i ] . intreg_pending &= CPU_SOFTIRQ_MASK | CPU_IRQ_INT15_IN | CPU_IRQ_TIMER_IN	45:8:803:901	7836770	2	True				
ANR	7836878	AssignmentExpression	s -> slaves [ i ] . intreg_pending &= CPU_SOFTIRQ_MASK | CPU_IRQ_INT15_IN | CPU_IRQ_TIMER_IN		7836770	0		&=			
ANR	7836879	MemberAccess	s -> slaves [ i ] . intreg_pending		7836770	0					
ANR	7836880	ArrayIndexing	s -> slaves [ i ]		7836770	0					
ANR	7836881	PtrMemberAccess	s -> slaves		7836770	0					
ANR	7836882	Identifier	s		7836770	0					
ANR	7836883	Identifier	slaves		7836770	1					
ANR	7836884	Identifier	i		7836770	1					
ANR	7836885	Identifier	intreg_pending		7836770	1					
ANR	7836886	InclusiveOrExpression	CPU_SOFTIRQ_MASK | CPU_IRQ_INT15_IN | CPU_IRQ_TIMER_IN		7836770	1		|			
ANR	7836887	Identifier	CPU_SOFTIRQ_MASK		7836770	0					
ANR	7836888	InclusiveOrExpression	CPU_IRQ_INT15_IN | CPU_IRQ_TIMER_IN		7836770	1		|			
ANR	7836889	Identifier	CPU_IRQ_INT15_IN		7836770	0					
ANR	7836890	Identifier	CPU_IRQ_TIMER_IN		7836770	1					
ANR	7836891	IfStatement	if ( i == s -> target_cpu )		7836770	3					
ANR	7836892	Condition	i == s -> target_cpu	49:12:916:933	7836770	0	True				
ANR	7836893	EqualityExpression	i == s -> target_cpu		7836770	0		==			
ANR	7836894	Identifier	i		7836770	0					
ANR	7836895	PtrMemberAccess	s -> target_cpu		7836770	1					
ANR	7836896	Identifier	s		7836770	0					
ANR	7836897	Identifier	target_cpu		7836770	1					
ANR	7836898	CompoundStatement		47:32:861:861	7836770	1					
ANR	7836899	ForStatement	for ( j = 0 ; j < 32 ; j ++ )		7836770	0					
ANR	7836900	ForInit	j = 0 ;	51:17:956:961	7836770	0	True				
ANR	7836901	AssignmentExpression	j = 0		7836770	0		=			
ANR	7836902	Identifier	j		7836770	0					
ANR	7836903	PrimaryExpression	0		7836770	1					
ANR	7836904	Condition	j < 32	51:24:963:968	7836770	1	True				
ANR	7836905	RelationalExpression	j < 32		7836770	0		<			
ANR	7836906	Identifier	j		7836770	0					
ANR	7836907	PrimaryExpression	32		7836770	1					
ANR	7836908	PostIncDecOperationExpression	j ++	51:32:971:973	7836770	2	True				
ANR	7836909	Identifier	j		7836770	0					
ANR	7836910	IncDec	++		7836770	1					
ANR	7836911	CompoundStatement		49:37:901:901	7836770	3					
ANR	7836912	IfStatement	if ( ( s -> intregm_pending & ( 1 << j ) ) && intbit_to_level [ j ] )		7836770	0					
ANR	7836913	Condition	( s -> intregm_pending & ( 1 << j ) ) && intbit_to_level [ j ]	53:20:999:1051	7836770	0	True				
ANR	7836914	AndExpression	( s -> intregm_pending & ( 1 << j ) ) && intbit_to_level [ j ]		7836770	0		&&			
ANR	7836915	BitAndExpression	s -> intregm_pending & ( 1 << j )		7836770	0		&			
ANR	7836916	PtrMemberAccess	s -> intregm_pending		7836770	0					
ANR	7836917	Identifier	s		7836770	0					
ANR	7836918	Identifier	intregm_pending		7836770	1					
ANR	7836919	ShiftExpression	1 << j		7836770	1		<<			
ANR	7836920	PrimaryExpression	1		7836770	0					
ANR	7836921	Identifier	j		7836770	1					
ANR	7836922	ArrayIndexing	intbit_to_level [ j ]		7836770	1					
ANR	7836923	Identifier	intbit_to_level		7836770	0					
ANR	7836924	Identifier	j		7836770	1					
ANR	7836925	CompoundStatement		51:75:979:979	7836770	1					
ANR	7836926	ExpressionStatement	s -> slaves [ i ] . intreg_pending |= 1 << intbit_to_level [ j ]	55:20:1077:1131	7836770	0	True				
ANR	7836927	AssignmentExpression	s -> slaves [ i ] . intreg_pending |= 1 << intbit_to_level [ j ]		7836770	0		|=			
ANR	7836928	MemberAccess	s -> slaves [ i ] . intreg_pending		7836770	0					
ANR	7836929	ArrayIndexing	s -> slaves [ i ]		7836770	0					
ANR	7836930	PtrMemberAccess	s -> slaves		7836770	0					
ANR	7836931	Identifier	s		7836770	0					
ANR	7836932	Identifier	slaves		7836770	1					
ANR	7836933	Identifier	i		7836770	1					
ANR	7836934	Identifier	intreg_pending		7836770	1					
ANR	7836935	ShiftExpression	1 << intbit_to_level [ j ]		7836770	1		<<			
ANR	7836936	PrimaryExpression	1		7836770	0					
ANR	7836937	ArrayIndexing	intbit_to_level [ j ]		7836770	1					
ANR	7836938	Identifier	intbit_to_level		7836770	0					
ANR	7836939	Identifier	j		7836770	1					
ANR	7836940	IfStatement	if ( ! ( s -> intregm_disabled & MASTER_DISABLE ) )		7836770	4					
ANR	7836941	Condition	! ( s -> intregm_disabled & MASTER_DISABLE )	69:12:1305:1343	7836770	0	True				
ANR	7836942	UnaryOperationExpression	! ( s -> intregm_disabled & MASTER_DISABLE )		7836770	0					
ANR	7836943	UnaryOperator	!		7836770	0					
ANR	7836944	BitAndExpression	s -> intregm_disabled & MASTER_DISABLE		7836770	1		&			
ANR	7836945	PtrMemberAccess	s -> intregm_disabled		7836770	0					
ANR	7836946	Identifier	s		7836770	0					
ANR	7836947	Identifier	intregm_disabled		7836770	1					
ANR	7836948	Identifier	MASTER_DISABLE		7836770	1					
ANR	7836949	CompoundStatement		67:53:1271:1271	7836770	1					
ANR	7836950	ExpressionStatement	pil_pending |= s -> slaves [ i ] . intreg_pending & ( CPU_IRQ_INT15_IN | CPU_IRQ_TIMER_IN )	71:12:1361:1460	7836770	0	True				
ANR	7836951	AssignmentExpression	pil_pending |= s -> slaves [ i ] . intreg_pending & ( CPU_IRQ_INT15_IN | CPU_IRQ_TIMER_IN )		7836770	0		|=			
ANR	7836952	Identifier	pil_pending		7836770	0					
ANR	7836953	BitAndExpression	s -> slaves [ i ] . intreg_pending & ( CPU_IRQ_INT15_IN | CPU_IRQ_TIMER_IN )		7836770	1		&			
ANR	7836954	MemberAccess	s -> slaves [ i ] . intreg_pending		7836770	0					
ANR	7836955	ArrayIndexing	s -> slaves [ i ]		7836770	0					
ANR	7836956	PtrMemberAccess	s -> slaves		7836770	0					
ANR	7836957	Identifier	s		7836770	0					
ANR	7836958	Identifier	slaves		7836770	1					
ANR	7836959	Identifier	i		7836770	1					
ANR	7836960	Identifier	intreg_pending		7836770	1					
ANR	7836961	InclusiveOrExpression	CPU_IRQ_INT15_IN | CPU_IRQ_TIMER_IN		7836770	1		|			
ANR	7836962	Identifier	CPU_IRQ_INT15_IN		7836770	0					
ANR	7836963	Identifier	CPU_IRQ_TIMER_IN		7836770	1					
ANR	7836964	ExpressionStatement	pil_pending |= ( s -> slaves [ i ] . intreg_pending & CPU_SOFTIRQ_MASK ) >> 16	81:8:1519:1588	7836770	5	True				
ANR	7836965	AssignmentExpression	pil_pending |= ( s -> slaves [ i ] . intreg_pending & CPU_SOFTIRQ_MASK ) >> 16		7836770	0		|=			
ANR	7836966	Identifier	pil_pending		7836770	0					
ANR	7836967	ShiftExpression	( s -> slaves [ i ] . intreg_pending & CPU_SOFTIRQ_MASK ) >> 16		7836770	1		>>			
ANR	7836968	BitAndExpression	s -> slaves [ i ] . intreg_pending & CPU_SOFTIRQ_MASK		7836770	0		&			
ANR	7836969	MemberAccess	s -> slaves [ i ] . intreg_pending		7836770	0					
ANR	7836970	ArrayIndexing	s -> slaves [ i ]		7836770	0					
ANR	7836971	PtrMemberAccess	s -> slaves		7836770	0					
ANR	7836972	Identifier	s		7836770	0					
ANR	7836973	Identifier	slaves		7836770	1					
ANR	7836974	Identifier	i		7836770	1					
ANR	7836975	Identifier	intreg_pending		7836770	1					
ANR	7836976	Identifier	CPU_SOFTIRQ_MASK		7836770	1					
ANR	7836977	PrimaryExpression	16		7836770	1					
ANR	7836978	IfStatement	if ( set_irqs )		7836770	6					
ANR	7836979	Condition	set_irqs	85:12:1605:1612	7836770	0	True				
ANR	7836980	Identifier	set_irqs		7836770	0					
ANR	7836981	CompoundStatement		83:22:1540:1540	7836770	1					
ANR	7836982	ForStatement	for ( j = MAX_PILS ; j > 0 ; j -- )		7836770	0					
ANR	7836983	ForInit	j = MAX_PILS ;	87:17:1635:1647	7836770	0	True				
ANR	7836984	AssignmentExpression	j = MAX_PILS		7836770	0		=			
ANR	7836985	Identifier	j		7836770	0					
ANR	7836986	Identifier	MAX_PILS		7836770	1					
ANR	7836987	Condition	j > 0	87:31:1649:1653	7836770	1	True				
ANR	7836988	RelationalExpression	j > 0		7836770	0		>			
ANR	7836989	Identifier	j		7836770	0					
ANR	7836990	PrimaryExpression	0		7836770	1					
ANR	7836991	PostIncDecOperationExpression	j --	87:38:1656:1658	7836770	2	True				
ANR	7836992	Identifier	j		7836770	0					
ANR	7836993	IncDec	--		7836770	1					
ANR	7836994	CompoundStatement		85:43:1586:1586	7836770	3					
ANR	7836995	IfStatement	if ( pil_pending & ( 1 << j ) )		7836770	0					
ANR	7836996	Condition	pil_pending & ( 1 << j )	89:20:1684:1705	7836770	0	True				
ANR	7836997	BitAndExpression	pil_pending & ( 1 << j )		7836770	0		&			
ANR	7836998	Identifier	pil_pending		7836770	0					
ANR	7836999	ShiftExpression	1 << j		7836770	1		<<			
ANR	7837000	PrimaryExpression	1		7836770	0					
ANR	7837001	Identifier	j		7836770	1					
ANR	7837002	CompoundStatement		87:44:1633:1633	7836770	1					
ANR	7837003	IfStatement	if ( ! ( s -> slaves [ i ] . irl_out & ( 1 << j ) ) )		7836770	0					
ANR	7837004	Condition	! ( s -> slaves [ i ] . irl_out & ( 1 << j ) )	91:24:1735:1768	7836770	0	True				
ANR	7837005	UnaryOperationExpression	! ( s -> slaves [ i ] . irl_out & ( 1 << j ) )		7836770	0					
ANR	7837006	UnaryOperator	!		7836770	0					
ANR	7837007	BitAndExpression	s -> slaves [ i ] . irl_out & ( 1 << j )		7836770	1		&			
ANR	7837008	MemberAccess	s -> slaves [ i ] . irl_out		7836770	0					
ANR	7837009	ArrayIndexing	s -> slaves [ i ]		7836770	0					
ANR	7837010	PtrMemberAccess	s -> slaves		7836770	0					
ANR	7837011	Identifier	s		7836770	0					
ANR	7837012	Identifier	slaves		7836770	1					
ANR	7837013	Identifier	i		7836770	1					
ANR	7837014	Identifier	irl_out		7836770	1					
ANR	7837015	ShiftExpression	1 << j		7836770	1		<<			
ANR	7837016	PrimaryExpression	1		7836770	0					
ANR	7837017	Identifier	j		7836770	1					
ANR	7837018	CompoundStatement		89:60:1696:1696	7836770	1					
ANR	7837019	ExpressionStatement	qemu_irq_raise ( s -> cpu_irqs [ i ] [ j ] )	93:24:1798:1831	7836770	0	True				
ANR	7837020	CallExpression	qemu_irq_raise ( s -> cpu_irqs [ i ] [ j ] )		7836770	0					
ANR	7837021	Callee	qemu_irq_raise		7836770	0					
ANR	7837022	Identifier	qemu_irq_raise		7836770	0					
ANR	7837023	ArgumentList	s -> cpu_irqs [ i ] [ j ]		7836770	1					
ANR	7837024	Argument	s -> cpu_irqs [ i ] [ j ]		7836770	0					
ANR	7837025	ArrayIndexing	s -> cpu_irqs [ i ] [ j ]		7836770	0					
ANR	7837026	ArrayIndexing	s -> cpu_irqs [ i ]		7836770	0					
ANR	7837027	PtrMemberAccess	s -> cpu_irqs		7836770	0					
ANR	7837028	Identifier	s		7836770	0					
ANR	7837029	Identifier	cpu_irqs		7836770	1					
ANR	7837030	Identifier	i		7836770	1					
ANR	7837031	Identifier	j		7836770	1					
ANR	7837032	ElseStatement	else		7836770	0					
ANR	7837033	CompoundStatement		95:23:1805:1805	7836770	0					
ANR	7837034	IfStatement	if ( s -> slaves [ i ] . irl_out & ( 1 << j ) )		7836770	0					
ANR	7837035	Condition	s -> slaves [ i ] . irl_out & ( 1 << j )	99:24:1907:1937	7836770	0	True				
ANR	7837036	BitAndExpression	s -> slaves [ i ] . irl_out & ( 1 << j )		7836770	0		&			
ANR	7837037	MemberAccess	s -> slaves [ i ] . irl_out		7836770	0					
ANR	7837038	ArrayIndexing	s -> slaves [ i ]		7836770	0					
ANR	7837039	PtrMemberAccess	s -> slaves		7836770	0					
ANR	7837040	Identifier	s		7836770	0					
ANR	7837041	Identifier	slaves		7836770	1					
ANR	7837042	Identifier	i		7836770	1					
ANR	7837043	Identifier	irl_out		7836770	1					
ANR	7837044	ShiftExpression	1 << j		7836770	1		<<			
ANR	7837045	PrimaryExpression	1		7836770	0					
ANR	7837046	Identifier	j		7836770	1					
ANR	7837047	CompoundStatement		97:57:1865:1865	7836770	1					
ANR	7837048	ExpressionStatement	qemu_irq_lower ( s -> cpu_irqs [ i ] [ j ] )	101:24:1967:2000	7836770	0	True				
ANR	7837049	CallExpression	qemu_irq_lower ( s -> cpu_irqs [ i ] [ j ] )		7836770	0					
ANR	7837050	Callee	qemu_irq_lower		7836770	0					
ANR	7837051	Identifier	qemu_irq_lower		7836770	0					
ANR	7837052	ArgumentList	s -> cpu_irqs [ i ] [ j ]		7836770	1					
ANR	7837053	Argument	s -> cpu_irqs [ i ] [ j ]		7836770	0					
ANR	7837054	ArrayIndexing	s -> cpu_irqs [ i ] [ j ]		7836770	0					
ANR	7837055	ArrayIndexing	s -> cpu_irqs [ i ]		7836770	0					
ANR	7837056	PtrMemberAccess	s -> cpu_irqs		7836770	0					
ANR	7837057	Identifier	s		7836770	0					
ANR	7837058	Identifier	cpu_irqs		7836770	1					
ANR	7837059	Identifier	i		7836770	1					
ANR	7837060	Identifier	j		7836770	1					
ANR	7837061	ExpressionStatement	s -> slaves [ i ] . irl_out = pil_pending	111:8:2079:2113	7836770	7	True				
ANR	7837062	AssignmentExpression	s -> slaves [ i ] . irl_out = pil_pending		7836770	0		=			
ANR	7837063	MemberAccess	s -> slaves [ i ] . irl_out		7836770	0					
ANR	7837064	ArrayIndexing	s -> slaves [ i ]		7836770	0					
ANR	7837065	PtrMemberAccess	s -> slaves		7836770	0					
ANR	7837066	Identifier	s		7836770	0					
ANR	7837067	Identifier	slaves		7836770	1					
ANR	7837068	Identifier	i		7836770	1					
ANR	7837069	Identifier	irl_out		7836770	1					
ANR	7837070	Identifier	pil_pending		7836770	1					
ANR	7837071	ReturnType	static void		7836770	1					
ANR	7837072	Identifier	slavio_check_interrupts		7836770	2					
ANR	7837073	ParameterList	"SLAVIO_INTCTLState * s , int set_irqs"		7836770	3					
ANR	7837074	Parameter	SLAVIO_INTCTLState * s	1:36:36:56	7836770	0	True				
ANR	7837075	ParameterType	SLAVIO_INTCTLState *		7836770	0					
ANR	7837076	Identifier	s		7836770	1					
ANR	7837077	Parameter	int set_irqs	1:59:59:70	7836770	1	True				
ANR	7837078	ParameterType	int		7836770	0					
ANR	7837079	Identifier	set_irqs		7836770	1					
ANR	7837080	CFGEntryNode	ENTRY		7836770		True				
ANR	7837081	CFGExitNode	EXIT		7836770		True				
ANR	7837082	Symbol	s -> slaves		7836770						
ANR	7837083	Symbol	CPU_IRQ_TIMER_IN		7836770						
ANR	7837084	Symbol	CPU_SOFTIRQ_MASK		7836770						
ANR	7837085	Symbol	pending		7836770						
ANR	7837086	Symbol	pil_pending		7836770						
ANR	7837087	Symbol	set_irqs		7836770						
ANR	7837088	Symbol	~s -> intregm_disabled		7836770						
ANR	7837089	Symbol	MAX_CPUS		7836770						
ANR	7837090	Symbol	CPU_IRQ_INT15_IN		7836770						
ANR	7837091	Symbol	s -> slaves [ i ] . irl_out		7836770						
ANR	7837092	Symbol	* * s		7836770						
ANR	7837093	Symbol	s -> cpu_irqs		7836770						
ANR	7837094	Symbol	* s -> cpu_irqs		7836770						
ANR	7837095	Symbol	intbit_to_level		7836770						
ANR	7837096	Symbol	MAX_PILS		7836770						
ANR	7837097	Symbol	* * i		7836770						
ANR	7837098	Symbol	s -> intregm_disabled		7836770						
ANR	7837099	Symbol	MASTER_DISABLE		7836770						
ANR	7837100	Symbol	s -> target_cpu		7836770						
ANR	7837101	Symbol	i		7836770						
ANR	7837102	Symbol	s -> intregm_pending		7836770						
ANR	7837103	Symbol	j		7836770						
ANR	7837104	Symbol	* * * s		7836770						
ANR	7837105	Symbol	* intbit_to_level		7836770						
ANR	7837106	Symbol	s		7836770						
ANR	7837107	Symbol	* i		7836770						
ANR	7837108	Symbol	* j		7836770						
ANR	7837109	Symbol	~s		7836770						
ANR	7837110	Symbol	* * s -> cpu_irqs		7836770						
ANR	7837111	Symbol	* ~s		7836770						
ANR	7837112	Symbol	s -> slaves [ i ] . intreg_pending		7836770						
ANR	7837113	Symbol	* s -> slaves		7836770						
ANR	7837114	Symbol	* s		7836770						
