$date
	Thu Jul 10 18:13:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module edge_detector_tb $end
$var wire 1 ! r_edge $end
$var wire 1 " f_edge $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module ED $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % rst $end
$var wire 1 ! r_edge $end
$var wire 1 " f_edge $end
$var reg 1 & d_prev $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
0&
1%
1$
0#
0"
1!
$end
#5000
0%
1#
#10000
0#
#15000
0!
1"
1&
0$
1#
#20000
0#
#25000
1!
0"
0&
1$
b1 '
1#
#30000
0#
#35000
0!
1&
b10 '
1#
#40000
0#
#45000
b11 '
1#
#50000
0#
#55000
b100 '
1#
#60000
0#
#65000
b101 '
1#
#70000
0#
#75000
b110 '
1#
#80000
0#
#85000
1"
0$
b111 '
1#
#90000
0#
#95000
1!
0"
0&
1$
b1000 '
1#
#100000
0#
#105000
0!
1&
b1001 '
1#
#110000
0#
#115000
1"
0$
b1010 '
1#
#120000
0#
#125000
1!
0"
0&
1$
b1011 '
1#
#130000
0#
#135000
0!
1&
b1100 '
1#
#140000
0#
#145000
1"
0$
b1101 '
1#
#150000
0#
#155000
1!
0"
0&
1$
b1110 '
1#
#160000
0#
#165000
0!
1"
1&
0$
b1111 '
1#
#170000
0#
#175000
1!
0"
0&
1$
b10000 '
1#
#180000
0#
#185000
0!
1"
1&
0$
b10001 '
1#
#190000
0#
#195000
1!
0"
0&
1$
b10010 '
1#
#200000
0#
#205000
0!
1&
b10011 '
1#
#210000
0#
#215000
1"
0$
b10100 '
1#
#220000
0#
#225000
1!
0"
0&
1$
b10101 '
1#
#230000
0#
#235000
0!
1"
1&
0$
b10110 '
1#
#240000
0#
#245000
0"
0&
b10111 '
1#
#250000
0#
#255000
b11000 '
1#
#260000
0#
#265000
1!
1$
b11001 '
1#
#270000
0#
#275000
0!
1"
1&
0$
b11010 '
1#
#280000
0#
#285000
1!
0"
0&
1$
b11011 '
1#
#290000
0#
#295000
0!
1&
b11100 '
1#
#300000
0#
#305000
b11101 '
1#
#310000
0#
#315000
b11110 '
1#
#320000
0#
#325000
1"
0$
b11111 '
1#
#330000
0#
#335000
0"
0&
b100000 '
1#
