{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587779749991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587779749996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 19:55:49 2020 " "Processing started: Fri Apr 24 19:55:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587779749996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1587779749996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DieTemp -c DieTemp " "Command: quartus_sta DieTemp -c DieTemp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1587779749996 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1587779750135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1587779750471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1587779750471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779750511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779750511 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587779750777 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587779750777 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_khj1 " "Entity dcfifo_khj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587779750777 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587779750777 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587779750777 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1587779750777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587779750780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587779750780 ""}  } { { "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587779750780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587779750781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587779750781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587779750781 ""}  } { { "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587779750781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587779750781 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587779750781 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587779750799 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779750807 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1587779750807 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{U0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{U0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{U0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{U0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{U0\|altpll_sys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1587779750807 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{U0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{U0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{U0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{U0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{U0\|altpll_sys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1587779750807 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587779750807 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779750807 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1587779750808 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:U6\|clock_out clock_divider:U6\|clock_out " "create_clock -period 1.000 -name clock_divider:U6\|clock_out clock_divider:U6\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1587779750808 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:U1\|clock_out clock_divider:U1\|clock_out " "create_clock -period 1.000 -name clock_divider:U1\|clock_out clock_divider:U1\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1587779750808 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587779750808 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:U0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: U0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:U0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587779750810 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587779750810 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1587779750813 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587779750814 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1587779750814 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1587779750827 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1587779750838 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587779750841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.602 " "Worst-case setup slack is -5.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.602             -92.768 clock_divider:U1\|clock_out  " "   -5.602             -92.768 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.535             -66.301 clock_divider:U6\|clock_out  " "   -4.535             -66.301 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.122              -7.414 MAX10_CLK1_50  " "   -2.122              -7.414 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.309               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   31.309               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779750852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.347               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 MAX10_CLK1_50  " "    0.348               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clock_divider:U6\|clock_out  " "    0.349               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clock_divider:U1\|clock_out  " "    0.363               0.000 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779750861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.785 " "Worst-case recovery slack is -0.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785             -21.427 clock_divider:U6\|clock_out  " "   -0.785             -21.427 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.218               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   37.218               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779750868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.970 " "Worst-case removal slack is 0.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.970               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 clock_divider:U6\|clock_out  " "    1.127               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779750876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.486 KEY\[1\]  " "   -3.000             -34.486 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.422             -61.983 clock_divider:U6\|clock_out  " "   -2.422             -61.983 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -25.254 clock_divider:U1\|clock_out  " "   -1.403             -25.254 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.638               0.000 MAX10_CLK1_50  " "    9.638               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.672               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.672               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.575               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   44.575               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779750882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779750882 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779750891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779750891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779750891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779750891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779750891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.380 ns " "Worst Case Available Settling Time: 73.380 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779750891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779750891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779750891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779750891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779750891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779750891 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587779750891 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587779750920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1587779750942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1587779751596 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:U0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: U0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:U0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587779751715 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587779751715 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587779751715 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587779751729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.423 " "Worst-case setup slack is -5.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.423             -89.751 clock_divider:U1\|clock_out  " "   -5.423             -89.751 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.110             -59.238 clock_divider:U6\|clock_out  " "   -4.110             -59.238 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.901              -6.491 MAX10_CLK1_50  " "   -1.901              -6.491 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.084               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   32.084               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779751735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.311               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clock_divider:U6\|clock_out  " "    0.312               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 MAX10_CLK1_50  " "    0.313               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clock_divider:U1\|clock_out  " "    0.328               0.000 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779751744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.665 " "Worst-case recovery slack is -0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665             -17.318 clock_divider:U6\|clock_out  " "   -0.665             -17.318 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.405               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   37.405               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779751751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.895 " "Worst-case removal slack is 0.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.895               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 clock_divider:U6\|clock_out  " "    1.012               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779751758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.329 KEY\[1\]  " "   -3.000             -33.329 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333             -61.716 clock_divider:U6\|clock_out  " "   -2.333             -61.716 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -25.254 clock_divider:U1\|clock_out  " "   -1.403             -25.254 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 MAX10_CLK1_50  " "    9.647               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.687               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.687               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.631               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   44.631               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779751765 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779751772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779751772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779751772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779751772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779751772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.939 ns " "Worst Case Available Settling Time: 73.939 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779751772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779751772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779751772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779751772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779751772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779751772 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587779751772 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587779751780 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:U0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: U0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:U0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587779751968 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587779751968 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587779751969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587779751971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.155 " "Worst-case setup slack is -2.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.155             -37.260 clock_divider:U1\|clock_out  " "   -2.155             -37.260 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.373             -13.222 clock_divider:U6\|clock_out  " "   -1.373             -13.222 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843              -1.879 MAX10_CLK1_50  " "   -0.843              -1.879 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.351               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   36.351               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779751977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.151               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 MAX10_CLK1_50  " "    0.153               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clock_divider:U6\|clock_out  " "    0.153               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clock_divider:U1\|clock_out  " "    0.156               0.000 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779751986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.165 " "Worst-case recovery slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clock_divider:U6\|clock_out  " "    0.165               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.671               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   38.671               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779751995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779751995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.422 " "Worst-case removal slack is 0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779752002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779752002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.422               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779752002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 clock_divider:U6\|clock_out  " "    0.482               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779752002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779752002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779752009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779752009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.922 KEY\[1\]  " "   -3.000             -18.922 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779752009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -42.000 clock_divider:U6\|clock_out  " "   -1.000             -42.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779752009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 clock_divider:U1\|clock_out  " "   -1.000             -18.000 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779752009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.329               0.000 MAX10_CLK1_50  " "    9.329               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779752009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.716               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.716               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779752009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   44.903               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587779752009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587779752009 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779752017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779752017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779752017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779752017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779752017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 77.191 ns " "Worst Case Available Settling Time: 77.191 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779752017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779752017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779752017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779752017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779752017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587779752017 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587779752017 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587779752949 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587779752950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587779753047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 19:55:53 2020 " "Processing ended: Fri Apr 24 19:55:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587779753047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587779753047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587779753047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1587779753047 ""}
