Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date              : Mon Oct 10 11:16:25 2016
| Host              : linux12.engr.ucsb.edu running 64-bit CentOS release 6.8 (Final)
| Command           : report_clock_utilization -file lab1_template_wrapper_clock_utilization_routed.rpt
| Design            : lab1_template_wrapper
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y0
8. Cell Type Counts per Global Clock: Region X1Y0
9. Cell Type Counts per Global Clock: Region X0Y1
10. Cell Type Counts per Global Clock: Region X1Y1
11. Cell Type Counts per Global Clock: Region X0Y2
12. Cell Type Counts per Global Clock: Region X1Y2
13. Load Cell Placement Summary for Global Clock g0
14. Load Cell Placement Summary for Global Clock g1
15. Load Cell Placement Summary for Global Clock g2
16. Load Cell Placement Summary for Global Clock g3
17. Load Cell Placement Summary for Global Clock g4
18. Load Cell Placement Summary for Global Clock g5
19. Load Cell Placement Summary for Global Clock g6
20. Load Cell Placement Summary for Global Clock g7
21. Load Cell Placement Summary for Global Clock g8

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    8 |        32 |   0 |            0 |      0 |
| BUFH     |    1 |        96 |   0 |            0 |      0 |
| BUFIO    |    0 |        24 |   0 |            0 |      0 |
| BUFMR    |    0 |        12 |   0 |            0 |      0 |
| BUFR     |    0 |        24 |   0 |            0 |      0 |
| MMCM     |    2 |         6 |   1 |            0 |      0 |
| PLL      |    1 |         6 |   1 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                               | Driver Pin                                                                                                | Net                                                                                              |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |      |                   |             5 |        6509 |               0 |       12.308 | clk_pll_i_1                                                         | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O  | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK      |
| g1    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |      |                   |             6 |        4735 |               0 |       10.000 | clk_out1_lab1_template_clk_wiz_1_0                                  | lab1_template_i/clk_wiz_1/inst/clkout1_buf/O                                                              | lab1_template_i/clk_wiz_1/inst/clk_out1                                                          |
| g2    | src2  | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          |      |                   |             2 |         269 |               0 |       30.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O                                                                    | dbg_hub/inst/idrck                                                                               |
| g3    | src3  | BUFG/O          | None       | BUFGCTRL_X0Y2  | n/a          |      |                   |             2 |         264 |               0 |       33.333 | lab1_template_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK                      | lab1_template_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O                                                    | lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                           |
| g4    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |             2 |          61 |               0 |        5.000 | clk_out2_lab1_template_clk_wiz_1_0                                  | lab1_template_i/clk_wiz_1/inst/clkout2_buf/O                                                              | lab1_template_i/clk_wiz_1/inst/clk_out2                                                          |
| g5    | src3  | BUFG/O          | None       | BUFGCTRL_X0Y3  | n/a          |      |                   |             2 |          41 |               0 |       33.333 | lab1_template_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE                    | lab1_template_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O                                                         | lab1_template_i/mdm_1/U0/Dbg_Update_0                                                            |
| g6    | src2  | BUFG/O          | None       | BUFGCTRL_X0Y4  | n/a          |      |                   |             1 |           1 |               0 |       60.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O                                                             | dbg_hub/inst/UPDATE_temp                                                                         |
| g7    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y18 | n/a          |      |                   |             1 |           1 |               0 |       10.000 | clkfbout_lab1_template_clk_wiz_1_0                                  | lab1_template_i/clk_wiz_1/inst/clkf_buf/O                                                                 | lab1_template_i/clk_wiz_1/inst/clkfbout_buf_lab1_template_clk_wiz_1_0                            |
| g8    | src4  | BUFH/O          | None       | BUFHCE_X1Y12   | X1Y1         |      |                   |             1 |           1 |               0 |       12.308 | pll_clk3_out_1                                                      | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3 |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin     | Constraint      | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                        | Driver Pin                                                                                                                  | Net                                                                                                  |
+-------+--------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
| src0  | g0     | MMCME2_ADV/CLKFBOUT | MMCME2_ADV_X1Y1 | MMCME2_ADV_X1Y1 | X1Y1         |           0 |               1 |              12.308 | clk_pll_i_1                                                         | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i    |
| src1  | g1     | MMCME2_ADV/CLKOUT0  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           0 |               1 |              10.000 | clk_out1_lab1_template_clk_wiz_1_0                                  | lab1_template_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0                                                                        | lab1_template_i/clk_wiz_1/inst/clk_out1_lab1_template_clk_wiz_1_0                                    |
| src1  | g4     | MMCME2_ADV/CLKOUT1  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           0 |               1 |               5.000 | clk_out2_lab1_template_clk_wiz_1_0                                  | lab1_template_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1                                                                        | lab1_template_i/clk_wiz_1/inst/clk_out2_lab1_template_clk_wiz_1_0                                    |
| src1  | g7     | MMCME2_ADV/CLKFBOUT | None            | MMCME2_ADV_X1Y2 | X1Y2         |           0 |               1 |              10.000 | clkfbout_lab1_template_clk_wiz_1_0                                  | lab1_template_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT                                                                       | lab1_template_i/clk_wiz_1/inst/clkfbout_lab1_template_clk_wiz_1_0                                    |
| src2  | g2     | BSCANE2/DRCK        | None            | BSCAN_X0Y0      | X0Y1         |           0 |               1 |              30.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                           | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                                             |
| src2  | g6     | BSCANE2/UPDATE      | None            | BSCAN_X0Y0      | X0Y1         |           0 |               1 |              60.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                         | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                                           |
| src3  | g5     | BSCANE2/UPDATE      | None            | BSCAN_X0Y1      | X0Y1         |           0 |               1 |              33.333 | lab1_template_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE                    | lab1_template_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE                                                                            | lab1_template_i/mdm_1/U0/Dbg_Update_0__0                                                             |
| src3  | g3     | BSCANE2/DRCK        | None            | BSCAN_X0Y1      | X0Y1         |           0 |               1 |              33.333 | lab1_template_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK                      | lab1_template_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK                                                                              | lab1_template_i/mdm_1/U0/I                                                                           |
| src4  | g8     | PLLE2_ADV/CLKOUT3   | PLLE2_ADV_X1Y1  | PLLE2_ADV_X1Y1  | X1Y1         |           1 |               0 |              12.308 | pll_clk3_out_1                                                      | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out |
+-------+--------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


4. Local Clock Details
----------------------

+-------+----------------------------+---------------------+------------------------------------+--------------+-------------+-----------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LocId | Driver Type/Pin            | Constraint          | Site/BEL                           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                       | Driver Pin                                                                                                                                                                                                                                      | Net                                                                                                                                                                                                                                                            |
+-------+----------------------------+---------------------+------------------------------------+--------------+-------------+-----------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y4 | PHASER_OUT_PHY_X1Y4/PHASER_OUT_PHY | X1Y1         |          18 |               0 |        3.077 | oserdes_clk_4                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK                 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |
| 1     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y6 | PHASER_OUT_PHY_X1Y6/PHASER_OUT_PHY | X1Y1         |          18 |               0 |        3.077 | oserdes_clk_6                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK                 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |
| 2     | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y4  | PHASER_IN_PHY_X1Y4/PHASER_IN_PHY   | X1Y1         |          16 |               0 |        3.077 | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK    | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 3     | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y6  | PHASER_IN_PHY_X1Y6/PHASER_IN_PHY   | X1Y1         |          16 |               0 |        3.077 | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK    | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 4     | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y5 | PHASER_OUT_PHY_X1Y5/PHASER_OUT_PHY | X1Y1         |          13 |               0 |       12.308 | oserdes_clkdiv_5                                                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV              | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |
| 5     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y5 | PHASER_OUT_PHY_X1Y5/PHASER_OUT_PHY | X1Y1         |          12 |               0 |        3.077 | oserdes_clk_5                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK                 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |
| 6     | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y4 | PHASER_OUT_PHY_X1Y4/PHASER_OUT_PHY | X1Y1         |          11 |               0 |        6.154 | oserdes_clkdiv_4                                                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV              | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |
| 7     | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y6 | PHASER_OUT_PHY_X1Y6/PHASER_OUT_PHY | X1Y1         |          11 |               0 |        6.154 | oserdes_clkdiv_6                                                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV              | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |
| 8     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y7 | PHASER_OUT_PHY_X1Y7/PHASER_OUT_PHY | X1Y1         |          11 |               0 |        3.077 | oserdes_clk_7                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK                 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |
| 9     | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y7 | PHASER_OUT_PHY_X1Y7/PHASER_OUT_PHY | X1Y1         |          11 |               0 |       12.308 | oserdes_clkdiv_7                                                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV              | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |
| 10    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y4  | PHASER_IN_PHY_X1Y4/PHASER_IN_PHY   | X1Y1         |           9 |               0 |       12.308 | iserdes_clkdiv_2                                                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |
| 11    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y6  | PHASER_IN_PHY_X1Y6/PHASER_IN_PHY   | X1Y1         |           9 |               0 |       12.308 | iserdes_clkdiv_3                                                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |
| 12    | PLLE2_ADV/CLKOUT0          | PLLE2_ADV_X1Y1      | PLLE2_ADV_X1Y1/PLLE2_ADV           | X1Y1         |           5 |               2 |        1.538 | freq_refclk_1                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0                                                                                                                                         | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |
| 13    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y4 | PHASER_OUT_PHY_X1Y4/PHASER_OUT_PHY | X1Y1         |           2 |               0 |        3.077 | oserdes_clk_4                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED          | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed                            |
| 14    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y6 | PHASER_OUT_PHY_X1Y6/PHASER_OUT_PHY | X1Y1         |           2 |               0 |        3.077 | oserdes_clk_6                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED          | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed                            |
| 15    | PLLE2_ADV/CLKOUT1          | PLLE2_ADV_X1Y1      | PLLE2_ADV_X1Y1/PLLE2_ADV           | X1Y1         |           1 |               6 |        3.077 | mem_refclk_1                                                                                                                                                | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1                                                                                                                                         | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |
+-------+----------------------------+---------------------+------------------------------------+--------------+-------------+-----------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  771 | 20800 |   44 |  2400 |    0 |     0 |    2 |    10 |    0 |    20 |
| X1Y0              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |  945 | 12000 |   66 |  2200 |    0 |     0 |    3 |    20 |    0 |    40 |
| X0Y1              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 2366 | 16000 |  190 |  2400 |    0 |     0 |    5 |    10 |    0 |    20 |
| X1Y1              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |   16 |    50 |   47 |    50 | 3003 | 15200 |  176 |  2600 |    0 |     0 |    6 |    30 |    3 |    40 |
| X0Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  594 | 16000 |   58 |  2400 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   87 | 15200 |   20 |  2600 |    0 |     0 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |     0 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  3 |  3 |
| Y1 |  6 |  4 |
| Y0 |  4 |  2 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X0Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                         |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             544 | 544 |     23 |    0 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |
| g1    | n/a   | BUFG/O          | None       |           0 |             209 | 207 |     20 |    2 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |
| g3    | n/a   | BUFG/O          | None       |           0 |              19 |  19 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      |
| g5    | n/a   | BUFG/O          | None       |           0 |               1 |   1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


8. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                         |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             920 | 920 |     54 |    0 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |
| g1    | n/a   | BUFG/O          | None       |           0 |              28 |  25 |     12 |    3 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


9. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |               7 |    7 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |
| g1    | n/a   | BUFG/O          | None       |           0 |            1926 | 1921 |    146 |    5 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |
| g2    | n/a   | BUFG/O          | None       |           0 |             207 |  207 |     10 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                                                                          |
| g3    | n/a   | BUFG/O          | None       |           0 |             203 |  203 |     36 |    0 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      |
| g5    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      2 |    0 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       |
| g6    | n/a   | BUFG/O          | None       |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp                                                                    |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


10. Cell Type Counts per Global Clock: Region X1Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                              |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           1 |            2461 | 2432 |    163 |    0 |   0 |  0 |    1 |   0 |       0 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK      |
| g1    | n/a   | BUFG/O          | None       |           0 |             566 |  557 |     14 |    6 |   3 |  0 |    0 |   0 |       0 | lab1_template_i/clk_wiz_1/inst/clk_out1                                                          |
| g4    | n/a   | BUFG/O          | None       |           1 |              16 |   15 |      0 |    0 |   0 |  0 |    0 |   1 |       0 | lab1_template_i/clk_wiz_1/inst/clk_out2                                                          |
| g8    | n/a   | BUFH/O          | None       |           1 |               0 |    0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


11. Cell Type Counts per Global Clock: Region X0Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                     |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------+
| g1    | n/a   | BUFG/O          | None       |           0 |             558 | 558 |     57 |    0 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/clk_wiz_1/inst/clk_out1 |
| g2    | n/a   | BUFG/O          | None       |           0 |               2 |   2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck                      |
| g4    | n/a   | BUFG/O          | None       |           0 |              35 |  34 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/clk_wiz_1/inst/clk_out2 |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


12. Cell Type Counts per Global Clock: Region X1Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                         |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |              18 | 18 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |
| g1    | n/a   | BUFG/O          | None       |           0 |              70 | 69 |     20 |    0 |   0 |  0 |    0 |   0 |       0 | lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |
| g7    | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | lab1_template_i/clk_wiz_1/inst/clkfbout_buf_lab1_template_clk_wiz_1_0                       |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


13. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                         |
+-------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------------+
| g0    | BUFG/O          | n/a               | clk_pll_i_1 |      12.308 | {0.000 6.154} |          |        3950 |        0 |           1 |  0 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |
+-------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------------+


+----+------+-------+
|    | X0   | X1    |
+----+------+-------+
| Y3 |    0 |     0 |
| Y2 |    0 |    18 |
| Y1 |    7 |  2462 |
| Y0 |  544 |   920 |
+----+------+-------+


14. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                     |
+-------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------+
| g1    | BUFG/O          | n/a               | clk_out1_lab1_template_clk_wiz_1_0 |      10.000 | {0.000 5.000} |          |        3357 |        0 |           0 |  0 | lab1_template_i/clk_wiz_1/inst/clk_out1 |
+-------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------+


+----+-------+------+
|    | X0    | X1   |
+----+-------+------+
| Y3 |     0 |    0 |
| Y2 |   558 |   70 |
| Y1 |  1926 |  566 |
| Y0 |   209 |   28 |
+----+-------+------+


15. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                                             | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                |
+-------+-----------------+-------------------+-------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+
| g2    | BUFG/O          | n/a               | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK |      30.000 | {0.000 15.000} |          |         209 |        0 |           0 |  0 | dbg_hub/inst/idrck |
+-------+-----------------+-------------------+-------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+


+----+------+----+
|    | X0   | X1 |
+----+------+----+
| Y3 |    0 |  0 |
| Y2 |    2 |  0 |
| Y1 |  207 |  0 |
| Y0 |    0 |  0 |
+----+------+----+


16. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                          | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                    |
+-------+-----------------+-------------------+------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------------+
| g3    | BUFG/O          | n/a               | lab1_template_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK |      33.333 | {0.000 16.667} |          |         222 |        0 |           0 |  0 | lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK |
+-------+-----------------+-------------------+------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------------+


+----+------+----+
|    | X0   | X1 |
+----+------+----+
| Y3 |    0 |  0 |
| Y2 |    0 |  0 |
| Y1 |  203 |  0 |
| Y0 |   19 |  0 |
+----+------+----+


17. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                     |
+-------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------+
| g4    | BUFG/O          | n/a               | clk_out2_lab1_template_clk_wiz_1_0 |       5.000 | {0.000 2.500} |          |          51 |        0 |           1 |  0 | lab1_template_i/clk_wiz_1/inst/clk_out2 |
+-------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------+


+----+-----+-----+
|    | X0  | X1  |
+----+-----+-----+
| Y3 |   0 |   0 |
| Y2 |  35 |   0 |
| Y1 |   0 |  17 |
| Y0 |   0 |   0 |
+----+-----+-----+


18. Load Cell Placement Summary for Global Clock g5
---------------------------------------------------

+-------+-----------------+-------------------+--------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+---------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                            | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                   |
+-------+-----------------+-------------------+--------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+---------------------------------------+
| g5    | BUFG/O          | n/a               | lab1_template_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE |      33.333 | {0.000 16.667} |          |          33 |        0 |           0 |  0 | lab1_template_i/mdm_1/U0/Dbg_Update_0 |
+-------+-----------------+-------------------+--------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+---------------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y3 |   0 |  0 |
| Y2 |   0 |  0 |
| Y1 |  32 |  0 |
| Y0 |   1 |  0 |
+----+-----+----+


19. Load Cell Placement Summary for Global Clock g6
---------------------------------------------------

+-------+-----------------+-------------------+---------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                      |
+-------+-----------------+-------------------+---------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------+
| g6    | BUFG/O          | n/a               | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE |      60.000 | {0.000 30.000} |          |           1 |        0 |           0 |  0 | dbg_hub/inst/UPDATE_temp |
+-------+-----------------+-------------------+---------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  1 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


20. Load Cell Placement Summary for Global Clock g7
---------------------------------------------------

+-------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                   |
+-------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------+
| g7    | BUFG/O          | n/a               | clkfbout_lab1_template_clk_wiz_1_0 |      10.000 | {0.000 5.000} |          |           0 |        0 |           1 |  0 | lab1_template_i/clk_wiz_1/inst/clkfbout_buf_lab1_template_clk_wiz_1_0 |
+-------+-----------------+-------------------+------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  1 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


21. Load Cell Placement Summary for Global Clock g8
---------------------------------------------------

+-------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                              |
+-------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------------+
| g8    | BUFH/O          | X1Y1              | pll_clk3_out_1 |      12.308 | {0.000 6.154} |          |           0 |        0 |           1 |  0 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3 |
+-------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------------+


+----+----+--------+
|    | X0 | X1     |
+----+----+--------+
| Y3 |  0 |      0 |
| Y2 |  0 |      0 |
| Y1 |  0 |  (D) 1 |
| Y0 |  0 |      0 |
+----+----+--------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y2 [get_cells lab1_template_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK]
set_property LOC BUFGCTRL_X0Y3 [get_cells lab1_template_i/mdm_1/U0/Dbg_Update_0_BUFG_inst]
set_property LOC BUFGCTRL_X0Y18 [get_cells lab1_template_i/clk_wiz_1/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells lab1_template_i/clk_wiz_1/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells lab1_template_i/clk_wiz_1/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon]
set_property LOC BUFGCTRL_X0Y4 [get_cells dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update]

# Location of BUFH Primitives 
set_property LOC BUFHCE_X1Y12 [get_cells lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clock_rtl]

# Clock net "lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK" driven by instance "lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK" driven by instance "lab1_template_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK}
add_cells_to_pblock [get_pblocks  {CLKAG_lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK"}]]]
resize_pblock [get_pblocks {CLKAG_lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab1_template_i/mdm_1/U0/Dbg_Update_0" driven by instance "lab1_template_i/mdm_1/U0/Dbg_Update_0_BUFG_inst" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_lab1_template_i/mdm_1/U0/Dbg_Update_0}
add_cells_to_pblock [get_pblocks  {CLKAG_lab1_template_i/mdm_1/U0/Dbg_Update_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab1_template_i/mdm_1/U0/Dbg_Update_0"}]]]
resize_pblock [get_pblocks {CLKAG_lab1_template_i/mdm_1/U0/Dbg_Update_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "lab1_template_i/clk_wiz_1/inst/clk_out2" driven by instance "lab1_template_i/clk_wiz_1/inst/clkout2_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_lab1_template_i/clk_wiz_1/inst/clk_out2}
add_cells_to_pblock [get_pblocks  {CLKAG_lab1_template_i/clk_wiz_1/inst/clk_out2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab1_template_i/clk_wiz_1/inst/clk_out2"}]]]
resize_pblock [get_pblocks {CLKAG_lab1_template_i/clk_wiz_1/inst/clk_out2}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "lab1_template_i/clk_wiz_1/inst/clk_out1" driven by instance "lab1_template_i/clk_wiz_1/inst/clkout1_buf" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_lab1_template_i/clk_wiz_1/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_lab1_template_i/clk_wiz_1/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="lab1_template_i/clk_wiz_1/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_lab1_template_i/clk_wiz_1/inst/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "dbg_hub/inst/idrck" driven by instance "dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/idrck}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/idrck}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/idrck"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/idrck}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "dbg_hub/inst/UPDATE_temp" driven by instance "dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/UPDATE_temp}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/UPDATE_temp}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/UPDATE_temp"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/UPDATE_temp}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
