// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/17/2021 00:26:23"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test (
	clock,
	data,
	rdaddress,
	wraddress,
	wren,
	q);
input 	clock;
input 	[31:0] data;
input 	[11:0] rdaddress;
input 	[11:0] wraddress;
input 	wren;
output 	[31:0] q;

// Design Ports Information
// q[0]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[8]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[9]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[10]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[11]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[12]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[13]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[14]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[15]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[16]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[17]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[18]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[19]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[20]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[21]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[22]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[23]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[24]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[25]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[26]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[27]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[28]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[29]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[30]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[31]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[0]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[3]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[4]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[5]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[6]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[7]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[8]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[9]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[10]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[11]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[0]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[1]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[3]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[4]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[6]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[7]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[8]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[9]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[10]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[11]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CPU_v.sdo");
// synopsys translate_on

wire \q[0]~output_o ;
wire \q[1]~output_o ;
wire \q[2]~output_o ;
wire \q[3]~output_o ;
wire \q[4]~output_o ;
wire \q[5]~output_o ;
wire \q[6]~output_o ;
wire \q[7]~output_o ;
wire \q[8]~output_o ;
wire \q[9]~output_o ;
wire \q[10]~output_o ;
wire \q[11]~output_o ;
wire \q[12]~output_o ;
wire \q[13]~output_o ;
wire \q[14]~output_o ;
wire \q[15]~output_o ;
wire \q[16]~output_o ;
wire \q[17]~output_o ;
wire \q[18]~output_o ;
wire \q[19]~output_o ;
wire \q[20]~output_o ;
wire \q[21]~output_o ;
wire \q[22]~output_o ;
wire \q[23]~output_o ;
wire \q[24]~output_o ;
wire \q[25]~output_o ;
wire \q[26]~output_o ;
wire \q[27]~output_o ;
wire \q[28]~output_o ;
wire \q[29]~output_o ;
wire \q[30]~output_o ;
wire \q[31]~output_o ;
wire \wren~input_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \data[0]~input_o ;
wire \wraddress[0]~input_o ;
wire \wraddress[1]~input_o ;
wire \wraddress[2]~input_o ;
wire \wraddress[3]~input_o ;
wire \wraddress[4]~input_o ;
wire \wraddress[5]~input_o ;
wire \wraddress[6]~input_o ;
wire \wraddress[7]~input_o ;
wire \wraddress[8]~input_o ;
wire \wraddress[9]~input_o ;
wire \wraddress[10]~input_o ;
wire \wraddress[11]~input_o ;
wire \rdaddress[0]~input_o ;
wire \rdaddress[1]~input_o ;
wire \rdaddress[2]~input_o ;
wire \rdaddress[3]~input_o ;
wire \rdaddress[4]~input_o ;
wire \rdaddress[5]~input_o ;
wire \rdaddress[6]~input_o ;
wire \rdaddress[7]~input_o ;
wire \rdaddress[8]~input_o ;
wire \rdaddress[9]~input_o ;
wire \rdaddress[10]~input_o ;
wire \rdaddress[11]~input_o ;
wire \data[1]~input_o ;
wire \data[2]~input_o ;
wire \data[3]~input_o ;
wire \data[4]~input_o ;
wire \data[5]~input_o ;
wire \data[6]~input_o ;
wire \data[7]~input_o ;
wire \data[8]~input_o ;
wire \data[9]~input_o ;
wire \data[10]~input_o ;
wire \data[11]~input_o ;
wire \data[12]~input_o ;
wire \data[13]~input_o ;
wire \data[14]~input_o ;
wire \data[15]~input_o ;
wire \data[16]~input_o ;
wire \data[17]~input_o ;
wire \data[18]~input_o ;
wire \data[19]~input_o ;
wire \data[20]~input_o ;
wire \data[21]~input_o ;
wire \data[22]~input_o ;
wire \data[23]~input_o ;
wire \data[24]~input_o ;
wire \data[25]~input_o ;
wire \data[26]~input_o ;
wire \data[27]~input_o ;
wire \data[28]~input_o ;
wire \data[29]~input_o ;
wire \data[30]~input_o ;
wire \data[31]~input_o ;
wire [31:0] \altsyncram_component|auto_generated|q_b ;

wire [1:0] \altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;

assign \altsyncram_component|auto_generated|q_b [0] = \altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [1] = \altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [2] = \altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [3] = \altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [4] = \altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [5] = \altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [6] = \altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [7] = \altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [8] = \altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [9] = \altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [10] = \altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [11] = \altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [12] = \altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [13] = \altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [14] = \altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [15] = \altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [16] = \altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [17] = \altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [18] = \altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [19] = \altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [20] = \altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [21] = \altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [22] = \altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [23] = \altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [24] = \altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [25] = \altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [26] = \altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [27] = \altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [28] = \altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [29] = \altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|q_b [30] = \altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_b [31] = \altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [1];

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \q[0]~output (
	.i(\altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \q[1]~output (
	.i(\altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \q[2]~output (
	.i(\altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \q[3]~output (
	.i(\altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \q[4]~output (
	.i(\altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \q[5]~output (
	.i(\altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \q[6]~output (
	.i(\altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \q[7]~output (
	.i(\altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \q[8]~output (
	.i(\altsyncram_component|auto_generated|q_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[8]~output .bus_hold = "false";
defparam \q[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \q[9]~output (
	.i(\altsyncram_component|auto_generated|q_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[9]~output .bus_hold = "false";
defparam \q[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \q[10]~output (
	.i(\altsyncram_component|auto_generated|q_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[10]~output .bus_hold = "false";
defparam \q[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \q[11]~output (
	.i(\altsyncram_component|auto_generated|q_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[11]~output .bus_hold = "false";
defparam \q[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \q[12]~output (
	.i(\altsyncram_component|auto_generated|q_b [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[12]~output .bus_hold = "false";
defparam \q[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \q[13]~output (
	.i(\altsyncram_component|auto_generated|q_b [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[13]~output .bus_hold = "false";
defparam \q[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \q[14]~output (
	.i(\altsyncram_component|auto_generated|q_b [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[14]~output .bus_hold = "false";
defparam \q[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \q[15]~output (
	.i(\altsyncram_component|auto_generated|q_b [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[15]~output .bus_hold = "false";
defparam \q[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \q[16]~output (
	.i(\altsyncram_component|auto_generated|q_b [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[16]~output .bus_hold = "false";
defparam \q[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \q[17]~output (
	.i(\altsyncram_component|auto_generated|q_b [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[17]~output .bus_hold = "false";
defparam \q[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \q[18]~output (
	.i(\altsyncram_component|auto_generated|q_b [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[18]~output .bus_hold = "false";
defparam \q[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \q[19]~output (
	.i(\altsyncram_component|auto_generated|q_b [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[19]~output .bus_hold = "false";
defparam \q[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \q[20]~output (
	.i(\altsyncram_component|auto_generated|q_b [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[20]~output .bus_hold = "false";
defparam \q[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \q[21]~output (
	.i(\altsyncram_component|auto_generated|q_b [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[21]~output .bus_hold = "false";
defparam \q[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \q[22]~output (
	.i(\altsyncram_component|auto_generated|q_b [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[22]~output .bus_hold = "false";
defparam \q[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \q[23]~output (
	.i(\altsyncram_component|auto_generated|q_b [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[23]~output .bus_hold = "false";
defparam \q[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \q[24]~output (
	.i(\altsyncram_component|auto_generated|q_b [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[24]~output .bus_hold = "false";
defparam \q[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \q[25]~output (
	.i(\altsyncram_component|auto_generated|q_b [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[25]~output .bus_hold = "false";
defparam \q[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \q[26]~output (
	.i(\altsyncram_component|auto_generated|q_b [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[26]~output .bus_hold = "false";
defparam \q[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \q[27]~output (
	.i(\altsyncram_component|auto_generated|q_b [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[27]~output .bus_hold = "false";
defparam \q[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \q[28]~output (
	.i(\altsyncram_component|auto_generated|q_b [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[28]~output .bus_hold = "false";
defparam \q[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \q[29]~output (
	.i(\altsyncram_component|auto_generated|q_b [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[29]~output .bus_hold = "false";
defparam \q[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \q[30]~output (
	.i(\altsyncram_component|auto_generated|q_b [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[30]~output .bus_hold = "false";
defparam \q[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \q[31]~output (
	.i(\altsyncram_component|auto_generated|q_b [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[31]~output .bus_hold = "false";
defparam \q[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N8
cycloneive_io_ibuf \wraddress[0]~input (
	.i(wraddress[0]),
	.ibar(gnd),
	.o(\wraddress[0]~input_o ));
// synopsys translate_off
defparam \wraddress[0]~input .bus_hold = "false";
defparam \wraddress[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \wraddress[1]~input (
	.i(wraddress[1]),
	.ibar(gnd),
	.o(\wraddress[1]~input_o ));
// synopsys translate_off
defparam \wraddress[1]~input .bus_hold = "false";
defparam \wraddress[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N15
cycloneive_io_ibuf \wraddress[2]~input (
	.i(wraddress[2]),
	.ibar(gnd),
	.o(\wraddress[2]~input_o ));
// synopsys translate_off
defparam \wraddress[2]~input .bus_hold = "false";
defparam \wraddress[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \wraddress[3]~input (
	.i(wraddress[3]),
	.ibar(gnd),
	.o(\wraddress[3]~input_o ));
// synopsys translate_off
defparam \wraddress[3]~input .bus_hold = "false";
defparam \wraddress[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \wraddress[4]~input (
	.i(wraddress[4]),
	.ibar(gnd),
	.o(\wraddress[4]~input_o ));
// synopsys translate_off
defparam \wraddress[4]~input .bus_hold = "false";
defparam \wraddress[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N22
cycloneive_io_ibuf \wraddress[5]~input (
	.i(wraddress[5]),
	.ibar(gnd),
	.o(\wraddress[5]~input_o ));
// synopsys translate_off
defparam \wraddress[5]~input .bus_hold = "false";
defparam \wraddress[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \wraddress[6]~input (
	.i(wraddress[6]),
	.ibar(gnd),
	.o(\wraddress[6]~input_o ));
// synopsys translate_off
defparam \wraddress[6]~input .bus_hold = "false";
defparam \wraddress[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
cycloneive_io_ibuf \wraddress[7]~input (
	.i(wraddress[7]),
	.ibar(gnd),
	.o(\wraddress[7]~input_o ));
// synopsys translate_off
defparam \wraddress[7]~input .bus_hold = "false";
defparam \wraddress[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneive_io_ibuf \wraddress[8]~input (
	.i(wraddress[8]),
	.ibar(gnd),
	.o(\wraddress[8]~input_o ));
// synopsys translate_off
defparam \wraddress[8]~input .bus_hold = "false";
defparam \wraddress[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \wraddress[9]~input (
	.i(wraddress[9]),
	.ibar(gnd),
	.o(\wraddress[9]~input_o ));
// synopsys translate_off
defparam \wraddress[9]~input .bus_hold = "false";
defparam \wraddress[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \wraddress[10]~input (
	.i(wraddress[10]),
	.ibar(gnd),
	.o(\wraddress[10]~input_o ));
// synopsys translate_off
defparam \wraddress[10]~input .bus_hold = "false";
defparam \wraddress[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \wraddress[11]~input (
	.i(wraddress[11]),
	.ibar(gnd),
	.o(\wraddress[11]~input_o ));
// synopsys translate_off
defparam \wraddress[11]~input .bus_hold = "false";
defparam \wraddress[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N22
cycloneive_io_ibuf \rdaddress[0]~input (
	.i(rdaddress[0]),
	.ibar(gnd),
	.o(\rdaddress[0]~input_o ));
// synopsys translate_off
defparam \rdaddress[0]~input .bus_hold = "false";
defparam \rdaddress[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \rdaddress[1]~input (
	.i(rdaddress[1]),
	.ibar(gnd),
	.o(\rdaddress[1]~input_o ));
// synopsys translate_off
defparam \rdaddress[1]~input .bus_hold = "false";
defparam \rdaddress[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N8
cycloneive_io_ibuf \rdaddress[2]~input (
	.i(rdaddress[2]),
	.ibar(gnd),
	.o(\rdaddress[2]~input_o ));
// synopsys translate_off
defparam \rdaddress[2]~input .bus_hold = "false";
defparam \rdaddress[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \rdaddress[3]~input (
	.i(rdaddress[3]),
	.ibar(gnd),
	.o(\rdaddress[3]~input_o ));
// synopsys translate_off
defparam \rdaddress[3]~input .bus_hold = "false";
defparam \rdaddress[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \rdaddress[4]~input (
	.i(rdaddress[4]),
	.ibar(gnd),
	.o(\rdaddress[4]~input_o ));
// synopsys translate_off
defparam \rdaddress[4]~input .bus_hold = "false";
defparam \rdaddress[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \rdaddress[5]~input (
	.i(rdaddress[5]),
	.ibar(gnd),
	.o(\rdaddress[5]~input_o ));
// synopsys translate_off
defparam \rdaddress[5]~input .bus_hold = "false";
defparam \rdaddress[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \rdaddress[6]~input (
	.i(rdaddress[6]),
	.ibar(gnd),
	.o(\rdaddress[6]~input_o ));
// synopsys translate_off
defparam \rdaddress[6]~input .bus_hold = "false";
defparam \rdaddress[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \rdaddress[7]~input (
	.i(rdaddress[7]),
	.ibar(gnd),
	.o(\rdaddress[7]~input_o ));
// synopsys translate_off
defparam \rdaddress[7]~input .bus_hold = "false";
defparam \rdaddress[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \rdaddress[8]~input (
	.i(rdaddress[8]),
	.ibar(gnd),
	.o(\rdaddress[8]~input_o ));
// synopsys translate_off
defparam \rdaddress[8]~input .bus_hold = "false";
defparam \rdaddress[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \rdaddress[9]~input (
	.i(rdaddress[9]),
	.ibar(gnd),
	.o(\rdaddress[9]~input_o ));
// synopsys translate_off
defparam \rdaddress[9]~input .bus_hold = "false";
defparam \rdaddress[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneive_io_ibuf \rdaddress[10]~input (
	.i(rdaddress[10]),
	.ibar(gnd),
	.o(\rdaddress[10]~input_o ));
// synopsys translate_off
defparam \rdaddress[10]~input .bus_hold = "false";
defparam \rdaddress[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N1
cycloneive_io_ibuf \rdaddress[11]~input (
	.i(rdaddress[11]),
	.ibar(gnd),
	.o(\rdaddress[11]~input_o ));
// synopsys translate_off
defparam \rdaddress[11]~input .bus_hold = "false";
defparam \rdaddress[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cycloneive_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
cycloneive_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y5_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[3]~input_o ,\data[2]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y2_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[5]~input_o ,\data[4]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y6_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[7]~input_o ,\data[6]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \data[8]~input (
	.i(data[8]),
	.ibar(gnd),
	.o(\data[8]~input_o ));
// synopsys translate_off
defparam \data[8]~input .bus_hold = "false";
defparam \data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \data[9]~input (
	.i(data[9]),
	.ibar(gnd),
	.o(\data[9]~input_o ));
// synopsys translate_off
defparam \data[9]~input .bus_hold = "false";
defparam \data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y3_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[9]~input_o ,\data[8]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \data[10]~input (
	.i(data[10]),
	.ibar(gnd),
	.o(\data[10]~input_o ));
// synopsys translate_off
defparam \data[10]~input .bus_hold = "false";
defparam \data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
cycloneive_io_ibuf \data[11]~input (
	.i(data[11]),
	.ibar(gnd),
	.o(\data[11]~input_o ));
// synopsys translate_off
defparam \data[11]~input .bus_hold = "false";
defparam \data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y1_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[11]~input_o ,\data[10]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \data[12]~input (
	.i(data[12]),
	.ibar(gnd),
	.o(\data[12]~input_o ));
// synopsys translate_off
defparam \data[12]~input .bus_hold = "false";
defparam \data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \data[13]~input (
	.i(data[13]),
	.ibar(gnd),
	.o(\data[13]~input_o ));
// synopsys translate_off
defparam \data[13]~input .bus_hold = "false";
defparam \data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y4_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[13]~input_o ,\data[12]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \data[14]~input (
	.i(data[14]),
	.ibar(gnd),
	.o(\data[14]~input_o ));
// synopsys translate_off
defparam \data[14]~input .bus_hold = "false";
defparam \data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \data[15]~input (
	.i(data[15]),
	.ibar(gnd),
	.o(\data[15]~input_o ));
// synopsys translate_off
defparam \data[15]~input .bus_hold = "false";
defparam \data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y7_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[15]~input_o ,\data[14]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \data[16]~input (
	.i(data[16]),
	.ibar(gnd),
	.o(\data[16]~input_o ));
// synopsys translate_off
defparam \data[16]~input .bus_hold = "false";
defparam \data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \data[17]~input (
	.i(data[17]),
	.ibar(gnd),
	.o(\data[17]~input_o ));
// synopsys translate_off
defparam \data[17]~input .bus_hold = "false";
defparam \data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[17]~input_o ,\data[16]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \data[18]~input (
	.i(data[18]),
	.ibar(gnd),
	.o(\data[18]~input_o ));
// synopsys translate_off
defparam \data[18]~input .bus_hold = "false";
defparam \data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \data[19]~input (
	.i(data[19]),
	.ibar(gnd),
	.o(\data[19]~input_o ));
// synopsys translate_off
defparam \data[19]~input .bus_hold = "false";
defparam \data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y8_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[19]~input_o ,\data[18]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
cycloneive_io_ibuf \data[20]~input (
	.i(data[20]),
	.ibar(gnd),
	.o(\data[20]~input_o ));
// synopsys translate_off
defparam \data[20]~input .bus_hold = "false";
defparam \data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \data[21]~input (
	.i(data[21]),
	.ibar(gnd),
	.o(\data[21]~input_o ));
// synopsys translate_off
defparam \data[21]~input .bus_hold = "false";
defparam \data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[21]~input_o ,\data[20]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \data[22]~input (
	.i(data[22]),
	.ibar(gnd),
	.o(\data[22]~input_o ));
// synopsys translate_off
defparam \data[22]~input .bus_hold = "false";
defparam \data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \data[23]~input (
	.i(data[23]),
	.ibar(gnd),
	.o(\data[23]~input_o ));
// synopsys translate_off
defparam \data[23]~input .bus_hold = "false";
defparam \data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y2_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[23]~input_o ,\data[22]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \data[24]~input (
	.i(data[24]),
	.ibar(gnd),
	.o(\data[24]~input_o ));
// synopsys translate_off
defparam \data[24]~input .bus_hold = "false";
defparam \data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N22
cycloneive_io_ibuf \data[25]~input (
	.i(data[25]),
	.ibar(gnd),
	.o(\data[25]~input_o ));
// synopsys translate_off
defparam \data[25]~input .bus_hold = "false";
defparam \data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y1_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[25]~input_o ,\data[24]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \data[26]~input (
	.i(data[26]),
	.ibar(gnd),
	.o(\data[26]~input_o ));
// synopsys translate_off
defparam \data[26]~input .bus_hold = "false";
defparam \data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cycloneive_io_ibuf \data[27]~input (
	.i(data[27]),
	.ibar(gnd),
	.o(\data[27]~input_o ));
// synopsys translate_off
defparam \data[27]~input .bus_hold = "false";
defparam \data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[27]~input_o ,\data[26]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \data[28]~input (
	.i(data[28]),
	.ibar(gnd),
	.o(\data[28]~input_o ));
// synopsys translate_off
defparam \data[28]~input .bus_hold = "false";
defparam \data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \data[29]~input (
	.i(data[29]),
	.ibar(gnd),
	.o(\data[29]~input_o ));
// synopsys translate_off
defparam \data[29]~input .bus_hold = "false";
defparam \data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y3_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[29]~input_o ,\data[28]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N15
cycloneive_io_ibuf \data[30]~input (
	.i(data[30]),
	.ibar(gnd),
	.o(\data[30]~input_o ));
// synopsys translate_off
defparam \data[30]~input .bus_hold = "false";
defparam \data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N22
cycloneive_io_ibuf \data[31]~input (
	.i(data[31]),
	.ibar(gnd),
	.o(\data[31]~input_o ));
// synopsys translate_off
defparam \data[31]~input .bus_hold = "false";
defparam \data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~inputclkctrl_outclk ),
	.ena0(\wren~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[31]~input_o ,\data[30]~input_o }),
	.portaaddr({\wraddress[11]~input_o ,\wraddress[10]~input_o ,\wraddress[9]~input_o ,\wraddress[8]~input_o ,\wraddress[7]~input_o ,\wraddress[6]~input_o ,\wraddress[5]~input_o ,\wraddress[4]~input_o ,\wraddress[3]~input_o ,\wraddress[2]~input_o ,\wraddress[1]~input_o ,
\wraddress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\rdaddress[11]~input_o ,\rdaddress[10]~input_o ,\rdaddress[9]~input_o ,\rdaddress[8]~input_o ,\rdaddress[7]~input_o ,\rdaddress[6]~input_o ,\rdaddress[5]~input_o ,\rdaddress[4]~input_o ,\rdaddress[3]~input_o ,\rdaddress[2]~input_o ,\rdaddress[1]~input_o ,
\rdaddress[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 4096;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

assign q[0] = \q[0]~output_o ;

assign q[1] = \q[1]~output_o ;

assign q[2] = \q[2]~output_o ;

assign q[3] = \q[3]~output_o ;

assign q[4] = \q[4]~output_o ;

assign q[5] = \q[5]~output_o ;

assign q[6] = \q[6]~output_o ;

assign q[7] = \q[7]~output_o ;

assign q[8] = \q[8]~output_o ;

assign q[9] = \q[9]~output_o ;

assign q[10] = \q[10]~output_o ;

assign q[11] = \q[11]~output_o ;

assign q[12] = \q[12]~output_o ;

assign q[13] = \q[13]~output_o ;

assign q[14] = \q[14]~output_o ;

assign q[15] = \q[15]~output_o ;

assign q[16] = \q[16]~output_o ;

assign q[17] = \q[17]~output_o ;

assign q[18] = \q[18]~output_o ;

assign q[19] = \q[19]~output_o ;

assign q[20] = \q[20]~output_o ;

assign q[21] = \q[21]~output_o ;

assign q[22] = \q[22]~output_o ;

assign q[23] = \q[23]~output_o ;

assign q[24] = \q[24]~output_o ;

assign q[25] = \q[25]~output_o ;

assign q[26] = \q[26]~output_o ;

assign q[27] = \q[27]~output_o ;

assign q[28] = \q[28]~output_o ;

assign q[29] = \q[29]~output_o ;

assign q[30] = \q[30]~output_o ;

assign q[31] = \q[31]~output_o ;

endmodule
