#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Sep 28 18:42:24 2016
# Process ID: 6148
# Log file: C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/vivado.log
# Journal file: C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.xpr
INFO: [Project 1-313] Project file moved from 'D:/project_yu1433' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 699.512 ; gain = 144.508
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a100tcsg324-1I
Top: Main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 763.766 ; gain = 589.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v:23]
INFO: [Synth 8-638] synthesizing module 'DCLK_1' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/DCLK_1.v:23]
	Parameter CYC bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DCLK_1' (1#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/DCLK_1.v:23]
INFO: [Synth 8-638] synthesizing module 'DCLK_05' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/DCLK_05.v:23]
	Parameter CYC bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DCLK_05' (2#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/DCLK_05.v:23]
INFO: [Synth 8-638] synthesizing module 'CLOCK_S' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v:23]
	Parameter COUNT bound to: 59 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Count' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v:23]
	Parameter COUNTNUM bound to: 59 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Count' (3#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_S' (4#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v:23]
INFO: [Synth 8-638] synthesizing module 'CLOCK_M' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v:23]
	Parameter COUNT bound to: 59 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CLOCK_M' (5#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v:23]
INFO: [Synth 8-638] synthesizing module 'CLOCK_H' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v:23]
	Parameter COUNT bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Count__parameterized0' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v:23]
	Parameter COUNTNUM bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Count__parameterized0' (5#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_H' (6#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v:23]
INFO: [Synth 8-638] synthesizing module 'RING' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v:23]
INFO: [Synth 8-256] done synthesizing module 'RING' (7#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v:23]
INFO: [Synth 8-638] synthesizing module 'Print' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/PRINT.v:22]
INFO: [Synth 8-638] synthesizing module 'segTime' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/segTime.v:23]
	Parameter CYC bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'segTime' (8#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/segTime.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/PRINT.v:33]
INFO: [Synth 8-638] synthesizing module 'SevenSegNumIndic' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/SevenSeg.v:23]
INFO: [Synth 8-256] done synthesizing module 'SevenSegNumIndic' (9#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/SevenSeg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/PRINT.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/PRINT.v:68]
WARNING: [Synth 8-567] referenced signal 'OFF' should be on the sensitivity list [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/PRINT.v:60]
WARNING: [Synth 8-567] referenced signal 's1' should be on the sensitivity list [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/PRINT.v:60]
WARNING: [Synth 8-567] referenced signal 's0' should be on the sensitivity list [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/PRINT.v:60]
WARNING: [Synth 8-567] referenced signal 'm1' should be on the sensitivity list [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/PRINT.v:60]
WARNING: [Synth 8-567] referenced signal 'm0' should be on the sensitivity list [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/PRINT.v:60]
WARNING: [Synth 8-567] referenced signal 'h1' should be on the sensitivity list [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/PRINT.v:60]
WARNING: [Synth 8-567] referenced signal 'h0' should be on the sensitivity list [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/PRINT.v:60]
INFO: [Synth 8-256] done synthesizing module 'Print' (10#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/PRINT.v:22]
INFO: [Synth 8-638] synthesizing module 'Clock_loud' [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Clock_loud.v:23]
INFO: [Synth 8-256] done synthesizing module 'Clock_loud' (11#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Clock_loud.v:23]
INFO: [Synth 8-256] done synthesizing module 'Main' (12#1) [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 771.957 ; gain = 597.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 771.957 ; gain = 597.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a100tcsg324-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc]
Finished Parsing XDC File [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/constrs_1/new/ConMain.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 19 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1080.148 ; gain = 905.941
32 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1080.148 ; gain = 353.176
close_design
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
ERROR: [VRFC 10-2109] no definition for port loud [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v:25]
ERROR: [VRFC 10-1241] port loud_clock is not defined [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v:33]
ERROR: [VRFC 10-1040] module Main ignored due to previous errors [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v:25]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.148 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
ERROR: [VRFC 10-1241] port loud_clock is not defined [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v:33]
ERROR: [VRFC 10-1040] module Main ignored due to previous errors [C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v:25]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1482094888 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 19:19:05 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1080.148 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1080.148 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1080.148 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [current_fileset -simset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3572390494 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 19:21:22 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.035 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [current_fileset -simset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1701351729 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 19:23:50 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1085.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3362809865 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 19:49:01 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 927075173 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_t..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 19:50:22 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1085.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 581413544 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_t..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 19:52:06 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.035 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1800ns} -objects [current_fileset -simset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1259095936 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 19:53:40 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 660455701 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_t..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 19:54:58 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 816748543 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_t..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 19:57:18 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 898709305 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_t..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 19:58:46 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3249189068 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 20:00:50 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1085.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2525888968 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 20:01:28 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/RING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/CLOCK_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_H
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Count(COUNTNUM=59)
Compiling module xil_defaultlib.CLOCK_S
Compiling module xil_defaultlib.CLOCK_M
Compiling module xil_defaultlib.Count(COUNTNUM=23)
Compiling module xil_defaultlib.CLOCK_H
Compiling module xil_defaultlib.RING
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4192034380 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 20:18:12 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sources_1/new/DCLK_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCLK_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 48dcadff99244c86b28ec7f717c5d488 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DCLK_1
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 734632707 -regid "" -xml C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_t..."
    (file "C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 20:38:49 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/iyuge2/iyuge2_DONE/EleClock/project_yu1433.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 28 20:42:17 2016...
