\documentclass[a4paper]{article}
\usepackage[utf8]{inputenc}
\usepackage[a4paper, margin=1in]{geometry}
\usepackage{enumitem}
\usepackage{hyperref}
\usepackage{listings}
\usepackage{tabularx}
\usepackage{xcolor}
\usepackage{amsmath}
\usepackage{mathtools}
\DeclarePairedDelimiter\ceil{\lceil}{\rceil}
\DeclarePairedDelimiter\floor{\lfloor}{\rfloor}

\renewcommand{\arraystretch}{1.5}

\definecolor{codegreen}{rgb}{0,0.6,0}
\definecolor{codegray}{rgb}{0.5,0.5,0.5}
\definecolor{codepurple}{rgb}{0.58,0,0.82}
\definecolor{backcolour}{rgb}{0.95,0.95,0.92}

\lstdefinestyle{mystyle}{
    backgroundcolor=\color{backcolour},
    commentstyle=\color{codegreen},
    keywordstyle=\color{magenta},
    numberstyle=\tiny\color{codegray},
    stringstyle=\color{codepurple},
    basicstyle=\ttfamily\footnotesize,
    breakatwhitespace=false,
    breaklines=true,
    captionpos=b,
    keepspaces=true,
    numbers=left,
    numbersep=5pt,
    showspaces=false,
    showstringspaces=false,
    showtabs=false,
    tabsize=2
}
\lstset{style=mystyle}

\title{Computer Architecture HW3}
\author{Fabian WÃ¼thrich}

\begin{document}

\maketitle

\section{Critical Paper Reviews [500 points]}

see \href{https://safari.ethz.ch/review/architecture20/}{here}

\section{Genome Analysis I [150 points]}

\subsection{Edit Distance}

\begin{enumerate}[label=\alph*)]
    \item \texttt{M O N - - - - T A G}

          \texttt{s - - i i i i - - -}

          \texttt{D O N N E R S T A G}

          Edit Distance: 5
    \item \texttt{F R E I T A G}

          \texttt{s s s s - - -}

          \texttt{S A M S T A G}

          Edit Distance: 4
    \item \texttt{D O N N E R S T A G}

          \texttt{d d d d d d d d d d}

          \texttt{- - - - - - - - - -}

          Edit Distance: 10
\end{enumerate}

\subsection{Read Mapping}

\begin{enumerate}[label=\alph*)]
    \item read1: 6 + 3 + 3 = 12

          read2: 2 + 5 + 6 = 13

          read3: 2 + 0 + 0 = 2

          read4: 3 + 2 + 5 = 10

          read5: 6 + 5 + 3 = 14

          \textbf{51 invocations}

      \item read1: 10, 15, 20 $\rightarrow$ 1

            read2: 50, 55, 60 \& 615, 620, 625 $\rightarrow$ 2

            read3: - $\rightarrow$ 0

            read4: 610, 615, 620 $\rightarrow$ 1

            read5: 710, 715, 720 $\rightarrow$ 1

            \textbf{5 invocations}

    \item AAAAA and GGCCT are above threshold.

          read1: 0 + 3 + 3 = 6

          read2: 2 + 0 + 0 = 2

          read3: 2 + 0 + 0 = 2

          read4: 0 + 3 + 2 = 5

          read5: 0 + 0 + 3 = 3

          \textbf{18 invocations}
\end{enumerate}

\section{Genome Analysis II [150 points]}

\begin{enumerate}[label=\alph*)]
    \item \{AAAA\} $\rightarrow$ \{1\}

          \{ATAC\} $\rightarrow$ \{5, 17, 41\}

          \{TGAT\} $\rightarrow$ \{9, 43\}

          \{CCTT\} $\rightarrow$ \{13\}

          \{GTTG\} $\rightarrow$ \{21, 37\}

          \{TAAG\} $\rightarrow$ \{25, 45\}

          \{GTTT\} $\rightarrow$ \{29\}

          \{CAAA\} $\rightarrow$ \{33\}

    \item \{AAAA\} $\rightarrow$ \{1\}

          \{ATAC\} $\rightarrow$ \{5, 17, 41\}

          \{GTTG\} $\rightarrow$ \{21\}

          \{CAAA\} $\rightarrow$ \{33\}

      \item non-overlapping 4-mers: $2^{log_2(8)} + 13 = 21$ bytes

            non-overlapping 4-mers minimizers: $2^{log_2(2)} + 6 = 10$ bytes

      \item \textbf{non-overlapping 4-mers}

            3 cycles for hash table query

            144 cycles for edit distance calculation

            total cycles: $3 + 2 \times 144 = 291$ cycles

            wasted cycles: $0.9 \times 291 = 262$ cycles

            \textbf{non-overlapping 4-mers minimizers}

            2 cycles for hash table query

            144 cycles for edit distance calculation

            total cycles: $2 + 144 = 146$ cycles

            wasted cycles: $0.8 \times 146 = 117$ cycles
\end{enumerate}

\section{RowClone [150 points]}

\begin{enumerate}[label=\alph*)]
    \item
        Step 1:

        The memory controller writes back any dirty cache line from
        the source region.

        Step 2:

        The memory controller invalidates any cache line (clean or
        dirty) from the destination region that is cached in the on-chip caches.

    \item To perform the copy operation without RowClone, the memory controller
        transfers the source page (physical page 10) over the data bus to the
        caches. Then, the destination page (physical page 12) is written back
        to main memory. A page has 8KB and the memory controller moves two
        pages i.e. 16KB over the memory bus.

        With RowClone the copy is performed inside the DRAM, so now data is
        transferred over the memory bus.

        Amount of data eliminated: 16KB
\end{enumerate}

\section{Tiered-difficulty [150 points]}

\begin{enumerate}[label=\alph*)]
    \item row 0 and row 2 
    \item row 1 and row 3
    \item Place rows that support other requests in near segment instead of frequently used rows.
    \item \textbf{Exclusive Design}

          + almost full DRAM capacity available

          -- swapping requires 3 operations (increased latency)

          \textbf{Inclusive Design}

          + smaller tag storage

          -- DRAM capacity is reduced by the size of the near segment
    \item A: 5 rows B: 3 rows C: 0 rows
\end{enumerate}

\section{Low-Latency DRAM [150 points]}

\begin{enumerate}[label=\alph*)]
    \item In the near segment, the bitlines to a row are shorter so that a smaller electrical load
        is required, which reduces the access latency.

    \item In the far segment, the bitlines to a row are longer so that a higher electrical load is
        required, which increases access latency.

    \item $\frac{16}{512}$

    \item Each entry in the tag store has a $\ceil*{\log_2(496)} = 9$ bit tag, 1 valid bit and 1 
        dirty bit. With 16 rows in the near segment, 4 bits are used to track the MRU entry. Thus,
        the total tag store size is $16\times11 + 4=180$ bits.

    \item $\frac{1}{512}$ (swap operation requires one row)

    \item Now each row requires the tag of the physical page whose data is stored in that row. Thus,
        each row requires a 9-bit tag store. An exclusive cache doesn't require a valid or dirty bit
        so the near segment needs just 4 bits to track MRU. Total Size: $511 \times 9 + 4 = 4603$ bits
        (swap row excluded).

    \item \textit{True} The virtual address translation doesn't work with chunks smaller than the page
        size.

          \textit{False} The OS controls the virtual-to-physical mapping so it can also model an
          inclusive cache (map frequently used page in near and far segment).

          \textit{False} An inclusive cache has obviously a capacity loss and even the exclusive
          cache requires one row for the swap operation.

          \textit{True} This is only true if the cache is exclusively managed by the OS and now
          support from the memory controller (e.g. store tags efficiently) is provided.
\end{enumerate}

\end{document}

