library ieee;
use ieee.std_logic_1164.all;

entity UART is
	port(i_clk, GReset: in std_logic;
		  RxD, DebugMsgByte: in std_logic_vector(7 downto 0);
		  BaudRateSel: in std_logic_vector(2 downto 0);
		  TxD, TDRE: out std_logic);
end UART;

architecture rtl of UART is
	signal int_BClk, int_BClkx8, GResetBar, int_TDRE, int_Tx_start, int_TxD: std_logic;
	component transmitter
		port(BClk, GReset, Tx_start: in std_logic;
			 Data: in std_logic_vector(7 downto 0);
			 TxD, TDRE: out std_logic);
	end component;

	component baudrategenerator
		port(sel : in std_logic_vector(2 downto 0);
			 clk : in std_logic;
			 bclkx8, bclk: out std_logic);
	end component;

	component enardFF_2
		port(
			i_resetBar	: IN	STD_LOGIC;
			i_d		: IN	STD_LOGIC;
			i_enable	: IN	STD_LOGIC;
			i_clock		: IN	STD_LOGIC;
			o_q, o_qBar	: OUT	STD_LOGIC);
	end component;

begin

	baudrate: baudrategenerator
		port map(sel => BaudRateSel, clk => i_clk, bclkx8 => int_BClkx8, 
					bclk => int_BClk);

	transmitter: transmitter
		port map(BClk => int_BClk, GReset => GReset, Tx_start => int_Tx_start, 
					Data => DebugMsgByte, TxD => int_TxD, TDRE => int_TDRE);

	enable_tx: enardFF_2
		port map(i_resetBar => GResetBar, i_d => int_TDRE, i_enable => '1', 
					i_clock => int_BClk, o_q => int_Tx_start, o_qBar => open);

	GResetBar <= not(GReset);

	--Outputs
	TDRE <= int_TDRE;
	TxD <= int_TxD;

end rtl;