0.7
2020.1
May 27 2020
19:59:15
/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab4/Lab4.sim/sim_1/synth/timing/xsim/uart_tx_time_synth.v,1646081144,verilog,,,,glbl;lab4_top;mmcm;uart_master;uart_tx,,,,,,,,
