# Computer Architecture Project
Design and Implementation of a Pipelined RISC-V Processor in gem5: <br/>
This project involves designing and implementing a pipelined RISC-V processor with multiple stages in gem5 to achieve higher clock frequencies. <br/>
<br/>
Verilog Codes Source: https://github.com/hammadmaqdoom/RISC-V-Pipelined-Processor
