var searchData=
[
  ['wclk',['wclk',['../classsrc_1_1memgen_1_1memgen.html#a1c1fc6f4740f81f1e67d7aa977b1ae85',1,'src::memgen::memgen']]],
  ['we_5fports',['we_ports',['../namespacesrc_1_1memgen.html#a3abad88dc3de0d051d3d1f4c8380e886',1,'src::memgen']]],
  ['width',['width',['../classverilog__generator_1_1Port.html#a3f3622f36b1f3f9ee2318e94b79a55bb',1,'verilog_generator.Port.width()'],['../classsrc_1_1memgen_1_1memgen.html#ab3bc3f87c24cb7b34c653aeb94454b77',1,'src.memgen.memgen.width()']]],
  ['width_5fnumbers_5fregex',['width_numbers_regex',['../namespaceveripy.html#af5cff4136cdf82435499ac37785ac957',1,'veripy']]],
  ['width_5fphysical_5fmem_5fvendor',['width_physical_mem_vendor',['../classsrc_1_1memgen_1_1memgen.html#ac45810e93bb638826e8c38fbc9c1de39',1,'src::memgen::memgen']]],
  ['width_5fstr',['width_str',['../classverilog__generator_1_1Port.html#a135b3a72ead7190ec7904431a0c493ec',1,'verilog_generator::Port']]],
  ['wire_5fbitdef_5fcolon_5fregex',['wire_bitdef_colon_regex',['../namespaceveripy.html#aa33d8fd3035f8d40742a86cdcabd1507',1,'veripy']]],
  ['wire_5fdeclarations',['wire_declarations',['../namespaceveripy.html#a1bf7781cecfa001f9a1c00ad44cb8f59',1,'veripy']]],
  ['wire_5fname',['wire_name',['../classverilog__generator_1_1Port.html#ac99dae90da0d5a3d99e91955bad1cf86',1,'verilog_generator.Port.wire_name()'],['../classverilog__generator_1_1ClockResetPort.html#a3a7abd08703934df6bec96f8e8690142',1,'verilog_generator.ClockResetPort.wire_name()'],['../classverilog__generator_1_1FeedthroughPort.html#af97681b3a72f75e91b9c4f25ad185509',1,'verilog_generator.FeedthroughPort.wire_name()']]],
  ['wires',['wires',['../namespaceverilog__generator.html#aa5e203affef1ef3d1663ff2b55d94e66',1,'verilog_generator.wires()'],['../namespaceveripy.html#a830a9b7ff5ad16c99be1ec8926435b58',1,'veripy.wires()']]],
  ['wires_5flimiter',['wires_limiter',['../namespaceverilog__generator.html#a4b2325db94182cdaabe6764d7dd66e83',1,'verilog_generator']]],
  ['wires_5fregex',['wires_regex',['../namespaceveripy.html#a7f5cee93cf9ba15ed101dff1c5c85a2b',1,'veripy']]],
  ['write_5fflop_5fversion',['write_flop_version',['../classsrc_1_1memgen_1_1memgen.html#a0c78a65b6070a2534fcc073d7a21609f',1,'src::memgen::memgen']]]
];
