INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/SchoolGit/ECEStuff/ECE3300L local hub/LAB2/LAB2.srcs/sources_1/adder_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/SchoolGit/ECEStuff/ECE3300L local hub/LAB2/LAB2.srcs/sources_1/new/csa_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/SchoolGit/ECEStuff/ECE3300L local hub/LAB2/LAB2.srcs/sources_1/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/SchoolGit/ECEStuff/ECE3300L local hub/LAB2/LAB2.srcs/sources_1/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/SchoolGit/ECEStuff/ECE3300L local hub/LAB2/LAB2.srcs/sources_1/new/mq_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mq_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/SchoolGit/ECEStuff/ECE3300L local hub/LAB2/LAB2.srcs/sources_1/new/mux_2x1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/SchoolGit/ECEStuff/ECE3300L local hub/LAB2/LAB2.srcs/sources_1/rca_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/SchoolGit/ECEStuff/ECE3300L local hub/LAB2/LAB2.srcs/sources_1/new/simple_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/SchoolGit/ECEStuff/ECE3300L local hub/LAB2/LAB2.srcs/sim_1/new/simple_cal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_cal_tb
