
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016035                       # Number of seconds simulated
sim_ticks                                 16034886000                       # Number of ticks simulated
final_tick                                16034886000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  53248                       # Simulator instruction rate (inst/s)
host_op_rate                                    92336                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18547264                       # Simulator tick rate (ticks/s)
host_mem_usage                                2037068                       # Number of bytes of host memory used
host_seconds                                   864.54                       # Real time elapsed on the host
sim_insts                                    46034768                       # Number of instructions simulated
sim_ops                                      79828366                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      9895808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9895808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1055296                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1055296                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       154622                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             154622                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        16489                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             16489                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    617142398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            617142398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     65812504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            65812504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    682954902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           682954902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     154622                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     16489                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   154622                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   16489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               9895488                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1054208                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                9895808                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1055296                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9940                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9686                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9495                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9559                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9519                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9259                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9357                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9635                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9523                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9388                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10000                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            9807                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            9826                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9910                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9975                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9738                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1042                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              973                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              974                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              981                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              961                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              851                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1007                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1182                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1117                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              961                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1042                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1019                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1126                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1111                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1089                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1036                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  16033683000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               154622                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               16489                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  76566                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  40749                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  20710                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   9877                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4249                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1644                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    584                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    181                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   210                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   265                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   683                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   952                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1035                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1036                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1033                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1034                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1023                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1025                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1024                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1019                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1017                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1017                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1012                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1025                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1024                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1014                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    20                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        94589                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   115.756716                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    89.280517                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   123.590194                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        66913     70.74%     70.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        17700     18.71%     89.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4149      4.39%     93.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2495      2.64%     96.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1595      1.69%     98.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1282      1.36%     99.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          159      0.17%     99.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          156      0.16%     99.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          140      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        94589                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples          998                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    154.923848                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    59.474332                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2046.514347                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047          996     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-4095            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          998                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          998                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.505010                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.483832                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.853029                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             727     72.85%     72.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              43      4.31%     77.15% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             223     22.34%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               5      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          998                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4320279750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7219348500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 773085000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    27941.82                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46691.82                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      617.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       65.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   617.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    65.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.33                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.82                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.04                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   73115                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3381                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                47.29                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               20.50                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     93703.40                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   44.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               332966760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               176976030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              545853000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              41608620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1235426400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1445131830                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            36962400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5025329760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      365103840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       223187100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9428864400                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           588.019249                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12768856500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     26034250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    522885750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    797600250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    950981500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2717109500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11020274750                       # Time in different power states
system.mem_ctrls0_1.actEnergy               342427260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               181989225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              558112380                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              44375220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1239114240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1479098130                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            42553920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5015914500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      369980160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       201525945                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9475340250                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           590.920328                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12679348500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     39562500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    524568000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    716573500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    963301000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2790324250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11000556750                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      9870336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9870336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1049664                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1049664                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       154224                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             154224                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        16401                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             16401                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    615553862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            615553862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     65461270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            65461270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    681015132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           681015132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     154224                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     16401                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   154224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   16401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               9870080                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    256                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1047616                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9870336                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1049664                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9935                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9622                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9529                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9468                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9222                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9374                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9589                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9531                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9344                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9979                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            9780                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            9854                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            9879                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9942                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9694                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1052                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              949                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              971                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              974                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              923                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              853                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1010                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1165                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1123                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              955                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1035                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1021                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1124                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1109                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1091                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1014                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  16034306000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               154224                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               16401                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  75927                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  40282                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  20687                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10171                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4342                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1792                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    677                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    241                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     79                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   242                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   284                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   691                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   963                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1029                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1021                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1013                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1010                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1023                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1009                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1007                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1004                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1016                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1009                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1012                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1010                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1009                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1007                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        94044                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   116.087278                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    89.413855                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   124.624363                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        66393     70.60%     70.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        17730     18.85%     89.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4150      4.41%     93.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2448      2.60%     96.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1523      1.62%     98.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1296      1.38%     99.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          177      0.19%     99.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          172      0.18%     99.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          155      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        94044                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples          989                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    155.907988                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    59.874122                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2043.939961                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047          987     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          989                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          989                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.551062                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.528616                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.877445                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             700     70.78%     70.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              35      3.54%     74.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             252     25.48%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          989                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4474969500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7366594500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 771100000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29016.79                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47766.79                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      615.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       65.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   615.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    65.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.32                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.81                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.15                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   73130                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3410                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                47.42                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               20.79                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     93973.95                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   44.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               329846580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               175302435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              544189380                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              41222340                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1227436080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1434483660                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            39518880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5035752210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      345654720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       229951515                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9403551480                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           586.443292                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12785169000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     31130250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    519568000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    842285500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    899946250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2698880250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11043075750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               341663280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               181594545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              556941420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              44223840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1223748240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1473756090                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            35259840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5038173000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      319937280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       221772855                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9437302830                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           588.548162                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12711071500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     21753500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    517984000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    828828500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    832979250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2783613250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11049727500                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      9887104                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           9887104                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1054528                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1054528                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       154486                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             154486                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        16477                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             16477                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    616599582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            616599582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     65764608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            65764608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    682364190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           682364190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     154486                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     16477                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   154486                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   16477                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               9886720                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1053504                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                9887104                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1054528                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9902                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9663                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9524                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9505                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9499                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9223                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9359                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9593                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9517                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9344                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            9974                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            9904                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            9845                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            9962                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            9956                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9710                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1030                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              937                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2              975                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3              965                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              943                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              866                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1003                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1169                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1138                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9              921                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1030                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1076                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1130                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1143                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1112                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1023                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  16033950500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               154486                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               16477                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  75827                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  40381                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  21000                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10142                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4434                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1782                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    637                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    200                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     62                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   237                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   286                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   690                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   950                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1024                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1035                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1034                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1023                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1024                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1014                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1006                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1023                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1019                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1015                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1011                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1017                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1006                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1005                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    36                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        94544                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   115.708242                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    89.162737                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   124.046641                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        67056     70.93%     70.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        17559     18.57%     89.50% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         4080      4.32%     93.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2509      2.65%     96.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1615      1.71%     98.18% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1264      1.34%     99.51% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          144      0.15%     99.66% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          161      0.17%     99.83% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          156      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        94544                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples          995                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    155.252261                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    59.593551                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2045.420057                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047          993     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total          995                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples          995                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.543719                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.521143                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.880625                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             711     71.46%     71.46% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              31      3.12%     74.57% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             250     25.13%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               2      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total          995                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4356039000                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7252539000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 772400000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28198.08                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               46948.08                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      616.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       65.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   616.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    65.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.33                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.82                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.01                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   72941                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3447                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                47.22                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               20.92                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     93786.09                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   44.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               331467360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               176163900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              544553520                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              41175360                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1212070080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1422148860                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            37800480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5048336670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      312081120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       244058640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9369855990                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           584.341906                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12817496750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     28306500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    512984000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    934071750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    812901750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2676059750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11070562250                       # Time in different power states
system.mem_ctrls2_1.actEnergy               343641060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               182630580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              558433680                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              44751060                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1218831120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1463227050                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            35640960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5034352860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      318276480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       228409725                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9428289915                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           587.986080                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12733390250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     21529750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    515886000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    863942000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    828650500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2763710250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11041167500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      9888192                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           9888192                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1049152                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1049152                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       154503                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             154503                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        16393                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             16393                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    616667434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            616667434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     65429340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            65429340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    682096773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           682096773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     154503                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     16393                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   154503                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   16393                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               9887872                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1047424                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                9888192                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1049152                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             9947                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9671                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9517                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9503                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9457                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9249                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9336                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9608                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9503                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9364                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9953                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            9857                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            9887                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            9938                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10003                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9705                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1046                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              972                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2              957                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3              939                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              920                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              851                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1001                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1156                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1137                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9              928                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1023                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1012                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1167                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1136                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1105                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1016                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  16034576500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               154503                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               16393                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  76398                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  40598                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  20682                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9934                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4263                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1706                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    644                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    209                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     54                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   232                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   271                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   688                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   962                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1025                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1028                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1017                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1013                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1017                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1018                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1022                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1011                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1009                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1013                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1010                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1008                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1009                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1005                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    17                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        94554                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   115.645917                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    89.150485                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   123.826543                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        67044     70.91%     70.91% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        17627     18.64%     89.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4010      4.24%     93.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2547      2.69%     96.48% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1600      1.69%     98.17% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1253      1.33%     99.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          171      0.18%     99.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          174      0.18%     99.86% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          128      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        94554                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples          990                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    156.039394                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    60.030092                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2038.571252                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047          988     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-4095            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total          990                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples          990                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.531313                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.508879                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.879223                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             711     71.82%     71.82% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              41      4.14%     75.96% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             231     23.33%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               6      0.61%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total          990                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4344973750                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7241811250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 772490000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28123.17                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               46873.17                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      616.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       65.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   616.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    65.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.33                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.82                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.03                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   72812                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3491                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                47.13                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               21.30                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     93826.52                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   44.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               331460220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               176152515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              544696320                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              40935240                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1218831120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1429133070                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            35576160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5022697500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      348189120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       235636770                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9383961015                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           585.221461                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12806917500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     21509750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    515880000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    885310250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    906679000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2690317750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11015189250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               343705320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               182679915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              558419400                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              44495280                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1212684720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1468431720                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            37951200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5022862230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      295182240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       243632850                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9410218305                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           586.859062                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12714902500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     27506500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    513250000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    931669500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    768499500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2778345250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11015615250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                109                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       27130759                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3330772                       # Number of instructions committed
system.cpu00.committedOps                     5773229                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5701258                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu00.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       460792                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5701258                       # number of integer instructions
system.cpu00.num_fp_insts                       72526                       # number of float instructions
system.cpu00.num_int_register_reads          11390625                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4899627                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3179446                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2513393                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1294344                       # number of memory refs
system.cpu00.num_load_insts                    938101                       # Number of load instructions
system.cpu00.num_store_insts                   356243                       # Number of store instructions
system.cpu00.num_idle_cycles             4178363.707942                       # Number of idle cycles
system.cpu00.num_busy_cycles             22952395.292058                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.845992                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.154008                       # Percentage of idle cycles
system.cpu00.Branches                          531618                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4350778     75.36%     75.75% # Class of executed instruction
system.cpu00.op_class::IntMult                  16820      0.29%     76.04% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36978      0.64%     76.68% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51856      0.90%     77.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     77.58% # Class of executed instruction
system.cpu00.op_class::MemRead                 923066     15.99%     93.57% # Class of executed instruction
system.cpu00.op_class::MemWrite                354414      6.14%     99.71% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5773229                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 97                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       22159236                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2997662                       # Number of instructions committed
system.cpu01.committedOps                     5244893                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5173008                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu01.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       421796                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5173008                       # number of integer instructions
system.cpu01.num_fp_insts                       72434                       # number of float instructions
system.cpu01.num_int_register_reads          10352742                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4449417                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2964455                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2318899                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1098610                       # number of memory refs
system.cpu01.num_load_insts                    781323                       # Number of load instructions
system.cpu01.num_store_insts                   317287                       # Number of store instructions
system.cpu01.num_idle_cycles             6847878.623556                       # Number of idle cycles
system.cpu01.num_busy_cycles             15311357.376444                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.690970                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.309030                       # Percentage of idle cycles
system.cpu01.Branches                          492506                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4018294     76.61%     77.04% # Class of executed instruction
system.cpu01.op_class::IntMult                  16802      0.32%     77.36% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.70%     78.07% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51784      0.99%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     79.05% # Class of executed instruction
system.cpu01.op_class::MemRead                 766296     14.61%     93.66% # Class of executed instruction
system.cpu01.op_class::MemWrite                315458      6.01%     99.68% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5244893                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                 97                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       19467090                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2816568                       # Number of instructions committed
system.cpu02.committedOps                     4957789                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             4885904                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu02.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       400594                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    4885904                       # number of integer instructions
system.cpu02.num_fp_insts                       72434                       # number of float instructions
system.cpu02.num_int_register_reads           9788896                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4204717                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            2847834                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2212909                       # number of times the CC registers were written
system.cpu02.num_mem_refs                      992042                       # number of memory refs
system.cpu02.num_load_insts                    695937                       # Number of load instructions
system.cpu02.num_store_insts                   296105                       # Number of store instructions
system.cpu02.num_idle_cycles             7650118.147364                       # Number of idle cycles
system.cpu02.num_busy_cycles             11816971.852636                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.607023                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.392977                       # Percentage of idle cycles
system.cpu02.Branches                          471284                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu02.op_class::IntAlu                 3837758     77.41%     77.86% # Class of executed instruction
system.cpu02.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36964      0.75%     78.95% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu02.op_class::MemRead                 680910     13.73%     93.72% # Class of executed instruction
system.cpu02.op_class::MemWrite                294276      5.94%     99.66% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  4957789                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                103                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29406190                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3508383                       # Number of instructions committed
system.cpu03.committedOps                     6052772                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5980844                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu03.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       481203                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5980844                       # number of integer instructions
system.cpu03.num_fp_insts                       72480                       # number of float instructions
system.cpu03.num_int_register_reads          11940815                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5138421                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3291453                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2615704                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1399304                       # number of memory refs
system.cpu03.num_load_insts                   1022628                       # Number of load instructions
system.cpu03.num_store_insts                   376676                       # Number of store instructions
system.cpu03.num_idle_cycles             2442355.948976                       # Number of idle cycles
system.cpu03.num_busy_cycles             26963834.051024                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.916944                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.083056                       # Percentage of idle cycles
system.cpu03.Branches                          551966                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22446      0.37%      0.37% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4525417     74.77%     75.14% # Class of executed instruction
system.cpu03.op_class::IntMult                  16814      0.28%     75.41% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36971      0.61%     76.03% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51820      0.86%     76.88% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.88% # Class of executed instruction
system.cpu03.op_class::MemRead                1007597     16.65%     93.53% # Class of executed instruction
system.cpu03.op_class::MemWrite                374847      6.19%     99.72% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15031      0.25%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6052772                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                103                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       24696028                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3171124                       # Number of instructions committed
system.cpu04.committedOps                     5519775                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5447847                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu04.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       442056                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5447847                       # number of integer instructions
system.cpu04.num_fp_insts                       72480                       # number of float instructions
system.cpu04.num_int_register_reads          10892934                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4683720                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3076137                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2419984                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1200583                       # number of memory refs
system.cpu04.num_load_insts                    863040                       # Number of load instructions
system.cpu04.num_store_insts                   337543                       # Number of store instructions
system.cpu04.num_idle_cycles             5678312.534522                       # Number of idle cycles
system.cpu04.num_busy_cycles             19017715.465478                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.770072                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.229928                       # Percentage of idle cycles
system.cpu04.Branches                          512803                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4191141     75.93%     76.34% # Class of executed instruction
system.cpu04.op_class::IntMult                  16814      0.30%     76.64% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36971      0.67%     77.31% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51820      0.94%     78.25% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     78.25% # Class of executed instruction
system.cpu04.op_class::MemRead                 848009     15.36%     93.61% # Class of executed instruction
system.cpu04.op_class::MemWrite                335714      6.08%     99.69% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5519775                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                103                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       27064933                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3334610                       # Number of instructions committed
system.cpu05.committedOps                     5778321                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5706393                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu05.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       461068                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5706393                       # number of integer instructions
system.cpu05.num_fp_insts                       72480                       # number of float instructions
system.cpu05.num_int_register_reads          11401004                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4904242                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3180730                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2514990                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1296827                       # number of memory refs
system.cpu05.num_load_insts                    940326                       # Number of load instructions
system.cpu05.num_store_insts                   356501                       # Number of store instructions
system.cpu05.num_idle_cycles             4223779.085691                       # Number of idle cycles
system.cpu05.num_busy_cycles             22841153.914309                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.843939                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.156061                       # Percentage of idle cycles
system.cpu05.Branches                          531869                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4353443     75.34%     75.73% # Class of executed instruction
system.cpu05.op_class::IntMult                  16814      0.29%     76.02% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36971      0.64%     76.66% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51820      0.90%     77.56% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     77.56% # Class of executed instruction
system.cpu05.op_class::MemRead                 925295     16.01%     93.57% # Class of executed instruction
system.cpu05.op_class::MemWrite                354672      6.14%     99.71% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5778321                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                121                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       31856345                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3846728                       # Number of instructions committed
system.cpu06.committedOps                     6593180                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             6521123                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu06.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       521540                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    6521123                       # number of integer instructions
system.cpu06.num_fp_insts                       72618                       # number of float instructions
system.cpu06.num_int_register_reads          13000057                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5597930                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3514082                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2816591                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1597455                       # number of memory refs
system.cpu06.num_load_insts                   1180535                       # Number of load instructions
system.cpu06.num_store_insts                   416920                       # Number of store instructions
system.cpu06.num_idle_cycles             212006.627537                       # Number of idle cycles
system.cpu06.num_busy_cycles             31644338.372463                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.993345                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.006655                       # Percentage of idle cycles
system.cpu06.Branches                          592525                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22467      0.34%      0.34% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4867506     73.83%     74.17% # Class of executed instruction
system.cpu06.op_class::IntMult                  16832      0.26%     74.42% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36992      0.56%     74.98% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51928      0.79%     75.77% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     75.77% # Class of executed instruction
system.cpu06.op_class::MemRead                1165492     17.68%     93.45% # Class of executed instruction
system.cpu06.op_class::MemWrite                415091      6.30%     99.74% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6593180                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12140675                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664755                       # Number of instructions committed
system.cpu07.committedOps                     4697574                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625689                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378913                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625689                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9289991                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987862                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728615                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104455                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905217                       # number of memory refs
system.cpu07.num_load_insts                    630844                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7544571.558839                       # Number of idle cycles
system.cpu07.num_busy_cycles             4596103.441161                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.378571                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.621429                       # Percentage of idle cycles
system.cpu07.Branches                          449656                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664368     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615817     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697574                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                109                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       29501929                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3514510                       # Number of instructions committed
system.cpu08.committedOps                     6063025                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5991054                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu08.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       482003                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5991054                       # number of integer instructions
system.cpu08.num_fp_insts                       72526                       # number of float instructions
system.cpu08.num_int_register_reads          11960845                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5146999                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3296090                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2619481                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1402739                       # number of memory refs
system.cpu08.num_load_insts                   1025251                       # Number of load instructions
system.cpu08.num_store_insts                   377488                       # Number of store instructions
system.cpu08.num_idle_cycles             2362234.503052                       # Number of idle cycles
system.cpu08.num_busy_cycles             27139694.496948                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.919929                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.080071                       # Percentage of idle cycles
system.cpu08.Branches                          552797                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4532179     74.75%     75.12% # Class of executed instruction
system.cpu08.op_class::IntMult                  16820      0.28%     75.40% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36978      0.61%     76.01% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51856      0.86%     76.86% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     76.86% # Class of executed instruction
system.cpu08.op_class::MemRead                1010216     16.66%     93.53% # Class of executed instruction
system.cpu08.op_class::MemWrite                375659      6.20%     99.72% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6063025                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19482189                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2819342                       # Number of instructions committed
system.cpu09.committedOps                     4962553                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4890668                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       400992                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4890668                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9797990                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4208685                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2850029                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2214887                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      993610                       # number of memory refs
system.cpu09.num_load_insts                    697119                       # Number of load instructions
system.cpu09.num_store_insts                   296491                       # Number of store instructions
system.cpu09.num_idle_cycles             7646879.157197                       # Number of idle cycles
system.cpu09.num_busy_cycles             11835309.842803                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.607494                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.392506                       # Percentage of idle cycles
system.cpu09.Branches                          471694                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3840954     77.40%     77.85% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.74%     78.93% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::MemRead                 682092     13.74%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294662      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4962553                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       22137327                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2999464                       # Number of instructions committed
system.cpu10.committedOps                     5248015                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5176130                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       422060                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5176130                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads          10358792                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4452011                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2965891                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2320251                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1099678                       # number of memory refs
system.cpu10.num_load_insts                    782095                       # Number of load instructions
system.cpu10.num_store_insts                   317583                       # Number of store instructions
system.cpu10.num_idle_cycles             6856231.559896                       # Number of idle cycles
system.cpu10.num_busy_cycles             15281095.440104                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.690286                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.309714                       # Percentage of idle cycles
system.cpu10.Branches                          492738                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4020348     76.61%     77.03% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      0.99%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::MemRead                 767068     14.62%     93.66% # Class of executed instruction
system.cpu10.op_class::MemWrite                315754      6.02%     99.68% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5248015                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                121                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29633238                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3743622                       # Number of instructions committed
system.cpu11.committedOps                     6412647                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             6340590                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu11.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       506054                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    6340590                       # number of integer instructions
system.cpu11.num_fp_insts                       72618                       # number of float instructions
system.cpu11.num_int_register_reads          12656275                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5448367                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3428903                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2739177                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1539058                       # number of memory refs
system.cpu11.num_load_insts                   1137610                       # Number of load instructions
system.cpu11.num_store_insts                   401448                       # Number of store instructions
system.cpu11.num_idle_cycles             2251415.818356                       # Number of idle cycles
system.cpu11.num_busy_cycles             27381822.181644                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.924024                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.075976                       # Percentage of idle cycles
system.cpu11.Branches                          577027                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22467      0.35%      0.35% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4745370     74.00%     74.35% # Class of executed instruction
system.cpu11.op_class::IntMult                  16832      0.26%     74.61% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36992      0.58%     75.19% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51928      0.81%     76.00% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.00% # Class of executed instruction
system.cpu11.op_class::MemRead                1122567     17.51%     93.51% # Class of executed instruction
system.cpu11.op_class::MemWrite                399619      6.23%     99.74% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6412647                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                127                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       32069772                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   4112451                       # Number of instructions committed
system.cpu12.committedOps                     6998910                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6926810                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu12.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       549515                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6926810                       # number of integer instructions
system.cpu12.num_fp_insts                       72664                       # number of float instructions
system.cpu12.num_int_register_reads          13806793                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5947631                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3668218                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2956174                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1755740                       # number of memory refs
system.cpu12.num_load_insts                   1310903                       # Number of load instructions
system.cpu12.num_store_insts                   444837                       # Number of store instructions
system.cpu12.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu12.num_busy_cycles             32069771.998000                       # Number of busy cycles
system.cpu12.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu12.Branches                          620605                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22474      0.32%      0.32% # Class of executed instruction
system.cpu12.op_class::IntAlu                 5114895     73.08%     73.40% # Class of executed instruction
system.cpu12.op_class::IntMult                  16838      0.24%     73.64% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36999      0.53%     74.17% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51964      0.74%     74.91% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     74.91% # Class of executed instruction
system.cpu12.op_class::MemRead                1295856     18.52%     93.43% # Class of executed instruction
system.cpu12.op_class::MemWrite                443008      6.33%     99.76% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15047      0.21%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6998910                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                103                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       24719414                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3174777                       # Number of instructions committed
system.cpu13.committedOps                     5525683                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5453755                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu13.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       442507                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5453755                       # number of integer instructions
system.cpu13.num_fp_insts                       72480                       # number of float instructions
system.cpu13.num_int_register_reads          10904387                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4688726                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3078632                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2422210                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1202679                       # number of memory refs
system.cpu13.num_load_insts                    864714                       # Number of load instructions
system.cpu13.num_store_insts                   337965                       # Number of store instructions
system.cpu13.num_idle_cycles             5665663.681311                       # Number of idle cycles
system.cpu13.num_busy_cycles             19053750.318689                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.770801                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.229199                       # Percentage of idle cycles
system.cpu13.Branches                          513283                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4194953     75.92%     76.32% # Class of executed instruction
system.cpu13.op_class::IntMult                  16814      0.30%     76.63% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36971      0.67%     77.30% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51820      0.94%     78.23% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.23% # Class of executed instruction
system.cpu13.op_class::MemRead                 849683     15.38%     93.61% # Class of executed instruction
system.cpu13.op_class::MemWrite                336136      6.08%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5525683                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4684355                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   16034886000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4316828                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              556791                       # Transaction distribution
system.piobus.trans_dist::ReadResp             556791                       # Transaction distribution
system.piobus.trans_dist::WriteReq                462                       # Transaction distribution
system.piobus.trans_dist::WriteResp               462                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        85226                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        85226                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        46570                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        46570                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        25348                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        25348                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       105790                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       105790                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        66628                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        66628                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        85694                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        85694                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       145698                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       145698                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3720                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3720                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       106404                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       106404                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25758                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25758                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        46802                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        46802                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       130200                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       130200                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       173560                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       173560                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        67108                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        67108                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1114506                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       340904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       340904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       186280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       186280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       101392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       101392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       423160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       423160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       266512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       266512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       342776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       342776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       582792                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       582792                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       425616                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       425616                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       103032                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       103032                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       187208                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       187208                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       520800                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       520800                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       694240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       694240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       268432                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       268432                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4458024                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           454502500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           320981000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           94860500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           51614000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           28001000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          117844000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          74116500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          95826000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         159883000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3696000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         118414500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28465000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          51959500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         141517000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         185351500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             1.2                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          74680500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.5                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4778700                       # delay histogram for all message
system.ruby.delayHist::mean                 13.485269                       # delay histogram for all message
system.ruby.delayHist::gmean                11.973230                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.115100                       # delay histogram for all message
system.ruby.delayHist                    |      633115     13.25%     13.25% |     3106216     65.00%     78.25% |      416145      8.71%     86.96% |      436340      9.13%     96.09% |      186735      3.91%    100.00% |         148      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4778700                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78380232                      
system.ruby.outstanding_req_hist_seqr::mean     1.000127                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011284                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78370250     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78380232                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78380232                      
system.ruby.latency_hist_seqr::mean          3.363188                      
system.ruby.latency_hist_seqr::gmean         1.494241                      
system.ruby.latency_hist_seqr::stdev        18.461226                      
system.ruby.latency_hist_seqr            |    78350635     99.96%     99.96% |       17590      0.02%     99.98% |       11021      0.01%    100.00% |         662      0.00%    100.00% |         284      0.00%    100.00% |          28      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78380232                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77553609                      
system.ruby.hit_latency_hist_seqr::mean      1.768168                      
system.ruby.hit_latency_hist_seqr::gmean     1.426136                      
system.ruby.hit_latency_hist_seqr::stdev     1.309359                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57695546     74.39%     74.39% |           0      0.00%     74.39% |           0      0.00%     74.39% |    19858063     25.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77553609                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       826623                      
system.ruby.miss_latency_hist_seqr::mean   153.007633                      
system.ruby.miss_latency_hist_seqr::gmean   118.894723                      
system.ruby.miss_latency_hist_seqr::stdev    97.586914                      
system.ruby.miss_latency_hist_seqr       |      797026     96.42%     96.42% |       17590      2.13%     98.55% |       11021      1.33%     99.88% |         662      0.08%     99.96% |         284      0.03%    100.00% |          28      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       826623                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1192840                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        59604                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1252444                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4420875                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1701                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4422576                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1035623                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        40415                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1076038                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4009808                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         2503                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4012311                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1036472                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        40518                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1076990                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4013168                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1702                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4014870                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1391839                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        82832                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1474671                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4914549                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1693                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4916242                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1565399                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses       104274                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1669673                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      5369353                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         2546                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      5371899                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1119300                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        50538                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1169838                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4228618                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1692                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4230310                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits       950486                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        29595                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses       980081                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      3787493                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1666                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      3789159                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1277214                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        69908                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1347122                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4638071                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1715                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4639786                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1117575                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        50407                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1167982                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4224080                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1693                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4225773                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1194803                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        59890                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1254693                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4424803                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1707                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4426510                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1435261                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        90058                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1525319                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      5057225                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         2555                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      5059780                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884723                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19347                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904070                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581366                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583031                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1279728                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        70522                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1350250                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4645131                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         2542                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4647673                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       951597                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29847                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       981444                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3791187                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1710                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3792897                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        12707                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        38768                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51475                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12893                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        38597                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51490                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        12759                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        38712                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        51471                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        13305                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        38765                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        52070                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        13077                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        38834                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        51911                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        13116                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        38897                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        52013                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        16227                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        38906                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        55133                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        12182                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        38708                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        50890                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12677                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        38543                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51220                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12707                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        38710                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51417                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        12750                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        38465                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        51215                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        12268                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        38741                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        51009                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        12416                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        38772                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        51188                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        12762                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        38765                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51527                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        12653                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        38975                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51628                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        12515                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        38451                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        50966                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2644947                      
system.ruby.network.routers00.buffer_writes      2644947                      
system.ruby.network.routers00.sw_input_arbiter_activity      2673032                      
system.ruby.network.routers00.sw_output_arbiter_activity      2644947                      
system.ruby.network.routers00.crossbar_activity      2644947                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3368266                      
system.ruby.network.routers01.buffer_writes      3368266                      
system.ruby.network.routers01.sw_input_arbiter_activity      3420106                      
system.ruby.network.routers01.sw_output_arbiter_activity      3368266                      
system.ruby.network.routers01.crossbar_activity      3368266                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3028165                      
system.ruby.network.routers02.buffer_writes      3028165                      
system.ruby.network.routers02.sw_input_arbiter_activity      3073700                      
system.ruby.network.routers02.sw_output_arbiter_activity      3028165                      
system.ruby.network.routers02.crossbar_activity      3028165                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2054751                      
system.ruby.network.routers03.buffer_writes      2054751                      
system.ruby.network.routers03.sw_input_arbiter_activity      2066221                      
system.ruby.network.routers03.sw_output_arbiter_activity      2054751                      
system.ruby.network.routers03.crossbar_activity      2054751                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3069131                      
system.ruby.network.routers04.buffer_writes      3069131                      
system.ruby.network.routers04.sw_input_arbiter_activity      3102710                      
system.ruby.network.routers04.sw_output_arbiter_activity      3069131                      
system.ruby.network.routers04.crossbar_activity      3069131                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2639271                      
system.ruby.network.routers05.buffer_writes      2639271                      
system.ruby.network.routers05.sw_input_arbiter_activity      2658199                      
system.ruby.network.routers05.sw_output_arbiter_activity      2639271                      
system.ruby.network.routers05.crossbar_activity      2639271                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2718854                      
system.ruby.network.routers06.buffer_writes      2718854                      
system.ruby.network.routers06.sw_input_arbiter_activity      2746367                      
system.ruby.network.routers06.sw_output_arbiter_activity      2718854                      
system.ruby.network.routers06.crossbar_activity      2718854                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2511220                      
system.ruby.network.routers07.buffer_writes      2511220                      
system.ruby.network.routers07.sw_input_arbiter_activity      2531550                      
system.ruby.network.routers07.sw_output_arbiter_activity      2511220                      
system.ruby.network.routers07.crossbar_activity      2511220                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3341089                      
system.ruby.network.routers08.buffer_writes      3341089                      
system.ruby.network.routers08.sw_input_arbiter_activity      3374873                      
system.ruby.network.routers08.sw_output_arbiter_activity      3341089                      
system.ruby.network.routers08.crossbar_activity      3341089                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3406810                      
system.ruby.network.routers09.buffer_writes      3406810                      
system.ruby.network.routers09.sw_input_arbiter_activity      3443792                      
system.ruby.network.routers09.sw_output_arbiter_activity      3406810                      
system.ruby.network.routers09.crossbar_activity      3406810                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3263124                      
system.ruby.network.routers10.buffer_writes      3263124                      
system.ruby.network.routers10.sw_input_arbiter_activity      3296730                      
system.ruby.network.routers10.sw_output_arbiter_activity      3263124                      
system.ruby.network.routers10.crossbar_activity      3263124                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3496739                      
system.ruby.network.routers11.buffer_writes      3496739                      
system.ruby.network.routers11.sw_input_arbiter_activity      3533597                      
system.ruby.network.routers11.sw_output_arbiter_activity      3496739                      
system.ruby.network.routers11.crossbar_activity      3496739                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      3617076                      
system.ruby.network.routers12.buffer_writes      3617076                      
system.ruby.network.routers12.sw_input_arbiter_activity      3663537                      
system.ruby.network.routers12.sw_output_arbiter_activity      3617076                      
system.ruby.network.routers12.crossbar_activity      3617076                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3472959                      
system.ruby.network.routers13.buffer_writes      3472959                      
system.ruby.network.routers13.sw_input_arbiter_activity      3519952                      
system.ruby.network.routers13.sw_output_arbiter_activity      3472959                      
system.ruby.network.routers13.crossbar_activity      3472959                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      2864213                      
system.ruby.network.routers14.buffer_writes      2864213                      
system.ruby.network.routers14.sw_input_arbiter_activity      2892358                      
system.ruby.network.routers14.sw_output_arbiter_activity      2864213                      
system.ruby.network.routers14.crossbar_activity      2864213                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      3180932                      
system.ruby.network.routers15.buffer_writes      3180932                      
system.ruby.network.routers15.sw_input_arbiter_activity      3231184                      
system.ruby.network.routers15.sw_output_arbiter_activity      3180932                      
system.ruby.network.routers15.crossbar_activity      3180932                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2226098     40.35%     40.35% |     2478624     44.93%     85.28% |      811883     14.72%    100.00%
system.ruby.network.packets_received::total      5516605                      
system.ruby.network.packets_injected     |     2226098     40.35%     40.35% |     2478624     44.93%     85.28% |      811883     14.72%    100.00%
system.ruby.network.packets_injected::total      5516605                      
system.ruby.network.packet_network_latency |    32642941                       |    29840303                       |     7597156                      
system.ruby.network.packet_queueing_latency |     5233867                       |     2828225                       |      811883                      
system.ruby.network.memory_received      |      617835     83.73%     83.73% |      120070     16.27%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       737905                      
system.ruby.network.memory_network_latency |     5047684                       |     1381388                       |           0                      
system.ruby.network.memory_queueing_latency |     1235685                       |      240140                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.663748                       |   12.039060                       |    9.357452                      
system.ruby.network.average_packet_vqueue_latency |    2.351140                       |    1.141046                       |           1                      
system.ruby.network.average_packet_network_latency    12.703538                      
system.ruby.network.average_packet_queueing_latency     1.608594                      
system.ruby.network.average_packet_latency    14.312131                      
system.ruby.network.average_memory_network_latency     8.712601                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.712622                      
system.ruby.network.flits_received       |     4714586     33.55%     33.55% |     8525412     60.67%     94.22% |      811883      5.78%    100.00%
system.ruby.network.flits_received::total     14051881                      
system.ruby.network.flits_injected       |     4714586     33.55%     33.55% |     8525412     60.67%     94.22% |      811883      5.78%    100.00%
system.ruby.network.flits_injected::total     14051881                      
system.ruby.network.flit_network_latency |    74851044                       |    92473201                       |     7597156                      
system.ruby.network.flit_queueing_latency |    10210867                       |     9989545                       |      811883                      
system.ruby.network.average_flit_vnet_latency |   15.876483                       |   10.846772                       |    9.357452                      
system.ruby.network.average_flit_vqueue_latency |    2.165804                       |    1.171738                       |           1                      
system.ruby.network.average_flit_network_latency    12.448255                      
system.ruby.network.average_flit_queueing_latency     1.495337                      
system.ruby.network.average_flit_latency    13.943592                      
system.ruby.network.ext_in_link_utilization     14051881                      
system.ruby.network.ext_out_link_utilization     14051881                      
system.ruby.network.int_link_utilization     34625666                      
system.ruby.network.avg_link_utilization     1.956030                      
system.ruby.network.avg_vc_load          |    0.449192     22.96%     22.96% |    0.143548      7.34%     30.30% |    0.041099      2.10%     32.40% |    0.040241      2.06%     34.46% |    0.916634     46.86%     81.32% |    0.114033      5.83%     87.15% |    0.066535      3.40%     90.55% |    0.066922      3.42%     93.98% |    0.098202      5.02%     99.00% |    0.006964      0.36%     99.35% |    0.006330      0.32%     99.68% |    0.006329      0.32%    100.00%
system.ruby.network.avg_vc_load::total       1.956030                      
system.ruby.network.average_hops             2.464130                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  16034886000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2407756                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.894470                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.540185                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.121371                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      405442     16.84%     16.84% |     1327935     55.15%     71.99% |       52208      2.17%     74.16% |      435295     18.08%     92.24% |      186727      7.76%     99.99% |         148      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2407756                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2358554                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        12.070101                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.440843                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.669118                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      224550      9.52%      9.52% |      851016     36.08%     45.60% |      918162     38.93%     84.53% |      332176     14.08%     98.62% |       31597      1.34%     99.96% |         994      0.04%    100.00% |          51      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2358554                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12390                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.025020                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.586786                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.737946                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3123     25.21%     25.21% |        6416     51.78%     76.99% |        2687     21.69%     98.68% |         163      1.32%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12390                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11594651                      
system.ruby.LD.latency_hist_seqr::mean      10.001529                      
system.ruby.LD.latency_hist_seqr::gmean      1.809317                      
system.ruby.LD.latency_hist_seqr::stdev     40.902553                      
system.ruby.LD.latency_hist_seqr         |    11573160     99.81%     99.81% |       12975      0.11%     99.93% |        8007      0.07%    100.00% |         397      0.00%    100.00% |         110      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11594651                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10947520                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.753131                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.416261                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.300841                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8199213     74.90%     74.90% |           0      0.00%     74.90% |           0      0.00%     74.90% |     2748307     25.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10947520                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       647131                      
system.ruby.LD.miss_latency_hist_seqr::mean   149.539742                      
system.ruby.LD.miss_latency_hist_seqr::gmean   114.024047                      
system.ruby.LD.miss_latency_hist_seqr::stdev    96.566024                      
system.ruby.LD.miss_latency_hist_seqr    |      625640     96.68%     96.68% |       12975      2.01%     98.68% |        8007      1.24%     99.92% |         397      0.06%     99.98% |         110      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       647131                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4916630                      
system.ruby.ST.latency_hist_seqr::mean       6.717671                      
system.ruby.ST.latency_hist_seqr::gmean      1.582061                      
system.ruby.ST.latency_hist_seqr::stdev     33.438168                      
system.ruby.ST.latency_hist_seqr         |     4909543     99.86%     99.86% |        3965      0.08%     99.94% |        2676      0.05%     99.99% |         246      0.01%    100.00% |         163      0.00%    100.00% |          25      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4916630                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4766129                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.686354                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.373227                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.260151                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3675711     77.12%     77.12% |           0      0.00%     77.12% |           0      0.00%     77.12% |     1090418     22.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4766129                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       150501                      
system.ruby.ST.miss_latency_hist_seqr::mean   166.051535                      
system.ruby.ST.miss_latency_hist_seqr::gmean   140.032277                      
system.ruby.ST.miss_latency_hist_seqr::stdev   101.428572                      
system.ruby.ST.miss_latency_hist_seqr    |      143414     95.29%     95.29% |        3965      2.63%     97.93% |        2676      1.78%     99.70% |         246      0.16%     99.87% |         163      0.11%     99.98% |          25      0.02%     99.99% |          11      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       150501                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples     61132817                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.856268                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.440265                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.127865                      
system.ruby.IFETCH.latency_hist_seqr     |    61131879    100.00%    100.00% |         592      0.00%    100.00% |         316      0.00%    100.00% |          18      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61132817                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61105727                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.785194                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.437401                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.318731                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45112453     73.83%     73.83% |           0      0.00%     73.83% |           0      0.00%     73.83% |    15993274     26.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61105727                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        27090                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   162.175305                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   128.486004                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    93.892516                      
system.ruby.IFETCH.miss_latency_hist_seqr |       26152     96.54%     96.54% |         592      2.19%     98.72% |         316      1.17%     99.89% |          18      0.07%     99.96% |          11      0.04%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        27090                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       736134                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.543197                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.063840                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.661042                      
system.ruby.RMW_Read.latency_hist_seqr   |      734551     99.78%     99.78% |        1502      0.20%     99.99% |          51      0.01%    100.00% |           7      0.00%    100.00% |           9      0.00%    100.00% |          13      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       736134                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       734233                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.106495                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.050442                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.555107                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      708169     96.45%     96.45% |           0      0.00%     96.45% |           0      0.00%     96.45% |       26064      3.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       734233                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1901                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   170.213046                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   142.182239                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    86.629005                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         318     16.73%     16.73% |        1502     79.01%     95.74% |          51      2.68%     98.42% |           7      0.37%     98.79% |           9      0.47%     99.26% |          13      0.68%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1901                      
system.ruby.Directory_Controller.Fetch   |      154622     25.03%     25.03% |      154224     24.96%     49.99% |      154486     25.00%     74.99% |      154503     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       617835                      
system.ruby.Directory_Controller.Data    |       16489     25.07%     25.07% |       16401     24.94%     50.02% |       16477     25.06%     75.07% |       16393     24.93%    100.00%
system.ruby.Directory_Controller.Data::total        65760                      
system.ruby.Directory_Controller.Memory_Data |      154622     25.03%     25.03% |      154224     24.96%     49.99% |      154486     25.00%     74.99% |      154503     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       617835                      
system.ruby.Directory_Controller.Memory_Ack |       16489     25.07%     25.07% |       16401     24.94%     50.02% |       16477     25.06%     75.07% |       16393     24.93%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        65760                      
system.ruby.Directory_Controller.CleanReplacement |       13696     25.22%     25.22% |       13456     24.78%     49.99% |       13535     24.92%     74.92% |       13623     25.08%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        54310                      
system.ruby.Directory_Controller.I.Fetch |      154622     25.03%     25.03% |      154224     24.96%     49.99% |      154486     25.00%     74.99% |      154503     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       617835                      
system.ruby.Directory_Controller.M.Data  |       16489     25.07%     25.07% |       16401     24.94%     50.02% |       16477     25.06%     75.07% |       16393     24.93%    100.00%
system.ruby.Directory_Controller.M.Data::total        65760                      
system.ruby.Directory_Controller.M.CleanReplacement |       13696     25.22%     25.22% |       13456     24.78%     49.99% |       13535     24.92%     74.92% |       13623     25.08%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        54310                      
system.ruby.Directory_Controller.IM.Memory_Data |      154622     25.03%     25.03% |      154224     24.96%     49.99% |      154486     25.00%     74.99% |      154503     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       617835                      
system.ruby.Directory_Controller.MI.Memory_Ack |       16489     25.07%     25.07% |       16401     24.94%     50.02% |       16477     25.06%     75.07% |       16393     24.93%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        65760                      
system.ruby.L1Cache_Controller.Load      |      840747      7.25%      7.25% |      722628      6.23%     13.48% |      658444      5.68%     19.16% |      904705      7.80%     26.97% |      784264      6.76%     33.73% |        4200      0.04%     33.77% |        4200      0.04%     33.80% |      842538      7.27%     41.07% |     1022749      8.82%     49.89% |      615031      5.30%     55.19% |      906686      7.82%     63.01% |      659228      5.69%     68.70% |      723136      6.24%     74.94% |      995309      8.58%     83.52% |     1125299      9.71%     93.23% |      785487      6.77%    100.00%
system.ruby.L1Cache_Controller.Load::total     11594651                      
system.ruby.L1Cache_Controller.Ifetch    |     4422577      7.23%      7.23% |     4012312      6.56%     13.80% |     3789160      6.20%     20.00% |     4639787      7.59%     27.59% |     4225774      6.91%     34.50% |           0      0.00%     34.50% |           0      0.00%     34.50% |     4426511      7.24%     41.74% |     5059781      8.28%     50.02% |     3583032      5.86%     55.88% |     4647674      7.60%     63.48% |     3792898      6.20%     69.68% |     4014871      6.57%     76.25% |     4916243      8.04%     84.29% |     5371900      8.79%     93.08% |     4230311      6.92%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61132831                      
system.ruby.L1Cache_Controller.Store     |      411697      7.28%      7.28% |      353410      6.25%     13.54% |      321637      5.69%     19.23% |      442417      7.83%     27.05% |      383718      6.79%     33.84% |        4200      0.07%     33.91% |        4200      0.07%     33.99% |      412155      7.29%     41.28% |      502570      8.89%     50.17% |      289039      5.11%     55.28% |      443564      7.85%     63.13% |      322216      5.70%     68.83% |      353854      6.26%     75.09% |      479362      8.48%     83.57% |      544374      9.63%     93.20% |      384351      6.80%    100.00%
system.ruby.L1Cache_Controller.Store::total      5652764                      
system.ruby.L1Cache_Controller.Inv       |         412      3.88%      3.88% |         682      6.42%     10.31% |         747      7.04%     17.34% |         447      4.21%     21.55% |         765      7.21%     28.76% |         199      1.87%     30.63% |         206      1.94%     32.57% |         690      6.50%     39.07% |         579      5.45%     44.53% |        1343     12.65%     57.18% |         684      6.44%     63.62% |         714      6.73%     70.35% |         878      8.27%     78.62% |         779      7.34%     85.96% |         711      6.70%     92.65% |         780      7.35%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10616                      
system.ruby.L1Cache_Controller.L1_Replacement |       59734      7.44%      7.44% |       41371      5.15%     12.59% |       29716      3.70%     16.29% |       70058      8.73%     25.02% |       50535      6.29%     31.31% |           0      0.00%     31.31% |           0      0.00%     31.31% |       60017      7.47%     38.79% |       91016     11.34%     50.12% |       19476      2.43%     52.55% |       71475      8.90%     61.45% |       30020      3.74%     65.19% |       40654      5.06%     70.25% |       82960     10.33%     80.58% |      105236     13.11%     93.69% |       50668      6.31%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       802936                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.94%      2.94% |          50      2.82%      5.76% |          52      2.94%      8.70% |          52      2.94%     11.64% |          52      2.94%     14.58% |         525     29.66%     44.24% |         525     29.66%     73.90% |          52      2.94%     76.84% |          52      2.94%     79.77% |          52      2.94%     82.71% |          52      2.94%     85.65% |          52      2.94%     88.59% |          52      2.94%     91.53% |          50      2.82%     94.35% |          50      2.82%     97.18% |          50      2.82%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1770                      
system.ruby.L1Cache_Controller.Data      |          26      7.34%      7.34% |          25      7.06%     14.41% |          26      7.34%     21.75% |          23      6.50%     28.25% |          24      6.78%     35.03% |           0      0.00%     35.03% |           0      0.00%     35.03% |          26      7.34%     42.37% |          26      7.34%     49.72% |          26      7.34%     57.06% |          25      7.06%     64.12% |          26      7.34%     71.47% |          26      7.34%     78.81% |          25      7.06%     85.88% |          25      7.06%     92.94% |          25      7.06%    100.00%
system.ruby.L1Cache_Controller.Data::total          354                      
system.ruby.L1Cache_Controller.Data_Exclusive |       46896      7.27%      7.27% |       26807      4.15%     11.42% |       15797      2.45%     13.87% |       58425      9.05%     22.92% |       37418      5.80%     28.72% |           2      0.00%     28.72% |           6      0.00%     28.72% |       47532      7.37%     36.09% |       77511     12.01%     48.10% |       15920      2.47%     50.57% |       58896      9.13%     59.69% |       15832      2.45%     62.15% |       26772      4.15%     66.29% |       79278     12.29%     78.58% |      100726     15.61%     94.19% |       37503      5.81%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       645321                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.24%      4.24% |          75      4.24%      8.47% |          75      4.24%     12.71% |          75      4.24%     16.95% |          75      4.24%     21.19% |         362     20.45%     41.64% |         358     20.23%     61.86% |          75      4.24%     66.10% |          75      4.24%     70.34% |          75      4.24%     74.58% |          75      4.24%     78.81% |          75      4.24%     83.05% |          75      4.24%     87.29% |          75      4.24%     91.53% |          75      4.24%     95.76% |          75      4.24%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1770                      
system.ruby.L1Cache_Controller.Data_all_Acks |       14307      8.02%      8.02% |       16010      8.97%     16.99% |       15362      8.61%     25.60% |       13099      7.34%     32.94% |       14582      8.17%     41.11% |         175      0.10%     41.20% |         175      0.10%     41.30% |       13963      7.82%     49.13% |       15000      8.41%     57.53% |        4990      2.80%     60.33% |       14067      7.88%     68.21% |       15623      8.75%     76.96% |       15346      8.60%     85.56% |        5146      2.88%     88.45% |        5993      3.36%     91.80% |       14626      8.20%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       178464                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           4      0.56%      0.97% |           3      0.42%      1.39% |         350     48.61%     50.00% |         350     48.61%     98.61% |           1      0.14%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           2      0.28%     99.31% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          720                      
system.ruby.L1Cache_Controller.Ack_all   |          27      2.53%      2.53% |          26      2.43%      4.96% |          27      2.53%      7.49% |          24      2.25%      9.74% |          25      2.34%     12.08% |         350     32.77%     44.85% |         350     32.77%     77.62% |          27      2.53%     80.15% |          27      2.53%     82.68% |          27      2.53%     85.21% |          26      2.43%     87.64% |          27      2.53%     90.17% |          27      2.53%     92.70% |          26      2.43%     95.13% |          26      2.43%     97.57% |          26      2.43%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1068                      
system.ruby.L1Cache_Controller.WB_Ack    |       58451      7.48%      7.48% |       39264      5.02%     12.50% |       28442      3.64%     16.14% |       68754      8.80%     24.94% |       49253      6.30%     31.24% |           0      0.00%     31.24% |           0      0.00%     31.24% |       58737      7.51%     38.75% |       88905     11.37%     50.13% |       18201      2.33%     52.45% |       69368      8.87%     61.33% |       28694      3.67%     65.00% |       39365      5.04%     70.04% |       81690     10.45%     80.49% |      103129     13.19%     93.68% |       49387      6.32%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       781640                      
system.ruby.L1Cache_Controller.NP.Load   |       46973      7.26%      7.26% |       26885      4.16%     11.42% |       15875      2.45%     13.87% |       58503      9.05%     22.92% |       37496      5.80%     28.72% |         182      0.03%     28.75% |         182      0.03%     28.77% |       47609      7.36%     36.13% |       77589     12.00%     48.13% |       15998      2.47%     50.60% |       58973      9.12%     59.72% |       15910      2.46%     62.18% |       26850      4.15%     66.33% |       79356     12.27%     78.60% |      100804     15.59%     94.19% |       37581      5.81%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       646766                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1667      6.25%      6.25% |        2492      9.34%     15.59% |        1657      6.21%     21.80% |        1686      6.32%     28.12% |        1662      6.23%     34.35% |           0      0.00%     34.35% |           0      0.00%     34.35% |        1663      6.23%     40.58% |        2494      9.35%     49.93% |        1665      6.24%     56.17% |        2490      9.33%     65.50% |        1707      6.40%     71.90% |        1670      6.26%     78.16% |        1663      6.23%     84.40% |        2498      9.36%     93.76% |        1665      6.24%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        26679                      
system.ruby.L1Cache_Controller.NP.Store  |       12630      8.33%      8.33% |       13529      8.92%     17.25% |       13719      9.04%     26.29% |       11404      7.52%     33.81% |       12909      8.51%     42.32% |         175      0.12%     42.43% |         175      0.12%     42.55% |       12280      8.10%     50.64% |       12468      8.22%     58.86% |        3348      2.21%     61.07% |       11547      7.61%     68.68% |       13936      9.19%     77.87% |       13667      9.01%     86.88% |        3475      2.29%     89.17% |        3469      2.29%     91.46% |       12956      8.54%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       151687                      
system.ruby.L1Cache_Controller.NP.Inv    |         330      4.46%      4.46% |         500      6.76%     11.22% |         505      6.83%     18.05% |         347      4.69%     22.74% |         572      7.73%     30.47% |           0      0.00%     30.47% |           0      0.00%     30.47% |         506      6.84%     37.31% |         439      5.93%     43.25% |         706      9.54%     52.79% |         532      7.19%     59.98% |         553      7.48%     67.46% |         649      8.77%     76.23% |         600      8.11%     84.35% |         542      7.33%     91.67% |         616      8.33%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7397                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     49.86%     49.86% |         182     49.86%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           0      0.00%     99.73% |           1      0.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          365                      
system.ruby.L1Cache_Controller.I.Ifetch  |          34      8.27%      8.27% |          11      2.68%     10.95% |           9      2.19%     13.14% |          29      7.06%     20.19% |          31      7.54%     27.74% |           0      0.00%     27.74% |           0      0.00%     27.74% |          44     10.71%     38.44% |          61     14.84%     53.28% |           0      0.00%     53.28% |          52     12.65%     65.94% |           3      0.73%     66.67% |          32      7.79%     74.45% |          30      7.30%     81.75% |          48     11.68%     93.43% |          27      6.57%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          411                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            1                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          10      2.86%      2.86% |          11      3.14%      6.00% |           4      1.14%      7.14% |          18      5.14%     12.29% |          36     10.29%     22.57% |           0      0.00%     22.57% |           0      0.00%     22.57% |          45     12.86%     35.43% |          29      8.29%     43.71% |           0      0.00%     43.71% |          33      9.43%     53.14% |           4      1.14%     54.29% |          36     10.29%     64.57% |          50     14.29%     78.86% |          47     13.43%     92.29% |          27      7.71%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          350                      
system.ruby.L1Cache_Controller.S.Load    |         521      3.49%      3.49% |         522      3.50%      6.99% |         522      3.50%     10.49% |         522      3.50%     13.98% |         522      3.50%     17.48% |        3826     25.63%     43.11% |        3794     25.42%     68.53% |         521      3.49%     72.02% |         522      3.50%     75.52% |         522      3.50%     79.02% |         522      3.50%     82.51% |         522      3.50%     86.01% |         522      3.50%     89.51% |         522      3.50%     93.01% |         522      3.50%     96.50% |         522      3.50%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14926                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4420875      7.23%      7.23% |     4009808      6.56%     13.80% |     3787493      6.20%     20.00% |     4638071      7.59%     27.59% |     4224080      6.91%     34.50% |           0      0.00%     34.50% |           0      0.00%     34.50% |     4424803      7.24%     41.74% |     5057225      8.28%     50.02% |     3581366      5.86%     55.88% |     4645131      7.60%     63.48% |     3791187      6.20%     69.68% |     4013168      6.57%     76.25% |     4914549      8.04%     84.29% |     5369353      8.79%     93.08% |     4228618      6.92%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61105727                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |          82      3.04%      3.04% |         165      6.11%      9.14% |         132      4.89%     14.03% |         100      3.70%     17.73% |         192      7.11%     24.84% |         199      7.37%     32.21% |         206      7.63%     39.84% |         184      6.81%     46.65% |         140      5.18%     51.83% |         287     10.63%     62.46% |         151      5.59%     68.05% |         129      4.78%     72.82% |         222      8.22%     81.04% |         179      6.63%     87.67% |         169      6.26%     93.93% |         164      6.07%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2701                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1273      6.08%      6.08% |        2096     10.01%     16.08% |        1270      6.06%     22.15% |        1286      6.14%     28.29% |        1246      5.95%     34.24% |           0      0.00%     34.24% |           0      0.00%     34.24% |        1235      5.90%     40.13% |        2082      9.94%     50.07% |        1275      6.09%     56.16% |        2074      9.90%     66.06% |        1322      6.31%     72.37% |        1253      5.98%     78.35% |        1220      5.82%     84.18% |        2060      9.83%     94.01% |        1254      5.99%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20946                      
system.ruby.L1Cache_Controller.E.Load    |      285900      7.31%      7.31% |      280765      7.18%     14.49% |      283299      7.24%     21.73% |      273426      6.99%     28.72% |      278497      7.12%     35.85% |          10      0.00%     35.85% |          42      0.00%     35.85% |      289415      7.40%     43.25% |      274312      7.01%     50.26% |      274437      7.02%     57.28% |      277896      7.11%     64.38% |      277678      7.10%     71.48% |      270851      6.93%     78.41% |      286997      7.34%     85.75% |      273052      6.98%     92.73% |      284383      7.27%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3910960                      
system.ruby.L1Cache_Controller.E.Store   |       35426      7.33%      7.33% |       15207      3.15%     10.48% |        4348      0.90%     11.38% |       46844      9.70%     21.07% |       25852      5.35%     26.43% |           0      0.00%     26.43% |           0      0.00%     26.43% |       35999      7.45%     33.88% |       65817     13.62%     47.50% |        4373      0.91%     48.40% |       47076      9.74%     58.15% |        4329      0.90%     59.04% |       15181      3.14%     62.18% |       67579     13.99%     76.17% |       89104     18.44%     94.61% |       26027      5.39%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       483162                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           1      1.05%      1.05% |           6      6.32%      7.37% |           0      0.00%      7.37% |           0      0.00%      7.37% |           0      0.00%      7.37% |           0      0.00%      7.37% |           0      0.00%      7.37% |           0      0.00%      7.37% |          78     82.11%     89.47% |           0      0.00%     89.47% |           8      8.42%     97.89% |           2      2.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           95                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11280      7.07%      7.07% |       11411      7.15%     14.22% |       11259      7.06%     21.28% |       11394      7.14%     28.43% |       11379      7.13%     35.56% |           0      0.00%     35.56% |           0      0.00%     35.56% |       11347      7.11%     42.67% |       11508      7.21%     49.89% |       11360      7.12%     57.01% |       11636      7.29%     64.30% |       11315      7.09%     71.40% |       11404      7.15%     78.54% |       11507      7.21%     85.76% |       11429      7.16%     92.92% |       11289      7.08%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       159518                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.M.Load    |      507353      7.23%      7.23% |      414456      5.90%     13.13% |      358748      5.11%     18.24% |      572254      8.15%     26.39% |      467749      6.66%     33.05% |           0      0.00%     33.05% |           0      0.00%     33.05% |      504993      7.19%     40.24% |      670326      9.55%     49.79% |      324074      4.62%     54.40% |      569294      8.11%     62.51% |      365118      5.20%     67.71% |      424913      6.05%     73.76% |      628434      8.95%     82.71% |      750921     10.69%     93.41% |      463001      6.59%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7021634                      
system.ruby.L1Cache_Controller.M.Store   |      363640      7.25%      7.25% |      324673      6.47%     13.72% |      303569      6.05%     19.77% |      384168      7.66%     27.43% |      344955      6.88%     34.30% |        3675      0.07%     34.38% |        3675      0.07%     34.45% |      363875      7.25%     41.70% |      424284      8.46%     50.16% |      281317      5.61%     55.76% |      384940      7.67%     63.44% |      303950      6.06%     69.50% |      325005      6.48%     75.97% |      408307      8.14%     84.11% |      451800      9.01%     93.12% |      345367      6.88%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5017200                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |          16      3.78%      3.78% |         104     24.59%     28.37% |           0      0.00%     28.37% |           1      0.24%     28.61% |           0      0.00%     28.61% |           0      0.00%     28.61% |           0      0.00%     28.61% |           0      0.00%     28.61% |         272     64.30%     92.91% |           1      0.24%     93.14% |          24      5.67%     98.82% |           5      1.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          423                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       47171      7.58%      7.58% |       27853      4.48%     12.06% |       17183      2.76%     14.82% |       57360      9.22%     24.04% |       37874      6.09%     30.13% |           0      0.00%     30.13% |           0      0.00%     30.13% |       47390      7.62%     37.75% |       77397     12.44%     50.19% |        6841      1.10%     51.29% |       57732      9.28%     60.57% |       17379      2.79%     63.36% |       27961      4.49%     67.86% |       70183     11.28%     79.14% |       91700     14.74%     93.88% |       38098      6.12%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       622122                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.94%      2.94% |          50      2.82%      5.76% |          52      2.94%      8.70% |          52      2.94%     11.64% |          52      2.94%     14.58% |         525     29.66%     44.24% |         525     29.66%     73.90% |          52      2.94%     76.84% |          52      2.94%     79.77% |          52      2.94%     82.71% |          52      2.94%     85.65% |          52      2.94%     88.59% |          52      2.94%     91.53% |          50      2.82%     94.35% |          50      2.82%     97.18% |          50      2.82%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1770                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       46896      7.27%      7.27% |       26807      4.15%     11.42% |       15797      2.45%     13.87% |       58425      9.05%     22.92% |       37418      5.80%     28.72% |           2      0.00%     28.72% |           6      0.00%     28.72% |       47532      7.37%     36.09% |       77511     12.01%     48.10% |       15920      2.47%     50.57% |       58896      9.13%     59.69% |       15832      2.45%     62.15% |       26772      4.15%     66.29% |       79278     12.29%     78.58% |      100726     15.61%     94.19% |       37503      5.81%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       645321                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.24%      4.24% |          75      4.24%      8.47% |          75      4.24%     12.71% |          75      4.24%     16.95% |          75      4.24%     21.19% |         362     20.45%     41.64% |         358     20.23%     61.86% |          75      4.24%     66.10% |          75      4.24%     70.34% |          75      4.24%     74.58% |          75      4.24%     78.81% |          75      4.24%     83.05% |          75      4.24%     87.29% |          75      4.24%     91.53% |          75      4.24%     95.76% |          75      4.24%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1770                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1703      6.28%      6.28% |        2506      9.24%     15.51% |        1669      6.15%     21.67% |        1718      6.33%     28.00% |        1696      6.25%     34.25% |           0      0.00%     34.25% |           0      0.00%     34.25% |        1709      6.30%     40.55% |        2558      9.43%     49.98% |        1668      6.15%     56.13% |        2545      9.38%     65.51% |        1713      6.31%     71.82% |        1705      6.28%     78.11% |        1696      6.25%     84.36% |        2549      9.40%     93.75% |        1695      6.25%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27130                      
system.ruby.L1Cache_Controller.IM.Data   |          26      7.34%      7.34% |          25      7.06%     14.41% |          26      7.34%     21.75% |          23      6.50%     28.25% |          24      6.78%     35.03% |           0      0.00%     35.03% |           0      0.00%     35.03% |          26      7.34%     42.37% |          26      7.34%     49.72% |          26      7.34%     57.06% |          25      7.06%     64.12% |          26      7.34%     71.47% |          26      7.34%     78.81% |          25      7.06%     85.88% |          25      7.06%     92.94% |          25      7.06%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          354                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       12604      8.33%      8.33% |       13504      8.92%     17.25% |       13693      9.05%     26.30% |       11381      7.52%     33.82% |       12886      8.51%     42.34% |         175      0.12%     42.45% |         175      0.12%     42.57% |       12254      8.10%     50.66% |       12442      8.22%     58.89% |        3322      2.20%     61.08% |       11522      7.61%     68.69% |       13910      9.19%     77.89% |       13641      9.01%     86.90% |        3450      2.28%     89.18% |        3444      2.28%     91.46% |       12931      8.54%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       151334                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     50.00%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          27      2.53%      2.53% |          26      2.43%      4.96% |          27      2.53%      7.49% |          24      2.25%      9.74% |          25      2.34%     12.08% |         350     32.77%     44.85% |         350     32.77%     77.62% |          27      2.53%     80.15% |          27      2.53%     82.68% |          27      2.53%     85.21% |          26      2.43%     87.64% |          27      2.53%     90.17% |          27      2.53%     92.70% |          26      2.43%     95.13% |          26      2.43%     97.57% |          26      2.43%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1068                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       58451      7.48%      7.48% |       39264      5.02%     12.50% |       28442      3.64%     16.14% |       68754      8.80%     24.94% |       49253      6.30%     31.24% |           0      0.00%     31.24% |           0      0.00%     31.24% |       58737      7.51%     38.75% |       88905     11.37%     50.13% |       18201      2.33%     52.45% |       69368      8.87%     61.33% |       28694      3.67%     65.00% |       39365      5.04%     70.04% |       81690     10.45%     80.49% |      103129     13.19%     93.68% |       49387      6.32%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       781640                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1596      5.89%      5.89% |        1511      5.58%     11.47% |        1738      6.42%     17.88% |        1360      5.02%     22.90% |        1704      6.29%     29.19% |        1448      5.34%     34.54% |        1498      5.53%     40.07% |        1417      5.23%     45.30% |        1515      5.59%     50.89% |        1284      4.74%     55.63% |        1433      5.29%     60.92% |        1425      5.26%     66.18% |        1382      5.10%     71.28% |        1417      5.23%     76.51% |        4914     18.14%     94.65% |        1449      5.35%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        27091                      
system.ruby.L2Cache_Controller.L1_GETS   |       40421      6.25%      6.25% |       40356      6.24%     12.48% |       39845      6.16%     18.64% |       40551      6.27%     24.91% |       39927      6.17%     31.08% |       40042      6.19%     37.26% |       40205      6.21%     43.48% |       40466      6.25%     49.73% |       40618      6.28%     56.01% |       40158      6.21%     62.21% |       40499      6.26%     68.47% |       41171      6.36%     74.83% |       41078      6.35%     81.18% |       41183      6.36%     87.54% |       40711      6.29%     93.83% |       39900      6.17%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       647131                      
system.ruby.L2Cache_Controller.L1_GETX   |        9430      6.22%      6.22% |        9595      6.33%     12.54% |        9596      6.33%     18.87% |        9478      6.25%     25.12% |        9556      6.30%     31.42% |        9463      6.24%     37.65% |        9429      6.22%     43.87% |        9588      6.32%     50.19% |        9439      6.22%     56.41% |        9468      6.24%     62.66% |        9483      6.25%     68.91% |        9418      6.21%     75.12% |        9395      6.19%     81.31% |        9357      6.17%     87.48% |        9480      6.25%     93.73% |        9513      6.27%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       151688                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       48843      6.25%      6.25% |       48943      6.26%     12.51% |       48379      6.19%     18.70% |       48965      6.26%     24.96% |       48420      6.19%     31.16% |       48385      6.19%     37.35% |       48514      6.21%     43.56% |       48937      6.26%     49.82% |       48939      6.26%     56.08% |       48495      6.20%     62.28% |       48865      6.25%     68.53% |       49475      6.33%     74.86% |       49411      6.32%     81.18% |       49478      6.33%     87.51% |       49183      6.29%     93.81% |       48408      6.19%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       781640                      
system.ruby.L2Cache_Controller.L2_Replacement |        4122      6.30%      6.30% |        4092      6.26%     12.56% |        4066      6.22%     18.78% |        4147      6.34%     25.12% |        4031      6.17%     31.29% |        4040      6.18%     37.47% |        4082      6.24%     43.71% |        4045      6.19%     49.90% |        4141      6.33%     56.23% |        3992      6.11%     62.34% |        4084      6.25%     68.58% |        4067      6.22%     74.80% |        4097      6.27%     81.07% |        4183      6.40%     87.47% |        4146      6.34%     93.81% |        4049      6.19%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        65384                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3477      6.36%      6.36% |        3395      6.21%     12.57% |        3317      6.07%     18.63% |        3355      6.14%     24.77% |        3271      5.98%     30.75% |        3448      6.31%     37.05% |        3437      6.28%     43.34% |        3458      6.32%     49.66% |        3553      6.50%     56.16% |        3263      5.97%     62.13% |        3350      6.13%     68.25% |        3441      6.29%     74.54% |        3493      6.39%     80.93% |        3444      6.30%     87.23% |        3530      6.46%     93.68% |        3454      6.32%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        54686                      
system.ruby.L2Cache_Controller.Mem_Data  |       38698      6.26%      6.26% |       38527      6.24%     12.50% |       38445      6.22%     18.72% |       38612      6.25%     24.97% |       38367      6.21%     31.18% |       38601      6.25%     37.43% |       38632      6.25%     43.68% |       38625      6.25%     49.93% |       38835      6.29%     56.22% |       38311      6.20%     62.42% |       38573      6.24%     68.66% |       38628      6.25%     74.92% |       38722      6.27%     81.18% |       38785      6.28%     87.46% |       38836      6.29%     93.75% |       38638      6.25%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       617835                      
system.ruby.L2Cache_Controller.Mem_Ack   |        7599      6.33%      6.33% |        7487      6.24%     12.56% |        7383      6.15%     18.71% |        7502      6.25%     24.96% |        7302      6.08%     31.04% |        7488      6.24%     37.28% |        7519      6.26%     43.54% |        7503      6.25%     49.79% |        7694      6.41%     56.20% |        7255      6.04%     62.24% |        7434      6.19%     68.43% |        7508      6.25%     74.68% |        7590      6.32%     81.01% |        7627      6.35%     87.36% |        7676      6.39%     93.75% |        7503      6.25%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       120070                      
system.ruby.L2Cache_Controller.WB_Data   |          99      4.51%      4.51% |          97      4.42%      8.94% |         131      5.97%     14.91% |         119      5.43%     20.34% |         127      5.79%     26.13% |         163      7.43%     33.56% |         169      7.71%     41.27% |         163      7.43%     48.70% |         159      7.25%     55.95% |         169      7.71%     63.66% |         161      7.34%     71.00% |         160      7.30%     78.29% |         143      6.52%     84.82% |         135      6.16%     90.97% |         100      4.56%     95.53% |          98      4.47%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2193                      
system.ruby.L2Cache_Controller.Ack       |           3      9.68%      9.68% |           3      9.68%     19.35% |           1      3.23%     22.58% |           2      6.45%     29.03% |           1      3.23%     32.26% |           3      9.68%     41.94% |           3      9.68%     51.61% |           0      0.00%     51.61% |           2      6.45%     58.06% |           0      0.00%     58.06% |           4     12.90%     70.97% |           1      3.23%     74.19% |           3      9.68%     83.87% |           1      3.23%     87.10% |           1      3.23%     90.32% |           3      9.68%    100.00%
system.ruby.L2Cache_Controller.Ack::total           31                      
system.ruby.L2Cache_Controller.Ack_all   |         579      6.37%      6.37% |         593      6.53%     12.90% |         610      6.71%     19.61% |         528      5.81%     25.42% |         571      6.28%     31.70% |         612      6.73%     38.44% |         583      6.42%     44.85% |         555      6.11%     50.96% |         629      6.92%     57.88% |         481      5.29%     63.17% |         505      5.56%     68.73% |         563      6.19%     74.92% |         561      6.17%     81.10% |         553      6.08%     87.18% |         629      6.92%     94.10% |         536      5.90%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         9088                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.95%      3.95% |          70      3.95%      7.91% |          98      5.54%     13.45% |          98      5.54%     18.98% |          98      5.54%     24.52% |         140      7.91%     32.43% |         140      7.91%     40.34% |         140      7.91%     48.25% |         140      7.91%     56.16% |         140      7.91%     64.07% |         138      7.80%     71.86% |         134      7.57%     79.44% |         112      6.33%     85.76% |         112      6.33%     92.09% |          70      3.95%     96.05% |          70      3.95%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1770                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49809      6.24%      6.24% |       49909      6.26%     12.50% |       49371      6.19%     18.69% |       49959      6.26%     24.95% |       49413      6.19%     31.15% |       49421      6.20%     37.34% |       49550      6.21%     43.55% |       49970      6.26%     49.82% |       49961      6.26%     56.08% |       49528      6.21%     62.29% |       49900      6.26%     68.54% |       50511      6.33%     74.88% |       50417      6.32%     81.20% |       50484      6.33%     87.52% |       50149      6.29%     93.81% |       49371      6.19%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       797723                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1366      6.43%      6.43% |        1363      6.42%     12.85% |        1501      7.07%     19.92% |        1294      6.09%     26.01% |        1350      6.36%     32.37% |        1343      6.32%     38.70% |        1283      6.04%     44.74% |        1296      6.10%     50.84% |        1366      6.43%     57.28% |        1164      5.48%     62.76% |        1252      5.90%     68.65% |        1270      5.98%     74.64% |        1229      5.79%     80.42% |        1291      6.08%     86.50% |        1522      7.17%     93.67% |        1344      6.33%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21234                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29129      6.27%      6.27% |       28871      6.21%     12.48% |       28626      6.16%     18.64% |       29037      6.25%     24.89% |       28743      6.19%     31.08% |       28981      6.24%     37.31% |       29080      6.26%     43.57% |       29064      6.25%     49.83% |       29235      6.29%     56.12% |       28953      6.23%     62.35% |       29086      6.26%     68.61% |       29154      6.27%     74.88% |       29301      6.31%     81.19% |       29252      6.30%     87.49% |       29074      6.26%     93.74% |       29078      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       464664                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        8203      6.22%      6.22% |        8293      6.29%     12.50% |        8318      6.30%     18.81% |        8281      6.28%     25.08% |        8274      6.27%     31.36% |        8277      6.27%     37.63% |        8269      6.27%     43.90% |        8265      6.26%     50.16% |        8234      6.24%     56.40% |        8194      6.21%     62.61% |        8235      6.24%     68.85% |        8204      6.22%     75.07% |        8192      6.21%     81.28% |        8242      6.25%     87.53% |        8240      6.25%     93.77% |        8216      6.23%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       131937                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         216      3.72%      3.72% |         148      2.55%      6.28% |         236      4.07%     10.34% |          66      1.14%     11.48% |         354      6.10%     17.59% |         105      1.81%     19.40% |         215      3.71%     23.10% |         121      2.09%     25.19% |         135      2.33%     27.52% |         106      1.83%     29.34% |         181      3.12%     32.47% |         155      2.67%     35.14% |         153      2.64%     37.78% |         126      2.17%     39.95% |        3378     58.24%     98.19% |         105      1.81%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5800                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     35.00%     35.00% |           0      0.00%     35.00% |           0      0.00%     35.00% |           0      0.00%     35.00% |           0      0.00%     35.00% |           0      0.00%     35.00% |          12     30.00%     65.00% |          14     35.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           40                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.89%      3.89% |          14      3.89%      7.78% |          28      7.78%     15.56% |          28      7.78%     23.33% |          28      7.78%     31.11% |          28      7.78%     38.89% |          28      7.78%     46.67% |          28      7.78%     54.44% |          28      7.78%     62.22% |          28      7.78%     70.00% |          27      7.50%     77.50% |          25      6.94%     84.44% |          14      3.89%     88.33% |          14      3.89%     92.22% |          14      3.89%     96.11% |          14      3.89%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          360                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           3      9.68%      9.68% |           3      9.68%     19.35% |           1      3.23%     22.58% |           2      6.45%     29.03% |           1      3.23%     32.26% |           3      9.68%     41.94% |           3      9.68%     51.61% |           0      0.00%     51.61% |           2      6.45%     58.06% |           0      0.00%     58.06% |           4     12.90%     70.97% |           1      3.23%     74.19% |           3      9.68%     83.87% |           1      3.23%     87.10% |           1      3.23%     90.32% |           3      9.68%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           31                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         571      6.37%      6.37% |         585      6.53%     12.90% |         604      6.74%     19.64% |         520      5.80%     25.44% |         563      6.28%     31.72% |         604      6.74%     38.46% |         574      6.40%     44.87% |         544      6.07%     50.94% |         622      6.94%     57.88% |         477      5.32%     63.20% |         493      5.50%     68.70% |         554      6.18%     74.88% |         552      6.16%     81.04% |         545      6.08%     87.12% |         623      6.95%     94.07% |         531      5.93%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         8962                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       11222      6.21%      6.21% |       11415      6.32%     12.53% |       11107      6.15%     18.68% |       11416      6.32%     25.00% |       11086      6.14%     31.13% |       10921      6.05%     37.18% |       10985      6.08%     43.26% |       11262      6.23%     49.49% |       11231      6.22%     55.71% |       11051      6.12%     61.83% |       11275      6.24%     68.07% |       11883      6.58%     74.65% |       11665      6.46%     81.10% |       11819      6.54%     87.65% |       11567      6.40%     94.05% |       10752      5.95%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       180657                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1213      6.26%      6.26% |        1288      6.64%     12.90% |        1250      6.45%     19.35% |        1169      6.03%     25.38% |        1254      6.47%     31.85% |        1158      5.97%     37.82% |        1132      5.84%     43.66% |        1295      6.68%     50.34% |        1177      6.07%     56.41% |        1246      6.43%     62.84% |        1220      6.29%     69.13% |        1186      6.12%     75.25% |        1189      6.13%     81.38% |        1101      5.68%     87.06% |        1226      6.32%     93.38% |        1283      6.62%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        19387                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4114      6.31%      6.31% |        4082      6.26%     12.56% |        4052      6.21%     18.77% |        4138      6.34%     25.12% |        4023      6.17%     31.28% |        4032      6.18%     37.46% |        4072      6.24%     43.70% |        4033      6.18%     49.88% |        4131      6.33%     56.22% |        3988      6.11%     62.33% |        4073      6.24%     68.57% |        4057      6.22%     74.79% |        4088      6.27%     81.06% |        4179      6.41%     87.46% |        4139      6.34%     93.80% |        4042      6.20%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        65243                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        2877      6.35%      6.35% |        2785      6.15%     12.49% |        2688      5.93%     18.43% |        2815      6.21%     24.64% |        2679      5.91%     30.55% |        2821      6.23%     36.78% |        2835      6.26%     43.03% |        2892      6.38%     49.41% |        2915      6.43%     55.85% |        2757      6.08%     61.93% |        2833      6.25%     68.18% |        2862      6.32%     74.50% |        2910      6.42%     80.92% |        2872      6.34%     87.26% |        2878      6.35%     93.61% |        2897      6.39%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        45316                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.95%      3.95% |          70      3.95%      7.91% |          98      5.54%     13.45% |          98      5.54%     18.98% |          98      5.54%     24.52% |         140      7.91%     32.43% |         140      7.91%     40.34% |         140      7.91%     48.25% |         140      7.91%     56.16% |         140      7.91%     64.07% |         138      7.80%     71.86% |         134      7.57%     79.44% |         112      6.33%     85.76% |         112      6.33%     92.09% |          70      3.95%     96.05% |          70      3.95%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1770                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       48843      6.25%      6.25% |       48943      6.26%     12.51% |       48379      6.19%     18.70% |       48965      6.26%     24.96% |       48420      6.19%     31.16% |       48385      6.19%     37.35% |       48514      6.21%     43.56% |       48937      6.26%     49.82% |       48939      6.26%     56.08% |       48495      6.20%     62.28% |       48865      6.25%     68.53% |       49475      6.33%     74.86% |       49411      6.32%     81.18% |       49478      6.33%     87.51% |       49183      6.29%     93.81% |       48408      6.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       781640                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           5      4.55%      4.55% |           7      6.36%     10.91% |          13     11.82%     22.73% |           7      6.36%     29.09% |           7      6.36%     35.45% |           5      4.55%     40.00% |           7      6.36%     46.36% |          12     10.91%     57.27% |           8      7.27%     64.55% |           4      3.64%     68.18% |           7      6.36%     74.55% |           9      8.18%     82.73% |           6      5.45%     88.18% |           3      2.73%     90.91% |           6      5.45%     96.36% |           4      3.64%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          110                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          29      7.11%      7.11% |          25      6.13%     13.24% |          25      6.13%     19.36% |          20      4.90%     24.26% |          29      7.11%     31.37% |          23      5.64%     37.01% |          28      6.86%     43.87% |          22      5.39%     49.26% |          16      3.92%     53.19% |          29      7.11%     60.29% |          24      5.88%     66.18% |          25      6.13%     72.30% |          31      7.60%     79.90% |          27      6.62%     86.52% |          29      7.11%     93.63% |          26      6.37%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          408                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7599      6.33%      6.33% |        7487      6.24%     12.56% |        7383      6.15%     18.71% |        7502      6.25%     24.96% |        7302      6.08%     31.04% |        7488      6.24%     37.28% |        7519      6.26%     43.54% |        7503      6.25%     49.79% |        7694      6.41%     56.20% |        7255      6.04%     62.24% |        7434      6.19%     68.43% |        7508      6.25%     74.68% |        7590      6.32%     81.01% |        7627      6.35%     87.36% |        7676      6.39%     93.75% |        7503      6.25%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       120070                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           0      0.00%      0.00% |           4      8.51%      8.51% |           8     17.02%     25.53% |           2      4.26%     29.79% |           4      8.51%     38.30% |           2      4.26%     42.55% |           4      8.51%     51.06% |           4      8.51%     59.57% |           3      6.38%     65.96% |           2      4.26%     70.21% |           2      4.26%     74.47% |           4      8.51%     82.98% |           3      6.38%     89.36% |           0      0.00%     89.36% |           2      4.26%     93.62% |           3      6.38%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           47                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           5      7.94%      7.94% |           3      4.76%     12.70% |           5      7.94%     20.63% |           5      7.94%     28.57% |           3      4.76%     33.33% |           3      4.76%     38.10% |           3      4.76%     42.86% |           8     12.70%     55.56% |           5      7.94%     63.49% |           2      3.17%     66.67% |           5      7.94%     74.60% |           5      7.94%     82.54% |           3      4.76%     87.30% |           3      4.76%     92.06% |           4      6.35%     98.41% |           1      1.59%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           63                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          29      7.71%      7.71% |          23      6.12%     13.83% |          25      6.65%     20.48% |          19      5.05%     25.53% |          25      6.65%     32.18% |          21      5.59%     37.77% |          25      6.65%     44.41% |          19      5.05%     49.47% |          16      4.26%     53.72% |          27      7.18%     60.90% |          21      5.59%     66.49% |          22      5.85%     72.34% |          28      7.45%     79.79% |          23      6.12%     85.90% |          28      7.45%     93.35% |          25      6.65%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          376                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           2      6.25%      6.25% |           0      0.00%      6.25% |           1      3.12%      9.38% |           4     12.50%     21.88% |           2      6.25%     28.12% |           3      9.38%     37.50% |           3      9.38%     46.88% |           0      0.00%     46.88% |           2      6.25%     53.12% |           3      9.38%     62.50% |           3      9.38%     71.88% |           3      9.38%     81.25% |           4     12.50%     93.75% |           1      3.12%     96.88% |           1      3.12%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           32                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         571      6.37%      6.37% |         585      6.53%     12.90% |         604      6.74%     19.64% |         520      5.80%     25.44% |         563      6.28%     31.72% |         604      6.74%     38.46% |         574      6.40%     44.87% |         544      6.07%     50.94% |         622      6.94%     57.88% |         477      5.32%     63.20% |         493      5.50%     68.70% |         554      6.18%     74.88% |         552      6.16%     81.04% |         545      6.08%     87.12% |         623      6.95%     94.07% |         531      5.93%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         8962                      
system.ruby.L2Cache_Controller.S_I.Ack   |           3      9.68%      9.68% |           3      9.68%     19.35% |           1      3.23%     22.58% |           2      6.45%     29.03% |           1      3.23%     32.26% |           3      9.68%     41.94% |           3      9.68%     51.61% |           0      0.00%     51.61% |           2      6.45%     58.06% |           0      0.00%     58.06% |           4     12.90%     70.97% |           1      3.23%     74.19% |           3      9.68%     83.87% |           1      3.23%     87.10% |           1      3.23%     90.32% |           3      9.68%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           31                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           3      9.68%      9.68% |           3      9.68%     19.35% |           1      3.23%     22.58% |           2      6.45%     29.03% |           1      3.23%     32.26% |           3      9.68%     41.94% |           3      9.68%     51.61% |           0      0.00%     51.61% |           2      6.45%     58.06% |           0      0.00%     58.06% |           4     12.90%     70.97% |           1      3.23%     74.19% |           3      9.68%     83.87% |           1      3.23%     87.10% |           1      3.23%     90.32% |           3      9.68%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           31                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29129      6.27%      6.27% |       28871      6.21%     12.48% |       28626      6.16%     18.64% |       29037      6.25%     24.89% |       28743      6.19%     31.08% |       28981      6.24%     37.31% |       29080      6.26%     43.57% |       29064      6.25%     49.83% |       29235      6.29%     56.12% |       28953      6.23%     62.35% |       29086      6.26%     68.61% |       29154      6.27%     74.88% |       29301      6.31%     81.19% |       29252      6.30%     87.49% |       29074      6.26%     93.74% |       29078      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       464664                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1366      6.43%      6.43% |        1363      6.42%     12.85% |        1501      7.07%     19.92% |        1294      6.09%     26.01% |        1350      6.36%     32.37% |        1343      6.32%     38.70% |        1283      6.04%     44.74% |        1296      6.10%     50.84% |        1366      6.43%     57.28% |        1164      5.48%     62.76% |        1252      5.90%     68.65% |        1270      5.98%     74.64% |        1229      5.79%     80.42% |        1291      6.08%     86.50% |        1522      7.17%     93.67% |        1344      6.33%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21234                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        8203      6.22%      6.22% |        8293      6.29%     12.50% |        8318      6.30%     18.81% |        8281      6.28%     25.08% |        8274      6.27%     31.36% |        8277      6.27%     37.63% |        8269      6.27%     43.90% |        8265      6.26%     50.16% |        8234      6.24%     56.40% |        8194      6.21%     62.61% |        8235      6.24%     68.85% |        8204      6.22%     75.07% |        8192      6.21%     81.28% |        8242      6.25%     87.53% |        8240      6.25%     93.77% |        8216      6.23%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       131937                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.91%      3.91% |          42      3.91%      7.82% |          70      6.52%     14.34% |          56      5.21%     19.55% |          56      5.21%     24.77% |          84      7.82%     32.59% |          84      7.82%     40.41% |          84      7.82%     48.23% |          84      7.82%     56.05% |          84      7.82%     63.87% |          83      7.73%     71.60% |          81      7.54%     79.14% |          70      6.52%     85.66% |          70      6.52%     92.18% |          42      3.91%     96.09% |          42      3.91%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1074                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49767      6.25%      6.25% |       49867      6.26%     12.51% |       49301      6.19%     18.70% |       49903      6.26%     24.96% |       49357      6.20%     31.15% |       49337      6.19%     37.35% |       49466      6.21%     43.56% |       49886      6.26%     49.82% |       49877      6.26%     56.08% |       49444      6.21%     62.29% |       49817      6.25%     68.54% |       50430      6.33%     74.87% |       50347      6.32%     81.19% |       50414      6.33%     87.52% |       50107      6.29%     93.81% |       49329      6.19%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       796649                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      4.00%      4.00% |          70      4.00%      7.99% |          97      5.54%     13.53% |          95      5.42%     18.95% |          96      5.48%     24.43% |         138      7.88%     32.31% |         139      7.93%     40.24% |         139      7.93%     48.17% |         140      7.99%     56.16% |         140      7.99%     64.16% |         136      7.76%     71.92% |         132      7.53%     79.45% |         110      6.28%     85.73% |         111      6.34%     92.07% |          69      3.94%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1752                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.56%      5.56% |           3     16.67%     22.22% |           2     11.11%     33.33% |           2     11.11%     44.44% |           1      5.56%     50.00% |           1      5.56%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           2     11.11%     66.67% |           2     11.11%     77.78% |           2     11.11%     88.89% |           1      5.56%     94.44% |           1      5.56%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           18                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.56%      5.56% |           3     16.67%     22.22% |           2     11.11%     33.33% |           2     11.11%     44.44% |           1      5.56%     50.00% |           1      5.56%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           2     11.11%     66.67% |           2     11.11%     77.78% |           2     11.11%     88.89% |           1      5.56%     94.44% |           1      5.56%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           18                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      4.00%      4.00% |          70      4.00%      7.99% |          97      5.54%     13.53% |          95      5.42%     18.95% |          96      5.48%     24.43% |         138      7.88%     32.31% |         139      7.93%     40.24% |         139      7.93%     48.17% |         140      7.99%     56.16% |         140      7.99%     64.16% |         136      7.76%     71.92% |         132      7.53%     79.45% |         110      6.28%     85.73% |         111      6.34%     92.07% |          69      3.94%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1752                      

---------- End Simulation Statistics   ----------
