--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab3_top.twx lab3_top.ncd -o lab3_top.twr lab3_top.pcf -ucf
lab3_top.ucf

Design file:              lab3_top.ncd
Physical constraint file: lab3_top.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2213 paths analyzed, 528 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.043ns.
--------------------------------------------------------------------------------

Paths for end point bicycle_fsm/beat_32/flipflop/q_20 (SLICE_X108Y58.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/beat_32/flipflop/q_20 (FF)
  Destination:          bicycle_fsm/beat_32/flipflop/q_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.008ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bicycle_fsm/beat_32/flipflop/q_20 to bicycle_fsm/beat_32/flipflop/q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y58.AQ     Tcko                  0.393   bicycle_fsm/beat_32/flipflop/q<21>
                                                       bicycle_fsm/beat_32/flipflop/q_20
    SLICE_X106Y55.A2     net (fanout=3)        0.714   bicycle_fsm/beat_32/flipflop/q<20>
    SLICE_X106Y55.A      Tilo                  0.097   bicycle_fsm/slow_blinker/timer/next_load_value_1
                                                       bicycle_fsm/beat_32/out<31>4
    SLICE_X109Y58.C1     net (fanout=41)       0.901   bicycle_fsm/beat_32/out<31>3
    SLICE_X109Y58.C      Tilo                  0.097   bicycle_fsm/count_en_0
                                                       bicycle_fsm/count_en_01
    SLICE_X108Y58.SR     net (fanout=1)        0.433   bicycle_fsm/count_en_0
    SLICE_X108Y58.CLK    Tsrck                 0.373   bicycle_fsm/beat_32/flipflop/q<21>
                                                       bicycle_fsm/beat_32/flipflop/q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.960ns logic, 2.048ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/beat_32/flipflop/q_14 (FF)
  Destination:          bicycle_fsm/beat_32/flipflop/q_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.111 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bicycle_fsm/beat_32/flipflop/q_14 to bicycle_fsm/beat_32/flipflop/q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y55.CQ     Tcko                  0.341   bicycle_fsm/beat_32/flipflop/q<15>
                                                       bicycle_fsm/beat_32/flipflop/q_14
    SLICE_X106Y55.A1     net (fanout=3)        0.612   bicycle_fsm/beat_32/flipflop/q<14>
    SLICE_X106Y55.A      Tilo                  0.097   bicycle_fsm/slow_blinker/timer/next_load_value_1
                                                       bicycle_fsm/beat_32/out<31>4
    SLICE_X109Y58.C1     net (fanout=41)       0.901   bicycle_fsm/beat_32/out<31>3
    SLICE_X109Y58.C      Tilo                  0.097   bicycle_fsm/count_en_0
                                                       bicycle_fsm/count_en_01
    SLICE_X108Y58.SR     net (fanout=1)        0.433   bicycle_fsm/count_en_0
    SLICE_X108Y58.CLK    Tsrck                 0.373   bicycle_fsm/beat_32/flipflop/q<21>
                                                       bicycle_fsm/beat_32/flipflop/q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (0.908ns logic, 1.946ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/beat_32/flipflop/q_0 (FF)
  Destination:          bicycle_fsm/beat_32/flipflop/q_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.111 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bicycle_fsm/beat_32/flipflop/q_0 to bicycle_fsm/beat_32/flipflop/q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y51.AQ     Tcko                  0.393   bicycle_fsm/beat_32/flipflop/q<3>
                                                       bicycle_fsm/beat_32/flipflop/q_0
    SLICE_X109Y53.D2     net (fanout=2)        0.724   bicycle_fsm/beat_32/flipflop/q<0>
    SLICE_X109Y53.D      Tilo                  0.097   bicycle_fsm/beat_32/out<31>2
                                                       bicycle_fsm/beat_32/out<31>3
    SLICE_X109Y58.C5     net (fanout=42)       0.704   bicycle_fsm/beat_32/out<31>2
    SLICE_X109Y58.C      Tilo                  0.097   bicycle_fsm/count_en_0
                                                       bicycle_fsm/count_en_01
    SLICE_X108Y58.SR     net (fanout=1)        0.433   bicycle_fsm/count_en_0
    SLICE_X108Y58.CLK    Tsrck                 0.373   bicycle_fsm/beat_32/flipflop/q<21>
                                                       bicycle_fsm/beat_32/flipflop/q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.960ns logic, 1.861ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point bicycle_fsm/beat_32/flipflop/q_21 (SLICE_X108Y58.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/beat_32/flipflop/q_20 (FF)
  Destination:          bicycle_fsm/beat_32/flipflop/q_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.008ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bicycle_fsm/beat_32/flipflop/q_20 to bicycle_fsm/beat_32/flipflop/q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y58.AQ     Tcko                  0.393   bicycle_fsm/beat_32/flipflop/q<21>
                                                       bicycle_fsm/beat_32/flipflop/q_20
    SLICE_X106Y55.A2     net (fanout=3)        0.714   bicycle_fsm/beat_32/flipflop/q<20>
    SLICE_X106Y55.A      Tilo                  0.097   bicycle_fsm/slow_blinker/timer/next_load_value_1
                                                       bicycle_fsm/beat_32/out<31>4
    SLICE_X109Y58.C1     net (fanout=41)       0.901   bicycle_fsm/beat_32/out<31>3
    SLICE_X109Y58.C      Tilo                  0.097   bicycle_fsm/count_en_0
                                                       bicycle_fsm/count_en_01
    SLICE_X108Y58.SR     net (fanout=1)        0.433   bicycle_fsm/count_en_0
    SLICE_X108Y58.CLK    Tsrck                 0.373   bicycle_fsm/beat_32/flipflop/q<21>
                                                       bicycle_fsm/beat_32/flipflop/q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.960ns logic, 2.048ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/beat_32/flipflop/q_14 (FF)
  Destination:          bicycle_fsm/beat_32/flipflop/q_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.111 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bicycle_fsm/beat_32/flipflop/q_14 to bicycle_fsm/beat_32/flipflop/q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y55.CQ     Tcko                  0.341   bicycle_fsm/beat_32/flipflop/q<15>
                                                       bicycle_fsm/beat_32/flipflop/q_14
    SLICE_X106Y55.A1     net (fanout=3)        0.612   bicycle_fsm/beat_32/flipflop/q<14>
    SLICE_X106Y55.A      Tilo                  0.097   bicycle_fsm/slow_blinker/timer/next_load_value_1
                                                       bicycle_fsm/beat_32/out<31>4
    SLICE_X109Y58.C1     net (fanout=41)       0.901   bicycle_fsm/beat_32/out<31>3
    SLICE_X109Y58.C      Tilo                  0.097   bicycle_fsm/count_en_0
                                                       bicycle_fsm/count_en_01
    SLICE_X108Y58.SR     net (fanout=1)        0.433   bicycle_fsm/count_en_0
    SLICE_X108Y58.CLK    Tsrck                 0.373   bicycle_fsm/beat_32/flipflop/q<21>
                                                       bicycle_fsm/beat_32/flipflop/q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (0.908ns logic, 1.946ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/beat_32/flipflop/q_0 (FF)
  Destination:          bicycle_fsm/beat_32/flipflop/q_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.111 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bicycle_fsm/beat_32/flipflop/q_0 to bicycle_fsm/beat_32/flipflop/q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y51.AQ     Tcko                  0.393   bicycle_fsm/beat_32/flipflop/q<3>
                                                       bicycle_fsm/beat_32/flipflop/q_0
    SLICE_X109Y53.D2     net (fanout=2)        0.724   bicycle_fsm/beat_32/flipflop/q<0>
    SLICE_X109Y53.D      Tilo                  0.097   bicycle_fsm/beat_32/out<31>2
                                                       bicycle_fsm/beat_32/out<31>3
    SLICE_X109Y58.C5     net (fanout=42)       0.704   bicycle_fsm/beat_32/out<31>2
    SLICE_X109Y58.C      Tilo                  0.097   bicycle_fsm/count_en_0
                                                       bicycle_fsm/count_en_01
    SLICE_X108Y58.SR     net (fanout=1)        0.433   bicycle_fsm/count_en_0
    SLICE_X108Y58.CLK    Tsrck                 0.373   bicycle_fsm/beat_32/flipflop/q<21>
                                                       bicycle_fsm/beat_32/flipflop/q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.960ns logic, 1.861ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point bicycle_fsm/fast_blinker/blnk/blink_state/q_0 (SLICE_X106Y51.A5), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/beat_32/flipflop/q_0 (FF)
  Destination:          bicycle_fsm/fast_blinker/blnk/blink_state/q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bicycle_fsm/beat_32/flipflop/q_0 to bicycle_fsm/fast_blinker/blnk/blink_state/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y51.AQ     Tcko                  0.393   bicycle_fsm/beat_32/flipflop/q<3>
                                                       bicycle_fsm/beat_32/flipflop/q_0
    SLICE_X109Y53.D2     net (fanout=2)        0.724   bicycle_fsm/beat_32/flipflop/q<0>
    SLICE_X109Y53.D      Tilo                  0.097   bicycle_fsm/beat_32/out<31>2
                                                       bicycle_fsm/beat_32/out<31>3
    SLICE_X107Y55.A1     net (fanout=42)       0.859   bicycle_fsm/beat_32/out<31>2
    SLICE_X107Y55.A      Tilo                  0.097   bicycle_fsm/fast_blinker/timer/value_dff/q<8>
                                                       bicycle_fsm/beat_32/out<31>5_rstpot
    SLICE_X106Y51.A5     net (fanout=2)        0.702   bicycle_fsm/beat_32/out<31>5_rstpot
    SLICE_X106Y51.CLK    Tas                   0.067   bicycle_fsm/fast_blinker/blnk/blink_state/q_0
                                                       bicycle_fsm/fast_blinker/blnk/blink_state/q_0_dpot
                                                       bicycle_fsm/fast_blinker/blnk/blink_state/q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.939ns (0.654ns logic, 2.285ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/beat_32/flipflop/q_4 (FF)
  Destination:          bicycle_fsm/fast_blinker/blnk/blink_state/q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bicycle_fsm/beat_32/flipflop/q_4 to bicycle_fsm/fast_blinker/blnk/blink_state/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y52.AQ     Tcko                  0.393   bicycle_fsm/beat_32/flipflop/q<7>
                                                       bicycle_fsm/beat_32/flipflop/q_4
    SLICE_X109Y53.D1     net (fanout=2)        0.606   bicycle_fsm/beat_32/flipflop/q<4>
    SLICE_X109Y53.D      Tilo                  0.097   bicycle_fsm/beat_32/out<31>2
                                                       bicycle_fsm/beat_32/out<31>3
    SLICE_X107Y55.A1     net (fanout=42)       0.859   bicycle_fsm/beat_32/out<31>2
    SLICE_X107Y55.A      Tilo                  0.097   bicycle_fsm/fast_blinker/timer/value_dff/q<8>
                                                       bicycle_fsm/beat_32/out<31>5_rstpot
    SLICE_X106Y51.A5     net (fanout=2)        0.702   bicycle_fsm/beat_32/out<31>5_rstpot
    SLICE_X106Y51.CLK    Tas                   0.067   bicycle_fsm/fast_blinker/blnk/blink_state/q_0
                                                       bicycle_fsm/fast_blinker/blnk/blink_state/q_0_dpot
                                                       bicycle_fsm/fast_blinker/blnk/blink_state/q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.654ns logic, 2.167ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/beat_32/flipflop/q_5 (FF)
  Destination:          bicycle_fsm/fast_blinker/blnk/blink_state/q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bicycle_fsm/beat_32/flipflop/q_5 to bicycle_fsm/fast_blinker/blnk/blink_state/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y52.BQ     Tcko                  0.393   bicycle_fsm/beat_32/flipflop/q<7>
                                                       bicycle_fsm/beat_32/flipflop/q_5
    SLICE_X109Y53.D3     net (fanout=2)        0.584   bicycle_fsm/beat_32/flipflop/q<5>
    SLICE_X109Y53.D      Tilo                  0.097   bicycle_fsm/beat_32/out<31>2
                                                       bicycle_fsm/beat_32/out<31>3
    SLICE_X107Y55.A1     net (fanout=42)       0.859   bicycle_fsm/beat_32/out<31>2
    SLICE_X107Y55.A      Tilo                  0.097   bicycle_fsm/fast_blinker/timer/value_dff/q<8>
                                                       bicycle_fsm/beat_32/out<31>5_rstpot
    SLICE_X106Y51.A5     net (fanout=2)        0.702   bicycle_fsm/beat_32/out<31>5_rstpot
    SLICE_X106Y51.CLK    Tas                   0.067   bicycle_fsm/fast_blinker/blnk/blink_state/q_0
                                                       bicycle_fsm/fast_blinker/blnk/blink_state/q_0_dpot
                                                       bicycle_fsm/fast_blinker/blnk/blink_state/q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (0.654ns logic, 2.145ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bpu_down/debounce/counter/q_12 (SLICE_X104Y50.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bpu_down/debounce/counter/q_11 (FF)
  Destination:          bpu_down/debounce/counter/q_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 2)
  Clock Path Skew:      0.269ns (0.881 - 0.612)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bpu_down/debounce/counter/q_11 to bpu_down/debounce/counter/q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y49.DQ     Tcko                  0.164   bpu_down/debounce/counter/q<11>
                                                       bpu_down/debounce/counter/q_11
    SLICE_X104Y49.D3     net (fanout=3)        0.159   bpu_down/debounce/counter/q<11>
    SLICE_X104Y49.COUT   Topcyd                0.154   bpu_down/debounce/counter/q<11>
                                                       bpu_down/debounce/counter/q<11>_rt
                                                       bpu_down/debounce/counter/Mcount_q_cy<11>
    SLICE_X104Y50.CIN    net (fanout=1)        0.001   bpu_down/debounce/counter/Mcount_q_cy<11>
    SLICE_X104Y50.CLK    Tckcin      (-Th)     0.081   bpu_down/debounce/counter/q<15>
                                                       bpu_down/debounce/counter/Mcount_q_cy<15>
                                                       bpu_down/debounce/counter/q_12
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.237ns logic, 0.160ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bpu_down/debounce/counter/q_7 (FF)
  Destination:          bpu_down/debounce/counter/q_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 3)
  Clock Path Skew:      0.269ns (0.881 - 0.612)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bpu_down/debounce/counter/q_7 to bpu_down/debounce/counter/q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y48.DQ     Tcko                  0.164   bpu_down/debounce/counter/q<7>
                                                       bpu_down/debounce/counter/q_7
    SLICE_X104Y48.D3     net (fanout=3)        0.156   bpu_down/debounce/counter/q<7>
    SLICE_X104Y48.COUT   Topcyd                0.154   bpu_down/debounce/counter/q<7>
                                                       bpu_down/debounce/counter/q<7>_rt
                                                       bpu_down/debounce/counter/Mcount_q_cy<7>
    SLICE_X104Y49.CIN    net (fanout=1)        0.000   bpu_down/debounce/counter/Mcount_q_cy<7>
    SLICE_X104Y49.COUT   Tbyp                  0.040   bpu_down/debounce/counter/q<11>
                                                       bpu_down/debounce/counter/Mcount_q_cy<11>
    SLICE_X104Y50.CIN    net (fanout=1)        0.001   bpu_down/debounce/counter/Mcount_q_cy<11>
    SLICE_X104Y50.CLK    Tckcin      (-Th)     0.081   bpu_down/debounce/counter/q<15>
                                                       bpu_down/debounce/counter/Mcount_q_cy<15>
                                                       bpu_down/debounce/counter/q_12
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.277ns logic, 0.157ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bpu_down/debounce/counter/q_8 (FF)
  Destination:          bpu_down/debounce/counter/q_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 2)
  Clock Path Skew:      0.269ns (0.881 - 0.612)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bpu_down/debounce/counter/q_8 to bpu_down/debounce/counter/q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y49.AQ     Tcko                  0.164   bpu_down/debounce/counter/q<11>
                                                       bpu_down/debounce/counter/q_8
    SLICE_X104Y49.A3     net (fanout=3)        0.173   bpu_down/debounce/counter/q<8>
    SLICE_X104Y49.COUT   Topcya                0.190   bpu_down/debounce/counter/q<11>
                                                       bpu_down/debounce/counter/q<8>_rt
                                                       bpu_down/debounce/counter/Mcount_q_cy<11>
    SLICE_X104Y50.CIN    net (fanout=1)        0.001   bpu_down/debounce/counter/Mcount_q_cy<11>
    SLICE_X104Y50.CLK    Tckcin      (-Th)     0.081   bpu_down/debounce/counter/q<15>
                                                       bpu_down/debounce/counter/Mcount_q_cy<15>
                                                       bpu_down/debounce/counter/q_12
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.273ns logic, 0.174ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point bpu_down/debounce/counter/q_14 (SLICE_X104Y50.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bpu_down/debounce/counter/q_11 (FF)
  Destination:          bpu_down/debounce/counter/q_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 2)
  Clock Path Skew:      0.269ns (0.881 - 0.612)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bpu_down/debounce/counter/q_11 to bpu_down/debounce/counter/q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y49.DQ     Tcko                  0.164   bpu_down/debounce/counter/q<11>
                                                       bpu_down/debounce/counter/q_11
    SLICE_X104Y49.D3     net (fanout=3)        0.159   bpu_down/debounce/counter/q<11>
    SLICE_X104Y49.COUT   Topcyd                0.154   bpu_down/debounce/counter/q<11>
                                                       bpu_down/debounce/counter/q<11>_rt
                                                       bpu_down/debounce/counter/Mcount_q_cy<11>
    SLICE_X104Y50.CIN    net (fanout=1)        0.001   bpu_down/debounce/counter/Mcount_q_cy<11>
    SLICE_X104Y50.CLK    Tckcin      (-Th)     0.068   bpu_down/debounce/counter/q<15>
                                                       bpu_down/debounce/counter/Mcount_q_cy<15>
                                                       bpu_down/debounce/counter/q_14
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.250ns logic, 0.160ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bpu_down/debounce/counter/q_7 (FF)
  Destination:          bpu_down/debounce/counter/q_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 3)
  Clock Path Skew:      0.269ns (0.881 - 0.612)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bpu_down/debounce/counter/q_7 to bpu_down/debounce/counter/q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y48.DQ     Tcko                  0.164   bpu_down/debounce/counter/q<7>
                                                       bpu_down/debounce/counter/q_7
    SLICE_X104Y48.D3     net (fanout=3)        0.156   bpu_down/debounce/counter/q<7>
    SLICE_X104Y48.COUT   Topcyd                0.154   bpu_down/debounce/counter/q<7>
                                                       bpu_down/debounce/counter/q<7>_rt
                                                       bpu_down/debounce/counter/Mcount_q_cy<7>
    SLICE_X104Y49.CIN    net (fanout=1)        0.000   bpu_down/debounce/counter/Mcount_q_cy<7>
    SLICE_X104Y49.COUT   Tbyp                  0.040   bpu_down/debounce/counter/q<11>
                                                       bpu_down/debounce/counter/Mcount_q_cy<11>
    SLICE_X104Y50.CIN    net (fanout=1)        0.001   bpu_down/debounce/counter/Mcount_q_cy<11>
    SLICE_X104Y50.CLK    Tckcin      (-Th)     0.068   bpu_down/debounce/counter/q<15>
                                                       bpu_down/debounce/counter/Mcount_q_cy<15>
                                                       bpu_down/debounce/counter/q_14
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.290ns logic, 0.157ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bpu_down/debounce/counter/q_8 (FF)
  Destination:          bpu_down/debounce/counter/q_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 2)
  Clock Path Skew:      0.269ns (0.881 - 0.612)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bpu_down/debounce/counter/q_8 to bpu_down/debounce/counter/q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y49.AQ     Tcko                  0.164   bpu_down/debounce/counter/q<11>
                                                       bpu_down/debounce/counter/q_8
    SLICE_X104Y49.A3     net (fanout=3)        0.173   bpu_down/debounce/counter/q<8>
    SLICE_X104Y49.COUT   Topcya                0.190   bpu_down/debounce/counter/q<11>
                                                       bpu_down/debounce/counter/q<8>_rt
                                                       bpu_down/debounce/counter/Mcount_q_cy<11>
    SLICE_X104Y50.CIN    net (fanout=1)        0.001   bpu_down/debounce/counter/Mcount_q_cy<11>
    SLICE_X104Y50.CLK    Tckcin      (-Th)     0.068   bpu_down/debounce/counter/q<15>
                                                       bpu_down/debounce/counter/Mcount_q_cy<15>
                                                       bpu_down/debounce/counter/q_14
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.286ns logic, 0.174ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point bpu_down/one_pulse/last_value_storage/q_0 (SLICE_X105Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bpu_down/debounce/state/q_0 (FF)
  Destination:          bpu_down/one_pulse/last_value_storage/q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bpu_down/debounce/state/q_0 to bpu_down/one_pulse/last_value_storage/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y50.AQ     Tcko                  0.141   bpu_down/debounce/state/q<1>
                                                       bpu_down/debounce/state/q_0
    SLICE_X105Y50.AX     net (fanout=4)        0.076   bpu_down/debounce/state/q<0>
    SLICE_X105Y50.CLK    Tckdi       (-Th)     0.075   bpu_down/debounce/state/q<1>
                                                       bpu_down/one_pulse/last_value_storage/q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.066ns logic, 0.076ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.460ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.770ns (Tmpw)
  Physical resource: bpu_right/sync/ff3/q_0/CLK
  Logical resource: bpu_right/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X100Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.460ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.770ns (Tmpw)
  Physical resource: bpu_right/sync/ff3/q_0/CLK
  Logical resource: bpu_right/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X100Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.043|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2213 paths, 0 nets, and 598 connections

Design statistics:
   Minimum period:   3.043ns{1}   (Maximum frequency: 328.623MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 05 15:12:18 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



