Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 21 11:04:03 2019
| Host         : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command      : report_utilization -file BBJ_u96_cnvW1A2_0_utilization_synth.rpt -pb BBJ_u96_cnvW1A2_0_utilization_synth.pb
| Design       : BBJ_u96_cnvW1A2_0
| Device       : xczu3egsbva484-1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 45222 |     0 |     70560 | 64.09 |
|   LUT as Logic             | 41535 |     0 |     70560 | 58.86 |
|   LUT as Memory            |  3687 |     0 |     28800 | 12.80 |
|     LUT as Distributed RAM |  3360 |     0 |           |       |
|     LUT as Shift Register  |   327 |     0 |           |       |
| CLB Registers              | 49876 |     0 |    141120 | 35.34 |
|   Register as Flip Flop    | 49876 |     0 |    141120 | 35.34 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |  1309 |     0 |      8820 | 14.84 |
| F7 Muxes                   |     0 |     0 |     35280 |  0.00 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 401   |          Yes |         Set |            - |
| 49475 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 131.5 |     0 |       216 | 60.88 |
|   RAMB36/FIFO*    |    90 |     0 |       216 | 41.67 |
|     RAMB36E2 only |    90 |       |           |       |
|   RAMB18          |    83 |     0 |       432 | 19.21 |
|     RAMB18E2 only |    83 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   26 |     0 |       360 |  7.22 |
|   DSP48E2 only |   26 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |        82 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 49475 |            Register |
| LUT6     | 16856 |                 CLB |
| LUT5     |  8448 |                 CLB |
| LUT4     |  7488 |                 CLB |
| LUT3     |  6011 |                 CLB |
| LUT2     |  3495 |                 CLB |
| RAMS32   |  3312 |                 CLB |
| CARRY8   |  1309 |                 CLB |
| FDSE     |   401 |            Register |
| LUT1     |   371 |                 CLB |
| SRL16E   |   276 |                 CLB |
| RAMD32   |   112 |                 CLB |
| RAMB36E2 |    90 |           Block Ram |
| RAMB18E2 |    83 |           Block Ram |
| SRLC32E  |    51 |                 CLB |
| DSP48E2  |    26 |          Arithmetic |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


