<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Anna\Documents\TangNano\test3\impl\gwsynthesis\test3.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Anna\Documents\TangNano\test3\src\test3.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.8 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Feb 20 10:54:49 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>982</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>494</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>pll1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll1/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>33.333(MHz)</td>
<td>109.401(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_in!</h4>
<h4>No timing paths to get frequency of pll1/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll1/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>20.859</td>
<td>your_instance_name/promx9_inst_0/DO[0]</td>
<td>xvga_test_inst/target_yon_0_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>8.741</td>
</tr>
<tr>
<td>2</td>
<td>21.254</td>
<td>your_instance_name/promx9_inst_0/DO[8]</td>
<td>xvga_test_inst/target_xon_0_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>8.346</td>
</tr>
<tr>
<td>3</td>
<td>22.568</td>
<td>xvga_test_inst/xlast_s0/Q</td>
<td>xvga_test_inst/vsync_s0/RESET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>7.389</td>
</tr>
<tr>
<td>4</td>
<td>22.618</td>
<td>xvga_test_inst/xlast_s0/Q</td>
<td>xvga_test_inst/vsync_s0/CE</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>7.339</td>
</tr>
<tr>
<td>5</td>
<td>23.302</td>
<td>xvga_test_inst/x_3_s0/Q</td>
<td>xvga_test_inst/hsync_s0/RESET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>6.654</td>
</tr>
<tr>
<td>6</td>
<td>23.582</td>
<td>xvga_test_inst/y_0_s0/Q</td>
<td>xvga_test_inst/cursor_yon_0_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>6.018</td>
</tr>
<tr>
<td>7</td>
<td>23.796</td>
<td>xvga_test_inst/y_7_s0/Q</td>
<td>xvga_test_inst/dey_s0/SET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>6.161</td>
</tr>
<tr>
<td>8</td>
<td>23.939</td>
<td>xvga_test_inst/x_3_s0/Q</td>
<td>xvga_test_inst/hsync_s0/CE</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>6.018</td>
</tr>
<tr>
<td>9</td>
<td>23.970</td>
<td>your_instance_name/promx9_inst_0/DO[23]</td>
<td>xvga_test_inst/csr_55_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.630</td>
</tr>
<tr>
<td>10</td>
<td>23.983</td>
<td>xvga_test_inst/strctr_7_s1/Q</td>
<td>xvga_test_inst/csr_30_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.617</td>
</tr>
<tr>
<td>11</td>
<td>24.009</td>
<td>xvga_test_inst/strctr_7_s1/Q</td>
<td>xvga_test_inst/csr_48_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.591</td>
</tr>
<tr>
<td>12</td>
<td>24.009</td>
<td>xvga_test_inst/strctr_7_s1/Q</td>
<td>xvga_test_inst/csr_50_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.591</td>
</tr>
<tr>
<td>13</td>
<td>24.009</td>
<td>xvga_test_inst/strctr_7_s1/Q</td>
<td>xvga_test_inst/csr_52_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.591</td>
</tr>
<tr>
<td>14</td>
<td>24.009</td>
<td>xvga_test_inst/strctr_7_s1/Q</td>
<td>xvga_test_inst/csr_54_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.591</td>
</tr>
<tr>
<td>15</td>
<td>24.009</td>
<td>adc_acc_0_14_s0/Q</td>
<td>xvga_test_inst/cursor_xon_0_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.591</td>
</tr>
<tr>
<td>16</td>
<td>24.068</td>
<td>your_instance_name/promx9_inst_0/DO[21]</td>
<td>xvga_test_inst/csr_53_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.532</td>
</tr>
<tr>
<td>17</td>
<td>24.085</td>
<td>xvga_test_inst/strctr_7_s1/Q</td>
<td>xvga_test_inst/csr_31_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.515</td>
</tr>
<tr>
<td>18</td>
<td>24.085</td>
<td>xvga_test_inst/strctr_7_s1/Q</td>
<td>xvga_test_inst/csr_35_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.515</td>
</tr>
<tr>
<td>19</td>
<td>24.238</td>
<td>xvga_test_inst/font_rom/prom_inst_0/DO[1]</td>
<td>xvga_test_inst/psr_1_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.362</td>
</tr>
<tr>
<td>20</td>
<td>24.243</td>
<td>xvga_test_inst/x_5_s0/Q</td>
<td>xvga_test_inst/dex_s0/SET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.714</td>
</tr>
<tr>
<td>21</td>
<td>24.260</td>
<td>xvga_test_inst/strctr_7_s1/Q</td>
<td>xvga_test_inst/csr_29_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.340</td>
</tr>
<tr>
<td>22</td>
<td>24.281</td>
<td>xvga_test_inst/y_7_s0/Q</td>
<td>xvga_test_inst/vblank_s0/CE</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.676</td>
</tr>
<tr>
<td>23</td>
<td>24.305</td>
<td>your_instance_name/promx9_inst_0/DO[33]</td>
<td>xvga_test_inst/csr_33_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.295</td>
</tr>
<tr>
<td>24</td>
<td>24.305</td>
<td>your_instance_name/promx9_inst_0/DO[34]</td>
<td>xvga_test_inst/csr_34_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.295</td>
</tr>
<tr>
<td>25</td>
<td>24.323</td>
<td>xvga_test_inst/strctr_7_s1/Q</td>
<td>xvga_test_inst/csr_28_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>30.000</td>
<td>0.000</td>
<td>5.277</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.411</td>
<td>xvga_test_inst/csr_63_s0/Q</td>
<td>xvga_test_inst/font_rom/prom_inst_0/AD[10]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.411</td>
<td>xvga_test_inst/csr_62_s0/Q</td>
<td>xvga_test_inst/font_rom/prom_inst_0/AD[9]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.588</td>
<td>xvga_test_inst/xbl_last_s0/Q</td>
<td>xvga_test_inst/xa_6_s0/RESET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>4</td>
<td>0.588</td>
<td>xvga_test_inst/xbl_last_s0/Q</td>
<td>xvga_test_inst/xa_7_s0/RESET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>5</td>
<td>0.588</td>
<td>xvga_test_inst/xbl_last_s0/Q</td>
<td>xvga_test_inst/xa_8_s0/RESET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>6</td>
<td>0.588</td>
<td>xvga_test_inst/xbl_last_s0/Q</td>
<td>xvga_test_inst/xa_9_s0/RESET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>7</td>
<td>0.592</td>
<td>xvga_test_inst/xbl_last_s0/Q</td>
<td>xvga_test_inst/xa_1_s0/RESET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>8</td>
<td>0.592</td>
<td>xvga_test_inst/xbl_last_s0/Q</td>
<td>xvga_test_inst/xa_2_s0/RESET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>9</td>
<td>0.592</td>
<td>xvga_test_inst/xbl_last_s0/Q</td>
<td>xvga_test_inst/xa_3_s0/RESET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>10</td>
<td>0.592</td>
<td>xvga_test_inst/xbl_last_s0/Q</td>
<td>xvga_test_inst/xa_4_s0/RESET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>11</td>
<td>0.592</td>
<td>xvga_test_inst/xbl_last_s0/Q</td>
<td>xvga_test_inst/xa_5_s0/RESET</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>12</td>
<td>0.679</td>
<td>xvga_test_inst/csr_61_s0/Q</td>
<td>xvga_test_inst/font_rom/prom_inst_0/AD[8]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>13</td>
<td>0.682</td>
<td>xvga_test_inst/ya_1_s0/Q</td>
<td>xvga_test_inst/font_rom/prom_inst_0/AD[4]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.836</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>xvga_test_inst/strctr_0_s0/Q</td>
<td>xvga_test_inst/strctr_0_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>tctr_0_s0/Q</td>
<td>tctr_0_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>ctr_0_s0/Q</td>
<td>ctr_0_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>xvga_test_inst/ya_0_s0/Q</td>
<td>xvga_test_inst/ya_0_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>coordcnt_0_s1/Q</td>
<td>coordcnt_0_s1/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>coordcnt_2_s0/Q</td>
<td>coordcnt_2_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.729</td>
<td>adc_acc_1_2_s0/Q</td>
<td>adc_acc_1_2_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>21</td>
<td>0.729</td>
<td>adc_acc_0_1_s0/Q</td>
<td>adc_acc_0_1_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>22</td>
<td>0.729</td>
<td>ctr_2_s0/Q</td>
<td>ctr_2_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>23</td>
<td>0.729</td>
<td>ctr_6_s0/Q</td>
<td>ctr_6_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>24</td>
<td>0.729</td>
<td>ctr_8_s0/Q</td>
<td>ctr_8_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>25</td>
<td>0.729</td>
<td>ctr_12_s0/Q</td>
<td>ctr_12_s0/D</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>13.672</td>
<td>14.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>ctr_26_s0</td>
</tr>
<tr>
<td>2</td>
<td>13.672</td>
<td>14.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>ctr_24_s0</td>
</tr>
<tr>
<td>3</td>
<td>13.672</td>
<td>14.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>ctr_20_s0</td>
</tr>
<tr>
<td>4</td>
<td>13.672</td>
<td>14.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>ctr_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>13.672</td>
<td>14.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc_acc_0_14_s0</td>
</tr>
<tr>
<td>6</td>
<td>13.672</td>
<td>14.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>next_target_s0</td>
</tr>
<tr>
<td>7</td>
<td>13.672</td>
<td>14.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>xvga_test_inst/line_yon_s0</td>
</tr>
<tr>
<td>8</td>
<td>13.672</td>
<td>14.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>xvga_test_inst/line_xon_s0</td>
</tr>
<tr>
<td>9</td>
<td>13.672</td>
<td>14.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>vs_s0</td>
</tr>
<tr>
<td>10</td>
<td>13.672</td>
<td>14.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>xvga_test_inst/ya_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/promx9_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/target_yon_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>BSRAM_R6[0]</td>
<td>your_instance_name/promx9_inst_0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">your_instance_name/promx9_inst_0/DO[0]</td>
</tr>
<tr>
<td>6.617</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>xvga_test_inst/n374_s4/I0</td>
</tr>
<tr>
<td>7.678</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n374_s4/F</td>
</tr>
<tr>
<td>8.097</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>xvga_test_inst/n374_s2/I2</td>
</tr>
<tr>
<td>9.158</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n374_s2/F</td>
</tr>
<tr>
<td>9.577</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>xvga_test_inst/n374_s0/I1</td>
</tr>
<tr>
<td>10.609</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n374_s0/F</td>
</tr>
<tr>
<td>10.609</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/target_yon_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>xvga_test_inst/target_yon_0_s0/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>xvga_test_inst/target_yon_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 36.084%; route: 2.127, 24.331%; tC2Q: 3.460, 39.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/promx9_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/target_xon_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>BSRAM_R6[0]</td>
<td>your_instance_name/promx9_inst_0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">your_instance_name/promx9_inst_0/DO[8]</td>
</tr>
<tr>
<td>6.467</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>xvga_test_inst/n363_s5/I0</td>
</tr>
<tr>
<td>7.493</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n363_s5/F</td>
</tr>
<tr>
<td>7.912</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[3][B]</td>
<td>xvga_test_inst/n363_s3/I3</td>
</tr>
<tr>
<td>8.973</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C8[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n363_s3/F</td>
</tr>
<tr>
<td>9.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>xvga_test_inst/n363_s0/I2</td>
</tr>
<tr>
<td>10.214</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n363_s0/F</td>
</tr>
<tr>
<td>10.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/target_xon_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>xvga_test_inst/target_xon_0_s0/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>xvga_test_inst/target_xon_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 34.855%; route: 1.977, 23.687%; tC2Q: 3.460, 41.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/xlast_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/vsync_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>xvga_test_inst/xlast_s0/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/xlast_s0/Q</td>
</tr>
<tr>
<td>3.655</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>xvga_test_inst/n84_s3/I2</td>
</tr>
<tr>
<td>4.477</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n84_s3/F</td>
</tr>
<tr>
<td>5.298</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>xvga_test_inst/n84_s2/I2</td>
</tr>
<tr>
<td>6.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n84_s2/F</td>
</tr>
<tr>
<td>7.430</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td>xvga_test_inst/n84_s4/I3</td>
</tr>
<tr>
<td>8.055</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n84_s4/F</td>
</tr>
<tr>
<td>9.257</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT5[B]</td>
<td style=" font-weight:bold;">xvga_test_inst/vsync_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT5[B]</td>
<td>xvga_test_inst/vsync_s0/CLK</td>
</tr>
<tr>
<td>31.825</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT5[B]</td>
<td>xvga_test_inst/vsync_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.269, 30.710%; route: 4.661, 63.087%; tC2Q: 0.458, 6.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/xlast_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/vsync_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>xvga_test_inst/xlast_s0/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/xlast_s0/Q</td>
</tr>
<tr>
<td>3.655</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>xvga_test_inst/n84_s3/I2</td>
</tr>
<tr>
<td>4.477</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n84_s3/F</td>
</tr>
<tr>
<td>5.298</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>xvga_test_inst/n84_s2/I2</td>
</tr>
<tr>
<td>6.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n84_s2/F</td>
</tr>
<tr>
<td>7.430</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>xvga_test_inst/vsync_s2/I3</td>
</tr>
<tr>
<td>8.055</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/vsync_s2/F</td>
</tr>
<tr>
<td>9.207</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT5[B]</td>
<td style=" font-weight:bold;">xvga_test_inst/vsync_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT5[B]</td>
<td>xvga_test_inst/vsync_s0/CLK</td>
</tr>
<tr>
<td>31.825</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT5[B]</td>
<td>xvga_test_inst/vsync_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.269, 30.916%; route: 4.612, 62.839%; tC2Q: 0.458, 6.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/hsync_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>xvga_test_inst/x_3_s0/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/x_3_s0/Q</td>
</tr>
<tr>
<td>4.292</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>xvga_test_inst/n36_s2/I2</td>
</tr>
<tr>
<td>5.318</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n36_s2/F</td>
</tr>
<tr>
<td>5.741</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>xvga_test_inst/n36_s1/I0</td>
</tr>
<tr>
<td>6.773</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n36_s1/F</td>
</tr>
<tr>
<td>6.778</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>xvga_test_inst/n36_s0/I3</td>
</tr>
<tr>
<td>7.403</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n36_s0/F</td>
</tr>
<tr>
<td>8.523</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td style=" font-weight:bold;">xvga_test_inst/hsync_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>xvga_test_inst/hsync_s0/CLK</td>
</tr>
<tr>
<td>31.825</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL7[A]</td>
<td>xvga_test_inst/hsync_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.683, 40.319%; route: 3.513, 52.793%; tC2Q: 0.458, 6.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/y_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/cursor_yon_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td>xvga_test_inst/y_0_s0/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R4C8[1][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/y_0_s0/Q</td>
</tr>
<tr>
<td>3.969</td>
<td>1.643</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td>xvga_test_inst/n328_s0/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n328_s0/COUT</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][B]</td>
<td>xvga_test_inst/n329_s0/CIN</td>
</tr>
<tr>
<td>5.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n329_s0/COUT</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][A]</td>
<td>xvga_test_inst/n330_s0/CIN</td>
</tr>
<tr>
<td>5.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n330_s0/COUT</td>
</tr>
<tr>
<td>5.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[1][B]</td>
<td>xvga_test_inst/n331_s0/CIN</td>
</tr>
<tr>
<td>5.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n331_s0/COUT</td>
</tr>
<tr>
<td>5.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][A]</td>
<td>xvga_test_inst/n332_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n332_s0/COUT</td>
</tr>
<tr>
<td>5.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[2][B]</td>
<td>xvga_test_inst/n333_s0/CIN</td>
</tr>
<tr>
<td>5.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n333_s0/COUT</td>
</tr>
<tr>
<td>5.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td>xvga_test_inst/n334_s0/CIN</td>
</tr>
<tr>
<td>5.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n334_s0/COUT</td>
</tr>
<tr>
<td>5.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][B]</td>
<td>xvga_test_inst/n335_s0/CIN</td>
</tr>
<tr>
<td>5.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n335_s0/COUT</td>
</tr>
<tr>
<td>5.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[1][A]</td>
<td>xvga_test_inst/n336_s0/CIN</td>
</tr>
<tr>
<td>5.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n336_s0/COUT</td>
</tr>
<tr>
<td>6.854</td>
<td>1.384</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>xvga_test_inst/n338_s1/I2</td>
</tr>
<tr>
<td>7.886</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n338_s1/F</td>
</tr>
<tr>
<td>7.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/cursor_yon_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>xvga_test_inst/cursor_yon_0_s0/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>xvga_test_inst/cursor_yon_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.533, 42.090%; route: 3.027, 50.294%; tC2Q: 0.458, 7.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/dey_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>xvga_test_inst/y_7_s0/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C13[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/y_7_s0/Q</td>
</tr>
<tr>
<td>3.146</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>xvga_test_inst/n53_s4/I1</td>
</tr>
<tr>
<td>4.245</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n53_s4/F</td>
</tr>
<tr>
<td>4.251</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>xvga_test_inst/n171_s1/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n171_s1/F</td>
</tr>
<tr>
<td>6.182</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>xvga_test_inst/n91_s1/I2</td>
</tr>
<tr>
<td>7.243</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n91_s1/F</td>
</tr>
<tr>
<td>8.029</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/dey_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>xvga_test_inst/dey_s0/CLK</td>
</tr>
<tr>
<td>31.825</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>xvga_test_inst/dey_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 52.898%; route: 2.444, 39.663%; tC2Q: 0.458, 7.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/hsync_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>xvga_test_inst/x_3_s0/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/x_3_s0/Q</td>
</tr>
<tr>
<td>4.292</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>xvga_test_inst/n36_s2/I2</td>
</tr>
<tr>
<td>5.318</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n36_s2/F</td>
</tr>
<tr>
<td>5.741</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[3][B]</td>
<td>xvga_test_inst/n41_s2/I0</td>
</tr>
<tr>
<td>6.767</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C8[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n41_s2/F</td>
</tr>
<tr>
<td>7.886</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td style=" font-weight:bold;">xvga_test_inst/hsync_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>xvga_test_inst/hsync_s0/CLK</td>
</tr>
<tr>
<td>31.825</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL7[A]</td>
<td>xvga_test_inst/hsync_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 34.098%; route: 3.508, 58.285%; tC2Q: 0.458, 7.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/promx9_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_55_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>BSRAM_R6[0]</td>
<td>your_instance_name/promx9_inst_0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">your_instance_name/promx9_inst_0/DO[23]</td>
</tr>
<tr>
<td>6.466</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>xvga_test_inst/n396_s0/I0</td>
</tr>
<tr>
<td>7.498</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n396_s0/F</td>
</tr>
<tr>
<td>7.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_55_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>xvga_test_inst/csr_55_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>xvga_test_inst/csr_55_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.331%; route: 1.138, 20.210%; tC2Q: 3.460, 61.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/strctr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>xvga_test_inst/strctr_7_s1/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/strctr_7_s1/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>xvga_test_inst/csr_load_s1/I3</td>
</tr>
<tr>
<td>3.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s1/F</td>
</tr>
<tr>
<td>4.461</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>xvga_test_inst/csr_load_s0/I2</td>
</tr>
<tr>
<td>5.493</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s0/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>xvga_test_inst/n421_s0/I2</td>
</tr>
<tr>
<td>7.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n421_s0/F</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>xvga_test_inst/csr_30_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>xvga_test_inst/csr_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 52.571%; route: 2.206, 39.270%; tC2Q: 0.458, 8.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/strctr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_48_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>xvga_test_inst/strctr_7_s1/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/strctr_7_s1/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>xvga_test_inst/csr_load_s1/I3</td>
</tr>
<tr>
<td>3.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s1/F</td>
</tr>
<tr>
<td>4.461</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>xvga_test_inst/csr_load_s0/I2</td>
</tr>
<tr>
<td>5.493</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s0/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>xvga_test_inst/n403_s0/I2</td>
</tr>
<tr>
<td>7.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n403_s0/F</td>
</tr>
<tr>
<td>7.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_48_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>xvga_test_inst/csr_48_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>xvga_test_inst/csr_48_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 52.818%; route: 2.180, 38.984%; tC2Q: 0.458, 8.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/strctr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_50_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>xvga_test_inst/strctr_7_s1/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/strctr_7_s1/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>xvga_test_inst/csr_load_s1/I3</td>
</tr>
<tr>
<td>3.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s1/F</td>
</tr>
<tr>
<td>4.461</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>xvga_test_inst/csr_load_s0/I2</td>
</tr>
<tr>
<td>5.493</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s0/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>xvga_test_inst/n401_s0/I2</td>
</tr>
<tr>
<td>7.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n401_s0/F</td>
</tr>
<tr>
<td>7.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_50_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>xvga_test_inst/csr_50_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>xvga_test_inst/csr_50_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 52.818%; route: 2.180, 38.984%; tC2Q: 0.458, 8.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/strctr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_52_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>xvga_test_inst/strctr_7_s1/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/strctr_7_s1/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>xvga_test_inst/csr_load_s1/I3</td>
</tr>
<tr>
<td>3.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s1/F</td>
</tr>
<tr>
<td>4.461</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>xvga_test_inst/csr_load_s0/I2</td>
</tr>
<tr>
<td>5.493</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s0/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>xvga_test_inst/n399_s0/I2</td>
</tr>
<tr>
<td>7.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n399_s0/F</td>
</tr>
<tr>
<td>7.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_52_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>xvga_test_inst/csr_52_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>xvga_test_inst/csr_52_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 52.818%; route: 2.180, 38.984%; tC2Q: 0.458, 8.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/strctr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_54_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>xvga_test_inst/strctr_7_s1/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/strctr_7_s1/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>xvga_test_inst/csr_load_s1/I3</td>
</tr>
<tr>
<td>3.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s1/F</td>
</tr>
<tr>
<td>4.461</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>xvga_test_inst/csr_load_s0/I2</td>
</tr>
<tr>
<td>5.493</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s0/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>xvga_test_inst/n397_s0/I2</td>
</tr>
<tr>
<td>7.459</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n397_s0/F</td>
</tr>
<tr>
<td>7.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_54_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>xvga_test_inst/csr_54_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][B]</td>
<td>xvga_test_inst/csr_54_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 52.818%; route: 2.180, 38.984%; tC2Q: 0.458, 8.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_acc_0_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/cursor_xon_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>adc_acc_0_14_s0/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C19[1][B]</td>
<td style=" font-weight:bold;">adc_acc_0_14_s0/Q</td>
</tr>
<tr>
<td>4.097</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>xvga_test_inst/n326_s6/I3</td>
</tr>
<tr>
<td>5.196</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n326_s6/F</td>
</tr>
<tr>
<td>5.532</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>xvga_test_inst/n326_s2/I3</td>
</tr>
<tr>
<td>6.631</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n326_s2/F</td>
</tr>
<tr>
<td>6.637</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>xvga_test_inst/n326_s0/I2</td>
</tr>
<tr>
<td>7.459</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n326_s0/F</td>
</tr>
<tr>
<td>7.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/cursor_xon_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>xvga_test_inst/cursor_xon_0_s0/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>xvga_test_inst/cursor_xon_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 54.019%; route: 2.112, 37.782%; tC2Q: 0.458, 8.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/promx9_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_53_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>BSRAM_R6[0]</td>
<td>your_instance_name/promx9_inst_0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">your_instance_name/promx9_inst_0/DO[21]</td>
</tr>
<tr>
<td>6.301</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>xvga_test_inst/n398_s0/I0</td>
</tr>
<tr>
<td>7.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n398_s0/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_53_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>xvga_test_inst/csr_53_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>xvga_test_inst/csr_53_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.865%; route: 0.973, 17.592%; tC2Q: 3.460, 62.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/strctr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>xvga_test_inst/strctr_7_s1/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/strctr_7_s1/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>xvga_test_inst/csr_load_s1/I3</td>
</tr>
<tr>
<td>3.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s1/F</td>
</tr>
<tr>
<td>4.461</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>xvga_test_inst/csr_load_s0/I2</td>
</tr>
<tr>
<td>5.493</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s0/F</td>
</tr>
<tr>
<td>6.351</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>xvga_test_inst/n420_s0/I2</td>
</tr>
<tr>
<td>7.383</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n420_s0/F</td>
</tr>
<tr>
<td>7.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>xvga_test_inst/csr_31_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>xvga_test_inst/csr_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.886, 52.332%; route: 2.170, 39.357%; tC2Q: 0.458, 8.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/strctr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_35_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>xvga_test_inst/strctr_7_s1/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/strctr_7_s1/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>xvga_test_inst/csr_load_s1/I3</td>
</tr>
<tr>
<td>3.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s1/F</td>
</tr>
<tr>
<td>4.461</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>xvga_test_inst/csr_load_s0/I2</td>
</tr>
<tr>
<td>5.493</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s0/F</td>
</tr>
<tr>
<td>6.351</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>xvga_test_inst/n416_s0/I2</td>
</tr>
<tr>
<td>7.383</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n416_s0/F</td>
</tr>
<tr>
<td>7.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_35_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>xvga_test_inst/csr_35_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>xvga_test_inst/csr_35_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.886, 52.332%; route: 2.170, 39.357%; tC2Q: 0.458, 8.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/font_rom/prom_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/psr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R6[1]</td>
<td>xvga_test_inst/font_rom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">xvga_test_inst/font_rom/prom_inst_0/DO[1]</td>
</tr>
<tr>
<td>6.131</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>xvga_test_inst/n603_s0/I1</td>
</tr>
<tr>
<td>7.230</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n603_s0/F</td>
</tr>
<tr>
<td>7.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/psr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>xvga_test_inst/psr_1_s0/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>xvga_test_inst/psr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.496%; route: 0.803, 14.975%; tC2Q: 3.460, 64.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/x_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/dex_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>xvga_test_inst/x_5_s0/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C10[2][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/x_5_s0/Q</td>
</tr>
<tr>
<td>4.123</td>
<td>1.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td>xvga_test_inst/n46_s3/I0</td>
</tr>
<tr>
<td>4.945</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n46_s3/F</td>
</tr>
<tr>
<td>4.951</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][A]</td>
<td>xvga_test_inst/n46_s1/I2</td>
</tr>
<tr>
<td>5.983</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C9[3][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n46_s1/F</td>
</tr>
<tr>
<td>5.994</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>xvga_test_inst/n46_s0/I1</td>
</tr>
<tr>
<td>6.796</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n46_s0/F</td>
</tr>
<tr>
<td>7.582</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/dex_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>xvga_test_inst/dex_s0/CLK</td>
</tr>
<tr>
<td>31.825</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>xvga_test_inst/dex_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.656, 46.482%; route: 2.600, 45.497%; tC2Q: 0.458, 8.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/strctr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>xvga_test_inst/strctr_7_s1/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/strctr_7_s1/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>xvga_test_inst/csr_load_s1/I3</td>
</tr>
<tr>
<td>3.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s1/F</td>
</tr>
<tr>
<td>4.461</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>xvga_test_inst/csr_load_s0/I2</td>
</tr>
<tr>
<td>5.493</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s0/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>xvga_test_inst/n422_s0/I2</td>
</tr>
<tr>
<td>7.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n422_s0/F</td>
</tr>
<tr>
<td>7.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>xvga_test_inst/csr_29_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>xvga_test_inst/csr_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.676, 50.111%; route: 2.206, 41.307%; tC2Q: 0.458, 8.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/vblank_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>xvga_test_inst/y_7_s0/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C13[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/y_7_s0/Q</td>
</tr>
<tr>
<td>3.146</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>xvga_test_inst/n53_s4/I1</td>
</tr>
<tr>
<td>4.245</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n53_s4/F</td>
</tr>
<tr>
<td>4.251</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>xvga_test_inst/n171_s1/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n171_s1/F</td>
</tr>
<tr>
<td>6.182</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>xvga_test_inst/vblank_s2/I2</td>
</tr>
<tr>
<td>7.208</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/vblank_s2/F</td>
</tr>
<tr>
<td>7.544</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/vblank_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>xvga_test_inst/vblank_s0/CLK</td>
</tr>
<tr>
<td>31.825</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>xvga_test_inst/vblank_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 56.803%; route: 1.993, 35.121%; tC2Q: 0.458, 8.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/promx9_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_33_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>BSRAM_R6[0]</td>
<td>your_instance_name/promx9_inst_0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">your_instance_name/promx9_inst_0/DO[33]</td>
</tr>
<tr>
<td>6.131</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>xvga_test_inst/n418_s0/I0</td>
</tr>
<tr>
<td>7.163</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n418_s0/F</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_33_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>xvga_test_inst/csr_33_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>xvga_test_inst/csr_33_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.490%; route: 0.803, 15.165%; tC2Q: 3.460, 65.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/promx9_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_34_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>36</td>
<td>BSRAM_R6[0]</td>
<td>your_instance_name/promx9_inst_0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">your_instance_name/promx9_inst_0/DO[34]</td>
</tr>
<tr>
<td>6.131</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>xvga_test_inst/n417_s0/I0</td>
</tr>
<tr>
<td>7.163</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n417_s0/F</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_34_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>xvga_test_inst/csr_34_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>xvga_test_inst/csr_34_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 19.490%; route: 0.803, 15.165%; tC2Q: 3.460, 65.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/strctr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/csr_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>xvga_test_inst/strctr_7_s1/CLK</td>
</tr>
<tr>
<td>2.327</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/strctr_7_s1/Q</td>
</tr>
<tr>
<td>3.138</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>xvga_test_inst/csr_load_s1/I3</td>
</tr>
<tr>
<td>3.960</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s1/F</td>
</tr>
<tr>
<td>4.461</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>xvga_test_inst/csr_load_s0/I2</td>
</tr>
<tr>
<td>5.493</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/csr_load_s0/F</td>
</tr>
<tr>
<td>6.046</td>
<td>0.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>xvga_test_inst/n423_s0/I2</td>
</tr>
<tr>
<td>7.145</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n423_s0/F</td>
</tr>
<tr>
<td>7.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>xvga_test_inst/csr_28_s1/CLK</td>
</tr>
<tr>
<td>31.468</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>xvga_test_inst/csr_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 55.964%; route: 1.865, 35.349%; tC2Q: 0.458, 8.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/csr_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/font_rom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>xvga_test_inst/csr_63_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_63_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">xvga_test_inst/font_rom/prom_inst_0/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>xvga_test_inst/font_rom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>xvga_test_inst/font_rom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/csr_62_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/font_rom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>xvga_test_inst/csr_62_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_62_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">xvga_test_inst/font_rom/prom_inst_0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>xvga_test_inst/font_rom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>xvga_test_inst/font_rom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/xbl_last_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/xa_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>xvga_test_inst/xbl_last_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xbl_last_s0/Q</td>
</tr>
<tr>
<td>2.412</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/xa_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>xvga_test_inst/xa_6_s0/CLK</td>
</tr>
<tr>
<td>1.824</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>xvga_test_inst/xa_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/xbl_last_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/xa_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>xvga_test_inst/xbl_last_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xbl_last_s0/Q</td>
</tr>
<tr>
<td>2.412</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xa_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>xvga_test_inst/xa_7_s0/CLK</td>
</tr>
<tr>
<td>1.824</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>xvga_test_inst/xa_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/xbl_last_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/xa_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>xvga_test_inst/xbl_last_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xbl_last_s0/Q</td>
</tr>
<tr>
<td>2.412</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/xa_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>xvga_test_inst/xa_8_s0/CLK</td>
</tr>
<tr>
<td>1.824</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>xvga_test_inst/xa_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/xbl_last_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/xa_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>xvga_test_inst/xbl_last_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xbl_last_s0/Q</td>
</tr>
<tr>
<td>2.412</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xa_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>xvga_test_inst/xa_9_s0/CLK</td>
</tr>
<tr>
<td>1.824</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>xvga_test_inst/xa_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/xbl_last_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/xa_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>xvga_test_inst/xbl_last_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xbl_last_s0/Q</td>
</tr>
<tr>
<td>2.416</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xa_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>xvga_test_inst/xa_1_s0/CLK</td>
</tr>
<tr>
<td>1.824</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>xvga_test_inst/xa_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 45.080%; tC2Q: 0.333, 54.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/xbl_last_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/xa_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>xvga_test_inst/xbl_last_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xbl_last_s0/Q</td>
</tr>
<tr>
<td>2.416</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/xa_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>xvga_test_inst/xa_2_s0/CLK</td>
</tr>
<tr>
<td>1.824</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>xvga_test_inst/xa_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 45.080%; tC2Q: 0.333, 54.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/xbl_last_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/xa_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>xvga_test_inst/xbl_last_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xbl_last_s0/Q</td>
</tr>
<tr>
<td>2.416</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xa_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>xvga_test_inst/xa_3_s0/CLK</td>
</tr>
<tr>
<td>1.824</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>xvga_test_inst/xa_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 45.080%; tC2Q: 0.333, 54.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/xbl_last_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/xa_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>xvga_test_inst/xbl_last_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xbl_last_s0/Q</td>
</tr>
<tr>
<td>2.416</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/xa_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>xvga_test_inst/xa_4_s0/CLK</td>
</tr>
<tr>
<td>1.824</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>xvga_test_inst/xa_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 45.080%; tC2Q: 0.333, 54.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/xbl_last_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/xa_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>xvga_test_inst/xbl_last_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xbl_last_s0/Q</td>
</tr>
<tr>
<td>2.416</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" font-weight:bold;">xvga_test_inst/xa_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>xvga_test_inst/xa_5_s0/CLK</td>
</tr>
<tr>
<td>1.824</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>xvga_test_inst/xa_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 45.080%; tC2Q: 0.333, 54.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/csr_61_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/font_rom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>xvga_test_inst/csr_61_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/csr_61_s0/Q</td>
</tr>
<tr>
<td>2.642</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">xvga_test_inst/font_rom/prom_inst_0/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>xvga_test_inst/font_rom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>xvga_test_inst/font_rom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/ya_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/font_rom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>xvga_test_inst/ya_1_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/ya_1_s0/Q</td>
</tr>
<tr>
<td>2.645</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">xvga_test_inst/font_rom/prom_inst_0/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>xvga_test_inst/font_rom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.963</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>xvga_test_inst/font_rom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/strctr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/strctr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>xvga_test_inst/strctr_0_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/strctr_0_s0/Q</td>
</tr>
<tr>
<td>2.145</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>xvga_test_inst/n633_s2/I</td>
</tr>
<tr>
<td>2.517</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n633_s2/O</td>
</tr>
<tr>
<td>2.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/strctr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>xvga_test_inst/strctr_0_s0/CLK</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>xvga_test_inst/strctr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>tctr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tctr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>tctr_0_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">tctr_0_s0/Q</td>
</tr>
<tr>
<td>2.145</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>n444_s2/I</td>
</tr>
<tr>
<td>2.517</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">n444_s2/O</td>
</tr>
<tr>
<td>2.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">tctr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>tctr_0_s0/CLK</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>tctr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>ctr_0_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">ctr_0_s0/Q</td>
</tr>
<tr>
<td>2.145</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>n35_s2/I</td>
</tr>
<tr>
<td>2.517</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">n35_s2/O</td>
</tr>
<tr>
<td>2.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">ctr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>ctr_0_s0/CLK</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>ctr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>xvga_test_inst/ya_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xvga_test_inst/ya_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>xvga_test_inst/ya_0_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C9[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/ya_0_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>xvga_test_inst/n181_s2/I</td>
</tr>
<tr>
<td>2.518</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">xvga_test_inst/n181_s2/O</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" font-weight:bold;">xvga_test_inst/ya_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>xvga_test_inst/ya_0_s0/CLK</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>xvga_test_inst/ya_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>coordcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>coordcnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>coordcnt_0_s1/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">coordcnt_0_s1/Q</td>
</tr>
<tr>
<td>2.147</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>n480_s3/I0</td>
</tr>
<tr>
<td>2.519</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">n480_s3/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">coordcnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>coordcnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>coordcnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>coordcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>coordcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>coordcnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">coordcnt_2_s0/Q</td>
</tr>
<tr>
<td>2.147</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>n478_s0/I2</td>
</tr>
<tr>
<td>2.519</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">n478_s0/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">coordcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>coordcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>coordcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_acc_1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_acc_1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>adc_acc_1_2_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">adc_acc_1_2_s0/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C14[1][A]</td>
<td>n305_s/I1</td>
</tr>
<tr>
<td>2.537</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">n305_s/SUM</td>
</tr>
<tr>
<td>2.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">adc_acc_1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>adc_acc_1_2_s0/CLK</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>adc_acc_1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_acc_0_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_acc_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>adc_acc_0_1_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">adc_acc_0_1_s0/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C17[1][A]</td>
<td>n289_s/I1</td>
</tr>
<tr>
<td>2.537</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">n289_s/SUM</td>
</tr>
<tr>
<td>2.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">adc_acc_0_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>adc_acc_0_1_s0/CLK</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>adc_acc_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>ctr_2_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">ctr_2_s0/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>2.537</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">n33_s/SUM</td>
</tr>
<tr>
<td>2.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">ctr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>ctr_2_s0/CLK</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>ctr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>ctr_6_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">ctr_6_s0/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C16[0][A]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>2.537</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">n29_s/SUM</td>
</tr>
<tr>
<td>2.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">ctr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>ctr_6_s0/CLK</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>ctr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>ctr_8_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">ctr_8_s0/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td>n27_s/I1</td>
</tr>
<tr>
<td>2.537</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">n27_s/SUM</td>
</tr>
<tr>
<td>2.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">ctr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>ctr_8_s0/CLK</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>ctr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>ctr_12_s0/CLK</td>
</tr>
<tr>
<td>2.142</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">ctr_12_s0/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C17[0][A]</td>
<td>n23_s/I1</td>
</tr>
<tr>
<td>2.537</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" background: #97FFFF;">n23_s/SUM</td>
</tr>
<tr>
<td>2.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">ctr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>205</td>
<td>PLL_R</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>ctr_12_s0/CLK</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>ctr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctr_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>16.624</td>
<td>1.624</td>
<td>tCL</td>
<td>FF</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>16.887</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ctr_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ctr_26_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctr_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>16.624</td>
<td>1.624</td>
<td>tCL</td>
<td>FF</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>16.887</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ctr_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ctr_24_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctr_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>16.624</td>
<td>1.624</td>
<td>tCL</td>
<td>FF</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>16.887</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ctr_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ctr_20_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ctr_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>16.624</td>
<td>1.624</td>
<td>tCL</td>
<td>FF</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>16.887</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ctr_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ctr_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_acc_0_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>16.624</td>
<td>1.624</td>
<td>tCL</td>
<td>FF</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>16.887</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc_acc_0_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc_acc_0_14_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>next_target_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>16.624</td>
<td>1.624</td>
<td>tCL</td>
<td>FF</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>16.887</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>next_target_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>next_target_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>xvga_test_inst/line_yon_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>16.624</td>
<td>1.624</td>
<td>tCL</td>
<td>FF</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>16.887</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>xvga_test_inst/line_yon_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>xvga_test_inst/line_yon_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>xvga_test_inst/line_xon_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>16.624</td>
<td>1.624</td>
<td>tCL</td>
<td>FF</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>16.887</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>xvga_test_inst/line_xon_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>xvga_test_inst/line_xon_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>16.624</td>
<td>1.624</td>
<td>tCL</td>
<td>FF</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>16.887</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vs_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vs_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>xvga_test_inst/ya_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>16.624</td>
<td>1.624</td>
<td>tCL</td>
<td>FF</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>16.887</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>xvga_test_inst/ya_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll1/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>31.624</td>
<td>1.624</td>
<td>tCL</td>
<td>RR</td>
<td>pll1/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>31.809</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>xvga_test_inst/ya_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>205</td>
<td>lcdClk_d</td>
<td>20.859</td>
<td>0.661</td>
</tr>
<tr>
<td>47</td>
<td>xlast</td>
<td>22.568</td>
<td>1.369</td>
</tr>
<tr>
<td>46</td>
<td>csr_55_7</td>
<td>24.282</td>
<td>1.968</td>
</tr>
<tr>
<td>36</td>
<td>csr_load</td>
<td>23.983</td>
<td>1.374</td>
</tr>
<tr>
<td>34</td>
<td>vblank_Z</td>
<td>24.974</td>
<td>3.287</td>
</tr>
<tr>
<td>31</td>
<td>n308_4</td>
<td>24.974</td>
<td>1.310</td>
</tr>
<tr>
<td>12</td>
<td>vs</td>
<td>27.500</td>
<td>1.316</td>
</tr>
<tr>
<td>12</td>
<td>n66_4</td>
<td>26.660</td>
<td>1.311</td>
</tr>
<tr>
<td>10</td>
<td>xbl_last</td>
<td>28.378</td>
<td>1.473</td>
</tr>
<tr>
<td>10</td>
<td>n474_6</td>
<td>27.751</td>
<td>0.510</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C10</td>
<td>47.22%</td>
</tr>
<tr>
<td>R5C9</td>
<td>36.11%</td>
</tr>
<tr>
<td>R4C6</td>
<td>36.11%</td>
</tr>
<tr>
<td>R4C11</td>
<td>33.33%</td>
</tr>
<tr>
<td>R4C12</td>
<td>33.33%</td>
</tr>
<tr>
<td>R4C10</td>
<td>31.94%</td>
</tr>
<tr>
<td>R3C5</td>
<td>29.17%</td>
</tr>
<tr>
<td>R4C9</td>
<td>29.17%</td>
</tr>
<tr>
<td>R3C9</td>
<td>27.78%</td>
</tr>
<tr>
<td>R3C11</td>
<td>27.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
