From afff261d78f62ddfe7e5e2a6c882040ea414537d Mon Sep 17 00:00:00 2001
From: Ranjan Dutta <ranjan.dutta@intel.com>
Date: Tue, 6 Sep 2022 07:43:30 +0800
Subject: [PATCH 42/60] Revert "drm/mipi-dbi: align max_chunk to 2 in
 spi_transfer"

This reverts commit 648d3c87141f2be134754fdcd1c7fb4320bc8300.
---
 drivers/gpu/drm/drm_mipi_dbi.c | 7 -------
 1 file changed, 7 deletions(-)

diff --git a/drivers/gpu/drm/drm_mipi_dbi.c b/drivers/gpu/drm/drm_mipi_dbi.c
index 9f132229aed1c..230c4fd7131c4 100644
--- a/drivers/gpu/drm/drm_mipi_dbi.c
+++ b/drivers/gpu/drm/drm_mipi_dbi.c
@@ -1137,13 +1137,6 @@ int mipi_dbi_spi_transfer(struct spi_device *spi, u32 speed_hz,
 	size_t chunk;
 	int ret;
 
-	/* In __spi_validate, there's a validation that no partial transfers
-	 * are accepted (xfer->len % w_size must be zero).
-	 * Here we align max_chunk to multiple of 2 (16bits),
-	 * to prevent transfers from being rejected.
-	 */
-	max_chunk = ALIGN_DOWN(max_chunk, 2);
-
 	spi_message_init_with_transfers(&m, &tr, 1);
 
 	while (len) {
-- 
2.25.1

