Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:37:23 2025
| Host         : C26-5CG2151LB4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       14          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.857        0.000                      0                  153        0.156        0.000                      0                  153        3.000        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                           {0.000 40.687}       81.375          12.289          
  clk_out2_clk_wiz_1                                           {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1                                           {0.000 5.000}        10.000          100.000         
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                            79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                                15.471        0.000                      0                   55        0.214        0.000                      0                   55        9.500        0.000                       0                    32  
  clkfbout_clk_wiz_1                                                                                                                                                                                             7.845        0.000                       0                     3  
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                38.313        0.000                      0                   24        0.156        0.000                      0                   24       19.500        0.000                       0                    27  
  clk_out2_clk_wiz_0                                                 3.857        0.000                      0                   70        0.184        0.000                      0                   70        3.500        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.171        0.000                      0                   28        0.190        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out2_clk_wiz_1                      
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out2_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  To Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       15.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.471ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.133ns (27.242%)  route 3.026ns (72.758%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 18.170 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769     2.769    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -4.988 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.871    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.820    -0.955    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDSE (Prop_fdse_C_Q)         0.518    -0.437 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     0.432    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y120       LUT6 (Prop_lut6_I2_O)        0.124     0.556 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=9, routed)           0.739     1.295    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y118       LUT5 (Prop_lut5_I3_O)        0.117     1.412 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4/O
                         net (fo=10, routed)          0.846     2.259    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4_n_0
    SLICE_X161Y118       LUT5 (Prop_lut5_I0_O)        0.374     2.633 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.572     3.204    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[4]_i_1_n_0
    SLICE_X161Y118       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344    22.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    14.360 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    16.376    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.467 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.703    18.170    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X161Y118       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/C
                         clock pessimism              0.852    19.022    
                         clock uncertainty           -0.084    18.938    
    SLICE_X161Y118       FDSE (Setup_fdse_C_D)       -0.263    18.675    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                 15.471    

Slack (MET) :             15.667ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.890ns (22.129%)  route 3.132ns (77.871%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 18.170 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769     2.769    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -4.988 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.871    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.820    -0.955    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDSE (Prop_fdse_C_Q)         0.518    -0.437 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     0.432    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y120       LUT6 (Prop_lut6_I2_O)        0.124     0.556 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=9, routed)           0.971     1.527    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y119       LUT6 (Prop_lut6_I5_O)        0.124     1.651 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.949     2.600    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_6_n_0
    SLICE_X160Y117       LUT6 (Prop_lut6_I4_O)        0.124     2.724 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.343     3.067    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344    22.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    14.360 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    16.376    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.467 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.703    18.170    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
                         clock pessimism              0.852    19.022    
                         clock uncertainty           -0.084    18.938    
    SLICE_X160Y118       FDRE (Setup_fdre_C_CE)      -0.205    18.733    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.733    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 15.667    

Slack (MET) :             15.667ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.890ns (22.129%)  route 3.132ns (77.871%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 18.170 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769     2.769    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -4.988 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.871    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.820    -0.955    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDSE (Prop_fdse_C_Q)         0.518    -0.437 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     0.432    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y120       LUT6 (Prop_lut6_I2_O)        0.124     0.556 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=9, routed)           0.971     1.527    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y119       LUT6 (Prop_lut6_I5_O)        0.124     1.651 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.949     2.600    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_6_n_0
    SLICE_X160Y117       LUT6 (Prop_lut6_I4_O)        0.124     2.724 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.343     3.067    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344    22.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    14.360 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    16.376    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.467 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.703    18.170    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                         clock pessimism              0.852    19.022    
                         clock uncertainty           -0.084    18.938    
    SLICE_X160Y118       FDRE (Setup_fdre_C_CE)      -0.205    18.733    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.733    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 15.667    

Slack (MET) :             15.667ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.890ns (23.889%)  route 2.836ns (76.111%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 18.169 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769     2.769    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -4.988 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.871    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.820    -0.955    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDSE (Prop_fdse_C_Q)         0.518    -0.437 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     0.432    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y120       LUT6 (Prop_lut6_I2_O)        0.124     0.556 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=9, routed)           1.052     1.608    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y117       LUT2 (Prop_lut2_I0_O)        0.124     1.732 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=3, routed)           0.326     2.058    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y119       LUT5 (Prop_lut5_I4_O)        0.124     2.182 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_1/O
                         net (fo=7, routed)           0.588     2.771    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344    22.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    14.360 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    16.376    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.467 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.702    18.169    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                         clock pessimism              0.876    19.045    
                         clock uncertainty           -0.084    18.961    
    SLICE_X162Y119       FDSE (Setup_fdse_C_S)       -0.524    18.437    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                 15.667    

Slack (MET) :             15.667ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.890ns (23.889%)  route 2.836ns (76.111%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 18.169 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769     2.769    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -4.988 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.871    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.820    -0.955    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDSE (Prop_fdse_C_Q)         0.518    -0.437 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     0.432    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y120       LUT6 (Prop_lut6_I2_O)        0.124     0.556 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=9, routed)           1.052     1.608    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y117       LUT2 (Prop_lut2_I0_O)        0.124     1.732 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=3, routed)           0.326     2.058    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y119       LUT5 (Prop_lut5_I4_O)        0.124     2.182 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_1/O
                         net (fo=7, routed)           0.588     2.771    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0
    SLICE_X162Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344    22.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    14.360 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    16.376    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.467 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.702    18.169    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
                         clock pessimism              0.876    19.045    
                         clock uncertainty           -0.084    18.961    
    SLICE_X162Y119       FDRE (Setup_fdre_C_R)       -0.524    18.437    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                 15.667    

Slack (MET) :             15.710ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.136ns (28.830%)  route 2.804ns (71.170%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 18.170 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769     2.769    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -4.988 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.871    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.820    -0.955    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDSE (Prop_fdse_C_Q)         0.518    -0.437 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     0.432    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y120       LUT6 (Prop_lut6_I2_O)        0.124     0.556 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=9, routed)           0.739     1.295    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y118       LUT5 (Prop_lut5_I3_O)        0.117     1.412 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4/O
                         net (fo=10, routed)          0.632     2.044    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4_n_0
    SLICE_X161Y118       LUT5 (Prop_lut5_I0_O)        0.377     2.421 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[6]_i_3/O
                         net (fo=1, routed)           0.565     2.985    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[6]_i_3_n_0
    SLICE_X161Y118       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344    22.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    14.360 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    16.376    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.467 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.703    18.170    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X161Y118       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/C
                         clock pessimism              0.852    19.022    
                         clock uncertainty           -0.084    18.938    
    SLICE_X161Y118       FDSE (Setup_fdse_C_D)       -0.243    18.695    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         18.695    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                 15.710    

Slack (MET) :             15.713ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.890ns (22.174%)  route 3.124ns (77.826%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769     2.769    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -4.988 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.871    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.820    -0.955    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDSE (Prop_fdse_C_Q)         0.518    -0.437 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     0.432    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y120       LUT6 (Prop_lut6_I2_O)        0.124     0.556 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=9, routed)           0.971     1.527    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y119       LUT6 (Prop_lut6_I5_O)        0.124     1.651 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.949     2.600    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_6_n_0
    SLICE_X160Y117       LUT6 (Prop_lut6_I4_O)        0.124     2.724 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.335     3.059    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344    22.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    14.360 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    16.376    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.467 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.705    18.172    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
                         clock pessimism              0.852    19.024    
                         clock uncertainty           -0.084    18.940    
    SLICE_X162Y117       FDRE (Setup_fdre_C_CE)      -0.169    18.771    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 15.713    

Slack (MET) :             15.713ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.890ns (22.174%)  route 3.124ns (77.826%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769     2.769    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -4.988 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.871    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.820    -0.955    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDSE (Prop_fdse_C_Q)         0.518    -0.437 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     0.432    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y120       LUT6 (Prop_lut6_I2_O)        0.124     0.556 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=9, routed)           0.971     1.527    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X161Y119       LUT6 (Prop_lut6_I5_O)        0.124     1.651 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.949     2.600    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_6_n_0
    SLICE_X160Y117       LUT6 (Prop_lut6_I4_O)        0.124     2.724 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.335     3.059    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344    22.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    14.360 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    16.376    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.467 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.705    18.172    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism              0.852    19.024    
                         clock uncertainty           -0.084    18.940    
    SLICE_X162Y117       FDRE (Setup_fdre_C_CE)      -0.169    18.771    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 15.713    

Slack (MET) :             15.715ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.107ns (27.154%)  route 2.970ns (72.846%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 18.170 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769     2.769    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -4.988 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.871    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.820    -0.955    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDSE (Prop_fdse_C_Q)         0.518    -0.437 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     0.432    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y120       LUT6 (Prop_lut6_I2_O)        0.124     0.556 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=9, routed)           0.739     1.295    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y118       LUT5 (Prop_lut5_I3_O)        0.117     1.412 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4/O
                         net (fo=10, routed)          0.703     2.116    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4_n_0
    SLICE_X160Y118       LUT5 (Prop_lut5_I0_O)        0.348     2.464 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[5]_i_1/O
                         net (fo=1, routed)           0.658     3.122    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[5]_i_1_n_0
    SLICE_X161Y118       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344    22.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    14.360 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    16.376    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.467 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.703    18.170    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X161Y118       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]/C
                         clock pessimism              0.852    19.022    
                         clock uncertainty           -0.084    18.938    
    SLICE_X161Y118       FDSE (Setup_fdse_C_D)       -0.102    18.836    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 15.715    

Slack (MET) :             15.729ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.890ns (24.455%)  route 2.749ns (75.545%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 18.169 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769     2.769    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -4.988 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.871    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.820    -0.955    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDSE (Prop_fdse_C_Q)         0.518    -0.437 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     0.432    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y120       LUT6 (Prop_lut6_I2_O)        0.124     0.556 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=9, routed)           1.052     1.608    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y117       LUT2 (Prop_lut2_I0_O)        0.124     1.732 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=3, routed)           0.326     2.058    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y119       LUT5 (Prop_lut5_I4_O)        0.124     2.182 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_1/O
                         net (fo=7, routed)           0.502     2.684    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0
    SLICE_X162Y120       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    R4                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344    22.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    14.360 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    16.376    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.467 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.702    18.169    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y120       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                         clock pessimism              0.852    19.021    
                         clock uncertainty           -0.084    18.937    
    SLICE_X162Y120       FDSE (Setup_fdse_C_S)       -0.524    18.413    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.413    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                 15.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.186ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.639    -0.186    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y120       FDRE (Prop_fdre_C_Q)         0.164    -0.022 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/Q
                         net (fo=2, routed)           0.126     0.104    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]
    SLICE_X162Y120       LUT6 (Prop_lut6_I0_O)        0.045     0.149 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.149    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0[5]
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     1.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.130 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.391    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.362 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.910    -0.452    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
                         clock pessimism              0.266    -0.186    
    SLICE_X162Y120       FDRE (Hold_fdre_C_D)         0.121    -0.065    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.004%)  route 0.155ns (44.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.184ns
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.641    -0.184    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.043 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/Q
                         net (fo=29, routed)          0.155     0.113    datapath/Audio_Codec/initialize_audio/twi_controller/state[1]
    SLICE_X161Y118       LUT5 (Prop_lut5_I3_O)        0.049     0.162 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     0.162    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[2]_i_1_n_0
    SLICE_X161Y118       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     1.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.130 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.391    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.362 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.912    -0.450    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X161Y118       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/C
                         clock pessimism              0.279    -0.171    
    SLICE_X161Y118       FDSE (Hold_fdse_C_D)         0.104    -0.067    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.642    -0.183    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.042 r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.144     0.103    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[0]
    SLICE_X160Y117       LUT3 (Prop_lut3_I0_O)        0.045     0.148 r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.148    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount[0]_i_1_n_0
    SLICE_X160Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     1.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.130 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.391    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.362 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.913    -0.449    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[0]/C
                         clock pessimism              0.266    -0.183    
    SLICE_X160Y117       FDRE (Hold_fdre_C_D)         0.092    -0.091    datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.184ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.641    -0.184    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.043 r  datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/Q
                         net (fo=2, routed)           0.167     0.125    datapath/Audio_Codec/initialize_audio/twi_controller/addrNData
    SLICE_X163Y118       LUT6 (Prop_lut6_I0_O)        0.045     0.170 r  datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_i_1/O
                         net (fo=1, routed)           0.000     0.170    datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_i_1_n_0
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     1.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.130 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.391    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.362 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.912    -0.450    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/C
                         clock pessimism              0.266    -0.184    
    SLICE_X163Y118       FDRE (Hold_fdre_C_D)         0.091    -0.093    datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.183ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.642    -0.183    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.019 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/Q
                         net (fo=19, routed)          0.175     0.157    datapath/Audio_Codec/initialize_audio/twi_controller/state[3]
    SLICE_X162Y117       LUT6 (Prop_lut6_I4_O)        0.045     0.202 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.202    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_2_n_0
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     1.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.130 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.391    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.362 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.913    -0.449    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism              0.266    -0.183    
    SLICE_X162Y117       FDRE (Hold_fdre_C_D)         0.120    -0.063    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.185ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.640    -0.185    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDSE (Prop_fdse_C_Q)         0.164    -0.021 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.175     0.155    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y119       LUT1 (Prop_lut1_I0_O)        0.045     0.200 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.200    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0[0]
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     1.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.130 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.391    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.362 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.911    -0.451    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                         clock pessimism              0.266    -0.185    
    SLICE_X162Y119       FDSE (Hold_fdse_C_D)         0.120    -0.065    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.184ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.641    -0.184    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.020 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/Q
                         net (fo=2, routed)           0.175     0.156    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[3]
    SLICE_X162Y118       LUT6 (Prop_lut6_I5_O)        0.045     0.201 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     0.201    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[3]_i_1_n_0
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     1.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.130 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.391    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.362 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.912    -0.450    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
                         clock pessimism              0.266    -0.184    
    SLICE_X162Y118       FDRE (Hold_fdre_C_D)         0.120    -0.064    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/subState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/subState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.401%)  route 0.191ns (50.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.185ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.640    -0.185    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/subState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.044 r  datapath/Audio_Codec/initialize_audio/twi_controller/subState_reg[0]/Q
                         net (fo=12, routed)          0.191     0.147    datapath/Audio_Codec/initialize_audio/twi_controller/subState_reg_n_0_[0]
    SLICE_X161Y119       LUT6 (Prop_lut6_I0_O)        0.045     0.192 r  datapath/Audio_Codec/initialize_audio/twi_controller/subState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.192    datapath/Audio_Codec/initialize_audio/twi_controller/subState[0]_i_1_n_0
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/subState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     1.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.130 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.391    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.362 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.911    -0.451    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/subState_reg[0]/C
                         clock pessimism              0.266    -0.185    
    SLICE_X161Y119       FDRE (Hold_fdre_C_D)         0.091    -0.094    datapath/Audio_Codec/initialize_audio/twi_controller/subState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.226ns (56.540%)  route 0.174ns (43.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.184ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.641    -0.184    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X161Y118       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y118       FDSE (Prop_fdse_C_Q)         0.128    -0.056 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/Q
                         net (fo=1, routed)           0.174     0.118    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[6]
    SLICE_X161Y117       LUT6 (Prop_lut6_I1_O)        0.098     0.216 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=1, routed)           0.000     0.216    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X161Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     1.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.130 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.391    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.362 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.913    -0.449    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X161Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/C
                         clock pessimism              0.280    -0.169    
    SLICE_X161Y117       FDRE (Hold_fdre_C_D)         0.092    -0.077    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.351%)  route 0.185ns (42.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.186ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.639    -0.186    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y120       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y120       FDSE (Prop_fdse_C_Q)         0.148    -0.038 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.185     0.148    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
    SLICE_X162Y120       LUT3 (Prop_lut3_I0_O)        0.101     0.249 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.249    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0[2]
    SLICE_X162Y120       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     1.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.130 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.391    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.362 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.910    -0.452    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y120       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]/C
                         clock pessimism              0.266    -0.186    
    SLICE_X162Y120       FDSE (Hold_fdse_C_D)         0.131    -0.055    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X162Y117   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X162Y117   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X163Y118   datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y117   datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y117   datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y117   datapath/Audio_Codec/initialize_audio/twi_controller/bitCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y117   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y117   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y117   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y117   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X163Y118   datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X163Y118   datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y117   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y117   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y118   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y117   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y117   datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X163Y118   datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X163Y118   datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.313ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.718ns (44.210%)  route 0.906ns (55.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.419    -2.045 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/Q
                         net (fo=6, routed)           0.906    -1.139    datapath/video_inst/inst_dvid/TDMS_encoder_red/p_1_in
    SLICE_X161Y139       LUT4 (Prop_lut4_I0_O)        0.299    -0.840 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.840    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162    41.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.711    37.014    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.522    37.536    
                         clock uncertainty           -0.095    37.442    
    SLICE_X161Y139       FDRE (Setup_fdre_C_D)        0.032    37.474    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.474    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                 38.313    

Slack (MET) :             38.334ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.718ns (44.803%)  route 0.885ns (55.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.419    -2.045 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/Q
                         net (fo=6, routed)           0.885    -1.160    datapath/video_inst/inst_dvid/TDMS_encoder_red/p_1_in
    SLICE_X161Y139       LUT2 (Prop_lut2_I0_O)        0.299    -0.861 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.861    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[0]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162    41.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.711    37.014    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/C
                         clock pessimism              0.522    37.536    
                         clock uncertainty           -0.095    37.442    
    SLICE_X161Y139       FDRE (Setup_fdre_C_D)        0.031    37.473    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.473    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                 38.334    

Slack (MET) :             38.349ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.747ns (45.784%)  route 0.885ns (54.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.419    -2.045 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/Q
                         net (fo=6, routed)           0.885    -1.160    datapath/video_inst/inst_dvid/TDMS_encoder_red/p_1_in
    SLICE_X161Y139       LUT3 (Prop_lut3_I0_O)        0.328    -0.832 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.832    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162    41.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.711    37.014    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.522    37.536    
                         clock uncertainty           -0.095    37.442    
    SLICE_X161Y139       FDRE (Setup_fdre_C_D)        0.075    37.517    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                 38.349    

Slack (MET) :             38.363ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.711ns (43.969%)  route 0.906ns (56.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.419    -2.045 f  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/Q
                         net (fo=6, routed)           0.906    -1.139    datapath/video_inst/inst_dvid/TDMS_encoder_red/p_1_in
    SLICE_X161Y139       LUT4 (Prop_lut4_I0_O)        0.292    -0.847 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.847    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162    41.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.711    37.014    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.522    37.536    
                         clock uncertainty           -0.095    37.442    
    SLICE_X161Y139       FDRE (Setup_fdre_C_D)        0.075    37.517    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                 38.363    

Slack (MET) :             38.374ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.746ns (46.448%)  route 0.860ns (53.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.419    -2.045 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/Q
                         net (fo=3, routed)           0.860    -1.185    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg_n_0_[1]
    SLICE_X161Y139       LUT3 (Prop_lut3_I2_O)        0.327    -0.858 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.858    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162    41.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.711    37.014    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.522    37.536    
                         clock uncertainty           -0.095    37.442    
    SLICE_X161Y139       FDRE (Setup_fdre_C_D)        0.075    37.517    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                 38.374    

Slack (MET) :             38.374ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.746ns (46.448%)  route 0.860ns (53.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 37.012 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.828    -2.466    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/Q
                         net (fo=3, routed)           0.860    -1.187    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[1]
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.327    -0.860 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.860    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162    41.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.709    37.012    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.522    37.534    
                         clock uncertainty           -0.095    37.440    
    SLICE_X161Y137       FDRE (Setup_fdre_C_D)        0.075    37.515    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                 38.374    

Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.715ns (50.567%)  route 0.699ns (49.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.419    -2.045 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=6, routed)           0.699    -1.346    datapath/video_inst/inst_dvid/TDMS_encoder_blue/p_1_in
    SLICE_X161Y139       LUT2 (Prop_lut2_I0_O)        0.296    -1.050 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.050    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162    41.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.711    37.014    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.522    37.536    
                         clock uncertainty           -0.095    37.442    
    SLICE_X161Y139       FDRE (Setup_fdre_C_D)        0.029    37.471    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.471    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                 38.520    

Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.715ns (50.496%)  route 0.701ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.419    -2.045 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=6, routed)           0.701    -1.344    datapath/video_inst/inst_dvid/TDMS_encoder_blue/p_1_in
    SLICE_X161Y139       LUT4 (Prop_lut4_I0_O)        0.296    -1.048 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.048    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162    41.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.711    37.014    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.522    37.536    
                         clock uncertainty           -0.095    37.442    
    SLICE_X161Y139       FDRE (Setup_fdre_C_D)        0.031    37.473    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.473    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                 38.520    

Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.715ns (50.567%)  route 0.699ns (49.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 37.012 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.828    -2.466    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/Q
                         net (fo=6, routed)           0.699    -1.348    datapath/video_inst/inst_dvid/TDMS_encoder_green/p_1_in
    SLICE_X161Y137       LUT2 (Prop_lut2_I0_O)        0.296    -1.052 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.052    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162    41.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.709    37.012    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism              0.522    37.534    
                         clock uncertainty           -0.095    37.440    
    SLICE_X161Y137       FDRE (Setup_fdre_C_D)        0.029    37.469    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.469    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                 38.520    

Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.715ns (50.496%)  route 0.701ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 37.012 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.828    -2.466    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/Q
                         net (fo=6, routed)           0.701    -1.346    datapath/video_inst/inst_dvid/TDMS_encoder_green/p_1_in
    SLICE_X161Y137       LUT4 (Prop_lut4_I0_O)        0.296    -1.050 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.050    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162    41.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.709    37.012    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.522    37.534    
                         clock uncertainty           -0.095    37.440    
    SLICE_X161Y137       FDRE (Setup_fdre_C_D)        0.031    37.471    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.471    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                 38.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.733 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.677    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_0
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.064    -0.833    datapath/video_inst/inst_dvid/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.833    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.578%)  route 0.141ns (52.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.128    -0.769 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=6, routed)           0.141    -0.628    datapath/video_inst/inst_dvid/TDMS_encoder_blue/p_1_in
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.445    -0.881    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.023    -0.858    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.227%)  route 0.143ns (52.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.128    -0.769 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=6, routed)           0.143    -0.626    datapath/video_inst/inst_dvid/TDMS_encoder_blue/p_1_in
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                         clock pessimism              0.445    -0.881    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.022    -0.859    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                          0.859    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 f  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/Q
                         net (fo=2, routed)           0.158    -0.598    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[2]
    SLICE_X161Y139       LUT4 (Prop_lut4_I1_O)        0.042    -0.556 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.556    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.107    -0.790    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.586    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_1
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.072    -0.825    datapath/video_inst/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.825    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.645    -0.898    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.590    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[0]
    SLICE_X161Y137       LUT3 (Prop_lut3_I1_O)        0.042    -0.548 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.548    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.917    -1.328    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.430    -0.898    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.107    -0.791    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.589    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg_n_0_[0]
    SLICE_X161Y139       LUT3 (Prop_lut3_I1_O)        0.042    -0.547 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.547    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.107    -0.790    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.223%)  route 0.144ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.733 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.144    -0.589    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_1
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.063    -0.834    datapath/video_inst/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.834    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.645    -0.898    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.757 f  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.588    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[0]
    SLICE_X161Y137       LUT4 (Prop_lut4_I2_O)        0.043    -0.545 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.545    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1_n_0
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.917    -1.328    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.430    -0.898    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.107    -0.791    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 f  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.587    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg_n_0_[0]
    SLICE_X161Y139       LUT4 (Prop_lut4_I2_O)        0.043    -0.544 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.544    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.107    -0.790    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y139   datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y139   datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_green_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_red_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y139   datapath/video_inst/inst_dvid/latched_red_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y139   datapath/video_inst/inst_dvid/latched_red_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y139   datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_green_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_green_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_green_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_green_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_red_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_red_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_green_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_green_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_green_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_red_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/latched_red_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.013%)  route 2.814ns (79.987%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.831    -2.463    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.456    -2.007 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.009    -0.998    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y141       LUT6 (Prop_lut6_I3_O)        0.124    -0.874 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=26, routed)          0.627    -0.247    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y138       LUT6 (Prop_lut6_I0_O)        0.124    -0.123 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=8, routed)           1.178     1.055    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.708     5.011    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     4.912    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.013%)  route 2.814ns (79.987%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.831    -2.463    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.456    -2.007 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.009    -0.998    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y141       LUT6 (Prop_lut6_I3_O)        0.124    -0.874 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=26, routed)          0.627    -0.247    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y138       LUT6 (Prop_lut6_I0_O)        0.124    -0.123 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=8, routed)           1.178     1.055    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.708     5.011    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     4.912    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.013%)  route 2.814ns (79.987%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.831    -2.463    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.456    -2.007 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.009    -0.998    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y141       LUT6 (Prop_lut6_I3_O)        0.124    -0.874 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=26, routed)          0.627    -0.247    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y138       LUT6 (Prop_lut6_I0_O)        0.124    -0.123 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=8, routed)           1.178     1.055    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.708     5.011    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     4.912    datapath/video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.013%)  route 2.814ns (79.987%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.831    -2.463    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.456    -2.007 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.009    -0.998    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y141       LUT6 (Prop_lut6_I3_O)        0.124    -0.874 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=26, routed)          0.627    -0.247    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y138       LUT6 (Prop_lut6_I0_O)        0.124    -0.123 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=8, routed)           1.178     1.055    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.708     5.011    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     4.912    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.704ns (20.013%)  route 2.814ns (79.987%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.831    -2.463    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.456    -2.007 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.009    -0.998    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y141       LUT6 (Prop_lut6_I3_O)        0.124    -0.874 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=26, routed)          0.627    -0.247    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y138       LUT6 (Prop_lut6_I0_O)        0.124    -0.123 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=8, routed)           1.178     1.055    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.708     5.011    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     4.912    datapath/video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.704ns (19.848%)  route 2.843ns (80.152%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.831    -2.463    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.456    -2.007 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.009    -0.998    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y141       LUT6 (Prop_lut6_I3_O)        0.124    -0.874 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=26, routed)          0.514    -0.360    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y138       LUT6 (Prop_lut6_I0_O)        0.124    -0.236 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=8, routed)           1.320     1.084    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.709     5.012    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.497     5.509    
                         clock uncertainty           -0.072     5.437    
    SLICE_X163Y137       FDSE (Setup_fdse_C_S)       -0.429     5.008    datapath/video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          5.008    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.704ns (19.848%)  route 2.843ns (80.152%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.831    -2.463    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.456    -2.007 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.009    -0.998    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y141       LUT6 (Prop_lut6_I3_O)        0.124    -0.874 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=26, routed)          0.514    -0.360    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y138       LUT6 (Prop_lut6_I0_O)        0.124    -0.236 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=8, routed)           1.320     1.084    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.709     5.012    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.509    
                         clock uncertainty           -0.072     5.437    
    SLICE_X163Y137       FDSE (Setup_fdse_C_S)       -0.429     5.008    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          5.008    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.704ns (19.848%)  route 2.843ns (80.152%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.831    -2.463    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.456    -2.007 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.009    -0.998    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y141       LUT6 (Prop_lut6_I3_O)        0.124    -0.874 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=26, routed)          0.514    -0.360    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y138       LUT6 (Prop_lut6_I0_O)        0.124    -0.236 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=8, routed)           1.320     1.084    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.709     5.012    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.497     5.509    
                         clock uncertainty           -0.072     5.437    
    SLICE_X163Y137       FDSE (Setup_fdse_C_S)       -0.429     5.008    datapath/video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          5.008    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.704ns (19.848%)  route 2.843ns (80.152%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.831    -2.463    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.456    -2.007 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.009    -0.998    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y141       LUT6 (Prop_lut6_I3_O)        0.124    -0.874 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=26, routed)          0.514    -0.360    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y138       LUT6 (Prop_lut6_I0_O)        0.124    -0.236 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=8, routed)           1.320     1.084    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.709     5.012    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.497     5.509    
                         clock uncertainty           -0.072     5.437    
    SLICE_X163Y137       FDSE (Setup_fdse_C_S)       -0.429     5.008    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          5.008    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.704ns (20.729%)  route 2.692ns (79.271%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.831    -2.463    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.456    -2.007 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.009    -0.998    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y141       LUT6 (Prop_lut6_I3_O)        0.124    -0.874 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=26, routed)          0.514    -0.360    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y138       LUT6 (Prop_lut6_I0_O)        0.124    -0.236 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=8, routed)           1.169     0.933    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.708     5.011    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     5.007    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  4.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.647    -0.896    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  datapath/video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.119    -0.636    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X162Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.920    -1.325    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
                         clock pessimism              0.442    -0.883    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.063    -0.820    datapath/video_inst/inst_dvid/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDSE (Prop_fdse_C_Q)         0.128    -0.769 r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.715    datapath/video_inst/inst_dvid/shift_blue[6]
    SLICE_X163Y139       LUT6 (Prop_lut6_I5_O)        0.099    -0.616 r  datapath/video_inst/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.616    datapath/video_inst/inst_dvid/shift_blue[4]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X163Y139       FDSE (Hold_fdse_C_D)         0.092    -0.805    datapath/video_inst/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.645    -0.898    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDSE (Prop_fdse_C_Q)         0.128    -0.770 r  datapath/video_inst/inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.054    -0.715    datapath/video_inst/inst_dvid/data1[4]
    SLICE_X163Y137       LUT6 (Prop_lut6_I5_O)        0.099    -0.616 r  datapath/video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.616    datapath/video_inst/inst_dvid/shift_red[4]_i_1_n_0
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.917    -1.328    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.430    -0.898    
    SLICE_X163Y137       FDSE (Hold_fdse_C_D)         0.091    -0.807    datapath/video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.807    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.647    -0.896    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  datapath/video_inst/inst_dvid/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.627    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[8]
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.920    -1.325    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[6]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X163Y141       FDRE (Hold_fdre_C_D)         0.070    -0.826    datapath/video_inst/inst_dvid/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.647    -0.896    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.627    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.920    -1.325    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X163Y141       FDRE (Hold_fdre_C_D)         0.066    -0.830    datapath/video_inst/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.418%)  route 0.162ns (46.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.647    -0.896    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.755 f  datapath/video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=27, routed)          0.162    -0.593    datapath/video_inst/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X162Y140       LUT6 (Prop_lut6_I3_O)        0.045    -0.548 r  datapath/video_inst/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.548    datapath/video_inst/inst_dvid/shift_blue[3]_i_1_n_0
    SLICE_X162Y140       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.920    -1.325    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.442    -0.883    
    SLICE_X162Y140       FDSE (Hold_fdse_C_D)         0.121    -0.762    datapath/video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.902%)  route 0.134ns (39.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.644    -0.899    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.735 r  datapath/video_inst/inst_dvid/shift_green_reg[2]/Q
                         net (fo=1, routed)           0.134    -0.601    datapath/video_inst/inst_dvid/shift_green[2]
    SLICE_X162Y136       LUT6 (Prop_lut6_I5_O)        0.045    -0.556 r  datapath/video_inst/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.556    datapath/video_inst/inst_dvid/shift_green[0]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.916    -1.329    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X162Y136       FDSE (Hold_fdse_C_D)         0.121    -0.778    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.733 r  datapath/video_inst/inst_dvid/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.135    -0.598    datapath/video_inst/inst_dvid/shift_green[9]
    SLICE_X163Y138       LUT6 (Prop_lut6_I5_O)        0.045    -0.553 r  datapath/video_inst/inst_dvid/shift_green[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.553    datapath/video_inst/inst_dvid/shift_green[7]_i_2_n_0
    SLICE_X163Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.442    -0.884    
    SLICE_X163Y138       FDSE (Hold_fdse_C_D)         0.092    -0.792    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.549%)  route 0.136ns (39.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.733 r  datapath/video_inst/inst_dvid/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.136    -0.597    datapath/video_inst/inst_dvid/data1[7]
    SLICE_X163Y137       LUT6 (Prop_lut6_I5_O)        0.045    -0.552 r  datapath/video_inst/inst_dvid/shift_red[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.552    datapath/video_inst/inst_dvid/shift_red[7]_i_2_n_0
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.917    -1.328    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.445    -0.883    
    SLICE_X163Y137       FDSE (Hold_fdse_C_D)         0.092    -0.791    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.428%)  route 0.190ns (50.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.644    -0.899    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.758 r  datapath/video_inst/inst_dvid/shift_green_reg[4]/Q
                         net (fo=1, routed)           0.190    -0.567    datapath/video_inst/inst_dvid/shift_green[4]
    SLICE_X162Y136       LUT6 (Prop_lut6_I5_O)        0.045    -0.522 r  datapath/video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.522    datapath/video_inst/inst_dvid/shift_green[2]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.916    -1.329    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.445    -0.884    
    SLICE_X162Y136       FDSE (Hold_fdse_C_D)         0.121    -0.763    datapath/video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    datapath/video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    datapath/video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    datapath/video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    datapath/video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y140   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y140   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y139   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.642ns (22.287%)  route 2.239ns (77.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.699    -0.246    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT6 (Prop_lut6_I5_O)        0.124    -0.122 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=8, routed)           0.539     0.417    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y140       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.711     5.014    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y140       FDSE (Setup_fdse_C_S)       -0.524     4.588    datapath/video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          4.588    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.642ns (22.287%)  route 2.239ns (77.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.699    -0.246    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT6 (Prop_lut6_I5_O)        0.124    -0.122 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=8, routed)           0.539     0.417    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y140       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.711     5.014    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y140       FDSE (Setup_fdse_C_S)       -0.524     4.588    datapath/video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          4.588    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.642ns (22.287%)  route 2.239ns (77.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.699    -0.246    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT6 (Prop_lut6_I5_O)        0.124    -0.122 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=8, routed)           0.539     0.417    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y140       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.711     5.014    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y140       FDSE (Setup_fdse_C_S)       -0.524     4.588    datapath/video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          4.588    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.642ns (21.911%)  route 2.288ns (78.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.699    -0.246    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT6 (Prop_lut6_I5_O)        0.124    -0.122 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=8, routed)           0.589     0.466    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.711     5.014    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     4.683    datapath/video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.642ns (21.911%)  route 2.288ns (78.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.699    -0.246    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT6 (Prop_lut6_I5_O)        0.124    -0.122 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=8, routed)           0.589     0.466    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.711     5.014    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     4.683    datapath/video_inst/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.642ns (21.911%)  route 2.288ns (78.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.699    -0.246    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT6 (Prop_lut6_I5_O)        0.124    -0.122 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=8, routed)           0.589     0.466    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.711     5.014    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     4.683    datapath/video_inst/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.642ns (21.911%)  route 2.288ns (78.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.699    -0.246    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT6 (Prop_lut6_I5_O)        0.124    -0.122 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=8, routed)           0.589     0.466    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.711     5.014    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     4.683    datapath/video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.642ns (21.911%)  route 2.288ns (78.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.830    -2.464    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.946 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.699    -0.246    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT6 (Prop_lut6_I5_O)        0.124    -0.122 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=8, routed)           0.589     0.466    datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.711     5.014    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X163Y139       FDSE (Setup_fdse_C_S)       -0.429     4.683    datapath/video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.580ns (20.087%)  route 2.307ns (79.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.829    -2.465    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.987    -1.021    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y138       LUT6 (Prop_lut6_I5_O)        0.124    -0.897 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=8, routed)           1.320     0.422    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.709     5.012    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.313     5.325    
                         clock uncertainty           -0.215     5.110    
    SLICE_X163Y137       FDSE (Setup_fdse_C_S)       -0.429     4.681    datapath/video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          4.681    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.580ns (20.087%)  route 2.307ns (79.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     1.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          1.829    -2.465    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.987    -1.021    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y138       LUT6 (Prop_lut6_I5_O)        0.124    -0.897 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=8, routed)           1.320     0.422    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     9.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.709     5.012    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.325    
                         clock uncertainty           -0.215     5.110    
    SLICE_X163Y137       FDSE (Setup_fdse_C_S)       -0.429     4.681    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.681    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  4.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.067%)  route 0.639ns (81.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  datapath/video_inst/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.639    -0.116    datapath/video_inst/inst_dvid/latched_green[9]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.052    -0.307    datapath/video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.148ns (19.747%)  route 0.601ns (80.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.148    -0.749 r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/Q
                         net (fo=1, routed)           0.601    -0.147    datapath/video_inst/inst_dvid/latched_blue[9]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.006    -0.353    datapath/video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.148ns (19.646%)  route 0.605ns (80.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.148    -0.749 r  datapath/video_inst/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.605    -0.143    datapath/video_inst/inst_dvid/latched_red[8]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.009    -0.350    datapath/video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.287%)  route 0.580ns (75.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.272    -0.484    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y138       LUT6 (Prop_lut6_I5_O)        0.045    -0.439 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=8, routed)           0.308    -0.131    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.916    -1.329    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X161Y136       FDSE (Hold_fdse_C_S)        -0.018    -0.380    datapath/video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.148ns (18.452%)  route 0.654ns (81.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y139       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.148    -0.749 r  datapath/video_inst/inst_dvid/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.654    -0.095    datapath/video_inst/inst_dvid/latched_red[9]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.010    -0.349    datapath/video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.797%)  route 0.754ns (80.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.272    -0.484    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y138       LUT6 (Prop_lut6_I5_O)        0.045    -0.439 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=8, routed)           0.482     0.043    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X163Y138       FDSE (Hold_fdse_C_S)        -0.018    -0.377    datapath/video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.797%)  route 0.754ns (80.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.272    -0.484    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y138       LUT6 (Prop_lut6_I5_O)        0.045    -0.439 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=8, routed)           0.482     0.043    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.919    -1.326    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y138       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X163Y138       FDSE (Hold_fdse_C_S)        -0.018    -0.377    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.607%)  route 0.814ns (81.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.272    -0.484    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y138       LUT6 (Prop_lut6_I5_O)        0.045    -0.439 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=8, routed)           0.542     0.103    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.916    -1.329    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y136       FDSE (Hold_fdse_C_S)         0.009    -0.353    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.607%)  route 0.814ns (81.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.272    -0.484    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y138       LUT6 (Prop_lut6_I5_O)        0.045    -0.439 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=8, routed)           0.542     0.103    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.916    -1.329    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y136       FDSE (Hold_fdse_C_S)         0.009    -0.353    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.607%)  route 0.814ns (81.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646    -0.897    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.272    -0.484    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y138       LUT6 (Prop_lut6_I5_O)        0.045    -0.439 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=8, routed)           0.542     0.103    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     0.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          0.916    -1.329    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y136       FDSE (Hold_fdse_C_S)         0.009    -0.353    datapath/video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.455    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/memory_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.442ns  (logic 3.681ns (43.604%)  route 4.761ns (56.396%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE                         0.000     0.000 r  datapath/memory_counter/processQ_reg[0]/C
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  datapath/memory_counter/processQ_reg[0]/Q
                         net (fo=8, routed)           0.987     1.505    datapath/memory_counter/processQ_reg[0]_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.629 r  datapath/memory_counter/i__i_1/O
                         net (fo=1, routed)           0.788     2.418    datapath/memory_counter_n_6
    SLICE_X1Y109         LUT5 (Prop_lut5_I3_O)        0.124     2.542 r  datapath/sw/i_/O
                         net (fo=3, routed)           2.985     5.527    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         2.915     8.442 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.442    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control/FSM_onehot_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 1.186ns (14.640%)  route 6.914ns (85.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           6.428     7.490    control/reset_n_IBUF
    SLICE_X3Y109         LUT1 (Prop_lut1_I0_O)        0.124     7.614 r  control/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.486     8.100    control/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y108         FDSE                                         r  control/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control/FSM_onehot_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 1.186ns (14.640%)  route 6.914ns (85.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           6.428     7.490    control/reset_n_IBUF
    SLICE_X3Y109         LUT1 (Prop_lut1_I0_O)        0.124     7.614 r  control/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.486     8.100    control/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  control/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control/FSM_onehot_state_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 1.186ns (14.640%)  route 6.914ns (85.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           6.428     7.490    control/reset_n_IBUF
    SLICE_X3Y109         LUT1 (Prop_lut1_I0_O)        0.124     7.614 r  control/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.486     8.100    control/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  control/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            control/FSM_onehot_state_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 1.186ns (14.640%)  route 6.914ns (85.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           6.428     7.490    control/reset_n_IBUF
    SLICE_X3Y109         LUT1 (Prop_lut1_I0_O)        0.124     7.614 r  control/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.486     8.100    control/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  control/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.802ns  (logic 3.543ns (52.088%)  route 3.259ns (47.912%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  control/FSM_onehot_state_reg[1]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  control/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           3.259     3.678    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.124     6.802 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.802    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.530ns  (logic 3.373ns (51.654%)  route 3.157ns (48.346%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  control/FSM_onehot_state_reg[3]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           3.157     3.613    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.917     6.530 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.530    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.396ns  (logic 3.371ns (52.706%)  route 3.025ns (47.294%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  control/FSM_onehot_state_reg[2]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control/FSM_onehot_state_reg[2]/Q
                         net (fo=14, routed)          3.025     3.481    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.915     6.396 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.396    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.380ns  (logic 3.410ns (53.441%)  route 2.971ns (46.559%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDSE                         0.000     0.000 r  control/FSM_onehot_state_reg[0]/C
    SLICE_X0Y108         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  control/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          2.971     3.427    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.954     6.380 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.380    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/memory_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.863ns  (logic 0.918ns (23.766%)  route 2.945ns (76.234%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE                         0.000     0.000 r  datapath/memory_counter/processQ_reg[0]/C
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/memory_counter/processQ_reg[0]/Q
                         net (fo=8, routed)           0.987     1.505    datapath/memory_counter/processQ_reg[0]_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124     1.629 f  datapath/memory_counter/i__i_1/O
                         net (fo=1, routed)           0.788     2.418    datapath/memory_counter_n_6
    SLICE_X1Y109         LUT5 (Prop_lut5_I3_O)        0.124     2.542 f  datapath/sw/i_/O
                         net (fo=3, routed)           0.823     3.365    control/led_OBUF[0]
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.152     3.517 r  control/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.346     3.863    control/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  control/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            datapath/memory_counter/processQ_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.139%)  route 0.123ns (39.861%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDSE                         0.000     0.000 r  control/FSM_onehot_state_reg[0]/C
    SLICE_X0Y108         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  control/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.123     0.264    datapath/memory_counter/led[0]
    SLICE_X1Y108         LUT4 (Prop_lut4_I2_O)        0.045     0.309 r  datapath/memory_counter/processQ[4]_i_1/O
                         net (fo=1, routed)           0.000     0.309    datapath/memory_counter/processQ[4]
    SLICE_X1Y108         FDRE                                         r  datapath/memory_counter/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/memory_counter/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/memory_counter/processQ_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  datapath/memory_counter/processQ_reg[9]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/memory_counter/processQ_reg[9]/Q
                         net (fo=2, routed)           0.167     0.308    datapath/memory_counter/processQ_reg[9]_0[3]
    SLICE_X1Y109         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  datapath/memory_counter/processQ[9]_i_2/O
                         net (fo=1, routed)           0.000     0.353    datapath/memory_counter/processQ[9]
    SLICE_X1Y109         FDRE                                         r  datapath/memory_counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.993%)  route 0.221ns (61.007%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  control/FSM_onehot_state_reg[2]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/FSM_onehot_state_reg[2]/Q
                         net (fo=14, routed)          0.221     0.362    control/led[2]
    SLICE_X0Y108         FDRE                                         r  control/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/memory_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/memory_counter/processQ_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE                         0.000     0.000 r  datapath/memory_counter/processQ_reg[3]/C
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/memory_counter/processQ_reg[3]/Q
                         net (fo=5, routed)           0.161     0.325    datapath/memory_counter/writeCntr[3]
    SLICE_X2Y108         LUT6 (Prop_lut6_I5_O)        0.045     0.370 r  datapath/memory_counter/processQ[3]_i_1/O
                         net (fo=1, routed)           0.000     0.370    datapath/memory_counter/processQ[3]
    SLICE_X2Y108         FDRE                                         r  datapath/memory_counter/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/memory_counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/memory_counter/processQ_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE                         0.000     0.000 r  datapath/memory_counter/processQ_reg[7]/C
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  datapath/memory_counter/processQ_reg[7]/Q
                         net (fo=4, routed)           0.124     0.272    datapath/memory_counter/processQ_reg[9]_0[1]
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.099     0.371 r  datapath/memory_counter/processQ[8]_i_1/O
                         net (fo=1, routed)           0.000     0.371    datapath/memory_counter/processQ[8]
    SLICE_X2Y109         FDRE                                         r  datapath/memory_counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/memory_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/memory_counter/processQ_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.510%)  route 0.174ns (45.490%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE                         0.000     0.000 r  datapath/memory_counter/processQ_reg[6]/C
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/memory_counter/processQ_reg[6]/Q
                         net (fo=5, routed)           0.174     0.338    datapath/memory_counter/processQ_reg[9]_0[0]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.045     0.383 r  datapath/memory_counter/processQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.383    datapath/memory_counter/processQ[6]
    SLICE_X2Y109         FDRE                                         r  datapath/memory_counter/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/memory_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/memory_counter/processQ_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.212ns (54.864%)  route 0.174ns (45.136%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE                         0.000     0.000 r  datapath/memory_counter/processQ_reg[6]/C
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/memory_counter/processQ_reg[6]/Q
                         net (fo=5, routed)           0.174     0.338    datapath/memory_counter/processQ_reg[9]_0[0]
    SLICE_X2Y109         LUT5 (Prop_lut5_I1_O)        0.048     0.386 r  datapath/memory_counter/processQ[7]_i_1/O
                         net (fo=1, routed)           0.000     0.386    datapath/memory_counter/processQ[7]
    SLICE_X2Y109         FDRE                                         r  datapath/memory_counter/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/memory_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/memory_counter/processQ_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE                         0.000     0.000 r  datapath/memory_counter/processQ_reg[0]/C
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/memory_counter/processQ_reg[0]/Q
                         net (fo=8, routed)           0.186     0.350    control/writeCntr[0]
    SLICE_X2Y108         LUT4 (Prop_lut4_I2_O)        0.043     0.393 r  control/processQ[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    datapath/memory_counter/processQ_reg[1]_1[1]
    SLICE_X2Y108         FDRE                                         r  datapath/memory_counter/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/memory_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/memory_counter/processQ_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE                         0.000     0.000 r  datapath/memory_counter/processQ_reg[5]/C
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/memory_counter/processQ_reg[5]/Q
                         net (fo=3, routed)           0.185     0.349    datapath/memory_counter/writeCntr[5]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.045     0.394 r  datapath/memory_counter/processQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.394    datapath/memory_counter/processQ[5]
    SLICE_X2Y109         FDRE                                         r  datapath/memory_counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/memory_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/memory_counter/processQ_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE                         0.000     0.000 r  datapath/memory_counter/processQ_reg[0]/C
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  datapath/memory_counter/processQ_reg[0]/Q
                         net (fo=8, routed)           0.186     0.350    control/writeCntr[0]
    SLICE_X2Y108         LUT3 (Prop_lut3_I2_O)        0.045     0.395 r  control/processQ[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    datapath/memory_counter/processQ_reg[1]_1[0]
    SLICE_X2Y108         FDRE                                         r  datapath/memory_counter/processQ_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 3.632ns (40.934%)  route 5.242ns (59.066%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     40.688    40.688 f  
    R4                   IBUF                         0.000    40.688 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769    43.457    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    35.700 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.116    37.816    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.912 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           3.125    41.037    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         3.536    44.574 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    44.574    ac_mclk
    U6                                                                f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.743ns  (logic 1.263ns (46.047%)  route 1.480ns (53.953%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796    -0.028    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         1.237     1.210 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.210    ac_mclk
    U6                                                                r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     5.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.831     1.537    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     5.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.832     1.538    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     5.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.831     1.537    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     5.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.832     1.538    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     5.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.835     1.541    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     5.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.835     1.541    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     5.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.838     1.544    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     5.233    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.838     1.544    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     1.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.693    -3.005    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     1.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.693    -3.005    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     1.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.691    -3.007    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     1.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.691    -3.007    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     1.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.688    -3.010    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     1.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.687    -3.011    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     1.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.688    -3.010    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     1.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=42, routed)          1.687    -3.011    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 4.021ns (67.738%)  route 1.915ns (32.262%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769     2.769    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -4.988 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.871    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.823    -0.952    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           1.915     1.419    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.565     4.984 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.984    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.634ns  (logic 4.004ns (71.067%)  route 1.630ns (28.933%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.769     2.769    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -4.988 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.871    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.823    -0.952    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           1.630     1.134    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.548     4.682 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.682    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.571ns  (logic 0.965ns (61.423%)  route 0.606ns (38.577%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.642    -0.183    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.042 r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           0.606     0.565    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.389 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.389    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 0.965ns (57.747%)  route 0.706ns (42.253%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.144     1.144    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.534 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -0.850    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.824 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.642    -0.183    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.042 r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           0.706     0.665    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.489 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.489    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=16, routed)          0.480     5.480    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.756 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.162     1.162    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 0.029ns (1.696%)  route 1.681ns (98.304%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     6.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.477     2.870 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.739     3.609    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.638 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.942     4.580    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.896ns  (logic 0.091ns (2.336%)  route 3.805ns (97.664%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344     2.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.984    -5.640 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -3.624    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.533 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.789    -1.744    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.509ns  (logic 1.478ns (58.897%)  route 1.031ns (41.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.031     2.509    datapath/Audio_Codec/initialize_audio/twi_controller/sda_IBUF
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344     2.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.640 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.624    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.533 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.703    -1.830    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.391ns  (logic 1.495ns (62.513%)  route 0.896ns (37.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    scl_IOBUF_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.896     2.391    datapath/Audio_Codec/initialize_audio/twi_controller/scl_IBUF
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.344     2.344    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.640 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.624    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.533 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          1.703    -1.830    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.263ns (44.130%)  route 0.332ns (55.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    scl_IOBUF_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.332     0.595    datapath/Audio_Codec/initialize_audio/twi_controller/scl_IBUF
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     1.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.130 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.391    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.362 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.912    -0.450    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.246ns (38.201%)  route 0.397ns (61.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.397     0.643    datapath/Audio_Codec/initialize_audio/twi_controller/sda_IBUF
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.347     1.347    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.130 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.391    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.362 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=30, routed)          0.912    -0.450    datapath/Audio_Codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C





