$date
	Fri Oct 18 17:36:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! z $end
$var wire 1 " rout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % rin $end
$var integer 32 & i [31:0] $end
$scope module adder $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % rin $end
$var wire 1 " rout $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
0$
0#
0"
0!
$end
#1
b0 &
#4
b1 &
#6
1!
1%
#7
b10 &
#9
1!
1$
0%
#10
b11 &
#12
0!
1"
1%
#13
b100 &
#15
1!
0"
1#
0$
0%
#16
b101 &
#18
0!
1"
1%
#19
b110 &
#21
0!
1"
1$
0%
#22
b111 &
#24
1!
1%
#25
b1000 &
