$date
	Wed Feb  4 14:34:59 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 1 ! D $end
$var wire 1 " E $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module M1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 ! D $end
$var wire 1 " E $end
$var wire 1 ) w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z)
0(
0'
0&
0%
0$
0#
z"
x!
$end
#10
1"
#30
1!
0)
#100
1#
1&
#200
1$
1'
