perf::PERF_COUNT_HW_CACHE_MISSES
perf::CACHE-MISSES
perf::BRANCHES
perf::CPU-CYCLES
perf::IDLE-CYCLES-FRONTEND
SMI_RECEIVED
RETIRED_INDIRECT_BRANCH_INSTRUCTIONS_MISPREDICTED
STORE_TO_LOAD_FORWARD
DECODER_OVERRIDE_BRANCH_PRED
perf::PERF_COUNT_SW_CPU_CLOCK
perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ
CYCLES_NOT_IN_HALT
perf::CPU-MIGRATIONS
PREFETCH_INSTRUCTIONS_DISPATCHED
perf::PERF_COUNT_HW_INSTRUCTIONS
perf::PERF_COUNT_SW_CPU_MIGRATIONS
perf::BRANCH-LOADS
perf::BRANCH-MISSES
perf::PERF_COUNT_SW_CONTEXT_SWITCHES
RETIRED_CPUID_INSTRUCTIONS
RETIRED_SSE_AVX_FLOPS
INTERRUPT_TAKEN
BAD_STATUS_2
MISALIGNED_LOADS
perf::MAJOR-FAULTS
DIV_OP_COUNT
RETIRED_CONDITIONAL_BRANCH_INSTRUCTIONS
perf::CPU-CLOCK
perf::CS
perf::PERF_COUNT_HW_CACHE_BPU
perf::L1-DCACHE-PREFETCHES
perf::CONTEXT-SWITCHES
perf::PERF_COUNT_HW_CPU_CYCLES
perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND
RETIRED_INSTRUCTIONS
INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM
RETIRED_FAR_CONTROL_TRANSFERS
L2_PREFETCH_MISS_L3
L1_BTB_CORRECTION
RETIRED_UOPS
perf::PERF_COUNT_HW_CACHE_DTLB
L2_PREFETCH_HIT_L2
perf::STALLED-CYCLES-FRONTEND
RETIRED_TAKEN_BRANCH_INSTRUCTIONS
perf::TASK-CLOCK
INSTRUCTION_CACHE_REFILLS_FROM_L2
L2_PREFETCH_HIT_L3
perf::PERF_COUNT_HW_CACHE_ITLB
DISPATCH_RESOURCE_STALL_CYCLES_0
RETIRED_BRANCH_INSTRUCTIONS
perf::PERF_COUNT_HW_CACHE_REFERENCES
DYNAMIC_INDIRECT_PREDICTIONS
L2_BTB_CORRECTION
perf::PERF_COUNT_SW_TASK_CLOCK
perf::INSTRUCTIONS
perf::PERF_COUNT_HW_BRANCH_MISSES
perf::BRANCH-INSTRUCTIONS
perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
perf::CGROUP-SWITCHES
FP_DISPATCH_FAULTS
perf::PAGE-FAULTS
perf::DTLB-LOADS
perf::L1-ICACHE-LOADS
perf::PERF_COUNT_SW_PAGE_FAULTS_MIN
perf::PERF_COUNT_HW_CACHE_L1I
perf::PERF_COUNT_HW_CACHE_L1D
RETIRED_TAKEN_BRANCH_INSTRUCTIONS_MISPREDICTED
RETIRED_CLFLUSH_INSTRUCTIONS
perf::STALLED-CYCLES-BACKEND
perf::PERF_COUNT_SW_PAGE_FAULTS
perf::FAULTS
perf::MINOR-FAULTS
perf::CYCLES
TLB_FLUSHES
perf::IDLE-CYCLES-BACKEND
perf::MIGRATIONS
STORE_COMMIT_CANCELS_2
RETIRED_BRANCH_MISPREDICTED_DIRECTION_MISMATCH
perf::CACHE-REFERENCES
DIV_CYCLES_BUSY_COUNT
perf::ITLB-LOADS
L1_ITLB_MISS_L2_ITLB_HIT
perf::L1-ICACHE-LOAD-MISSES
RETIRED_FUSED_INSTRUCTIONS
RETIRED_NEAR_RETURNS
perf::PERF_COUNT_SW_CGROUP_SWITCHES
perf::L1-DCACHE-LOADS
perf::BRANCH-LOAD-MISSES
UOPS_QUEUE_EMPTY
RETIRED_NEAR_RETURNS_MISPREDICTED
perf_raw::r0000
perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS
perf::L1-DCACHE-LOAD-MISSES
RETIRED_BRANCH_INSTRUCTIONS_MISPREDICTED
perf::DTLB-LOAD-MISSES
perf::ITLB-LOAD-MISSES
