set moduleName top_kernel_Pipeline_VITIS_LOOP_129_64
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set isPipelined_legacy 1
set pipeline_type loop_auto_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 20
set C_modelName {top_kernel_Pipeline_VITIS_LOOP_129_64}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict A_33 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_34 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_35 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_36 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_37 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_38 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_39 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_40 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_41 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_42 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_43 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_44 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_45 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_46 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_47 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_48 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_32 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_33 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_34 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_35 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_36 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_37 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_38 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_39 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_40 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_41 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_42 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_43 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_44 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_45 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_46 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_47 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
set C_modelArgList {
	{ i_1 int 8 regular  }
	{ A_33 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_34 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_35 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_36 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_37 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_38 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_39 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_40 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_41 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_42 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_43 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_44 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_45 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_46 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_47 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ A_48 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ tmp_32 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_33 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_34 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_35 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_36 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_37 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_38 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_39 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_40 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_41 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_42 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_43 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_44 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_45 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_46 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ tmp_47 int 24 regular {array 256 { 0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 0 1 }  }
	{ conv_i349_2 int 24 regular  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "i_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY"} , 
 	{ "Name" : "A_33", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_34", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_35", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_36", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_37", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_38", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_39", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_40", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_41", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_42", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_43", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_44", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_45", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_46", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_47", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_48", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_32", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_33", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_34", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_35", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_36", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_37", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_38", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_39", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_40", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_41", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_42", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_43", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_44", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_45", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_46", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_47", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "conv_i349_2", "interface" : "wire", "bitwidth" : 24, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 120
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ i_1 sc_in sc_lv 8 signal 0 } 
	{ A_33_address0 sc_out sc_lv 8 signal 1 } 
	{ A_33_ce0 sc_out sc_logic 1 signal 1 } 
	{ A_33_q0 sc_in sc_lv 24 signal 1 } 
	{ A_34_address0 sc_out sc_lv 8 signal 2 } 
	{ A_34_ce0 sc_out sc_logic 1 signal 2 } 
	{ A_34_q0 sc_in sc_lv 24 signal 2 } 
	{ A_35_address0 sc_out sc_lv 8 signal 3 } 
	{ A_35_ce0 sc_out sc_logic 1 signal 3 } 
	{ A_35_q0 sc_in sc_lv 24 signal 3 } 
	{ A_36_address0 sc_out sc_lv 8 signal 4 } 
	{ A_36_ce0 sc_out sc_logic 1 signal 4 } 
	{ A_36_q0 sc_in sc_lv 24 signal 4 } 
	{ A_37_address0 sc_out sc_lv 8 signal 5 } 
	{ A_37_ce0 sc_out sc_logic 1 signal 5 } 
	{ A_37_q0 sc_in sc_lv 24 signal 5 } 
	{ A_38_address0 sc_out sc_lv 8 signal 6 } 
	{ A_38_ce0 sc_out sc_logic 1 signal 6 } 
	{ A_38_q0 sc_in sc_lv 24 signal 6 } 
	{ A_39_address0 sc_out sc_lv 8 signal 7 } 
	{ A_39_ce0 sc_out sc_logic 1 signal 7 } 
	{ A_39_q0 sc_in sc_lv 24 signal 7 } 
	{ A_40_address0 sc_out sc_lv 8 signal 8 } 
	{ A_40_ce0 sc_out sc_logic 1 signal 8 } 
	{ A_40_q0 sc_in sc_lv 24 signal 8 } 
	{ A_41_address0 sc_out sc_lv 8 signal 9 } 
	{ A_41_ce0 sc_out sc_logic 1 signal 9 } 
	{ A_41_q0 sc_in sc_lv 24 signal 9 } 
	{ A_42_address0 sc_out sc_lv 8 signal 10 } 
	{ A_42_ce0 sc_out sc_logic 1 signal 10 } 
	{ A_42_q0 sc_in sc_lv 24 signal 10 } 
	{ A_43_address0 sc_out sc_lv 8 signal 11 } 
	{ A_43_ce0 sc_out sc_logic 1 signal 11 } 
	{ A_43_q0 sc_in sc_lv 24 signal 11 } 
	{ A_44_address0 sc_out sc_lv 8 signal 12 } 
	{ A_44_ce0 sc_out sc_logic 1 signal 12 } 
	{ A_44_q0 sc_in sc_lv 24 signal 12 } 
	{ A_45_address0 sc_out sc_lv 8 signal 13 } 
	{ A_45_ce0 sc_out sc_logic 1 signal 13 } 
	{ A_45_q0 sc_in sc_lv 24 signal 13 } 
	{ A_46_address0 sc_out sc_lv 8 signal 14 } 
	{ A_46_ce0 sc_out sc_logic 1 signal 14 } 
	{ A_46_q0 sc_in sc_lv 24 signal 14 } 
	{ A_47_address0 sc_out sc_lv 8 signal 15 } 
	{ A_47_ce0 sc_out sc_logic 1 signal 15 } 
	{ A_47_q0 sc_in sc_lv 24 signal 15 } 
	{ A_48_address0 sc_out sc_lv 8 signal 16 } 
	{ A_48_ce0 sc_out sc_logic 1 signal 16 } 
	{ A_48_q0 sc_in sc_lv 24 signal 16 } 
	{ tmp_32_address0 sc_out sc_lv 8 signal 17 } 
	{ tmp_32_ce0 sc_out sc_logic 1 signal 17 } 
	{ tmp_32_we0 sc_out sc_logic 1 signal 17 } 
	{ tmp_32_d0 sc_out sc_lv 24 signal 17 } 
	{ tmp_33_address0 sc_out sc_lv 8 signal 18 } 
	{ tmp_33_ce0 sc_out sc_logic 1 signal 18 } 
	{ tmp_33_we0 sc_out sc_logic 1 signal 18 } 
	{ tmp_33_d0 sc_out sc_lv 24 signal 18 } 
	{ tmp_34_address0 sc_out sc_lv 8 signal 19 } 
	{ tmp_34_ce0 sc_out sc_logic 1 signal 19 } 
	{ tmp_34_we0 sc_out sc_logic 1 signal 19 } 
	{ tmp_34_d0 sc_out sc_lv 24 signal 19 } 
	{ tmp_35_address0 sc_out sc_lv 8 signal 20 } 
	{ tmp_35_ce0 sc_out sc_logic 1 signal 20 } 
	{ tmp_35_we0 sc_out sc_logic 1 signal 20 } 
	{ tmp_35_d0 sc_out sc_lv 24 signal 20 } 
	{ tmp_36_address0 sc_out sc_lv 8 signal 21 } 
	{ tmp_36_ce0 sc_out sc_logic 1 signal 21 } 
	{ tmp_36_we0 sc_out sc_logic 1 signal 21 } 
	{ tmp_36_d0 sc_out sc_lv 24 signal 21 } 
	{ tmp_37_address0 sc_out sc_lv 8 signal 22 } 
	{ tmp_37_ce0 sc_out sc_logic 1 signal 22 } 
	{ tmp_37_we0 sc_out sc_logic 1 signal 22 } 
	{ tmp_37_d0 sc_out sc_lv 24 signal 22 } 
	{ tmp_38_address0 sc_out sc_lv 8 signal 23 } 
	{ tmp_38_ce0 sc_out sc_logic 1 signal 23 } 
	{ tmp_38_we0 sc_out sc_logic 1 signal 23 } 
	{ tmp_38_d0 sc_out sc_lv 24 signal 23 } 
	{ tmp_39_address0 sc_out sc_lv 8 signal 24 } 
	{ tmp_39_ce0 sc_out sc_logic 1 signal 24 } 
	{ tmp_39_we0 sc_out sc_logic 1 signal 24 } 
	{ tmp_39_d0 sc_out sc_lv 24 signal 24 } 
	{ tmp_40_address0 sc_out sc_lv 8 signal 25 } 
	{ tmp_40_ce0 sc_out sc_logic 1 signal 25 } 
	{ tmp_40_we0 sc_out sc_logic 1 signal 25 } 
	{ tmp_40_d0 sc_out sc_lv 24 signal 25 } 
	{ tmp_41_address0 sc_out sc_lv 8 signal 26 } 
	{ tmp_41_ce0 sc_out sc_logic 1 signal 26 } 
	{ tmp_41_we0 sc_out sc_logic 1 signal 26 } 
	{ tmp_41_d0 sc_out sc_lv 24 signal 26 } 
	{ tmp_42_address0 sc_out sc_lv 8 signal 27 } 
	{ tmp_42_ce0 sc_out sc_logic 1 signal 27 } 
	{ tmp_42_we0 sc_out sc_logic 1 signal 27 } 
	{ tmp_42_d0 sc_out sc_lv 24 signal 27 } 
	{ tmp_43_address0 sc_out sc_lv 8 signal 28 } 
	{ tmp_43_ce0 sc_out sc_logic 1 signal 28 } 
	{ tmp_43_we0 sc_out sc_logic 1 signal 28 } 
	{ tmp_43_d0 sc_out sc_lv 24 signal 28 } 
	{ tmp_44_address0 sc_out sc_lv 8 signal 29 } 
	{ tmp_44_ce0 sc_out sc_logic 1 signal 29 } 
	{ tmp_44_we0 sc_out sc_logic 1 signal 29 } 
	{ tmp_44_d0 sc_out sc_lv 24 signal 29 } 
	{ tmp_45_address0 sc_out sc_lv 8 signal 30 } 
	{ tmp_45_ce0 sc_out sc_logic 1 signal 30 } 
	{ tmp_45_we0 sc_out sc_logic 1 signal 30 } 
	{ tmp_45_d0 sc_out sc_lv 24 signal 30 } 
	{ tmp_46_address0 sc_out sc_lv 8 signal 31 } 
	{ tmp_46_ce0 sc_out sc_logic 1 signal 31 } 
	{ tmp_46_we0 sc_out sc_logic 1 signal 31 } 
	{ tmp_46_d0 sc_out sc_lv 24 signal 31 } 
	{ tmp_47_address0 sc_out sc_lv 8 signal 32 } 
	{ tmp_47_ce0 sc_out sc_logic 1 signal 32 } 
	{ tmp_47_we0 sc_out sc_logic 1 signal 32 } 
	{ tmp_47_d0 sc_out sc_lv 24 signal 32 } 
	{ conv_i349_2 sc_in sc_lv 24 signal 33 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "i_1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "i_1", "role": "default" }} , 
 	{ "name": "A_33_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_33", "role": "address0" }} , 
 	{ "name": "A_33_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_33", "role": "ce0" }} , 
 	{ "name": "A_33_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_33", "role": "q0" }} , 
 	{ "name": "A_34_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_34", "role": "address0" }} , 
 	{ "name": "A_34_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_34", "role": "ce0" }} , 
 	{ "name": "A_34_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_34", "role": "q0" }} , 
 	{ "name": "A_35_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_35", "role": "address0" }} , 
 	{ "name": "A_35_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_35", "role": "ce0" }} , 
 	{ "name": "A_35_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_35", "role": "q0" }} , 
 	{ "name": "A_36_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_36", "role": "address0" }} , 
 	{ "name": "A_36_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_36", "role": "ce0" }} , 
 	{ "name": "A_36_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_36", "role": "q0" }} , 
 	{ "name": "A_37_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_37", "role": "address0" }} , 
 	{ "name": "A_37_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_37", "role": "ce0" }} , 
 	{ "name": "A_37_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_37", "role": "q0" }} , 
 	{ "name": "A_38_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_38", "role": "address0" }} , 
 	{ "name": "A_38_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_38", "role": "ce0" }} , 
 	{ "name": "A_38_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_38", "role": "q0" }} , 
 	{ "name": "A_39_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_39", "role": "address0" }} , 
 	{ "name": "A_39_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_39", "role": "ce0" }} , 
 	{ "name": "A_39_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_39", "role": "q0" }} , 
 	{ "name": "A_40_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_40", "role": "address0" }} , 
 	{ "name": "A_40_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_40", "role": "ce0" }} , 
 	{ "name": "A_40_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_40", "role": "q0" }} , 
 	{ "name": "A_41_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_41", "role": "address0" }} , 
 	{ "name": "A_41_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_41", "role": "ce0" }} , 
 	{ "name": "A_41_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_41", "role": "q0" }} , 
 	{ "name": "A_42_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_42", "role": "address0" }} , 
 	{ "name": "A_42_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_42", "role": "ce0" }} , 
 	{ "name": "A_42_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_42", "role": "q0" }} , 
 	{ "name": "A_43_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_43", "role": "address0" }} , 
 	{ "name": "A_43_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_43", "role": "ce0" }} , 
 	{ "name": "A_43_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_43", "role": "q0" }} , 
 	{ "name": "A_44_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_44", "role": "address0" }} , 
 	{ "name": "A_44_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_44", "role": "ce0" }} , 
 	{ "name": "A_44_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_44", "role": "q0" }} , 
 	{ "name": "A_45_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_45", "role": "address0" }} , 
 	{ "name": "A_45_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_45", "role": "ce0" }} , 
 	{ "name": "A_45_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_45", "role": "q0" }} , 
 	{ "name": "A_46_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_46", "role": "address0" }} , 
 	{ "name": "A_46_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_46", "role": "ce0" }} , 
 	{ "name": "A_46_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_46", "role": "q0" }} , 
 	{ "name": "A_47_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_47", "role": "address0" }} , 
 	{ "name": "A_47_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_47", "role": "ce0" }} , 
 	{ "name": "A_47_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_47", "role": "q0" }} , 
 	{ "name": "A_48_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "A_48", "role": "address0" }} , 
 	{ "name": "A_48_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_48", "role": "ce0" }} , 
 	{ "name": "A_48_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_48", "role": "q0" }} , 
 	{ "name": "tmp_32_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_32", "role": "address0" }} , 
 	{ "name": "tmp_32_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_32", "role": "ce0" }} , 
 	{ "name": "tmp_32_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_32", "role": "we0" }} , 
 	{ "name": "tmp_32_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_32", "role": "d0" }} , 
 	{ "name": "tmp_33_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_33", "role": "address0" }} , 
 	{ "name": "tmp_33_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_33", "role": "ce0" }} , 
 	{ "name": "tmp_33_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_33", "role": "we0" }} , 
 	{ "name": "tmp_33_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_33", "role": "d0" }} , 
 	{ "name": "tmp_34_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_34", "role": "address0" }} , 
 	{ "name": "tmp_34_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_34", "role": "ce0" }} , 
 	{ "name": "tmp_34_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_34", "role": "we0" }} , 
 	{ "name": "tmp_34_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_34", "role": "d0" }} , 
 	{ "name": "tmp_35_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_35", "role": "address0" }} , 
 	{ "name": "tmp_35_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_35", "role": "ce0" }} , 
 	{ "name": "tmp_35_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_35", "role": "we0" }} , 
 	{ "name": "tmp_35_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_35", "role": "d0" }} , 
 	{ "name": "tmp_36_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_36", "role": "address0" }} , 
 	{ "name": "tmp_36_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_36", "role": "ce0" }} , 
 	{ "name": "tmp_36_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_36", "role": "we0" }} , 
 	{ "name": "tmp_36_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_36", "role": "d0" }} , 
 	{ "name": "tmp_37_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_37", "role": "address0" }} , 
 	{ "name": "tmp_37_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_37", "role": "ce0" }} , 
 	{ "name": "tmp_37_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_37", "role": "we0" }} , 
 	{ "name": "tmp_37_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_37", "role": "d0" }} , 
 	{ "name": "tmp_38_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_38", "role": "address0" }} , 
 	{ "name": "tmp_38_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_38", "role": "ce0" }} , 
 	{ "name": "tmp_38_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_38", "role": "we0" }} , 
 	{ "name": "tmp_38_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_38", "role": "d0" }} , 
 	{ "name": "tmp_39_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_39", "role": "address0" }} , 
 	{ "name": "tmp_39_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_39", "role": "ce0" }} , 
 	{ "name": "tmp_39_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_39", "role": "we0" }} , 
 	{ "name": "tmp_39_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_39", "role": "d0" }} , 
 	{ "name": "tmp_40_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_40", "role": "address0" }} , 
 	{ "name": "tmp_40_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_40", "role": "ce0" }} , 
 	{ "name": "tmp_40_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_40", "role": "we0" }} , 
 	{ "name": "tmp_40_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_40", "role": "d0" }} , 
 	{ "name": "tmp_41_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_41", "role": "address0" }} , 
 	{ "name": "tmp_41_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_41", "role": "ce0" }} , 
 	{ "name": "tmp_41_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_41", "role": "we0" }} , 
 	{ "name": "tmp_41_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_41", "role": "d0" }} , 
 	{ "name": "tmp_42_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_42", "role": "address0" }} , 
 	{ "name": "tmp_42_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_42", "role": "ce0" }} , 
 	{ "name": "tmp_42_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_42", "role": "we0" }} , 
 	{ "name": "tmp_42_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_42", "role": "d0" }} , 
 	{ "name": "tmp_43_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_43", "role": "address0" }} , 
 	{ "name": "tmp_43_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_43", "role": "ce0" }} , 
 	{ "name": "tmp_43_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_43", "role": "we0" }} , 
 	{ "name": "tmp_43_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_43", "role": "d0" }} , 
 	{ "name": "tmp_44_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_44", "role": "address0" }} , 
 	{ "name": "tmp_44_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_44", "role": "ce0" }} , 
 	{ "name": "tmp_44_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_44", "role": "we0" }} , 
 	{ "name": "tmp_44_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_44", "role": "d0" }} , 
 	{ "name": "tmp_45_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_45", "role": "address0" }} , 
 	{ "name": "tmp_45_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_45", "role": "ce0" }} , 
 	{ "name": "tmp_45_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_45", "role": "we0" }} , 
 	{ "name": "tmp_45_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_45", "role": "d0" }} , 
 	{ "name": "tmp_46_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_46", "role": "address0" }} , 
 	{ "name": "tmp_46_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_46", "role": "ce0" }} , 
 	{ "name": "tmp_46_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_46", "role": "we0" }} , 
 	{ "name": "tmp_46_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_46", "role": "d0" }} , 
 	{ "name": "tmp_47_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_47", "role": "address0" }} , 
 	{ "name": "tmp_47_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_47", "role": "ce0" }} , 
 	{ "name": "tmp_47_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_47", "role": "we0" }} , 
 	{ "name": "tmp_47_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_47", "role": "d0" }} , 
 	{ "name": "conv_i349_2", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "conv_i349_2", "role": "default" }}  ]}

set ArgLastReadFirstWriteLatency {
	top_kernel_Pipeline_VITIS_LOOP_129_64 {
		i_1 {Type I LastRead 0 FirstWrite -1}
		A_33 {Type I LastRead 0 FirstWrite -1}
		A_34 {Type I LastRead 0 FirstWrite -1}
		A_35 {Type I LastRead 0 FirstWrite -1}
		A_36 {Type I LastRead 0 FirstWrite -1}
		A_37 {Type I LastRead 0 FirstWrite -1}
		A_38 {Type I LastRead 0 FirstWrite -1}
		A_39 {Type I LastRead 0 FirstWrite -1}
		A_40 {Type I LastRead 0 FirstWrite -1}
		A_41 {Type I LastRead 0 FirstWrite -1}
		A_42 {Type I LastRead 0 FirstWrite -1}
		A_43 {Type I LastRead 0 FirstWrite -1}
		A_44 {Type I LastRead 0 FirstWrite -1}
		A_45 {Type I LastRead 0 FirstWrite -1}
		A_46 {Type I LastRead 0 FirstWrite -1}
		A_47 {Type I LastRead 0 FirstWrite -1}
		A_48 {Type I LastRead 0 FirstWrite -1}
		tmp_32 {Type O LastRead -1 FirstWrite 42}
		tmp_33 {Type O LastRead -1 FirstWrite 42}
		tmp_34 {Type O LastRead -1 FirstWrite 42}
		tmp_35 {Type O LastRead -1 FirstWrite 42}
		tmp_36 {Type O LastRead -1 FirstWrite 42}
		tmp_37 {Type O LastRead -1 FirstWrite 42}
		tmp_38 {Type O LastRead -1 FirstWrite 42}
		tmp_39 {Type O LastRead -1 FirstWrite 42}
		tmp_40 {Type O LastRead -1 FirstWrite 42}
		tmp_41 {Type O LastRead -1 FirstWrite 42}
		tmp_42 {Type O LastRead -1 FirstWrite 42}
		tmp_43 {Type O LastRead -1 FirstWrite 42}
		tmp_44 {Type O LastRead -1 FirstWrite 42}
		tmp_45 {Type O LastRead -1 FirstWrite 42}
		tmp_46 {Type O LastRead -1 FirstWrite 42}
		tmp_47 {Type O LastRead -1 FirstWrite 42}
		conv_i349_2 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "47", "Max" : "47"}
	, {"Name" : "Interval", "Min" : "47", "Max" : "47"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	i_1 { ap_none {  { i_1 in_data 0 8 } } }
	A_33 { ap_memory {  { A_33_address0 mem_address 1 8 }  { A_33_ce0 mem_ce 1 1 }  { A_33_q0 mem_dout 0 24 } } }
	A_34 { ap_memory {  { A_34_address0 mem_address 1 8 }  { A_34_ce0 mem_ce 1 1 }  { A_34_q0 mem_dout 0 24 } } }
	A_35 { ap_memory {  { A_35_address0 mem_address 1 8 }  { A_35_ce0 mem_ce 1 1 }  { A_35_q0 mem_dout 0 24 } } }
	A_36 { ap_memory {  { A_36_address0 mem_address 1 8 }  { A_36_ce0 mem_ce 1 1 }  { A_36_q0 mem_dout 0 24 } } }
	A_37 { ap_memory {  { A_37_address0 mem_address 1 8 }  { A_37_ce0 mem_ce 1 1 }  { A_37_q0 mem_dout 0 24 } } }
	A_38 { ap_memory {  { A_38_address0 mem_address 1 8 }  { A_38_ce0 mem_ce 1 1 }  { A_38_q0 mem_dout 0 24 } } }
	A_39 { ap_memory {  { A_39_address0 mem_address 1 8 }  { A_39_ce0 mem_ce 1 1 }  { A_39_q0 mem_dout 0 24 } } }
	A_40 { ap_memory {  { A_40_address0 mem_address 1 8 }  { A_40_ce0 mem_ce 1 1 }  { A_40_q0 mem_dout 0 24 } } }
	A_41 { ap_memory {  { A_41_address0 mem_address 1 8 }  { A_41_ce0 mem_ce 1 1 }  { A_41_q0 mem_dout 0 24 } } }
	A_42 { ap_memory {  { A_42_address0 mem_address 1 8 }  { A_42_ce0 mem_ce 1 1 }  { A_42_q0 mem_dout 0 24 } } }
	A_43 { ap_memory {  { A_43_address0 mem_address 1 8 }  { A_43_ce0 mem_ce 1 1 }  { A_43_q0 mem_dout 0 24 } } }
	A_44 { ap_memory {  { A_44_address0 mem_address 1 8 }  { A_44_ce0 mem_ce 1 1 }  { A_44_q0 mem_dout 0 24 } } }
	A_45 { ap_memory {  { A_45_address0 mem_address 1 8 }  { A_45_ce0 mem_ce 1 1 }  { A_45_q0 mem_dout 0 24 } } }
	A_46 { ap_memory {  { A_46_address0 mem_address 1 8 }  { A_46_ce0 mem_ce 1 1 }  { A_46_q0 mem_dout 0 24 } } }
	A_47 { ap_memory {  { A_47_address0 mem_address 1 8 }  { A_47_ce0 mem_ce 1 1 }  { A_47_q0 mem_dout 0 24 } } }
	A_48 { ap_memory {  { A_48_address0 mem_address 1 8 }  { A_48_ce0 mem_ce 1 1 }  { A_48_q0 mem_dout 0 24 } } }
	tmp_32 { ap_memory {  { tmp_32_address0 mem_address 1 8 }  { tmp_32_ce0 mem_ce 1 1 }  { tmp_32_we0 mem_we 1 1 }  { tmp_32_d0 mem_din 1 24 } } }
	tmp_33 { ap_memory {  { tmp_33_address0 mem_address 1 8 }  { tmp_33_ce0 mem_ce 1 1 }  { tmp_33_we0 mem_we 1 1 }  { tmp_33_d0 mem_din 1 24 } } }
	tmp_34 { ap_memory {  { tmp_34_address0 mem_address 1 8 }  { tmp_34_ce0 mem_ce 1 1 }  { tmp_34_we0 mem_we 1 1 }  { tmp_34_d0 mem_din 1 24 } } }
	tmp_35 { ap_memory {  { tmp_35_address0 mem_address 1 8 }  { tmp_35_ce0 mem_ce 1 1 }  { tmp_35_we0 mem_we 1 1 }  { tmp_35_d0 mem_din 1 24 } } }
	tmp_36 { ap_memory {  { tmp_36_address0 mem_address 1 8 }  { tmp_36_ce0 mem_ce 1 1 }  { tmp_36_we0 mem_we 1 1 }  { tmp_36_d0 mem_din 1 24 } } }
	tmp_37 { ap_memory {  { tmp_37_address0 mem_address 1 8 }  { tmp_37_ce0 mem_ce 1 1 }  { tmp_37_we0 mem_we 1 1 }  { tmp_37_d0 mem_din 1 24 } } }
	tmp_38 { ap_memory {  { tmp_38_address0 mem_address 1 8 }  { tmp_38_ce0 mem_ce 1 1 }  { tmp_38_we0 mem_we 1 1 }  { tmp_38_d0 mem_din 1 24 } } }
	tmp_39 { ap_memory {  { tmp_39_address0 mem_address 1 8 }  { tmp_39_ce0 mem_ce 1 1 }  { tmp_39_we0 mem_we 1 1 }  { tmp_39_d0 mem_din 1 24 } } }
	tmp_40 { ap_memory {  { tmp_40_address0 mem_address 1 8 }  { tmp_40_ce0 mem_ce 1 1 }  { tmp_40_we0 mem_we 1 1 }  { tmp_40_d0 mem_din 1 24 } } }
	tmp_41 { ap_memory {  { tmp_41_address0 mem_address 1 8 }  { tmp_41_ce0 mem_ce 1 1 }  { tmp_41_we0 mem_we 1 1 }  { tmp_41_d0 mem_din 1 24 } } }
	tmp_42 { ap_memory {  { tmp_42_address0 mem_address 1 8 }  { tmp_42_ce0 mem_ce 1 1 }  { tmp_42_we0 mem_we 1 1 }  { tmp_42_d0 mem_din 1 24 } } }
	tmp_43 { ap_memory {  { tmp_43_address0 mem_address 1 8 }  { tmp_43_ce0 mem_ce 1 1 }  { tmp_43_we0 mem_we 1 1 }  { tmp_43_d0 mem_din 1 24 } } }
	tmp_44 { ap_memory {  { tmp_44_address0 mem_address 1 8 }  { tmp_44_ce0 mem_ce 1 1 }  { tmp_44_we0 mem_we 1 1 }  { tmp_44_d0 mem_din 1 24 } } }
	tmp_45 { ap_memory {  { tmp_45_address0 mem_address 1 8 }  { tmp_45_ce0 mem_ce 1 1 }  { tmp_45_we0 mem_we 1 1 }  { tmp_45_d0 mem_din 1 24 } } }
	tmp_46 { ap_memory {  { tmp_46_address0 mem_address 1 8 }  { tmp_46_ce0 mem_ce 1 1 }  { tmp_46_we0 mem_we 1 1 }  { tmp_46_d0 mem_din 1 24 } } }
	tmp_47 { ap_memory {  { tmp_47_address0 mem_address 1 8 }  { tmp_47_ce0 mem_ce 1 1 }  { tmp_47_we0 mem_we 1 1 }  { tmp_47_d0 mem_din 1 24 } } }
	conv_i349_2 { ap_none {  { conv_i349_2 in_data 0 24 } } }
}
