Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 89d6824c9c554ed3b7332416415a053c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_digital_lock_behav xil_defaultlib.tb_digital_lock xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_flipflop
Compiling module xil_defaultlib.nbit_counter_default
Compiling module xil_defaultlib.register_nbit(n=4)
Compiling module xil_defaultlib.digital_lock
Compiling module xil_defaultlib.tb_digital_lock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_digital_lock_behav
