# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../counter_10000_git.srcs/sources_1/imports/sources_1/new/bcd_decoder.v" \
"../../../../counter_10000_git.srcs/sources_1/imports/sources_1/new/clk_div.v" \
"../../../../counter_10000_git.srcs/sources_1/imports/sources_1/new/counter_10000.v" \
"../../../../counter_10000_git.srcs/sources_1/imports/sources_1/new/counter_10000_top.v" \
"../../../../counter_10000_git.srcs/sources_1/imports/sources_1/new/counter_4.v" \
"../../../../counter_10000_git.srcs/sources_1/imports/sources_1/new/datapath_10000.v" \
"../../../../counter_10000_git.srcs/sources_1/imports/sources_1/new/decoder_2x4.v" \
"../../../../counter_10000_git.srcs/sources_1/imports/sources_1/new/digit_spliter.v" \
"../../../../counter_10000_git.srcs/sources_1/imports/sources_1/new/fnd_controller.v" \
"../../../../counter_10000_git.srcs/sources_1/imports/sources_1/new/mux_4x1.v" \
"../../../../counter_10000_git.srcs/sources_1/imports/sources_1/imports/sources_1/new/tick_gen_10hz.v" \
"../../../../counter_10000_git.srcs/sim_1/imports/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
