module mux_2 (
    input s0,
    input in_0,
    input in_1,
    output out
  ) {

  always {
    case (s0) {
      0: out = in_0;
      1: out = in_1;
      default:
        out = 0;
    }
  }
}