# Reading C:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do Practica1_run_msim_gate_vhdl.do
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# vmap altera ./vhdl_libs/altera
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera ./vhdl_libs/altera 
# Copying C:/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vcom -93 -work altera {c:/quartuslite/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:38:29 on Aug 23,2023
# vcom -reportprogress 300 -93 -work altera c:/quartuslite/quartus/eda/sim_lib/altera_syn_attributes.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 08:38:30 on Aug 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/quartuslite/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:38:30 on Aug 23,2023
# vcom -reportprogress 300 -93 -work altera c:/quartuslite/quartus/eda/sim_lib/altera_standard_functions.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 08:38:30 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/quartuslite/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:38:30 on Aug 23,2023
# vcom -reportprogress 300 -93 -work altera c:/quartuslite/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 08:38:30 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/quartuslite/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:38:30 on Aug 23,2023
# vcom -reportprogress 300 -93 -work altera c:/quartuslite/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 08:38:30 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/quartuslite/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:38:30 on Aug 23,2023
# vcom -reportprogress 300 -93 -work altera c:/quartuslite/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 08:38:30 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/quartuslite/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:38:30 on Aug 23,2023
# vcom -reportprogress 300 -93 -work altera c:/quartuslite/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 08:38:31 on Aug 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_lnsim
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
# vmap altera_lnsim ./vhdl_libs/altera_lnsim
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_lnsim ./vhdl_libs/altera_lnsim 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim {c:/quartuslite/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:38:31 on Aug 23,2023
# vlog -reportprogress 300 -sv -work altera_lnsim c:/quartuslite/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 08:38:33 on Aug 23,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work altera_lnsim {c:/quartuslite/quartus/eda/sim_lib/altera_lnsim_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:38:33 on Aug 23,2023
# vcom -reportprogress 300 -93 -work altera_lnsim c:/quartuslite/quartus/eda/sim_lib/altera_lnsim_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 08:38:33 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/fiftyfivenm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/fiftyfivenm".
# vmap fiftyfivenm ./vhdl_libs/fiftyfivenm
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fiftyfivenm ./vhdl_libs/fiftyfivenm 
# Modifying modelsim.ini
# vlog -vlog01compat -work fiftyfivenm {c:/quartuslite/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:38:33 on Aug 23,2023
# vlog -reportprogress 300 -vlog01compat -work fiftyfivenm c:/quartuslite/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 08:38:38 on Aug 23,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vcom -93 -work fiftyfivenm {c:/quartuslite/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:38:41 on Aug 23,2023
# vcom -reportprogress 300 -93 -work fiftyfivenm c:/quartuslite/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package fiftyfivenm_atom_pack
# -- Compiling package body fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_atom_pack
# -- Compiling package fiftyfivenm_pllpack
# -- Compiling package body fiftyfivenm_pllpack
# -- Loading package fiftyfivenm_pllpack
# -- Loading package fiftyfivenm_atom_pack
# -- Compiling entity fiftyfivenm_dffe
# -- Compiling architecture behave of fiftyfivenm_dffe
# -- Compiling entity fiftyfivenm_mux21
# -- Compiling architecture AltVITAL of fiftyfivenm_mux21
# -- Compiling entity fiftyfivenm_mux41
# -- Compiling architecture AltVITAL of fiftyfivenm_mux41
# -- Compiling entity fiftyfivenm_and1
# -- Compiling architecture AltVITAL of fiftyfivenm_and1
# -- Compiling entity fiftyfivenm_lcell_comb
# -- Compiling architecture vital_lcell_comb of fiftyfivenm_lcell_comb
# -- Compiling entity fiftyfivenm_routing_wire
# ** Warning: c:/quartuslite/quartus/eda/sim_lib/fiftyfivenm_atoms.vhd(1676): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of fiftyfivenm_routing_wire
# -- Loading entity fiftyfivenm_and1
# -- Compiling entity fiftyfivenm_ff
# -- Compiling architecture vital_lcell_ff of fiftyfivenm_ff
# -- Compiling entity fiftyfivenm_ram_register
# -- Compiling architecture reg_arch of fiftyfivenm_ram_register
# -- Compiling entity fiftyfivenm_ram_pulse_generator
# -- Compiling architecture pgen_arch of fiftyfivenm_ram_pulse_generator
# -- Loading entity fiftyfivenm_ram_register
# -- Loading entity fiftyfivenm_ram_pulse_generator
# -- Compiling entity fiftyfivenm_ram_block
# -- Compiling architecture block_arch of fiftyfivenm_ram_block
# -- Compiling entity fiftyfivenm_mac_data_reg
# -- Compiling architecture vital_fiftyfivenm_mac_data_reg of fiftyfivenm_mac_data_reg
# -- Compiling entity fiftyfivenm_mac_sign_reg
# -- Compiling architecture fiftyfivenm_mac_sign_reg of fiftyfivenm_mac_sign_reg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fiftyfivenm_mac_mult_internal
# -- Compiling architecture vital_fiftyfivenm_mac_mult_internal of fiftyfivenm_mac_mult_internal
# -- Loading entity fiftyfivenm_mac_data_reg
# -- Loading entity fiftyfivenm_mac_sign_reg
# -- Loading entity fiftyfivenm_mac_mult_internal
# -- Compiling entity fiftyfivenm_mac_mult
# -- Compiling architecture vital_fiftyfivenm_mac_mult of fiftyfivenm_mac_mult
# -- Compiling entity fiftyfivenm_mac_out
# -- Compiling architecture vital_fiftyfivenm_mac_out of fiftyfivenm_mac_out
# -- Compiling entity fiftyfivenm_pseudo_diff_out
# -- Compiling architecture arch of fiftyfivenm_pseudo_diff_out
# -- Compiling entity fiftyfivenm_io_pad
# -- Compiling architecture arch of fiftyfivenm_io_pad
# -- Compiling entity fiftyfivenm_mn_cntr
# -- Compiling architecture behave of fiftyfivenm_mn_cntr
# -- Compiling entity fiftyfivenm_scale_cntr
# -- Compiling architecture behave of fiftyfivenm_scale_cntr
# -- Compiling entity fiftyfivenm_pll_reg
# -- Compiling architecture behave of fiftyfivenm_pll_reg
# -- Loading package fiftyfivenm_pllpack
# -- Loading entity fiftyfivenm_mn_cntr
# -- Loading entity fiftyfivenm_scale_cntr
# -- Loading entity fiftyfivenm_dffe
# -- Loading entity fiftyfivenm_pll_reg
# -- Compiling entity fiftyfivenm_pll
# -- Compiling architecture vital_pll of fiftyfivenm_pll
# -- Compiling entity fiftyfivenm_ena_reg
# -- Compiling architecture behave of fiftyfivenm_ena_reg
# -- Loading entity fiftyfivenm_ena_reg
# -- Compiling entity fiftyfivenm_clkctrl
# -- Compiling architecture vital_clkctrl of fiftyfivenm_clkctrl
# -- Compiling entity fiftyfivenm_io_latch
# -- Compiling architecture behavior of fiftyfivenm_io_latch
# -- Compiling entity fiftyfivenm_phy_clkbuf
# -- Compiling architecture behavior of fiftyfivenm_phy_clkbuf
# -- Compiling entity fiftyfivenm_io_clock_divider
# -- Compiling architecture behavior of fiftyfivenm_io_clock_divider
# -- Compiling entity fiftyfivenm_io_ibuf
# -- Compiling architecture behavior of fiftyfivenm_io_ibuf
# -- Compiling entity fiftyfivenm_io_obuf
# -- Compiling architecture behavior of fiftyfivenm_io_obuf
# -- Compiling entity fiftyfivenm_ddio_out
# -- Compiling architecture behavior of fiftyfivenm_ddio_out
# -- Compiling entity fiftyfivenm_ddio_oe
# -- Compiling architecture behavior of fiftyfivenm_ddio_oe
# -- Compiling entity fiftyfivenm_ddio_in
# -- Compiling architecture behavior of fiftyfivenm_ddio_in
# -- Compiling entity fiftyfivenm_unvm
# -- Compiling architecture behavior of fiftyfivenm_unvm
# -- Compiling entity fiftyfivenm_asmiblock
# -- Compiling architecture behavior of fiftyfivenm_asmiblock
# -- Compiling entity fiftyfivenm_chipidblock
# -- Compiling architecture behavior of fiftyfivenm_chipidblock
# -- Compiling entity fiftyfivenm_oscillator
# -- Compiling architecture behavior of fiftyfivenm_oscillator
# -- Compiling entity fiftyfivenm_controller
# -- Compiling architecture behavior of fiftyfivenm_controller
# -- Compiling entity fiftyfivenm_crcblock
# -- Compiling architecture behavior of fiftyfivenm_crcblock
# -- Compiling entity fiftyfivenm_rublock
# -- Compiling architecture behavior of fiftyfivenm_rublock
# -- Compiling entity fiftyfivenm_jtag
# -- Compiling architecture behavior of fiftyfivenm_jtag
# -- Compiling entity fiftyfivenm_adcblock
# -- Compiling architecture behavior of fiftyfivenm_adcblock
# -- Compiling entity fiftyfivenm_phase_detector
# -- Compiling architecture behavior of fiftyfivenm_phase_detector
# End time: 08:38:45 on Aug 23,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# vcom -93 -work fiftyfivenm {c:/quartuslite/quartus/eda/sim_lib/fiftyfivenm_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:38:49 on Aug 23,2023
# vcom -reportprogress 300 -93 -work fiftyfivenm c:/quartuslite/quartus/eda/sim_lib/fiftyfivenm_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Compiling package fiftyfivenm_components
# End time: 08:38:49 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Practica1.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:38:50 on Aug 23,2023
# vcom -reportprogress 300 -93 -work work Practica1.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Practica1
# -- Compiling architecture structure of Practica1
# End time: 08:38:50 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.practica1
# vsim work.practica1 
# Start time: 08:38:57 on Aug 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.practica1(structure)
# Loading work.hard_block(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading altera.dffeas(vital_dffeas)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
add wave  \
sim:/practica1/A \
sim:/practica1/RESET \
sim:/practica1/CLK \
sim:/practica1/C \
sim:/practica1/B \
sim:/practica1/D
force -freeze sim:/practica1/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/practica1/RESET 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
run
run
# End time: 08:41:12 on Aug 23,2023, Elapsed time: 0:02:15
# Errors: 0, Warnings: 0
