Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir/bi_firefly/implement" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly_gtx.v" into library work
Parsing module <bi_firefly_gtx>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly/example_design/frame_gen.v" into library work
Parsing module <FRAME_GEN>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly/example_design/frame_check.v" into library work
Parsing module <FRAME_CHECK>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" into library work
Parsing module <bi_firefly>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly/example_design/bi_firefly_top.v" into library work
Parsing module <bi_firefly_top>.
Parsing module <data_vio>.
Parsing module <icon>.
Parsing module <ila>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" into library work
Parsing module <MMCM>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/one_shot.v" into library work
Parsing module <one_shot>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/VIO_fp.v" into library work
Parsing module <VIO_fp>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/ILA_error.v" into library work
Parsing module <ILA_error>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/ICON_2p.v" into library work
Parsing module <ICON_2p>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/DRP.v" into library work
Parsing module <DRP>.
WARNING:HDLCompiler:568 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/DRP.v" Line 39: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" into library work
Parsing module <Top>.
WARNING:HDLCompiler:568 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1012: Constant value is truncated to fit in <1> bits.
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 981. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 982. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 983. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 984. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 985. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 986. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 987. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 988. parameter declaration becomes local in Top with formal parameter declaration list

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 574: Port GTX0_GREFCLKRX_IN is not connected to this instance

Elaborating module <Top>.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 42: Assignment to qpll_nrst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 440: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 441: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 459: Assignment to gtx0_tx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 460: Assignment to gtx1_tx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 461: Assignment to gtx2_tx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 462: Assignment to gtx3_tx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 465: Assignment to gtx0_rx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 466: Assignment to gtx1_rx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 467: Assignment to gtx2_rx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 468: Assignment to gtx3_rx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 472: Assignment to user_tx_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 473: Assignment to user_rx_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 474: Assignment to mux_sel_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 475: Assignment to gtx0_plltxreset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 485: Assignment to gtx1_plltxreset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 495: Assignment to gtx2_plltxreset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 505: Assignment to gtx3_plltxreset_i ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <MMCM>.

Elaborating module <IBUFGDS>.

Elaborating module <MMCM_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",CLOCK_HOLD="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=4,CLKFBOUT_MULT_F=25.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=6.25,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKIN1_PERIOD=6.25,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 130: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 132: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 133: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 134: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 135: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 136: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 137: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 138: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 139: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 140: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 141: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 153: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 154: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 160: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 163: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" Line 164: Assignment to clkfbstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 545: Assignment to mmcm_locked ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 551: Assignment to q3_clk0_refclk_i_bufg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 561: Assignment to gtx1_txusrclk2_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 567: Assignment to gtx2_txusrclk2_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 572: Assignment to gtx3_txusrclk2_i ignored, since the identifier is never used

Elaborating module <bi_firefly(WRAPPER_SIM_GTXRESET_SPEEDUP=0)>.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" Line 332: Assignment to tied_to_ground_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" Line 333: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" Line 334: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module <bi_firefly_gtx(GTX_SIM_GTXRESET_SPEEDUP=0,GTX_TX_CLK_SOURCE="RXPLL",GTX_POWER_SAVE=10'b0110100)>.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly_gtx.v" Line 179: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module
<GTXE1(SIM_RECEIVER_DETECT_PASS="TRUE",SIM_TX_ELEC_IDLE_LEVEL="X",SIM_GTXRESET_SPEEDUP=0,SIM_VERSION="2.0",SIM_TXREFCLK_SOURCE=3'b0,SIM_RXREFCLK_SOURCE=3'b0,TX_CLK_SOURCE="RXPLL",TX_OVERSAMPLE_MODE="FALSE",TXPLL_COM_CFG=24'b01000010110100000001010,TXPLL_CP_CFG=8'b0111,TXPLL_DIVSEL_FB=5,TXPLL_DIVSEL_OUT=1,TXPLL_DIVSEL_REF=2,TXPLL_DIVSEL45_FB=5,TXPLL_LKDET_CFG=3'b111,TX_CLK25_DIVIDER=7,TXPLL_SATA=2'b0,TX_TDCC_CFG=2'b11,PMA_CAS_CLK_EN="FALSE",POWER_SAVE=10'b0110100,GEN_TXUSRCLK="TRUE",TX_DATA_WIDTH=20,TX_USRCLK_CFG=6'b0,TXOUTCLK_CTRL="TXOUTCLKPMA_DIV2",TXOUTCLK_DLY=10'b0,TX_PMADATA_OPT=1'b0,PMA_TX_CFG=20'b10000000000010000010,TX_BUFFER_USE="TRUE",TX_BYTECLK_CFG=6'b0,TX_EN_RATE_RESET_BUF="TRUE",TX_XCLK_SEL="TXOUT",TX_DLYALIGN_CTRINC=4'b0100,TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_MONSEL=3'b0,TX_DLYALIGN_OVRDSETTING=8'b10000000,GEARBOX_ENDEC=3'b0,TXGEARBOX_USE="FALSE",TX_DRIVE_MODE="DIRECT",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,TXDRIVE_LOOPBACK_HIZ="FALSE",TXDRIVE_LOOPBACK_PD="FALSE",COM_BURST_V
AL=4'b1111,TX_DEEMPH_0=5'b11010,TX_DEEMPH_1=5'b10000,TX_MARGIN_FULL_0=7'b1001110,TX_MARGIN_FULL_1=7'b1001001,TX_MARGIN_FULL_2=7'b1000101,TX_MARGIN_FULL_3=7'b1000010,TX_MARGIN_FULL_4=7'b1000000,TX_MARGIN_LOW_0=7'b1000110,TX_MARGIN_LOW_1=7'b1000100,TX_MARGIN_LOW_2=7'b1000010,TX_MARGIN_LOW_3=7'b1000000,TX_MARGIN_LOW_4=7'b1000000,RX_OVERSAMPLE_MODE="FALSE",RXPLL_COM_CFG=24'b01000010110100000001010,RXPLL_CP_CFG=8'b0111,RXPLL_DIVSEL_FB=5,RXPLL_DIVSEL_OUT=1,RXPLL_DIVSEL_REF=2,RXPLL_DIVSEL45_FB=5,RXPLL_LKDET_CFG=3'b111,RX_CLK25_DIVIDER=7,GEN_RXUSRCLK="TRUE",RX_DATA_WIDTH=20,RXRECCLK_CTRL="RXRECCLKPMA_DIV2",RXRECCLK_DLY=10'b0,RXUSRCLK_DLY=16'b0,AC_CAP_DIS="FALSE",CDR_PH_ADJ_TIME=5'b10100,OOBDETECT_THRESHOLD=3'b011,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_RX_CFG=25'b010111001110000000001000,RCV_TERM_GND="FALSE",RCV_TERM_VTTRX="TRUE",RX_EN_IDLE_HOLD_CDR="FALSE",RX_EN_IDLE_RESET_FR="FALSE",RX_EN_IDLE_RESET_PH="FALSE",TX_DETECT_RX_CFG=14'b01100000110010,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",CM_TRIM=2'b01,
PMA_RXSYNC_CFG=7'b0,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,BGTEST_CFG=2'b0,BIAS_CFG=17'b0,DFE_CAL_TIME=5'b01100,DFE_CFG=8'b011011,RX_EN_IDLE_HOLD_DFE="TRUE",RX_EYE_OFFSET=8'b01001100,RX_EYE_SCANMODE=2'b0,RXPRBSERR_LOOPBACK=1'b0,ALIGN_COMMA_WORD=1,COMMA_10B_ENABLE=10'b1111111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="FALSE",DEC_PCOMMA_DETECT="FALSE",DEC_VALID_COMMA_ONLY="FALSE",MCOMMA_10B_VALUE=10'b1010000011,MCOMMA_DETECT="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RX_DECODE_SEQ_MATCH="FALSE",RX_SLIDE_AUTO_WAIT=5,RX_SLIDE_MODE="OFF",SHOW_REALIGN_COMMA="TRUE",RX_LOS_INVALID_INCR=8,RX_LOS_THRESHOLD=128,RX_LOSS_OF_SYNC_FSM="FALSE",RXGEARBOX_USE="FALSE",RX_BUFFER_USE="TRUE",RX_EN_IDLE_RESET_BUF="FALSE",RX_EN_MODE_RESET_BUF="TRUE",RX_EN_RATE_RESET_BUF="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",RX_EN_REALIGN_RESET_BUF2="FALSE",RX_FIFO_ADDR_MODE="FAST",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_XCLK_SEL="RXREC",RX_DLYALIGN_CTRINC=4'b1110,RX_DLYALIGN_EDGESET=5
'b010,RX_DLYALIGN_LPFINC=4'b1110,RX_DLYALIGN_MONSEL=3'b0,RX_DLYALIGN_OVRDSETTING=8'b10000000,CLK_COR_ADJ_LEN=1,CLK_COR_DET_LEN=1,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=16,CLK_COR_MIN_LAT=14,CLK_COR_PRECEDENCE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",CLK_CORRECT_USE="FALSE",CHAN_BOND_1_MAX_SKEW=1,CHAN_BOND_2_MAX_SKEW=1,CHAN_BOND_KEEP_ALIGN="FALSE",CHAN_BOND_SEQ_1_1=10'b0,CHAN_BOND_SEQ_1_2=10'b0,CHAN_BOND_SEQ_1_3=10'b0,CHAN_BOND_SEQ_1_4=10'b0,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0,CHAN_BOND_SEQ_2_2=10'b0,CHAN_BOND_SEQ_2_3=10'b0,CHAN_BOND_SEQ_2_4=10'b0,CHAN_BOND_SEQ_2_CFG=5'b0,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="FALSE",CHAN_BOND_SEQ_LEN=1,PCI_EXPRESS_MODE="FALSE",SAS_MAX_COMSAS=52,SAS_MIN_COMSAS=40,SAT
A_BURST_VAL=3'b100,SATA_IDLE_VAL=3'b100,SATA_MAX_BURST=8,SATA_MAX_INIT=23,SATA_MAX_WAKE=8,SATA_MIN_BURST=4,SATA_MIN_INIT=13,SATA_MIN_WAKE=4,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_NON_P2=8'b011001,TRANS_TIME_RATE=8'b11111111,TRANS_TIME_TO_P2=10'b01100100>.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 593: Assignment to gtx0_rxdata_i ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 601: Size mismatch in connection of port <GTX0_MGTREFCLKRX_IN>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 645: Assignment to gtx1_rxdata_i ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 653: Size mismatch in connection of port <GTX1_MGTREFCLKRX_IN>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 697: Assignment to gtx2_rxdata_i ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 705: Size mismatch in connection of port <GTX2_MGTREFCLKRX_IN>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 707: Assignment to gtx2_rxplllkdet_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 749: Assignment to gtx3_rxdata_i ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 757: Size mismatch in connection of port <GTX3_MGTREFCLKRX_IN>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 759: Assignment to gtx3_rxplllkdet_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 968: Assignment to allreset_r ignored, since the identifier is never used

Elaborating module <counter>.
WARNING:HDLCompiler:413 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1156: Result of 24-bit expression is truncated to fit in 23-bit target.

Elaborating module <DRP>.
WARNING:HDLCompiler:413 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/DRP.v" Line 79: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/DRP.v" Line 41: Assignment to timeout ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1193: Size mismatch in connection of port <drp_addr>. Formal port size is 10-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1207: Size mismatch in connection of port <drp_addr>. Formal port size is 10-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1220: Size mismatch in connection of port <drp_addr>. Formal port size is 10-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1233: Size mismatch in connection of port <drp_addr>. Formal port size is 10-bit while actual signal size is 8-bit.

Elaborating module <one_shot>.

Elaborating module <ICON_2p>.

Elaborating module <ILA_error>.
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1339: Size mismatch in connection of port <TRIG0>. Formal port size is 17-bit while actual signal size is 16-bit.

Elaborating module <VIO_fp>.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 122: Net <gtx0_txdata_i[19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 167: Net <gtx1_txdata_i[19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 212: Net <gtx2_txdata_i[19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 257: Net <gtx3_txdata_i[19]> does not have a driver.
WARNING:HDLCompiler:552 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 578: Input port GTX0_GREFCLKRX_IN is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v".
        EXAMPLE_SIM_GTXRESET_SPEEDUP = 0
WARNING:Xst:2898 - Port 'GTX0_NORTHREFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX0_RXPLLREFSELDY_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX0_SOUTHREFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX0_NORTHREFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX0_SOUTHREFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX0_TXPLLREFSELDY_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX1_NORTHREFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX1_RXPLLREFSELDY_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX1_SOUTHREFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX1_NORTHREFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX1_SOUTHREFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX1_TXPLLREFSELDY_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX2_NORTHREFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX2_RXPLLREFSELDY_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX2_SOUTHREFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX2_NORTHREFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX2_SOUTHREFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX2_TXPLLREFSELDY_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX3_NORTHREFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX3_RXPLLREFSELDY_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX3_SOUTHREFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX3_NORTHREFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX3_SOUTHREFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX3_TXPLLREFSELDY_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX0_GREFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX0_PERFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX0_GREFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX0_PERFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX1_GREFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX1_PERFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX1_GREFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX1_PERFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX2_GREFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX2_PERFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX2_GREFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX2_PERFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX3_GREFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX3_PERFCLKRX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX3_GREFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:2898 - Port 'GTX3_PERFCLKTX_IN', unconnected in block instance 'bi_firefly_i', is tied to GND.
WARNING:Xst:647 - Input <qpll_nrst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 537: Output port <LOCKED> of the instance <gtx_clock_mmcm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 578: Output port <GTX0_RXDATA_OUT> of the instance <bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 578: Output port <GTX1_RXDATA_OUT> of the instance <bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 578: Output port <GTX2_RXDATA_OUT> of the instance <bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 578: Output port <GTX3_RXDATA_OUT> of the instance <bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 578: Output port <GTX2_RXPLLLKDET_OUT> of the instance <bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 578: Output port <GTX3_RXPLLLKDET_OUT> of the instance <bi_firefly_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <gtx0_txdata_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx1_txdata_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx2_txdata_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx3_txdata_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <gtx0_rxresetdone_r>.
    Found 1-bit register for signal <gtx0_rxresetdone_r2>.
    Found 1-bit register for signal <gtx0_txresetdone_r>.
    Found 1-bit register for signal <gtx0_txresetdone_r2>.
    Found 1-bit register for signal <gtx1_rxresetdone_r>.
    Found 1-bit register for signal <gtx1_rxresetdone_r2>.
    Found 1-bit register for signal <gtx1_txresetdone_r>.
    Found 1-bit register for signal <gtx1_txresetdone_r2>.
    Found 1-bit register for signal <gtx2_rxresetdone_r>.
    Found 1-bit register for signal <gtx2_rxresetdone_r2>.
    Found 1-bit register for signal <gtx2_txresetdone_r>.
    Found 1-bit register for signal <gtx2_txresetdone_r2>.
    Found 1-bit register for signal <gtx3_rxresetdone_r>.
    Found 1-bit register for signal <gtx3_rxresetdone_r2>.
    Found 1-bit register for signal <gtx3_txresetdone_r>.
    Found 1-bit register for signal <gtx3_txresetdone_r2>.
    Found 1-bit register for signal <gtx0_rxresetdone_r3>.
    Found 1-bit register for signal <gtx1_rxresetdone_i_r>.
    Found 1-bit register for signal <gtx1_rxresetdone_r3>.
    Found 1-bit register for signal <gtx2_rxresetdone_i_r>.
    Found 1-bit register for signal <gtx2_rxresetdone_r3>.
    Found 1-bit register for signal <gtx3_rxresetdone_i_r>.
    Found 1-bit register for signal <gtx3_rxresetdone_r3>.
    Found 1-bit register for signal <alldone_r>.
    Found 1-bit register for signal <gtxrxreset_i>.
    Found 23-bit register for signal <counter>.
    Found 1-bit register for signal <blink>.
    Found 8-bit register for signal <led_fp>.
    Found 1-bit register for signal <gtx_0_checker_status>.
    Found 1-bit register for signal <gtx_1_checker_status>.
    Found 1-bit register for signal <gtx_2_checker_status>.
    Found 1-bit register for signal <gtx_3_checker_status>.
    Found 1-bit register for signal <gtx_0_error>.
    Found 1-bit register for signal <gtx_1_error>.
    Found 1-bit register for signal <gtx_2_error>.
    Found 1-bit register for signal <gtx_3_error>.
    Found 1-bit register for signal <gtx0_rxresetdone_i_r>.
    Found 1-bit register for signal <current_state<2>>.
    Found 1-bit register for signal <current_state<1>>.
    Found 1-bit register for signal <current_state<0>>.
    Found 23-bit adder for signal <counter[22]_GND_1_o_add_55_OUT> created at line 1156.
    Found 4x1-bit Read Only RAM for signal <prbscntreset>
    Found 8x7-bit Read Only RAM for signal <_n0262>
    Found 32-bit comparator greater for signal <n0057> created at line 1012
    Found 32-bit comparator lessequal for signal <n0065> created at line 1097
    Found 23-bit comparator lessequal for signal <n0084> created at line 1153
    Found 16-bit comparator greater for signal <n0103> created at line 1243
    Found 16-bit comparator greater for signal <n0109> created at line 1253
    Found 16-bit comparator greater for signal <n0115> created at line 1263
    Found 16-bit comparator greater for signal <n0121> created at line 1273
    Found 16-bit comparator lessequal for signal <n0126> created at line 1281
    Found 16-bit comparator lessequal for signal <n0129> created at line 1289
    Found 16-bit comparator lessequal for signal <n0132> created at line 1297
    Found 16-bit comparator lessequal for signal <n0135> created at line 1305
    WARNING:Xst:2404 -  FFs/Latches <reset_counter_rst<0:0>> (without init value) have a constant value of 0 in block <Top>.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Top> synthesized.

Synthesizing Unit <MMCM>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v".
    Summary:
	no macro.
Unit <MMCM> synthesized.

Synthesizing Unit <bi_firefly>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v".
        WRAPPER_SIM_GTXRESET_SPEEDUP = 0
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" line 355: Output port <TXPLLLKDET_OUT> of the instance <gtx0_bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" line 433: Output port <TXPLLLKDET_OUT> of the instance <gtx1_bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" line 511: Output port <TXPLLLKDET_OUT> of the instance <gtx2_bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" line 589: Output port <TXPLLLKDET_OUT> of the instance <gtx3_bi_firefly_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bi_firefly> synthesized.

Synthesizing Unit <bi_firefly_gtx>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly_gtx.v".
        GTX_SIM_GTXRESET_SPEEDUP = 0
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = 10'b0000110100
    Summary:
	no macro.
Unit <bi_firefly_gtx> synthesized.

Synthesizing Unit <counter>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/counter.v".
    Found 32-bit register for signal <out>.
    Found 32-bit adder for signal <out[31]_GND_9_o_add_1_OUT> created at line 11.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <DRP>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/DRP.v".
    Found 10-bit register for signal <drp_addr>.
    Found 16-bit register for signal <data_out>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <drp_en>.
    Found 1-bit register for signal <drp_we>.
    Found 1-bit register for signal <data_valid>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <DRP> synthesized.

Synthesizing Unit <one_shot>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/one_shot.v".
    Found 1-bit register for signal <in_dly>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <one_shot> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port Read Only RAM                     : 1
 8x7-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 23-bit adder                                          : 1
 32-bit adder                                          : 2
# Registers                                            : 62
 1-bit register                                        : 50
 10-bit register                                       : 4
 16-bit register                                       : 4
 23-bit register                                       : 1
 32-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 11
 16-bit comparator greater                             : 4
 16-bit comparator lessequal                           : 4
 23-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 1
 23-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ILA_error.ngc>.
Reading core <ipcore_dir/VIO_fp.ngc>.
Reading core <ipcore_dir/ICON_2p.ngc>.
Loading core <ILA_error> for timing and area information for instance <ILA_error>.
Loading core <VIO_fp> for timing and area information for instance <VIO_fp>.
Loading core <ICON_2p> for timing and area information for instance <ICON_debug>.
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:2261 - The FF/Latch <drp_addr_8> in Unit <DRP_read_0> is equivalent to the following FF/Latch, which will be removed : <drp_addr_9> 
INFO:Xst:2261 - The FF/Latch <drp_addr_8> in Unit <DRP_read_1> is equivalent to the following FF/Latch, which will be removed : <drp_addr_9> 
INFO:Xst:2261 - The FF/Latch <drp_addr_8> in Unit <DRP_read_2> is equivalent to the following FF/Latch, which will be removed : <drp_addr_9> 
INFO:Xst:2261 - The FF/Latch <drp_addr_8> in Unit <DRP_read_3> is equivalent to the following FF/Latch, which will be removed : <drp_addr_9> 
WARNING:Xst:1710 - FF/Latch <drp_addr_6> (without init value) has a constant value of 0 in block <DRP_read_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_5> (without init value) has a constant value of 0 in block <DRP_read_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_4> (without init value) has a constant value of 0 in block <DRP_read_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_3> (without init value) has a constant value of 0 in block <DRP_read_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_2> (without init value) has a constant value of 0 in block <DRP_read_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_0> (without init value) has a constant value of 0 in block <DRP_read_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_6> (without init value) has a constant value of 0 in block <DRP_read_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_5> (without init value) has a constant value of 0 in block <DRP_read_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_4> (without init value) has a constant value of 0 in block <DRP_read_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_3> (without init value) has a constant value of 0 in block <DRP_read_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_2> (without init value) has a constant value of 0 in block <DRP_read_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_0> (without init value) has a constant value of 0 in block <DRP_read_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_6> (without init value) has a constant value of 0 in block <DRP_read_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_5> (without init value) has a constant value of 0 in block <DRP_read_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_4> (without init value) has a constant value of 0 in block <DRP_read_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_3> (without init value) has a constant value of 0 in block <DRP_read_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_2> (without init value) has a constant value of 0 in block <DRP_read_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_0> (without init value) has a constant value of 0 in block <DRP_read_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_6> (without init value) has a constant value of 0 in block <DRP_read_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_5> (without init value) has a constant value of 0 in block <DRP_read_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_4> (without init value) has a constant value of 0 in block <DRP_read_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_3> (without init value) has a constant value of 0 in block <DRP_read_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_2> (without init value) has a constant value of 0 in block <DRP_read_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drp_addr_0> (without init value) has a constant value of 0 in block <DRP_read_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <drp_addr_8> of sequential type is unconnected in block <DRP_read_0>.
WARNING:Xst:2677 - Node <drp_addr_8> of sequential type is unconnected in block <DRP_read_1>.
WARNING:Xst:2677 - Node <drp_addr_8> of sequential type is unconnected in block <DRP_read_2>.
WARNING:Xst:2677 - Node <drp_addr_8> of sequential type is unconnected in block <DRP_read_3>.
WARNING:Xst:2404 -  FFs/Latches <drp_addr<9:8>> (without init value) have a constant value of 0 in block <DRP>.

Synthesizing (advanced) Unit <Top>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_prbscntreset> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(current_state<2>,current_state<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <prbscntreset>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0262> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Top> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <out>: 1 register on signal <out>.
Unit <counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port distributed Read Only RAM         : 1
 8x7-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 3
 23-bit up counter                                     : 1
 32-bit up counter                                     : 2
# Registers                                            : 154
 Flip-Flops                                            : 154
# Comparators                                          : 11
 16-bit comparator greater                             : 4
 16-bit comparator lessequal                           : 4
 23-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DRP_read_0/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <DRP_read_1/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <DRP_read_2/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <DRP_read_3/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <Top> ...

Optimizing unit <DRP> ...
WARNING:Xst:1710 - FF/Latch <DRP_read_0/drp_addr_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_0/drp_addr_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_0/drp_addr_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_0/drp_addr_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_0/drp_addr_5> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_0/drp_addr_6> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_1/drp_addr_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_1/drp_addr_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_1/drp_addr_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_1/drp_addr_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_1/drp_addr_5> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_1/drp_addr_6> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_2/drp_addr_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_2/drp_addr_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_2/drp_addr_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_2/drp_addr_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_2/drp_addr_5> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_2/drp_addr_6> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_3/drp_addr_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_3/drp_addr_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_3/drp_addr_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_3/drp_addr_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_3/drp_addr_5> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_3/drp_addr_6> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_17> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_18> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_19> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_20> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_21> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_22> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_23> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_24> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_25> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_26> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_27> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_28> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_29> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_30> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mycounter/out_31> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DRP_read_3/drp_addr_7> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <DRP_read_3/drp_addr_1> 
INFO:Xst:2261 - The FF/Latch <DRP_read_1/drp_addr_7> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <DRP_read_1/drp_addr_1> 
INFO:Xst:2261 - The FF/Latch <DRP_read_2/drp_addr_7> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <DRP_read_2/drp_addr_1> 
INFO:Xst:2261 - The FF/Latch <DRP_read_0/drp_addr_7> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <DRP_read_0/drp_addr_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.
FlipFlop v_led_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop v_led_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop v_led_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop v_led_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop v_led_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop v_led_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop v_led_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 213
 Flip-Flops                                            : 213

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 860
#      GND                         : 14
#      INV                         : 25
#      LUT1                        : 120
#      LUT2                        : 69
#      LUT3                        : 69
#      LUT4                        : 139
#      LUT5                        : 24
#      LUT6                        : 52
#      MUXCY                       : 88
#      MUXCY_L                     : 93
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 3
#      VCC                         : 16
#      XORCY                       : 145
# FlipFlops/Latches                : 584
#      FD                          : 52
#      FDC                         : 106
#      FDCE                        : 80
#      FDE                         : 92
#      FDP                         : 37
#      FDR                         : 102
#      FDRE                        : 104
#      FDS                         : 10
#      LDC                         : 1
# RAMS                             : 5
#      RAMB18E1                    : 1
#      RAMB36E1                    : 4
# Shift Registers                  : 55
#      SRL16                       : 17
#      SRL16E                      : 1
#      SRLC16E                     : 6
#      SRLC32E                     : 31
# Clock Buffers                    : 10
#      BUFG                        : 10
# IO Buffers                       : 28
#      IBUF                        : 10
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      OBUF                        : 16
# GigabitIOs                       : 4
#      GTXE1                       : 4
# Others                           : 2
#      BSCAN_VIRTEX6               : 1
#      MMCM_ADV                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:             577  out of  301440     0%  
 Number of Slice LUTs:                  553  out of  150720     0%  
    Number used as Logic:               498  out of  150720     0%  
    Number used as Memory:               55  out of  58400     0%  
       Number used as SRL:               55

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    846
   Number with an unused Flip Flop:     269  out of    846    31%  
   Number with an unused LUT:           293  out of    846    34%  
   Number of fully used LUT-FF pairs:   284  out of    846    33%  
   Number of unique control sets:       109

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  29  out of    600     4%  
    IOB Flip Flops/Latches:               7

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of    416     1%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:               10  out of     32    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
Clock Signal                                                                      | Clock buffer(FF name)                                        | Load  |
----------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
tmb_clock0                                                                        | IBUFG+BUFG                                                   | 142   |
gtx0_txoutclk_i                                                                   | BUFG                                                         | 272   |
DRP_read_0/data_valid                                                             | NONE(gtx_0_error)                                            | 2     |
DRP_read_1/data_valid                                                             | NONE(gtx_1_error)                                            | 2     |
DRP_read_2/data_valid                                                             | NONE(gtx_2_error)                                            | 2     |
DRP_read_3/data_valid                                                             | NONE(gtx_3_error)                                            | 2     |
ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                 | BUFG                                                         | 209   |
ICON_debug/CONTROL0<13>(ICON_debug/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(ILA_error/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)        | 1     |
v_led_7                                                                           | NONE(VIO_fp/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_FALLING)| 2     |
v_led_6                                                                           | NONE(VIO_fp/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_FALLING)| 2     |
v_led_5                                                                           | NONE(VIO_fp/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_FALLING)| 2     |
v_led_4                                                                           | NONE(VIO_fp/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_FALLING)| 2     |
v_led_3                                                                           | NONE(VIO_fp/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_FALLING)| 2     |
v_led_2                                                                           | NONE(VIO_fp/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_FALLING)| 2     |
v_led_1                                                                           | NONE(VIO_fp/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING)| 2     |
v_led_0                                                                           | NONE(VIO_fp/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING)| 2     |
ICON_debug/U0/iUPDATE_OUT                                                         | NONE(ICON_debug/U0/U_ICON/U_iDATA_CMD)                       | 1     |
----------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                              | Buffer(FF name)                                                                                                                                                                                                                                                                                                                          | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 124   |
ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 124   |
ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 124   |
ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)| 124   |
ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 72    |
ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 72    |
ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 72    |
ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G) | NONE(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)| 72    |
ILA_error/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(ILA_error/XST_VCC:P)                                                                                                                                                                                                                                                                                        | NONE(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 16    |
ILA_error/U0/I_NO_D.U_ILA/iCAP_WR_EN(ILA_error/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                        | NONE(ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                       | 8     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.466ns (Maximum Frequency: 182.949MHz)
   Minimum input arrival time before clock: 3.911ns
   Maximum output required time after clock: 0.797ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gtx0_txoutclk_i'
  Clock period: 2.480ns (frequency: 403.307MHz)
  Total number of paths / destination ports: 988 / 484
-------------------------------------------------------------------------
Delay:               2.480ns (Levels of Logic = 8)
  Source:            mycounter/out_6 (FF)
  Destination:       current_state_0 (FF)
  Source Clock:      gtx0_txoutclk_i rising
  Destination Clock: gtx0_txoutclk_i rising

  Data Path: mycounter/out_6 to current_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.375   0.789  mycounter/out_6 (mycounter/out_6)
     LUT5:I0->O            1   0.068   0.000  Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_lut<0> (Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_cy<0> (Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_cy<1> (Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_cy<2> (Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_cy<3> (Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_cy<4> (Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_cy<4>)
     MUXCY:CI->O           1   0.220   0.581  Mcompar_GND_1_o_counter_boot[31]_LessThan_46_o_cy<5> (GND_1_o_counter_boot[31]_LessThan_46_o)
     LUT5:I2->O            1   0.068   0.000  next_state<0>1 (next_state<0>)
     FDC:D                     0.011          current_state_0
    ----------------------------------------
    Total                      2.480ns (1.110ns logic, 1.370ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tmb_clock0'
  Clock period: 3.261ns (frequency: 306.701MHz)
  Total number of paths / destination ports: 13599 / 141
-------------------------------------------------------------------------
Delay:               3.261ns (Levels of Logic = 30)
  Source:            counter_1 (FF)
  Destination:       counter_22 (FF)
  Source Clock:      tmb_clock0 rising
  Destination Clock: tmb_clock0 rising

  Data Path: counter_1 to counter_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.375   0.795  counter_1 (counter_1)
     LUT5:I0->O            1   0.068   0.000  Mcompar_PWR_1_o_counter[22]_LessThan_55_o_lut<0> (Mcompar_PWR_1_o_counter[22]_LessThan_55_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  Mcompar_PWR_1_o_counter[22]_LessThan_55_o_cy<0> (Mcompar_PWR_1_o_counter[22]_LessThan_55_o_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_PWR_1_o_counter[22]_LessThan_55_o_cy<1> (Mcompar_PWR_1_o_counter[22]_LessThan_55_o_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_PWR_1_o_counter[22]_LessThan_55_o_cy<2> (Mcompar_PWR_1_o_counter[22]_LessThan_55_o_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_PWR_1_o_counter[22]_LessThan_55_o_cy<3> (Mcompar_PWR_1_o_counter[22]_LessThan_55_o_cy<3>)
     MUXCY:CI->O          24   0.020   0.637  Mcompar_PWR_1_o_counter[22]_LessThan_55_o_cy<4> (PWR_1_o_counter[22]_LessThan_55_o)
     LUT2:I0->O            1   0.068   0.000  Mcount_counter_lut<0> (Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.290   0.000  Mcount_counter_cy<0> (Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<1> (Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<2> (Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<3> (Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<4> (Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<5> (Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<6> (Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<7> (Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<8> (Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<9> (Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<10> (Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<11> (Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<12> (Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<13> (Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<14> (Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<15> (Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<16> (Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<17> (Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<18> (Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<19> (Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<20> (Mcount_counter_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_counter_cy<21> (Mcount_counter_cy<21>)
     XORCY:CI->O           1   0.239   0.000  Mcount_counter_xor<22> (Mcount_counter22)
     FDC:D                     0.011          counter_22
    ----------------------------------------
    Total                      3.261ns (1.829ns logic, 1.432ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 5.466ns (frequency: 182.949MHz)
  Total number of paths / destination ports: 3478 / 459
-------------------------------------------------------------------------
Delay:               5.466ns (Levels of Logic = 6)
  Source:            ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:       ICON_debug/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ILA_error/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to ICON_debug/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    1   2.073   0.775  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<8>)
     LUT5:I0->O            1   0.068   0.778  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2)
     LUT6:I0->O            1   0.068   0.491  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.068   0.417  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ILA_error:CONTROL<3>'
     begin scope: 'ICON_debug:CONTROL0<3>'
     LUT3:I2->O            1   0.068   0.581  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0 (N2)
     LUT6:I3->O            1   0.068   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1 (U0/U_ICON/iTDO_next)
     FDE:D                     0.011          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      5.466ns (2.424ns logic, 3.042ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ICON_debug/U0/iUPDATE_OUT'
  Clock period: 1.284ns (frequency: 778.816MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.284ns (Levels of Logic = 1)
  Source:            ICON_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       ICON_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      ICON_debug/U0/iUPDATE_OUT rising
  Destination Clock: ICON_debug/U0/iUPDATE_OUT rising

  Data Path: ICON_debug/U0/U_ICON/U_iDATA_CMD to ICON_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.086   0.399  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.011          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.284ns (0.472ns logic, 0.812ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gtx0_txoutclk_i'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              2.730ns (Levels of Logic = 4)
  Source:            ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ILA_error/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: gtx0_txoutclk_i rising

  Data Path: ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ILA_error/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.431  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           64   0.068   0.798  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.068   0.444  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE (CONTROL0<13>)
     end scope: 'ICON_debug:CONTROL0<13>'
     begin scope: 'ILA_error:CONTROL<13>'
     LUT2:I1->O            4   0.068   0.419  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.434          U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      2.730ns (0.638ns logic, 2.092ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tmb_clock0'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              1.564ns (Levels of Logic = 2)
  Source:            reset_btn (PAD)
  Destination:       counter_0 (FF)
  Destination Clock: tmb_clock0 rising

  Data Path: reset_btn to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.003   0.505  reset_btn_IBUF (reset_btn_IBUF)
     LUT2:I0->O           43   0.068   0.554  reset1 (reset)
     FDC:CLR                   0.434          counter_0
    ----------------------------------------
    Total                      1.564ns (0.505ns logic, 1.059ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 260 / 217
-------------------------------------------------------------------------
Offset:              3.911ns (Levels of Logic = 6)
  Source:            ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       VIO_fp/U0/I_VIO/U_STATUS/U_TDO (FF)
  Destination Clock: ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to VIO_fp/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.431  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           64   0.068   0.798  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            1   0.068   0.778  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_LCE (CONTROL1<15>)
     end scope: 'ICON_debug:CONTROL1<15>'
     begin scope: 'VIO_fp:CONTROL<15>'
     LUT6:I0->O            1   0.068   0.778  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O23 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O22)
     LUT6:I0->O            1   0.068   0.775  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28)
     LUT5:I0->O            1   0.068   0.000  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O210 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.011          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      3.911ns (0.351ns logic, 3.560ns route)
                                       (9.0% logic, 91.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ICON_debug/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.324ns (Levels of Logic = 1)
  Source:            ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       ICON_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: ICON_debug/U0/iUPDATE_OUT rising

  Data Path: ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to ICON_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SEL      2   0.000   0.405  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.086   0.399  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.434          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.324ns (0.520ns logic, 0.804ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gtx0_txoutclk_i'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.797ns (Levels of Logic = 1)
  Source:            v_led_7 (FF)
  Destination:       led_fp<7> (PAD)
  Source Clock:      gtx0_txoutclk_i rising

  Data Path: v_led_7 to led_fp<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.375   0.419  v_led_7 (v_led_7)
     OBUF:I->O                 0.003          led_fp_7_OBUF (led_fp<7>)
    ----------------------------------------
    Total                      0.797ns (0.378ns logic, 0.419ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            ICON_debug/U0/U_ICON/U_TDO_reg (FF)
  Destination:       ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ICON_debug/U0/U_ICON/U_TDO_reg to ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.375   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX6:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DRP_read_0/data_valid
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tmb_clock0     |    2.915|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DRP_read_1/data_valid
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tmb_clock0     |    2.915|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DRP_read_2/data_valid
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tmb_clock0     |    2.915|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DRP_read_3/data_valid
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tmb_clock0     |    2.915|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ICON_debug/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gtx0_txoutclk_i|         |         |    1.344|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
ICON_debug/CONTROL0<13>                          |         |    3.022|         |         |
ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    5.466|         |         |         |
ICON_debug/U0/iUPDATE_OUT                        |    1.753|         |         |         |
gtx0_txoutclk_i                                  |    2.832|         |         |         |
v_led_0                                          |    1.035|    1.035|         |         |
v_led_1                                          |    1.035|    1.035|         |         |
v_led_2                                          |    1.035|    1.035|         |         |
v_led_3                                          |    1.035|    1.035|         |         |
v_led_4                                          |    1.035|    1.035|         |         |
v_led_5                                          |    1.035|    1.035|         |         |
v_led_6                                          |    1.035|    1.035|         |         |
v_led_7                                          |    1.035|    1.035|         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ICON_debug/U0/iUPDATE_OUT
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
ICON_debug/U0/iUPDATE_OUT|    1.284|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx0_txoutclk_i
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
DRP_read_0/data_valid                            |    1.092|         |         |         |
DRP_read_1/data_valid                            |    1.035|         |         |         |
DRP_read_2/data_valid                            |    0.945|         |         |         |
DRP_read_3/data_valid                            |    0.871|         |         |         |
ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.277|         |         |         |
gtx0_txoutclk_i                                  |    2.480|         |         |         |
tmb_clock0                                       |    0.791|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tmb_clock0
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.862|         |         |         |
gtx0_txoutclk_i                                  |    2.354|         |         |         |
tmb_clock0                                       |    3.261|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock v_led_0
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.306|         |    1.306|         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock v_led_1
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.306|         |    1.306|         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock v_led_2
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.306|         |    1.306|         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock v_led_3
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.306|         |    1.306|         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock v_led_4
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.306|         |    1.306|         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock v_led_5
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.306|         |    1.306|         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock v_led_6
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.306|         |    1.306|         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock v_led_7
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
ICON_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.306|         |    1.306|         |
-------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.91 secs
 
--> 


Total memory usage is 518636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  184 (   0 filtered)
Number of infos    :   26 (   0 filtered)

