<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel-mid.h source code [linux-4.18.y/arch/x86/include/asm/intel-mid.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="devs_id,intel_mid_cpu_type,intel_mid_ops,intel_mid_timer_options,mid_sd_board_info "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/arch/x86/include/asm/intel-mid.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>include</a>/<a href='./'>asm</a>/<a href='intel-mid.h.html'>intel-mid.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * intel-mid.h: Intel MID specific setup code</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * (C) Copyright 2009 Intel Corporation</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This program is free software; you can redistribute it and/or</i></td></tr>
<tr><th id="7">7</th><td><i> * modify it under the terms of the GNU General Public License</i></td></tr>
<tr><th id="8">8</th><td><i> * as published by the Free Software Foundation; version 2</i></td></tr>
<tr><th id="9">9</th><td><i> * of the License.</i></td></tr>
<tr><th id="10">10</th><td><i> */</i></td></tr>
<tr><th id="11">11</th><td><u>#<span data-ppcond="11">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_INTEL_MID_H">_ASM_X86_INTEL_MID_H</span></u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_INTEL_MID_H" data-ref="_M/_ASM_X86_INTEL_MID_H">_ASM_X86_INTEL_MID_H</dfn></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../../include/linux/sfi.h.html">&lt;linux/sfi.h&gt;</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../../include/linux/pci.h.html">&lt;linux/pci.h&gt;</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/linux/platform_device.h.html">&lt;linux/platform_device.h&gt;</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>extern</b> <em>int</em> <dfn class="decl fn" id="intel_mid_pci_init" title='intel_mid_pci_init' data-ref="intel_mid_pci_init">intel_mid_pci_init</dfn>(<em>void</em>);</td></tr>
<tr><th id="19">19</th><td><b>extern</b> <em>int</em> <dfn class="decl fn" id="intel_mid_pci_set_power_state" title='intel_mid_pci_set_power_state' data-ref="intel_mid_pci_set_power_state">intel_mid_pci_set_power_state</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev">pci_dev</a> *<dfn class="local col7 decl" id="117pdev" title='pdev' data-type='struct pci_dev *' data-ref="117pdev">pdev</dfn>, <a class="typedef" href="../../../../include/linux/pci.h.html#pci_power_t" title='pci_power_t' data-type='int' data-ref="pci_power_t">pci_power_t</a> <dfn class="local col8 decl" id="118state" title='state' data-type='pci_power_t' data-ref="118state">state</dfn>);</td></tr>
<tr><th id="20">20</th><td><b>extern</b> <a class="typedef" href="../../../../include/linux/pci.h.html#pci_power_t" title='pci_power_t' data-type='int' data-ref="pci_power_t">pci_power_t</a> <dfn class="decl fn" id="intel_mid_pci_get_power_state" title='intel_mid_pci_get_power_state' data-ref="intel_mid_pci_get_power_state">intel_mid_pci_get_power_state</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev">pci_dev</a> *<dfn class="local col9 decl" id="119pdev" title='pdev' data-type='struct pci_dev *' data-ref="119pdev">pdev</dfn>);</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="intel_mid_pwr_power_off" title='intel_mid_pwr_power_off' data-ref="intel_mid_pwr_power_off">intel_mid_pwr_power_off</dfn>(<em>void</em>);</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/INTEL_MID_PWR_LSS_OFFSET" data-ref="_M/INTEL_MID_PWR_LSS_OFFSET">INTEL_MID_PWR_LSS_OFFSET</dfn>	4</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/INTEL_MID_PWR_LSS_TYPE" data-ref="_M/INTEL_MID_PWR_LSS_TYPE">INTEL_MID_PWR_LSS_TYPE</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>extern</b> <em>int</em> <dfn class="decl fn" id="intel_mid_pwr_get_lss_id" title='intel_mid_pwr_get_lss_id' data-ref="intel_mid_pwr_get_lss_id">intel_mid_pwr_get_lss_id</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev">pci_dev</a> *<dfn class="local col0 decl" id="120pdev" title='pdev' data-type='struct pci_dev *' data-ref="120pdev">pdev</dfn>);</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>extern</b> <em>int</em> <dfn class="decl fn" id="get_gpio_by_name" title='get_gpio_by_name' data-ref="get_gpio_by_name">get_gpio_by_name</dfn>(<em>const</em> <em>char</em> *<dfn class="local col1 decl" id="121name" title='name' data-type='const char *' data-ref="121name">name</dfn>);</td></tr>
<tr><th id="30">30</th><td><b>extern</b> <em>int</em> <a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <dfn class="decl fn" id="sfi_parse_mrtc" title='sfi_parse_mrtc' data-ref="sfi_parse_mrtc">sfi_parse_mrtc</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/sfi.h.html#sfi_table_header" title='sfi_table_header' data-ref="sfi_table_header">sfi_table_header</a> *<dfn class="local col2 decl" id="122table" title='table' data-type='struct sfi_table_header *' data-ref="122table">table</dfn>);</td></tr>
<tr><th id="31">31</th><td><b>extern</b> <em>int</em> <a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <dfn class="decl fn" id="sfi_parse_mtmr" title='sfi_parse_mtmr' data-ref="sfi_parse_mtmr">sfi_parse_mtmr</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/sfi.h.html#sfi_table_header" title='sfi_table_header' data-ref="sfi_table_header">sfi_table_header</a> *<dfn class="local col3 decl" id="123table" title='table' data-type='struct sfi_table_header *' data-ref="123table">table</dfn>);</td></tr>
<tr><th id="32">32</th><td><b>extern</b> <em>int</em> <dfn class="decl" id="sfi_mrtc_num" title='sfi_mrtc_num' data-ref="sfi_mrtc_num">sfi_mrtc_num</dfn>;</td></tr>
<tr><th id="33">33</th><td><b>extern</b> <b>struct</b> <a class="type" href="../../../../include/linux/sfi.h.html#sfi_rtc_table_entry" title='sfi_rtc_table_entry' data-ref="sfi_rtc_table_entry">sfi_rtc_table_entry</a> <dfn class="decl" id="sfi_mrtc_array" title='sfi_mrtc_array' data-ref="sfi_mrtc_array">sfi_mrtc_array</dfn>[];</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Here defines the array of devices platform data that IAFW would export</i></td></tr>
<tr><th id="37">37</th><td><i> * through SFI "DEVS" table, we use name and type to match the device and</i></td></tr>
<tr><th id="38">38</th><td><i> * its platform data.</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td><b>struct</b> <dfn class="type def" id="devs_id" title='devs_id' data-ref="devs_id">devs_id</dfn> {</td></tr>
<tr><th id="41">41</th><td>	<em>char</em> <dfn class="decl field" id="devs_id::name" title='devs_id::name' data-ref="devs_id::name">name</dfn>[<a class="macro" href="../../../../include/linux/sfi.h.html#83" title="16" data-ref="_M/SFI_NAME_LEN">SFI_NAME_LEN</a> + <var>1</var>];</td></tr>
<tr><th id="42">42</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="devs_id::type" title='devs_id::type' data-ref="devs_id::type">type</dfn>;</td></tr>
<tr><th id="43">43</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="devs_id::delay" title='devs_id::delay' data-ref="devs_id::delay">delay</dfn>;</td></tr>
<tr><th id="44">44</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8">u8</a> <dfn class="decl field" id="devs_id::msic" title='devs_id::msic' data-ref="devs_id::msic">msic</dfn>;</td></tr>
<tr><th id="45">45</th><td>	<em>void</em> *(*<dfn class="decl field" id="devs_id::get_platform_data" title='devs_id::get_platform_data' data-ref="devs_id::get_platform_data">get_platform_data</dfn>)(<em>void</em> *<dfn class="local col4 decl" id="124info" title='info' data-type='void *' data-ref="124info">info</dfn>);</td></tr>
<tr><th id="46">46</th><td>};</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/sfi_device" data-ref="_M/sfi_device">sfi_device</dfn>(i)								\</u></td></tr>
<tr><th id="49">49</th><td><u>	static const struct devs_id *const __intel_mid_sfi_##i##_dev __used	\</u></td></tr>
<tr><th id="50">50</th><td><u>	__attribute__((__section__(".x86_intel_mid_dev.init"))) = &amp;i</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i class="doc">/**</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">* struct mid_sd_board_info - template for SD device creation</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">* <span class="command">@name</span>:<span class="verb">		identifies the driver</span></i></td></tr>
<tr><th id="55">55</th><td><i class="doc">* <span class="command">@bus</span>_num:		board-specific identifier for a given SD controller</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">*<span class="command"> @max</span>_clk:		the maximum frequency device supports</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">*<span class="command"> @platform</span>_data:	the particular data stored there is driver-specific</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">*/</i></td></tr>
<tr><th id="59">59</th><td><b>struct</b> <dfn class="type def" id="mid_sd_board_info" title='mid_sd_board_info' data-ref="mid_sd_board_info">mid_sd_board_info</dfn> {</td></tr>
<tr><th id="60">60</th><td>	<em>char</em>		<dfn class="decl field" id="mid_sd_board_info::name" title='mid_sd_board_info::name' data-ref="mid_sd_board_info::name">name</dfn>[<a class="macro" href="../../../../include/linux/sfi.h.html#83" title="16" data-ref="_M/SFI_NAME_LEN">SFI_NAME_LEN</a>];</td></tr>
<tr><th id="61">61</th><td>	<em>int</em>		<dfn class="decl field" id="mid_sd_board_info::bus_num" title='mid_sd_board_info::bus_num' data-ref="mid_sd_board_info::bus_num">bus_num</dfn>;</td></tr>
<tr><th id="62">62</th><td>	<em>unsigned</em> <em>short</em>	<dfn class="decl field" id="mid_sd_board_info::addr" title='mid_sd_board_info::addr' data-ref="mid_sd_board_info::addr">addr</dfn>;</td></tr>
<tr><th id="63">63</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a>		<dfn class="decl field" id="mid_sd_board_info::max_clk" title='mid_sd_board_info::max_clk' data-ref="mid_sd_board_info::max_clk">max_clk</dfn>;</td></tr>
<tr><th id="64">64</th><td>	<em>void</em>		*<dfn class="decl field" id="mid_sd_board_info::platform_data" title='mid_sd_board_info::platform_data' data-ref="mid_sd_board_info::platform_data">platform_data</dfn>;</td></tr>
<tr><th id="65">65</th><td>};</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/*</i></td></tr>
<tr><th id="68">68</th><td><i> * Medfield is the follow-up of Moorestown, it combines two chip solution into</i></td></tr>
<tr><th id="69">69</th><td><i> * one. Other than that it also added always-on and constant tsc and lapic</i></td></tr>
<tr><th id="70">70</th><td><i> * timers. Medfield is the platform name, and the chip name is called Penwell</i></td></tr>
<tr><th id="71">71</th><td><i> * we treat Medfield/Penwell as a variant of Moorestown. Penwell can be</i></td></tr>
<tr><th id="72">72</th><td><i> * identified via MSRs.</i></td></tr>
<tr><th id="73">73</th><td><i> */</i></td></tr>
<tr><th id="74">74</th><td><b>enum</b> <dfn class="type def" id="intel_mid_cpu_type" title='intel_mid_cpu_type' data-ref="intel_mid_cpu_type">intel_mid_cpu_type</dfn> {</td></tr>
<tr><th id="75">75</th><td>	<i>/* 1 was Moorestown */</i></td></tr>
<tr><th id="76">76</th><td>	<dfn class="enum" id="INTEL_MID_CPU_CHIP_PENWELL" title='INTEL_MID_CPU_CHIP_PENWELL' data-ref="INTEL_MID_CPU_CHIP_PENWELL">INTEL_MID_CPU_CHIP_PENWELL</dfn> = <var>2</var>,</td></tr>
<tr><th id="77">77</th><td>	<dfn class="enum" id="INTEL_MID_CPU_CHIP_CLOVERVIEW" title='INTEL_MID_CPU_CHIP_CLOVERVIEW' data-ref="INTEL_MID_CPU_CHIP_CLOVERVIEW">INTEL_MID_CPU_CHIP_CLOVERVIEW</dfn>,</td></tr>
<tr><th id="78">78</th><td>	<dfn class="enum" id="INTEL_MID_CPU_CHIP_TANGIER" title='INTEL_MID_CPU_CHIP_TANGIER' data-ref="INTEL_MID_CPU_CHIP_TANGIER">INTEL_MID_CPU_CHIP_TANGIER</dfn>,</td></tr>
<tr><th id="79">79</th><td>};</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><b>extern</b> <b>enum</b> <a class="type" href="#intel_mid_cpu_type" title='intel_mid_cpu_type' data-ref="intel_mid_cpu_type">intel_mid_cpu_type</a> <dfn class="decl" id="__intel_mid_cpu_chip" title='__intel_mid_cpu_chip' data-ref="__intel_mid_cpu_chip">__intel_mid_cpu_chip</dfn>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i class="doc">/**</i></td></tr>
<tr><th id="84">84</th><td><i class="doc"> * struct intel_mid_ops - Interface between intel-mid &amp; sub archs</i></td></tr>
<tr><th id="85">85</th><td><i class="doc"> *<span class="command"> @arch</span>_setup: arch_setup function to re-initialize platform</i></td></tr>
<tr><th id="86">86</th><td><i class="doc"> *		structures (x86_init, x86_platform_init)</i></td></tr>
<tr><th id="87">87</th><td><i class="doc"> *</i></td></tr>
<tr><th id="88">88</th><td><i class="doc"> * This structure can be extended if any new interface is required</i></td></tr>
<tr><th id="89">89</th><td><i class="doc"> * between intel-mid &amp; its sub arch files.</i></td></tr>
<tr><th id="90">90</th><td><i class="doc"> */</i></td></tr>
<tr><th id="91">91</th><td><b>struct</b> <dfn class="type def" id="intel_mid_ops" title='intel_mid_ops' data-ref="intel_mid_ops">intel_mid_ops</dfn> {</td></tr>
<tr><th id="92">92</th><td>	<em>void</em> (*<dfn class="decl field" id="intel_mid_ops::arch_setup" title='intel_mid_ops::arch_setup' data-ref="intel_mid_ops::arch_setup">arch_setup</dfn>)(<em>void</em>);</td></tr>
<tr><th id="93">93</th><td>};</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/* Helper API's for INTEL_MID_OPS_INIT */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/DECLARE_INTEL_MID_OPS_INIT" data-ref="_M/DECLARE_INTEL_MID_OPS_INIT">DECLARE_INTEL_MID_OPS_INIT</dfn>(cpuname, cpuid)				\</u></td></tr>
<tr><th id="97">97</th><td><u>	[cpuid] = get_##cpuname##_ops</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/* Maximum number of CPU ops */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/MAX_CPU_OPS" data-ref="_M/MAX_CPU_OPS">MAX_CPU_OPS</dfn>(a)			(sizeof(a)/sizeof(void *))</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i>/*</i></td></tr>
<tr><th id="103">103</th><td><i> * For every new cpu addition, a weak get_&lt;cpuname&gt;_ops() function needs be</i></td></tr>
<tr><th id="104">104</th><td><i> * declared in arch/x86/platform/intel_mid/intel_mid_weak_decls.h.</i></td></tr>
<tr><th id="105">105</th><td><i> */</i></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/INTEL_MID_OPS_INIT" data-ref="_M/INTEL_MID_OPS_INIT">INTEL_MID_OPS_INIT</dfn> {							\</u></td></tr>
<tr><th id="107">107</th><td><u>	DECLARE_INTEL_MID_OPS_INIT(penwell, INTEL_MID_CPU_CHIP_PENWELL),	\</u></td></tr>
<tr><th id="108">108</th><td><u>	DECLARE_INTEL_MID_OPS_INIT(cloverview, INTEL_MID_CPU_CHIP_CLOVERVIEW),	\</u></td></tr>
<tr><th id="109">109</th><td><u>	DECLARE_INTEL_MID_OPS_INIT(tangier, INTEL_MID_CPU_CHIP_TANGIER)		\</u></td></tr>
<tr><th id="110">110</th><td><u>};</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#<span data-ppcond="112">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_INTEL_MID">CONFIG_X86_INTEL_MID</span></u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><em>static</em> <b>inline</b> <b>enum</b> intel_mid_cpu_type intel_mid_identify_cpu(<em>void</em>)</td></tr>
<tr><th id="115">115</th><td>{</td></tr>
<tr><th id="116">116</th><td>	<b>return</b> __intel_mid_cpu_chip;</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>static</em> <b>inline</b> bool intel_mid_has_msic(<em>void</em>)</td></tr>
<tr><th id="120">120</th><td>{</td></tr>
<tr><th id="121">121</th><td>	<b>return</b> (intel_mid_identify_cpu() == INTEL_MID_CPU_CHIP_PENWELL);</td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><u>#<span data-ppcond="112">else</span> /* !CONFIG_X86_INTEL_MID */</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/intel_mid_identify_cpu" data-ref="_M/intel_mid_identify_cpu">intel_mid_identify_cpu</dfn>()	0</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/intel_mid_has_msic" data-ref="_M/intel_mid_has_msic">intel_mid_has_msic</dfn>()		0</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#<span data-ppcond="112">endif</span> /* !CONFIG_X86_INTEL_MID */</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><b>enum</b> <dfn class="type def" id="intel_mid_timer_options" title='intel_mid_timer_options' data-ref="intel_mid_timer_options">intel_mid_timer_options</dfn> {</td></tr>
<tr><th id="132">132</th><td>	<dfn class="enum" id="INTEL_MID_TIMER_DEFAULT" title='INTEL_MID_TIMER_DEFAULT' data-ref="INTEL_MID_TIMER_DEFAULT">INTEL_MID_TIMER_DEFAULT</dfn>,</td></tr>
<tr><th id="133">133</th><td>	<dfn class="enum" id="INTEL_MID_TIMER_APBT_ONLY" title='INTEL_MID_TIMER_APBT_ONLY' data-ref="INTEL_MID_TIMER_APBT_ONLY">INTEL_MID_TIMER_APBT_ONLY</dfn>,</td></tr>
<tr><th id="134">134</th><td>	<dfn class="enum" id="INTEL_MID_TIMER_LAPIC_APBT" title='INTEL_MID_TIMER_LAPIC_APBT' data-ref="INTEL_MID_TIMER_LAPIC_APBT">INTEL_MID_TIMER_LAPIC_APBT</dfn>,</td></tr>
<tr><th id="135">135</th><td>};</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><b>extern</b> <b>enum</b> <a class="type" href="#intel_mid_timer_options" title='intel_mid_timer_options' data-ref="intel_mid_timer_options">intel_mid_timer_options</a> <dfn class="decl" id="intel_mid_timer_options" title='intel_mid_timer_options' data-ref="intel_mid_timer_options">intel_mid_timer_options</dfn>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/*</i></td></tr>
<tr><th id="140">140</th><td><i> * Penwell uses spread spectrum clock, so the freq number is not exactly</i></td></tr>
<tr><th id="141">141</th><td><i> * the same as reported by MSR based on SDM.</i></td></tr>
<tr><th id="142">142</th><td><i> */</i></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/FSB_FREQ_83SKU" data-ref="_M/FSB_FREQ_83SKU">FSB_FREQ_83SKU</dfn>			83200</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/FSB_FREQ_100SKU" data-ref="_M/FSB_FREQ_100SKU">FSB_FREQ_100SKU</dfn>			99840</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/FSB_FREQ_133SKU" data-ref="_M/FSB_FREQ_133SKU">FSB_FREQ_133SKU</dfn>			133000</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/FSB_FREQ_167SKU" data-ref="_M/FSB_FREQ_167SKU">FSB_FREQ_167SKU</dfn>			167000</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/FSB_FREQ_200SKU" data-ref="_M/FSB_FREQ_200SKU">FSB_FREQ_200SKU</dfn>			200000</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/FSB_FREQ_267SKU" data-ref="_M/FSB_FREQ_267SKU">FSB_FREQ_267SKU</dfn>			267000</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/FSB_FREQ_333SKU" data-ref="_M/FSB_FREQ_333SKU">FSB_FREQ_333SKU</dfn>			333000</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/FSB_FREQ_400SKU" data-ref="_M/FSB_FREQ_400SKU">FSB_FREQ_400SKU</dfn>			400000</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>/* Bus Select SoC Fuse value */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/BSEL_SOC_FUSE_MASK" data-ref="_M/BSEL_SOC_FUSE_MASK">BSEL_SOC_FUSE_MASK</dfn>		0x7</u></td></tr>
<tr><th id="155">155</th><td><i>/* FSB 133MHz */</i></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/BSEL_SOC_FUSE_001" data-ref="_M/BSEL_SOC_FUSE_001">BSEL_SOC_FUSE_001</dfn>		0x1</u></td></tr>
<tr><th id="157">157</th><td><i>/* FSB 100MHz */</i></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/BSEL_SOC_FUSE_101" data-ref="_M/BSEL_SOC_FUSE_101">BSEL_SOC_FUSE_101</dfn>		0x5</u></td></tr>
<tr><th id="159">159</th><td><i>/* FSB 83MHz */</i></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/BSEL_SOC_FUSE_111" data-ref="_M/BSEL_SOC_FUSE_111">BSEL_SOC_FUSE_111</dfn>		0x7</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/SFI_MTMR_MAX_NUM" data-ref="_M/SFI_MTMR_MAX_NUM">SFI_MTMR_MAX_NUM</dfn>		8</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/SFI_MRTC_MAX" data-ref="_M/SFI_MRTC_MAX">SFI_MRTC_MAX</dfn>			8</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="intel_scu_devices_create" title='intel_scu_devices_create' data-ref="intel_scu_devices_create">intel_scu_devices_create</dfn>(<em>void</em>);</td></tr>
<tr><th id="166">166</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="intel_scu_devices_destroy" title='intel_scu_devices_destroy' data-ref="intel_scu_devices_destroy">intel_scu_devices_destroy</dfn>(<em>void</em>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i>/* VRTC timer */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/MRST_VRTC_MAP_SZ" data-ref="_M/MRST_VRTC_MAP_SZ">MRST_VRTC_MAP_SZ</dfn>		1024</u></td></tr>
<tr><th id="170">170</th><td><i>/* #define MRST_VRTC_PGOFFSET		0xc00 */</i></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="intel_mid_rtc_init" title='intel_mid_rtc_init' data-ref="intel_mid_rtc_init">intel_mid_rtc_init</dfn>(<em>void</em>);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* The offset for the mapping of global gpio pin to irq */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/INTEL_MID_IRQ_OFFSET" data-ref="_M/INTEL_MID_IRQ_OFFSET">INTEL_MID_IRQ_OFFSET</dfn>		0x100</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#<span data-ppcond="11">endif</span> /* _ASM_X86_INTEL_MID_H */</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../kernel/early_printk.c.html'>linux-4.18.y/arch/x86/kernel/early_printk.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
