# ===----------------------------------------------------------------------=== #
# Copyright (c) 2025, Modular Inc. All rights reserved.
#
# Licensed under the Apache License v2.0 with LLVM Exceptions:
# https://llvm.org/LICENSE.txt
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# ===----------------------------------------------------------------------=== #

"""
The code below computes the attention score for a tile of size BN x BD.
It follows the exact arithmetic as described in the FlashAttention-2 paper
(https://arxiv.org/pdf/2307.08691). The variable names in this program
reflect the variable names in the algorithms from the paper.

Here, the following tensors are Q for the query,
K for the key, V for the value, and O for the output.

       Q            K               V
  +----D----+  +----D----+   +--+--BD--+---+
  |         |  |.........|   |  |......|   |
  |         |  |.........|   |  |......|   |
  +---------+  |.........|   |  |......|   |
  |.........|  |.........|   |  |......|   |
  BN........|  N.........|   N  |......|   |
  |.........|  |.........|   |  |......|   |
  +---------+  |.........|   |  |......|   |
  |         |  |.........|   |  |......|   |
  |         |  |.........|   |  |......|   |
  |         |  |.........|   |  |......|   |
  +---------+  +---------+   +--+------+---+

The main trick is in the softmax computation.
As the paper says, S and P are intermediate values.

Let S = Q * K^T  ∈ R^{N, D}
    P = Softmax(S) ∈ R^{N, D}
The attention score is O = P * V ∈ R^{N, D}.

One way to think about this is to consider what happens if we
split the dimensions N in  K, and Q into two tiles: K_1 and K_2, V_1 and V_2.
Then we can incrementally compute the output as follows:
  S_1 = Q * K_1, S_2 = Q * K_2
  O_i = O_{i-1} * renormalization_factor + softmax(S_i) * V_i

This allows for the incremental computation of softmax(S_i) * V_i,
leading to the final output.
"""


from algorithm import parallelize_over_rows
from compiler import register
from utils.index import IndexList
from layout import Layout, LayoutTensor, RuntimeLayout, RuntimeTuple
from layout.tensor_core import TensorCore
from layout.math import exp, sum, max
from gpu.host import DeviceContext
from gpu.id import block_idx, thread_idx
from gpu.sync import barrier
from gpu.memory import AddressSpace
from utils import Index

from tensor import ManagedTensorSlice


@register("fused_attention_custom", num_dps_outputs=1)
struct FusedAttention:
    """Registers the `fused_attention_custom` op, allowing python to use it from the `max`
    package.
    """

    @staticmethod
    fn execute[
        dtype: DType,
        rank: Int,
        //,  # Forces the previous two params to be inferred from the args
        N: Int,  # Input length
        D: Int,  # Head dimension
        BN: Int,  # Dimension of blocks to split Q into
        BD: Int,  # Dimension of blocks to split K, V into
        target: StringLiteral,  # "cpu" or "gpu"
    ](
        output: ManagedTensorSlice[type=dtype, rank=rank],
        key: ManagedTensorSlice[type=dtype, rank=rank],
        query: ManagedTensorSlice[type=dtype, rank=rank],
        value: ManagedTensorSlice[type=dtype, rank=rank],
        ctx: DeviceContextPtr,
    ) raises:
        constrained[rank == 2, "rank must be 2"]()

        # Key tensor
        K = key.to_layout_tensor()
        # Query tensor
        Q = query.to_layout_tensor()
        # Value tensor
        V = value.to_layout_tensor()
        # Attention output tensor
        O = output.to_layout_tensor()

        @parameter
        if target == "cpu":
            print("Running on CPU")
            fused_attention_cpu[BN, BD](K, Q, V, O)
        else:
            dev_ctx = ctx.get_device_context()
            print("Running on GPU")
            fused_attention_gpu[BN, BD](dev_ctx, K, Q, V, O)


@always_inline
fn matmul_b_transpose(
    lhs: LayoutTensor,
    rhs: LayoutTensor,
    out res: LayoutTensor[
        lhs.dtype, Layout.row_major(lhs.shape[0](), rhs.shape[0]())
    ],
):
    res = __type_of(res).stack_allocation()

    @parameter
    for m in range(lhs.shape[0]()):

        @parameter
        for n in range(rhs.shape[0]()):
            res[m, n] = 0.0

            @parameter
            for k in range(lhs.shape[1]()):
                res[m, n] += rebind[res.element_type](
                    lhs[m, k].cast[res.dtype]()
                ) * rebind[res.element_type](rhs[n, k].cast[res.dtype]())


"""
The bulk of the code below implements what the papers calls
an "online softmax", which is local to each block.
The algorithm is described as:

$$$
m_1 = rowmax(S_1)
l_1 = rowsum(e^(S_1-m_1))
P_1 = diag(l_1)^-1 * e^(S_1-m_1)
O_1 = P_1*V_1 = diag(l_1)^-1 * e^(S_1-m_1) * V_1
m_2 = max(m_1, rowmax(S_2)) = m
l_2 = e^(m_1-m_2) * l_1 _ rowsum(e^(S_2-m_2))
    = rowsum(e^(S_1-m)) + rowsum(e^(S_2-m)) = ls
P_2 = diag(l_2)^-1 * e^(S_2-m_2)
O_2 = diag(l_1/l_2)^-1 * O_1 + (P_2 * V_2)
    = diag(l_2)^-1 * e^(S_2-m) * V
$$$
"""


@always_inline
fn fused_attention_cpu[
    BN: Int, BD: Int
](Q: LayoutTensor, K: LayoutTensor, V: LayoutTensor, mut O: LayoutTensor):
    alias N = K.shape[0]()
    alias D = K.shape[1]()

    @parameter
    for tile_n in range(N // BN):
        Q_tile = Q.tile[BN, D](tile_n, 0)

        @parameter
        for tile_d in range(D // BD):
            m_1 = (
                LayoutTensor[Q_tile.dtype, Layout(BN, 1)]
                .stack_allocation()
                .fill(Scalar[Q_tile.dtype].MIN)
            )

            l_1 = (
                LayoutTensor[Q_tile.dtype, Layout(BN, 1)]
                .stack_allocation()
                .fill(0)
            )

            O_i = (
                LayoutTensor[Q_tile.dtype, Layout.row_major(BN, BD)]
                .stack_allocation()
                .fill(0)
            )

            @parameter
            for tile_n_idx in range(N // BN):
                K_tile = K.tile[BN, D](tile_n_idx, 0)
                V_tile = V.tile[BN, BD](tile_n_idx, tile_d)

                S = matmul_b_transpose(Q_tile, K_tile)
                m_2 = max(m_1, rebind[__type_of(m_1)](max[axis=1](S)))
                l_2 = exp(m_1 - m_2) * l_1 + sum[axis=1](exp(S - m_2))

                P = exp(S - m_2) / l_2
                O_i = O_i * (l_1 / l_2) * exp(m_1 - m_2) + matmul["cpu"](
                    P, V_tile
                )
                m_1 = m_2
                l_1 = rebind[__type_of(l_1)](l_2)

            O.tile[BN, BD](tile_n, tile_d).copy_from(O_i)


@always_inline
fn matmul[
    target: StringLiteral,
    transpose_b: Bool = False,
](
    lhs: LayoutTensor,
    rhs: LayoutTensor,
    out res: LayoutTensor[
        lhs.dtype,
        Layout.row_major(lhs.shape[0](), rhs.shape[0]()),
        address_space = lhs.address_space,
        element_layout = lhs.element_layout,
        layout_bitwidth = lhs.layout_bitwidth,
    ],
):
    res = __type_of(res).stack_allocation()

    @parameter
    if target == "cpu":

        @parameter
        for m in range(lhs.shape[0]()):

            @parameter
            for n in range(rhs.shape[1]()):
                res[m, n] = 0.0

                @parameter
                for k in range(lhs.shape[1]()):
                    res[m, n] += rebind[res.element_type](
                        lhs[m, k].cast[res.dtype]()
                    ) * rebind[res.element_type](rhs[k, n].cast[res.dtype]())
    else:
        alias M = res.shape[0]()
        alias N = res.shape[1]()
        alias K = lhs.shape[1]()

        out_sram = LayoutTensor[
            res.dtype,
            Layout.row_major(M, N),
            address_space = AddressSpace.SHARED,
        ].stack_allocation()

        alias BK = 8

        constrained[K % 8 == 0, "K needs to be a multiple of 8"]()

        mma_b_t = TensorCore[
            lhs.dtype, res.dtype, Index(M, N, BK), transpose_b
        ]()

        c_reg = mma_b_t.c_reg_tile_type.stack_allocation().fill(0)

        @parameter
        for k_i in range(K // BK):
            a_reg = mma_b_t.load_a(lhs.tile[M, BK](0, k_i))

            b_reg = mma_b_t.load_b(rhs.tile[BK, N](k_i, 0))

            @parameter
            if transpose_b:
                b_reg = rebind[__type_of(b_reg)](
                    mma_b_t.load_b(rhs.tile[N, BK](0, k_i))
                )

            d_reg = mma_b_t.mma_op(a_reg, b_reg, c_reg)
            c_reg.copy_from(d_reg)
        mma_b_t.store_d(out_sram, c_reg)

        barrier()
        res.copy_from(out_sram)


fn fused_attention_kenel[
    q_dtype: DType,
    q_layout: Layout,
    k_dtype: DType,
    k_layout: Layout,
    v_dtype: DType,
    v_layout: Layout,
    o_dtype: DType,
    o_layout: Layout,
    BN: Int,
    BD: Int,
](
    Q: LayoutTensor[q_dtype, q_layout],
    K: LayoutTensor[k_dtype, k_layout],
    V: LayoutTensor[v_dtype, v_layout],
    O: LayoutTensor[o_dtype, o_layout],
):
    alias N = Q.shape[0]()
    alias D = Q.shape[1]()

    Q_tile = Q.tile[BN, D](block_idx.y, 0)

    m_1 = (
        LayoutTensor[q_dtype, Layout(BN, 1)]
        .stack_allocation()
        .fill(Scalar[q_dtype].MIN)
    )
    l_1 = LayoutTensor[q_dtype, Layout(BN, 1)].stack_allocation().fill(0)
    O_i = (
        LayoutTensor[q_dtype, Layout.row_major(BN, BD)]
        .stack_allocation()
        .fill(0)
    )

    alias BN_1 = 8

    @parameter
    for tile_n_idx in range(N // BN_1):
        K_tile = K.tile[BN_1, D](tile_n_idx, 0)
        V_tile = V.tile[BN_1, BD](tile_n_idx, block_idx.x)
        S = matmul["gpu", transpose_b=True](Q_tile, K_tile)
        m_2 = max(m_1, rebind[__type_of(m_1)](max[axis=1](S)))
        l_2 = exp(m_1 - m_2) * l_1 + sum[axis=1](exp(S - m_2))
        P = exp(S - m_2) / l_2
        O_i = O_i * (l_1 / l_2) * exp(m_1 - m_2) + matmul["gpu"](P, V_tile)
        m_1 = m_2
        l_1 = rebind[__type_of(l_1)](l_2)
    O.tile[BN, BD](block_idx.y, block_idx.x).copy_from(O_i)


def fused_attention_gpu[
    BN: Int,
    BD: Int,
](
    ctx: DeviceContext,
    Q: LayoutTensor,
    K: LayoutTensor,
    V: LayoutTensor,
    mut O: LayoutTensor,
):
    alias kernel_func = fused_attention_kenel[
        Q.dtype,
        Q.layout,
        K.dtype,
        K.layout,
        V.dtype,
        V.layout,
        O.dtype,
        O.layout,
        BN,
        BD,
    ]
    ctx.enqueue_function[kernel_func](
        Q,
        K,
        V,
        O,
        grid_dim=(Q.shape[1]() // BD, Q.shape[0]() // BN),
        block_dim=(32),
    )
