{
  "design": {
    "design_info": {
      "boundary_crc": "0xE7EEFDD18A2CE9F1",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../FPGA-CPU.gen/sources_1/bd/cpu",
      "name": "cpu",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "register_PC": "",
      "register_ACC": "",
      "register_DR": "",
      "register_IR": "",
      "register_AR": "",
      "MUX_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "cpu_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "AddressBus": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "data_bus_injection": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "MUX_select": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "AR_load": {
        "direction": "I"
      },
      "testbenchIOBUF_enable": {
        "direction": "I"
      },
      "DataBus": {
        "direction": "O",
        "left": "0",
        "right": "7"
      },
      "MemoryWriteBus": {
        "direction": "O",
        "left": "0",
        "right": "7"
      },
      "MemoryReadBus": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "MemoryCS": {
        "direction": "O"
      },
      "MemoryWE": {
        "direction": "O"
      },
      "PC_Data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "DR_Data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "IR_Data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "ACC_Data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "register_PC": {
        "vlnv": "xilinx.com:module_ref:register_PC:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_register_PC_0_0",
        "xci_path": "ip/cpu_register_PC_0_0/cpu_register_PC_0_0.xci",
        "inst_hier_path": "register_PC",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register_PC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "cpu_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "inc": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          }
        }
      },
      "register_ACC": {
        "vlnv": "xilinx.com:module_ref:register_base:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_register_base_0_0",
        "xci_path": "ip/cpu_register_base_0_0/cpu_register_base_0_0.xci",
        "inst_hier_path": "register_ACC",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register_base",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "cpu_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          }
        }
      },
      "register_DR": {
        "vlnv": "xilinx.com:module_ref:register_base:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_register_base_1_0",
        "xci_path": "ip/cpu_register_base_1_0/cpu_register_base_1_0.xci",
        "inst_hier_path": "register_DR",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register_base",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "cpu_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          }
        }
      },
      "register_IR": {
        "vlnv": "xilinx.com:module_ref:register_base:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_register_base_1_1",
        "xci_path": "ip/cpu_register_base_1_1/cpu_register_base_1_1.xci",
        "inst_hier_path": "register_IR",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register_base",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "cpu_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          }
        }
      },
      "register_AR": {
        "vlnv": "xilinx.com:module_ref:register_base:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_register_base_2_0",
        "xci_path": "ip/cpu_register_base_2_0/cpu_register_base_2_0.xci",
        "inst_hier_path": "register_AR",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register_base",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "cpu_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          }
        }
      },
      "MUX_0": {
        "vlnv": "xilinx.com:module_ref:MUX:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_MUX_0_0",
        "xci_path": "ip/cpu_MUX_0_0/cpu_MUX_0_0.xci",
        "inst_hier_path": "MUX_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MUX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "A": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "B": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "C": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "D": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "O": {
            "direction": "O",
            "left": "0",
            "right": "7"
          }
        }
      }
    },
    "nets": {
      "MemoryReadBus_1": {
        "ports": [
          "MemoryReadBus",
          "MUX_0/D"
        ]
      },
      "Net": {
        "ports": [
          "MUX_0/O",
          "register_IR/Input",
          "register_DR/Input",
          "register_PC/Input",
          "register_AR/Input",
          "DataBus",
          "MemoryWriteBus"
        ]
      },
      "Net1": {
        "ports": [
          "clk",
          "register_IR/clk",
          "register_DR/clk",
          "register_PC/clk",
          "register_AR/clk",
          "register_ACC/clk"
        ]
      },
      "Net2": {
        "ports": [
          "rst",
          "register_IR/rst",
          "register_ACC/rst",
          "register_DR/rst",
          "register_PC/rst",
          "register_AR/rst"
        ]
      },
      "register_ACC_Output": {
        "ports": [
          "register_ACC/Output",
          "ACC_Data"
        ]
      },
      "register_AR_Output": {
        "ports": [
          "register_AR/Output",
          "AddressBus"
        ]
      },
      "register_DR_Output": {
        "ports": [
          "register_DR/Output",
          "MUX_0/B",
          "DR_Data"
        ]
      },
      "register_IR_Output": {
        "ports": [
          "register_IR/Output",
          "IR_Data"
        ]
      },
      "register_PC_Output": {
        "ports": [
          "register_PC/Output",
          "MUX_0/C",
          "PC_Data"
        ]
      },
      "testbenchARLoad_1": {
        "ports": [
          "AR_load",
          "register_AR/load"
        ]
      },
      "testbenchData_1": {
        "ports": [
          "data_bus_injection",
          "MUX_0/A"
        ]
      },
      "testbenchMUXSelect_1": {
        "ports": [
          "MUX_select",
          "MUX_0/sel"
        ]
      }
    }
  }
}