<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>DOSBox-X: src/hardware/vga_tseng.cpp Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">DOSBox-X
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.8.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">src/hardware/vga_tseng.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> *  Copyright (C) 2002-2015  The DOSBox Team</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> *  This program is free software; you can redistribute it and/or modify</span>
<a name="l00005"></a>00005 <span class="comment"> *  it under the terms of the GNU General Public License as published by</span>
<a name="l00006"></a>00006 <span class="comment"> *  the Free Software Foundation; either version 2 of the License, or</span>
<a name="l00007"></a>00007 <span class="comment"> *  (at your option) any later version.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> *  This program is distributed in the hope that it will be useful,</span>
<a name="l00010"></a>00010 <span class="comment"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00011"></a>00011 <span class="comment"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00012"></a>00012 <span class="comment"> *  GNU General Public License for more details.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> *  You should have received a copy of the GNU General Public License</span>
<a name="l00015"></a>00015 <span class="comment"> *  along with this program; if not, write to the Free Software</span>
<a name="l00016"></a>00016 <span class="comment"> *  Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.</span>
<a name="l00017"></a>00017 <span class="comment"> */</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 
<a name="l00021"></a>00021 <span class="preprocessor">#include &quot;dosbox.h&quot;</span>
<a name="l00022"></a>00022 <span class="preprocessor">#include &quot;setup.h&quot;</span>
<a name="l00023"></a>00023 <span class="preprocessor">#include &quot;vga.h&quot;</span>
<a name="l00024"></a>00024 <span class="preprocessor">#include &quot;inout.h&quot;</span>
<a name="l00025"></a>00025 <span class="preprocessor">#include &quot;mem.h&quot;</span>
<a name="l00026"></a>00026 <span class="preprocessor">#include &quot;regs.h&quot;</span>
<a name="l00027"></a>00027 <span class="preprocessor">#include &lt;cstdlib&gt;</span>
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="keyword">extern</span> <span class="keywordtype">bool</span> vga_enable_3C6_ramdac;
<a name="l00030"></a>00030 <span class="keyword">extern</span> <span class="keywordtype">bool</span> vga_sierra_lock_565;
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 <span class="comment">// Tseng ET4K data</span>
<a name="l00033"></a><a class="code" href="structSVGA__ET4K__DATA.html">00033</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00034"></a>00034         Bit8u extensionsEnabled;
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 <span class="comment">// Current DAC mode</span>
<a name="l00037"></a>00037         Bit8u hicolorDACcmdmode;
<a name="l00038"></a>00038 <span class="comment">// HiColor DAC control register. See comments below. Only bits 5-7 are emulated, close to SC11485 version.</span>
<a name="l00039"></a>00039         Bit8u hicolorDACcommand;
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="comment">// Stored exact values of some registers. Documentation only specifies some bits but hardware checks may</span>
<a name="l00042"></a>00042 <span class="comment">// expect other bits to be preserved.</span>
<a name="l00043"></a>00043         Bitu store_3d4_31;
<a name="l00044"></a>00044         Bitu store_3d4_32;
<a name="l00045"></a>00045         Bitu store_3d4_33;
<a name="l00046"></a>00046         Bitu store_3d4_34;
<a name="l00047"></a>00047         Bitu store_3d4_35;
<a name="l00048"></a>00048         Bitu store_3d4_36;
<a name="l00049"></a>00049         Bitu store_3d4_37;
<a name="l00050"></a>00050         Bitu store_3d4_3f;
<a name="l00051"></a>00051 
<a name="l00052"></a>00052         Bitu store_3c0_16;
<a name="l00053"></a>00053         Bitu store_3c0_17;
<a name="l00054"></a>00054 
<a name="l00055"></a>00055         Bitu store_3c4_06;
<a name="l00056"></a>00056         Bitu store_3c4_07;
<a name="l00057"></a>00057 
<a name="l00058"></a>00058         Bitu clockFreq[16];
<a name="l00059"></a>00059         Bitu biosMode;
<a name="l00060"></a>00060 } <a class="code" href="structSVGA__ET4K__DATA.html">SVGA_ET4K_DATA</a>;
<a name="l00061"></a>00061 
<a name="l00062"></a>00062 <span class="keyword">static</span> <a class="code" href="structSVGA__ET4K__DATA.html">SVGA_ET4K_DATA</a> et4k = { 1,0,0,0,0,0,0,0,0,0,0, 0,0, 0,0,
<a name="l00063"></a>00063                              { 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0}, 0 };
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="preprocessor">#define STORE_ET4K(port, index) \</span>
<a name="l00066"></a>00066 <span class="preprocessor">        case 0x##index: \</span>
<a name="l00067"></a>00067 <span class="preprocessor">        et4k.store_##port##_##index = val; \</span>
<a name="l00068"></a>00068 <span class="preprocessor">                break;</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>
<a name="l00070"></a>00070 <span class="preprocessor">#define RESTORE_ET4K(port, index) \</span>
<a name="l00071"></a>00071 <span class="preprocessor">        case 0x##index: \</span>
<a name="l00072"></a>00072 <span class="preprocessor">                return et4k.store_##port##_##index;</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>
<a name="l00074"></a>00074 <span class="comment">// Tseng ET4K implementation</span>
<a name="l00075"></a>00075 <span class="keywordtype">void</span> write_p3d5_et4k(Bitu reg,Bitu val,Bitu iolen) {
<a name="l00076"></a>00076         <span class="keywordflow">if</span>(!et4k.extensionsEnabled &amp;&amp; reg!=0x33)
<a name="l00077"></a>00077                 <span class="keywordflow">return</span>;
<a name="l00078"></a>00078 
<a name="l00079"></a>00079         <span class="keywordflow">switch</span>(reg) {
<a name="l00080"></a>00080         <span class="comment">/*</span>
<a name="l00081"></a>00081 <span class="comment">        3d4h index 31h (R/W):  General Purpose</span>
<a name="l00082"></a>00082 <span class="comment">        bit  0-3  Scratch pad</span>
<a name="l00083"></a>00083 <span class="comment">             6-7  Clock Select bits 3-4. Bits 0-1 are in 3C2h/3CCh bits 2-3.</span>
<a name="l00084"></a>00084 <span class="comment">        */</span>
<a name="l00085"></a>00085                 STORE_ET4K(3d4, 31);
<a name="l00086"></a>00086 
<a name="l00087"></a>00087         <span class="comment">// 3d4h index 32h - RAS/CAS Configuration (R/W)</span>
<a name="l00088"></a>00088         <span class="comment">// No effect on emulation. Should not be written by software.</span>
<a name="l00089"></a>00089         STORE_ET4K(3d4, 32);
<a name="l00090"></a>00090 
<a name="l00091"></a>00091         <span class="keywordflow">case</span> 0x33:
<a name="l00092"></a>00092                 <span class="comment">// 3d4 index 33h (R/W): Extended start Address</span>
<a name="l00093"></a>00093                 <span class="comment">// 0-1 Display Start Address bits 16-17</span>
<a name="l00094"></a>00094                 <span class="comment">// 2-3 Cursor start address bits 16-17</span>
<a name="l00095"></a>00095                 <span class="comment">// Used by standard Tseng ID scheme</span>
<a name="l00096"></a>00096                 et4k.store_3d4_33 = val;
<a name="l00097"></a>00097                 vga.config.display_start = (vga.config.display_start &amp; 0xffff) | ((val &amp; 0x03)&lt;&lt;16);
<a name="l00098"></a>00098                 vga.config.cursor_start = (vga.config.cursor_start &amp; 0xffff) | ((val &amp; 0x0c)&lt;&lt;14);
<a name="l00099"></a>00099                 <span class="keywordflow">break</span>;
<a name="l00100"></a>00100 
<a name="l00101"></a>00101         <span class="comment">/*</span>
<a name="l00102"></a>00102 <span class="comment">        3d4h index 34h (R/W): 6845 Compatibility Control Register</span>
<a name="l00103"></a>00103 <span class="comment">        bit    0  Enable CS0 (alternate clock timing)</span>
<a name="l00104"></a>00104 <span class="comment">                   1  Clock Select bit 2.  Bits 0-1 in 3C2h bits 2-3, bits 3-4 are in 3d4h</span>
<a name="l00105"></a>00105 <span class="comment">                          index 31h bits 6-7</span>
<a name="l00106"></a>00106 <span class="comment">                   2  Tristate ET4000 bus and color outputs if set</span>
<a name="l00107"></a>00107 <span class="comment">                   3  Video Subsystem Enable Register at 46E8h if set, at 3C3h if clear.</span>
<a name="l00108"></a>00108 <span class="comment">                   4  Enable Translation ROM for reading CRTC and MISCOUT if set</span>
<a name="l00109"></a>00109 <span class="comment">                   5  Enable Translation ROM for writing CRTC and MISCOUT if set</span>
<a name="l00110"></a>00110 <span class="comment">                   6  Enable double scan in AT&amp;T compatibility mode if set</span>
<a name="l00111"></a>00111 <span class="comment">                   7  Enable 6845 compatibility if set</span>
<a name="l00112"></a>00112 <span class="comment">        */</span>
<a name="l00113"></a>00113         <span class="comment">// TODO: Bit 6 may have effect on emulation</span>
<a name="l00114"></a>00114         STORE_ET4K(3d4, 34);
<a name="l00115"></a>00115 
<a name="l00116"></a>00116         <span class="keywordflow">case</span> 0x35: 
<a name="l00117"></a>00117         <span class="comment">/*</span>
<a name="l00118"></a>00118 <span class="comment">        3d4h index 35h (R/W): Overflow High</span>
<a name="l00119"></a>00119 <span class="comment">        bit    0  Vertical Blank Start Bit 10 (3d4h index 15h).</span>
<a name="l00120"></a>00120 <span class="comment">                   1  Vertical Total Bit 10 (3d4h index 6).</span>
<a name="l00121"></a>00121 <span class="comment">                   2  Vertical Display End Bit 10 (3d4h index 12h).</span>
<a name="l00122"></a>00122 <span class="comment">                   3  Vertical Sync Start Bit 10 (3d4h index 10h).</span>
<a name="l00123"></a>00123 <span class="comment">                   4  Line Compare Bit 10 (3d4h index 18h).</span>
<a name="l00124"></a>00124 <span class="comment">                   5  Gen-Lock Enabled if set (External sync)</span>
<a name="l00125"></a>00125 <span class="comment">                   6  (4000) Read/Modify/Write Enabled if set. Currently not implemented.</span>
<a name="l00126"></a>00126 <span class="comment">                   7  Vertical interlace if set. The Vertical timing registers are</span>
<a name="l00127"></a>00127 <span class="comment">                        programmed as if the mode was non-interlaced!!</span>
<a name="l00128"></a>00128 <span class="comment">        */</span>
<a name="l00129"></a>00129                 et4k.store_3d4_35 = val;
<a name="l00130"></a>00130                 vga.config.line_compare = (vga.config.line_compare &amp; 0x3ff) | ((val&amp;0x10)&lt;&lt;6);
<a name="l00131"></a>00131         <span class="comment">// Abusing s3 ex_ver_overflow field. This is to be cleaned up later.</span>
<a name="l00132"></a>00132                 {
<a name="l00133"></a>00133                         Bit8u s3val =
<a name="l00134"></a>00134                                 ((val &amp; 0x01) &lt;&lt; 2) | <span class="comment">// vbstart</span>
<a name="l00135"></a>00135                                 ((val &amp; 0x02) &gt;&gt; 1) | <span class="comment">// vtotal</span>
<a name="l00136"></a>00136                                 ((val &amp; 0x04) &gt;&gt; 1) | <span class="comment">// vdispend</span>
<a name="l00137"></a>00137                                 ((val &amp; 0x08) &lt;&lt; 1) | <span class="comment">// vsyncstart (?)</span>
<a name="l00138"></a>00138                                 ((val &amp; 0x10) &lt;&lt; 2); <span class="comment">// linecomp</span>
<a name="l00139"></a>00139                         <span class="keywordflow">if</span> ((s3val ^ vga.s3.ex_ver_overflow) &amp; 0x3) {
<a name="l00140"></a>00140                                 vga.s3.ex_ver_overflow=s3val;
<a name="l00141"></a>00141                                 VGA_StartResize();
<a name="l00142"></a>00142                         } <span class="keywordflow">else</span> vga.s3.ex_ver_overflow=s3val;
<a name="l00143"></a>00143                 }
<a name="l00144"></a>00144                 <span class="keywordflow">break</span>;
<a name="l00145"></a>00145 
<a name="l00146"></a>00146         <span class="comment">// 3d4h index 36h - Video System Configuration 1 (R/W)</span>
<a name="l00147"></a>00147         <span class="comment">// VGADOC provides a lot of info on this register, Ferraro has significantly less detail.</span>
<a name="l00148"></a>00148         <span class="comment">// This is unlikely to be used by any games. Bit 4 switches chipset into linear mode -</span>
<a name="l00149"></a>00149         <span class="comment">// that may be useful in some cases if there is any software actually using it.</span>
<a name="l00150"></a>00150         <span class="comment">// TODO (not near future): support linear addressing</span>
<a name="l00151"></a>00151         STORE_ET4K(3d4, 36);
<a name="l00152"></a>00152 
<a name="l00153"></a>00153         <span class="comment">// 3d4h index 37 - Video System Configuration 2 (R/W)</span>
<a name="l00154"></a>00154         <span class="comment">// Bits 0,1, and 3 provides information about memory size:</span>
<a name="l00155"></a>00155         <span class="comment">// 0-1 Bus width (1: 8 bit, 2: 16 bit, 3: 32 bit)</span>
<a name="l00156"></a>00156         <span class="comment">// 3   Size of RAM chips (0: 64Kx, 1: 256Kx)</span>
<a name="l00157"></a>00157         <span class="comment">// Other bits have no effect on emulation.</span>
<a name="l00158"></a>00158         <span class="keywordflow">case</span> 0x37:
<a name="l00159"></a>00159                 <span class="keywordflow">if</span> (val != et4k.store_3d4_37) {
<a name="l00160"></a>00160                         et4k.store_3d4_37 = val;
<a name="l00161"></a>00161                         vga.vmemwrap = ((64*1024)&lt;&lt;((val&amp;8)&gt;&gt;2))&lt;&lt;((val&amp;3)-1);
<a name="l00162"></a>00162                         VGA_SetupHandlers();
<a name="l00163"></a>00163                 }
<a name="l00164"></a>00164                 <span class="keywordflow">break</span>;
<a name="l00165"></a>00165 
<a name="l00166"></a>00166         <span class="keywordflow">case</span> 0x3f:
<a name="l00167"></a>00167         <span class="comment">/*</span>
<a name="l00168"></a>00168 <span class="comment">        3d4h index 3Fh (R/W):</span>
<a name="l00169"></a>00169 <span class="comment">        bit    0  Bit 8 of the Horizontal Total (3d4h index 0)</span>
<a name="l00170"></a>00170 <span class="comment">                   2  Bit 8 of the Horizontal Blank Start (3d4h index 3)</span>
<a name="l00171"></a>00171 <span class="comment">                   4  Bit 8 of the Horizontal Retrace Start (3d4h index 4)</span>
<a name="l00172"></a>00172 <span class="comment">                   7  Bit 8 of the CRTC offset register (3d4h index 13h).</span>
<a name="l00173"></a>00173 <span class="comment">        */</span>
<a name="l00174"></a>00174         <span class="comment">// The only unimplemented one is bit 7</span>
<a name="l00175"></a>00175                 et4k.store_3d4_3f = val;
<a name="l00176"></a>00176         <span class="comment">// Abusing s3 ex_hor_overflow field which very similar. This is</span>
<a name="l00177"></a>00177         <span class="comment">// to be cleaned up later</span>
<a name="l00178"></a>00178                 <span class="keywordflow">if</span> ((val ^ vga.s3.ex_hor_overflow) &amp; 3) {
<a name="l00179"></a>00179                         vga.s3.ex_hor_overflow=(val&amp;0x15);
<a name="l00180"></a>00180                         VGA_StartResize();
<a name="l00181"></a>00181                 } <span class="keywordflow">else</span> vga.s3.ex_hor_overflow=(val&amp;0x15);
<a name="l00182"></a>00182                 <span class="keywordflow">break</span>;
<a name="l00183"></a>00183         <span class="keywordflow">default</span>:
<a name="l00184"></a>00184                 <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:CRTC:ET4K:Write to illegal index %2X&quot;</span>, (int)reg);
<a name="l00185"></a>00185                 <span class="keywordflow">break</span>;
<a name="l00186"></a>00186         }
<a name="l00187"></a>00187 }
<a name="l00188"></a>00188 
<a name="l00189"></a>00189 Bitu read_p3d5_et4k(Bitu reg,Bitu iolen) {
<a name="l00190"></a>00190         <span class="keywordflow">if</span> (!et4k.extensionsEnabled &amp;&amp; reg!=0x33)
<a name="l00191"></a>00191                 <span class="keywordflow">return</span> 0x0;
<a name="l00192"></a>00192         <span class="keywordflow">switch</span>(reg) {
<a name="l00193"></a>00193         RESTORE_ET4K(3d4, 31);
<a name="l00194"></a>00194         RESTORE_ET4K(3d4, 32);
<a name="l00195"></a>00195         RESTORE_ET4K(3d4, 33);
<a name="l00196"></a>00196         RESTORE_ET4K(3d4, 34);
<a name="l00197"></a>00197         RESTORE_ET4K(3d4, 35);
<a name="l00198"></a>00198         RESTORE_ET4K(3d4, 36);
<a name="l00199"></a>00199         RESTORE_ET4K(3d4, 37);
<a name="l00200"></a>00200         RESTORE_ET4K(3d4, 3f);
<a name="l00201"></a>00201         <span class="keywordflow">default</span>:
<a name="l00202"></a>00202                 <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:CRTC:ET4K:Read from illegal index %2X&quot;</span>, (int)reg);
<a name="l00203"></a>00203                 <span class="keywordflow">break</span>;
<a name="l00204"></a>00204         }
<a name="l00205"></a>00205         <span class="keywordflow">return</span> 0x0;
<a name="l00206"></a>00206 }
<a name="l00207"></a>00207 
<a name="l00208"></a>00208 <span class="keywordtype">void</span> write_p3c5_et4k(Bitu reg,Bitu val,Bitu iolen) {
<a name="l00209"></a>00209         <span class="keywordflow">switch</span>(reg) {
<a name="l00210"></a>00210         <span class="comment">/*</span>
<a name="l00211"></a>00211 <span class="comment">        3C4h index  6  (R/W): TS State Control</span>
<a name="l00212"></a>00212 <span class="comment">        bit 1-2  Font Width Select in dots/character</span>
<a name="l00213"></a>00213 <span class="comment">                        If 3C4h index 4 bit 0 clear:</span>
<a name="l00214"></a>00214 <span class="comment">                                0: 9 dots, 1: 10 dots, 2: 12 dots, 3: 6 dots</span>
<a name="l00215"></a>00215 <span class="comment">                        If 3C4h index 5 bit 0 set:</span>
<a name="l00216"></a>00216 <span class="comment">                                0: 8 dots, 1: 11 dots, 2: 7 dots, 3: 16 dots</span>
<a name="l00217"></a>00217 <span class="comment">                        Only valid if 3d4h index 34h bit 3 set.</span>
<a name="l00218"></a>00218 <span class="comment">        */</span>
<a name="l00219"></a>00219         <span class="comment">// TODO: Figure out if this has any practical use</span>
<a name="l00220"></a>00220         STORE_ET4K(3c4, 06);
<a name="l00221"></a>00221         <span class="comment">// 3C4h index  7  (R/W): TS Auxiliary Mode</span>
<a name="l00222"></a>00222         <span class="comment">// Unlikely to be used by games (things like ROM enable/disable and emulation of VGA vs EGA)</span>
<a name="l00223"></a>00223         STORE_ET4K(3c4, 07);
<a name="l00224"></a>00224         <span class="keywordflow">default</span>:
<a name="l00225"></a>00225                 <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:SEQ:ET4K:Write to illegal index %2X&quot;</span>, (int)reg);
<a name="l00226"></a>00226                 <span class="keywordflow">break</span>;
<a name="l00227"></a>00227         }
<a name="l00228"></a>00228 }
<a name="l00229"></a>00229 
<a name="l00230"></a>00230 Bitu read_p3c5_et4k(Bitu reg,Bitu iolen) {
<a name="l00231"></a>00231         <span class="keywordflow">switch</span>(reg) {
<a name="l00232"></a>00232         RESTORE_ET4K(3c4, 06);
<a name="l00233"></a>00233         RESTORE_ET4K(3c4, 07);
<a name="l00234"></a>00234         <span class="keywordflow">default</span>:
<a name="l00235"></a>00235                 <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:SEQ:ET4K:Read from illegal index %2X&quot;</span>, (int)reg);
<a name="l00236"></a>00236                 <span class="keywordflow">break</span>;
<a name="l00237"></a>00237         }
<a name="l00238"></a>00238         <span class="keywordflow">return</span> 0x0;
<a name="l00239"></a>00239 }
<a name="l00240"></a>00240 
<a name="l00241"></a>00241 <span class="comment">/*</span>
<a name="l00242"></a>00242 <span class="comment">3CDh (R/W): Segment Select</span>
<a name="l00243"></a>00243 <span class="comment">bit 0-3  64k Write bank number (0..15)</span>
<a name="l00244"></a>00244 <span class="comment">    4-7  64k Read bank number (0..15)</span>
<a name="l00245"></a>00245 <span class="comment">*/</span>
<a name="l00246"></a>00246 <span class="keywordtype">void</span> write_p3cd_et4k(Bitu port,Bitu val,Bitu iolen) {
<a name="l00247"></a>00247    vga.svga.bank_write = val &amp; 0x0f;
<a name="l00248"></a>00248    vga.svga.bank_read = (val&gt;&gt;4) &amp; 0x0f;
<a name="l00249"></a>00249    VGA_SetupHandlers();
<a name="l00250"></a>00250 }
<a name="l00251"></a>00251 
<a name="l00252"></a>00252 Bitu read_p3cd_et4k(Bitu port,Bitu iolen) {
<a name="l00253"></a>00253    <span class="keywordflow">return</span> (vga.svga.bank_read&lt;&lt;4)|vga.svga.bank_write;
<a name="l00254"></a>00254 }
<a name="l00255"></a>00255 
<a name="l00256"></a>00256 <span class="keywordtype">void</span> write_p3c0_et4k(Bitu reg,Bitu val,Bitu iolen) {
<a name="l00257"></a>00257         <span class="keywordflow">switch</span>(reg) {
<a name="l00258"></a>00258         <span class="comment">// 3c0 index 16h: ATC Miscellaneous</span>
<a name="l00259"></a>00259         <span class="comment">// VGADOC provides a lot of information, Ferarro documents only two bits</span>
<a name="l00260"></a>00260         <span class="comment">// and even those incompletely. The register is used as part of identification</span>
<a name="l00261"></a>00261         <span class="comment">// scheme.</span>
<a name="l00262"></a>00262         <span class="comment">// Unlikely to be used by any games but double timing may be useful.</span>
<a name="l00263"></a>00263         <span class="comment">// TODO: Figure out if this has any practical use</span>
<a name="l00264"></a>00264         STORE_ET4K(3c0, 16);
<a name="l00265"></a>00265         <span class="comment">/*</span>
<a name="l00266"></a>00266 <span class="comment">        3C0h index 17h (R/W):  Miscellaneous 1</span>
<a name="l00267"></a>00267 <span class="comment">        bit   7  If set protects the internal palette ram and redefines the attribute</span>
<a name="l00268"></a>00268 <span class="comment">                        bits as follows:</span>
<a name="l00269"></a>00269 <span class="comment">                        Monochrome:</span>
<a name="l00270"></a>00270 <span class="comment">                        bit 0-2  Select font 0-7</span>
<a name="l00271"></a>00271 <span class="comment">                                        3  If set selects blinking</span>
<a name="l00272"></a>00272 <span class="comment">                                        4  If set selects underline</span>
<a name="l00273"></a>00273 <span class="comment">                                        5  If set prevents the character from being displayed</span>
<a name="l00274"></a>00274 <span class="comment">                                        6  If set displays the character at half intensity</span>
<a name="l00275"></a>00275 <span class="comment">                                        7  If set selects reverse video</span>
<a name="l00276"></a>00276 <span class="comment">                        Color:</span>
<a name="l00277"></a>00277 <span class="comment">                        bit 0-1  Selects font 0-3</span>
<a name="l00278"></a>00278 <span class="comment">                                        2  Foreground Blue</span>
<a name="l00279"></a>00279 <span class="comment">                                        3  Foreground Green</span>
<a name="l00280"></a>00280 <span class="comment">                                        4  Foreground Red</span>
<a name="l00281"></a>00281 <span class="comment">                                        5  Background Blue</span>
<a name="l00282"></a>00282 <span class="comment">                                        6  Background Green</span>
<a name="l00283"></a>00283 <span class="comment">                                        7  Background Red</span>
<a name="l00284"></a>00284 <span class="comment">        */</span>
<a name="l00285"></a>00285         <span class="comment">// TODO: Figure out if this has any practical use</span>
<a name="l00286"></a>00286         STORE_ET4K(3c0, 17);
<a name="l00287"></a>00287         <span class="keywordflow">default</span>:
<a name="l00288"></a>00288                 <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:ATTR:ET4K:Write to illegal index %2X&quot;</span>, (int)reg);
<a name="l00289"></a>00289                 <span class="keywordflow">break</span>;
<a name="l00290"></a>00290         }
<a name="l00291"></a>00291 }
<a name="l00292"></a>00292 
<a name="l00293"></a>00293 Bitu read_p3c1_et4k(Bitu reg,Bitu iolen) {
<a name="l00294"></a>00294         <span class="keywordflow">switch</span>(reg) {
<a name="l00295"></a>00295         RESTORE_ET4K(3c0, 16);
<a name="l00296"></a>00296         RESTORE_ET4K(3c0, 17);
<a name="l00297"></a>00297         <span class="keywordflow">default</span>:
<a name="l00298"></a>00298                 <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:ATTR:ET4K:Read from illegal index %2X&quot;</span>, (int)reg);
<a name="l00299"></a>00299                 <span class="keywordflow">break</span>;
<a name="l00300"></a>00300         }
<a name="l00301"></a>00301         <span class="keywordflow">return</span> 0x0;
<a name="l00302"></a>00302 }
<a name="l00303"></a>00303 
<a name="l00304"></a>00304 <span class="comment">/*</span>
<a name="l00305"></a>00305 <span class="comment">These ports are used but have little if any effect on emulation:</span>
<a name="l00306"></a>00306 <span class="comment">        3BFh (R/W): Hercules Compatibility Mode</span>
<a name="l00307"></a>00307 <span class="comment">        3CBh (R/W): PEL Address/Data Wd</span>
<a name="l00308"></a>00308 <span class="comment">        3CEh index 0Dh (R/W): Microsequencer Mode</span>
<a name="l00309"></a>00309 <span class="comment">        3CEh index 0Eh (R/W): Microsequencer Reset</span>
<a name="l00310"></a>00310 <span class="comment">        3d8h (R/W): Display Mode Control</span>
<a name="l00311"></a>00311 <span class="comment">        3DEh (W);  AT&amp;T Mode Control Register</span>
<a name="l00312"></a>00312 <span class="comment">*/</span>
<a name="l00313"></a>00313 
<a name="l00314"></a>00314 <span class="keyword">static</span> Bitu get_clock_index_et4k() {
<a name="l00315"></a>00315         <span class="comment">// Ignoring bit 4, using &quot;only&quot; 16 frequencies. Looks like most implementations had only that</span>
<a name="l00316"></a>00316         <span class="keywordflow">return</span> ((vga.misc_output&gt;&gt;2)&amp;3) | ((et4k.store_3d4_34&lt;&lt;1)&amp;4) | ((et4k.store_3d4_31&gt;&gt;3)&amp;8);
<a name="l00317"></a>00317 }
<a name="l00318"></a>00318 
<a name="l00319"></a>00319 <span class="keyword">static</span> <span class="keywordtype">void</span> set_clock_index_et4k(Bitu index) {
<a name="l00320"></a>00320         <span class="comment">// Shortwiring register reads/writes for simplicity</span>
<a name="l00321"></a>00321         IO_Write(0x3c2, (vga.misc_output&amp;~0x0c)|((index&amp;3)&lt;&lt;2));
<a name="l00322"></a>00322         et4k.store_3d4_34 = (et4k.store_3d4_34&amp;~0x02)|((index&amp;4)&gt;&gt;1);
<a name="l00323"></a>00323         et4k.store_3d4_31 = (et4k.store_3d4_31&amp;~0xc0)|((index&amp;8)&lt;&lt;3); <span class="comment">// (index&amp;0x18) if 32 clock frequencies are to be supported</span>
<a name="l00324"></a>00324 }
<a name="l00325"></a>00325 
<a name="l00326"></a>00326 <span class="keywordtype">void</span> FinishSetMode_ET4K(Bitu crtc_base, <a class="code" href="structVGA__ModeExtraData.html">VGA_ModeExtraData</a>* modeData) {
<a name="l00327"></a>00327         <span class="comment">// Note that switching to a mode always puts the DAC in 15-bit color. An extra BIOS call is necessary to switch to 16-bit color.</span>
<a name="l00328"></a>00328         <span class="comment">// We are also forcing the mode back to work exactly the way it did on the real hardware</span>
<a name="l00329"></a>00329         <span class="keywordflow">if</span> (modeData-&gt;modeNo &amp; 0x200) {
<a name="l00330"></a>00330                 et4k.hicolorDACcommand = 0xa0;
<a name="l00331"></a>00331                 modeData-&gt;modeNo &amp;= ~0x200;
<a name="l00332"></a>00332         } <span class="keywordflow">else</span> {
<a name="l00333"></a>00333                 et4k.hicolorDACcommand = 0x00;
<a name="l00334"></a>00334         }
<a name="l00335"></a>00335 
<a name="l00336"></a>00336         et4k.biosMode = modeData-&gt;modeNo;
<a name="l00337"></a>00337 
<a name="l00338"></a>00338         IO_Write(0x3cd, 0x00); <span class="comment">// both banks to 0</span>
<a name="l00339"></a>00339 
<a name="l00340"></a>00340         <span class="comment">// Reinterpret hor_overflow. Curiously, three bits out of four are</span>
<a name="l00341"></a>00341         <span class="comment">// in the same places. Input has hdispend (not supported), output</span>
<a name="l00342"></a>00342         <span class="comment">// has CRTC offset (also not supported)</span>
<a name="l00343"></a>00343         Bit8u et4k_hor_overflow = 
<a name="l00344"></a>00344                 (modeData-&gt;hor_overflow &amp; 0x01) |
<a name="l00345"></a>00345                 (modeData-&gt;hor_overflow &amp; 0x04) |
<a name="l00346"></a>00346                 (modeData-&gt;hor_overflow &amp; 0x10);
<a name="l00347"></a>00347         IO_Write(crtc_base,0x3f);IO_Write(crtc_base+1,et4k_hor_overflow);
<a name="l00348"></a>00348 
<a name="l00349"></a>00349         <span class="comment">// Reinterpret ver_overflow</span>
<a name="l00350"></a>00350         Bit8u et4k_ver_overflow =
<a name="l00351"></a>00351                 ((modeData-&gt;ver_overflow &amp; 0x01) &lt;&lt; 1) | <span class="comment">// vtotal10</span>
<a name="l00352"></a>00352                 ((modeData-&gt;ver_overflow &amp; 0x02) &lt;&lt; 1) | <span class="comment">// vdispend10</span>
<a name="l00353"></a>00353                 ((modeData-&gt;ver_overflow &amp; 0x04) &gt;&gt; 2) | <span class="comment">// vbstart10</span>
<a name="l00354"></a>00354                 ((modeData-&gt;ver_overflow &amp; 0x10) &gt;&gt; 1) | <span class="comment">// vretrace10 (tseng has vsync start?)</span>
<a name="l00355"></a>00355                 ((modeData-&gt;ver_overflow &amp; 0x40) &gt;&gt; 2);  <span class="comment">// line_compare</span>
<a name="l00356"></a>00356         IO_Write(crtc_base,0x35);IO_Write(crtc_base+1,et4k_ver_overflow);
<a name="l00357"></a>00357 
<a name="l00358"></a>00358         <span class="comment">// Clear remaining ext CRTC registers</span>
<a name="l00359"></a>00359         IO_Write(crtc_base,0x31);IO_Write(crtc_base+1,0);
<a name="l00360"></a>00360         IO_Write(crtc_base,0x32);IO_Write(crtc_base+1,0);
<a name="l00361"></a>00361         IO_Write(crtc_base,0x33);IO_Write(crtc_base+1,0);
<a name="l00362"></a>00362         IO_Write(crtc_base,0x34);IO_Write(crtc_base+1,0);
<a name="l00363"></a>00363         IO_Write(crtc_base,0x36);IO_Write(crtc_base+1,0);
<a name="l00364"></a>00364         IO_Write(crtc_base,0x37);IO_Write(crtc_base+1,0x0c|(vga.vmemsize==1024*1024?3:vga.vmemsize==512*1024?2:1));
<a name="l00365"></a>00365         <span class="comment">// Clear ext SEQ</span>
<a name="l00366"></a>00366         IO_Write(0x3c4,0x06);IO_Write(0x3c5,0);
<a name="l00367"></a>00367         IO_Write(0x3c4,0x07);IO_Write(0x3c5,0);
<a name="l00368"></a>00368         <span class="comment">// Clear ext ATTR</span>
<a name="l00369"></a>00369         IO_Write(0x3c0,0x16);IO_Write(0x3c0,0);
<a name="l00370"></a>00370         IO_Write(0x3c0,0x17);IO_Write(0x3c0,0);
<a name="l00371"></a>00371 
<a name="l00372"></a>00372         <span class="comment">// Select SVGA clock to get close to 60Hz (not particularly clean implementation)</span>
<a name="l00373"></a>00373         <span class="keywordflow">if</span> (modeData-&gt;modeNo &gt; 0x13) {
<a name="l00374"></a>00374                 Bitu target = modeData-&gt;vtotal*8*modeData-&gt;htotal*60;
<a name="l00375"></a>00375                 Bitu best = 1;
<a name="l00376"></a>00376                 Bits dist = 100000000;
<a name="l00377"></a>00377                 <span class="keywordflow">for</span> (Bitu i=0; i&lt;16; i++) {
<a name="l00378"></a>00378                         Bits cdiff=abs((Bits)(target-et4k.clockFreq[i]));
<a name="l00379"></a>00379                         <span class="keywordflow">if</span> (cdiff &lt; dist) {
<a name="l00380"></a>00380                                 best = i;
<a name="l00381"></a>00381                                 dist = cdiff;
<a name="l00382"></a>00382                         }
<a name="l00383"></a>00383                 }
<a name="l00384"></a>00384                 set_clock_index_et4k(best);
<a name="l00385"></a>00385         }
<a name="l00386"></a>00386 
<a name="l00387"></a>00387         <span class="keywordflow">if</span>(svga.determine_mode)
<a name="l00388"></a>00388                 svga.determine_mode();
<a name="l00389"></a>00389 
<a name="l00390"></a>00390         <span class="comment">// Verified (on real hardware and in a few games): Tseng ET4000 used chain4 implementation</span>
<a name="l00391"></a>00391         <span class="comment">// different from standard VGA. It was also not limited to 64K in regular mode 13h.</span>
<a name="l00392"></a>00392         vga.config.compatible_chain4 = <span class="keyword">false</span>;
<a name="l00393"></a>00393         vga.vmemwrap = vga.vmemsize;
<a name="l00394"></a>00394 
<a name="l00395"></a>00395         VGA_SetupHandlers();
<a name="l00396"></a>00396 }
<a name="l00397"></a>00397 
<a name="l00398"></a>00398 <span class="keywordtype">void</span> DetermineMode_ET4K() {
<a name="l00399"></a>00399         <span class="comment">// Special case for HiColor DAC enabled modes</span>
<a name="l00400"></a>00400         <span class="keywordflow">if</span> ((et4k.hicolorDACcommand &amp; 0xc0) == 0x80) {
<a name="l00401"></a>00401                 VGA_SetMode(vga_sierra_lock_565 ? M_LIN16 : M_LIN15);
<a name="l00402"></a>00402                 <span class="keywordflow">return</span>;
<a name="l00403"></a>00403         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((et4k.hicolorDACcommand &amp; 0xc0) == 0xc0) {
<a name="l00404"></a>00404                 VGA_SetMode(M_LIN16);
<a name="l00405"></a>00405                 <span class="keywordflow">return</span>;
<a name="l00406"></a>00406         }
<a name="l00407"></a>00407         <span class="comment">// Close replica from the base implementation. It will stay here</span>
<a name="l00408"></a>00408         <span class="comment">// until I figure a way to either distinguish M_VGA and M_LIN8 or</span>
<a name="l00409"></a>00409         <span class="comment">// merge them.</span>
<a name="l00410"></a>00410         <span class="keywordflow">if</span> (vga.attr.mode_control &amp; 1) {
<a name="l00411"></a>00411                 <span class="keywordflow">if</span> (vga.gfx.mode &amp; 0x40) VGA_SetMode((et4k.biosMode&lt;=0x13)?M_VGA:M_LIN8); <span class="comment">// Ugly...</span>
<a name="l00412"></a>00412                 <span class="keywordflow">else</span> <span class="keywordflow">if</span> (vga.gfx.mode &amp; 0x20) VGA_SetMode(M_CGA4);
<a name="l00413"></a>00413                 <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((vga.gfx.miscellaneous &amp; 0x0c)==0x0c) VGA_SetMode(M_CGA2);
<a name="l00414"></a>00414                 <span class="keywordflow">else</span> VGA_SetMode((et4k.biosMode&lt;=0x13)?M_EGA:M_LIN4);
<a name="l00415"></a>00415         } <span class="keywordflow">else</span> {
<a name="l00416"></a>00416                 VGA_SetMode(M_TEXT);
<a name="l00417"></a>00417         }
<a name="l00418"></a>00418 }
<a name="l00419"></a>00419 
<a name="l00420"></a>00420 <span class="keywordtype">void</span> SetClock_ET4K(Bitu which,Bitu target) {
<a name="l00421"></a>00421         et4k.clockFreq[which]=1000*target;
<a name="l00422"></a>00422         VGA_StartResize();
<a name="l00423"></a>00423 }
<a name="l00424"></a>00424 
<a name="l00425"></a>00425 Bitu GetClock_ET4K() {
<a name="l00426"></a>00426         <span class="keywordflow">return</span> et4k.clockFreq[get_clock_index_et4k()];
<a name="l00427"></a>00427 }
<a name="l00428"></a>00428 
<a name="l00429"></a>00429 <span class="keywordtype">bool</span> AcceptsMode_ET4K(Bitu mode) {
<a name="l00430"></a>00430         <span class="keywordflow">return</span> VideoModeMemSize(mode) &lt; vga.vmemsize;
<a name="l00431"></a>00431 <span class="comment">//      return mode != 0x3d;</span>
<a name="l00432"></a>00432 }
<a name="l00433"></a>00433 
<a name="l00434"></a>00434 <span class="comment">// Support for HiColor DAC</span>
<a name="l00435"></a>00435 <span class="comment">// Support is sufficient for proper detection (WHATVGA detects UMC 70c178, similar to Sierra SC11487, slightly simpler to work with).</span>
<a name="l00436"></a>00436 <span class="comment">// Control over 15/16-bit color is also implemented. Need better documentation and/or test cases to advance the implementation.</span>
<a name="l00437"></a>00437 <span class="comment">/*</span>
<a name="l00438"></a>00438 <span class="comment">REG06 (R/W):  Command Register</span>
<a name="l00439"></a>00439 <span class="comment">bit   0  (SC11487) (R) Set if bits 5-7 is 1 or 3, clear otherwise</span>
<a name="l00440"></a>00440 <span class="comment">    3-4  (SC11487) Accesses bits 3-4 of the PEL Mask registers (REG02)</span>
<a name="l00441"></a>00441 <span class="comment">      5  (not SC11481/6/8)</span>
<a name="l00442"></a>00442 <span class="comment">         If set two pixel clocks are used to latch the two bytes</span>
<a name="l00443"></a>00443 <span class="comment">         needed for each pixel. Low byte is latched first.</span>
<a name="l00444"></a>00444 <span class="comment">         If clear the low byte is latched on the rising edge of the</span>
<a name="l00445"></a>00445 <span class="comment">         pixel clock and the high byte is latched on the falling edge.</span>
<a name="l00446"></a>00446 <span class="comment">         Only some VGA chips (ET4000 and C&amp;T655x0) can handle this.</span>
<a name="l00447"></a>00447 <span class="comment">      6  (SC11485/7/9, OTI66HC, UM70C178) Set in 16bit (64k) modes (Only valid</span>
<a name="l00448"></a>00448 <span class="comment">           if bit 7 set). On the SC11482/3/4 this bit is read/writable, but</span>
<a name="l00449"></a>00449 <span class="comment">           has no function. On the SC11481/6/8 this bit does not exist.</span>
<a name="l00450"></a>00450 <span class="comment">      7  Set in HiColor (32k/64k) modes, clear in palette modes.</span>
<a name="l00451"></a>00451 <span class="comment">Note:  This register can also be accessed at 3C6h by reading 3C6h four times,</span>
<a name="l00452"></a>00452 <span class="comment">       then all accesses to 3C6h will go the this register until one of the</span>
<a name="l00453"></a>00453 <span class="comment">       registers 3C7h, 3C8h or 3C9h is accessed.</span>
<a name="l00454"></a>00454 <span class="comment">*/</span>
<a name="l00455"></a>00455 
<a name="l00456"></a>00456 <span class="comment">// Need to pass-through all DAC registers</span>
<a name="l00457"></a>00457 <span class="keywordtype">void</span> write_p3c6(Bitu port,Bitu val,Bitu iolen);
<a name="l00458"></a>00458 <span class="keywordtype">void</span> write_p3c7(Bitu port,Bitu val,Bitu iolen);
<a name="l00459"></a>00459 <span class="keywordtype">void</span> write_p3c8(Bitu port,Bitu val,Bitu iolen);
<a name="l00460"></a>00460 <span class="keywordtype">void</span> write_p3c9(Bitu port,Bitu val,Bitu iolen);
<a name="l00461"></a>00461 Bitu read_p3c6(Bitu port,Bitu iolen);
<a name="l00462"></a>00462 Bitu read_p3c7(Bitu port,Bitu iolen);
<a name="l00463"></a>00463 Bitu read_p3c8(Bitu port,Bitu iolen);
<a name="l00464"></a>00464 Bitu read_p3c9(Bitu port,Bitu iolen);
<a name="l00465"></a>00465 
<a name="l00466"></a>00466 <span class="keywordtype">bool</span> et4k_highcolor_half_pixel_rate() {
<a name="l00467"></a>00467         <span class="comment">/* if highcolor and NOT using two clocks per pixel */</span>
<a name="l00468"></a>00468         <span class="keywordflow">return</span> (et4k.hicolorDACcommand &amp; 0x80) &amp;&amp; (!(et4k.hicolorDACcommand &amp; 0x20));
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 
<a name="l00471"></a>00471 <span class="keywordtype">void</span> write_p3c6_et4k(Bitu port,Bitu val,Bitu iolen) {
<a name="l00472"></a>00472         <span class="keywordflow">if</span> (et4k.hicolorDACcmdmode &lt;= 3) {
<a name="l00473"></a>00473                 write_p3c6(port, val, iolen);
<a name="l00474"></a>00474         } <span class="keywordflow">else</span> {
<a name="l00475"></a>00475                 Bit8u command = val &amp; 0xe0;
<a name="l00476"></a>00476                 <span class="keywordflow">if</span> (command != et4k.hicolorDACcommand) {
<a name="l00477"></a>00477                         et4k.hicolorDACcommand = command;
<a name="l00478"></a>00478                         DetermineMode_ET4K();
<a name="l00479"></a>00479                 }
<a name="l00480"></a>00480         }
<a name="l00481"></a>00481 }
<a name="l00482"></a>00482 <span class="keywordtype">void</span> write_p3c7_et4k(Bitu port,Bitu val,Bitu iolen) {
<a name="l00483"></a>00483         et4k.hicolorDACcmdmode = 0;
<a name="l00484"></a>00484         write_p3c7(port, val, iolen);
<a name="l00485"></a>00485 }
<a name="l00486"></a>00486 <span class="keywordtype">void</span> write_p3c8_et4k(Bitu port,Bitu val,Bitu iolen) {
<a name="l00487"></a>00487         et4k.hicolorDACcmdmode = 0;
<a name="l00488"></a>00488         write_p3c8(port, val, iolen);
<a name="l00489"></a>00489 }
<a name="l00490"></a>00490 <span class="keywordtype">void</span> write_p3c9_et4k(Bitu port,Bitu val,Bitu iolen) {
<a name="l00491"></a>00491         et4k.hicolorDACcmdmode = 0;
<a name="l00492"></a>00492         write_p3c9(port, val, iolen);
<a name="l00493"></a>00493 }
<a name="l00494"></a>00494 Bitu read_p3c6_et4k(Bitu port,Bitu iolen) {
<a name="l00495"></a>00495         <span class="keywordflow">if</span> (et4k.hicolorDACcmdmode &lt;= 3) {
<a name="l00496"></a>00496                 <span class="keywordflow">if</span> (vga_enable_3C6_ramdac)
<a name="l00497"></a>00497                         et4k.hicolorDACcmdmode++;
<a name="l00498"></a>00498 
<a name="l00499"></a>00499                 <span class="keywordflow">return</span> read_p3c6(port, iolen);
<a name="l00500"></a>00500         } <span class="keywordflow">else</span> {
<a name="l00501"></a>00501                 <span class="keywordflow">return</span> et4k.hicolorDACcommand;
<a name="l00502"></a>00502         }
<a name="l00503"></a>00503 }
<a name="l00504"></a>00504 Bitu read_p3c7_et4k(Bitu port,Bitu iolen) {
<a name="l00505"></a>00505         et4k.hicolorDACcmdmode = 0;
<a name="l00506"></a>00506         <span class="keywordflow">return</span> read_p3c7(port, iolen);
<a name="l00507"></a>00507 }
<a name="l00508"></a>00508 Bitu read_p3c8_et4k(Bitu port,Bitu iolen) {
<a name="l00509"></a>00509         et4k.hicolorDACcmdmode = 0;
<a name="l00510"></a>00510         <span class="keywordflow">return</span> read_p3c8(port, iolen);
<a name="l00511"></a>00511 }
<a name="l00512"></a>00512 Bitu read_p3c9_et4k(Bitu port,Bitu iolen) {
<a name="l00513"></a>00513         et4k.hicolorDACcmdmode = 0;
<a name="l00514"></a>00514         <span class="keywordflow">return</span> read_p3c9(port, iolen);
<a name="l00515"></a>00515 }
<a name="l00516"></a>00516 
<a name="l00517"></a>00517 <span class="keywordtype">void</span> SetupDAC_ET4K() {
<a name="l00518"></a>00518         IO_RegisterWriteHandler(0x3c6,write_p3c6_et4k,IO_MB);
<a name="l00519"></a>00519         IO_RegisterReadHandler(0x3c6,read_p3c6_et4k,IO_MB);
<a name="l00520"></a>00520         IO_RegisterWriteHandler(0x3c7,write_p3c7_et4k,IO_MB);
<a name="l00521"></a>00521         IO_RegisterReadHandler(0x3c7,read_p3c7_et4k,IO_MB);
<a name="l00522"></a>00522         IO_RegisterWriteHandler(0x3c8,write_p3c8_et4k,IO_MB);
<a name="l00523"></a>00523         IO_RegisterReadHandler(0x3c8,read_p3c8_et4k,IO_MB);
<a name="l00524"></a>00524         IO_RegisterWriteHandler(0x3c9,write_p3c9_et4k,IO_MB);
<a name="l00525"></a>00525         IO_RegisterReadHandler(0x3c9,read_p3c9_et4k,IO_MB);
<a name="l00526"></a>00526 }
<a name="l00527"></a>00527 
<a name="l00528"></a>00528 <span class="comment">// BIOS extensions for HiColor-enabled cards</span>
<a name="l00529"></a>00529 <span class="keywordtype">bool</span> INT10_SetVideoMode(Bit16u mode);
<a name="l00530"></a>00530 
<a name="l00531"></a>00531 <span class="keywordtype">void</span> INT10Extensions_ET4K() {
<a name="l00532"></a>00532         <span class="keywordflow">switch</span> (reg_ax) {
<a name="l00533"></a>00533         <span class="keywordflow">case</span> 0x10F0: <span class="comment">/* ET4000: SET HiColor GRAPHICS MODE */</span>
<a name="l00534"></a>00534                 <span class="keywordflow">if</span> (INT10_SetVideoMode(0x200 | Bit16u(reg_bl))) {
<a name="l00535"></a>00535                         reg_ax = 0x0010;
<a name="l00536"></a>00536                 }
<a name="l00537"></a>00537                 <span class="keywordflow">break</span>;
<a name="l00538"></a>00538         <span class="keywordflow">case</span> 0x10F1: <span class="comment">/* ET4000: GET DAC TYPE */</span>
<a name="l00539"></a>00539                 reg_ax = 0x0010;
<a name="l00540"></a>00540                 <span class="keywordflow">if</span> (vga_enable_3C6_ramdac)
<a name="l00541"></a>00541                         reg_bl = 0x01;
<a name="l00542"></a>00542                 <span class="keywordflow">else</span>
<a name="l00543"></a>00543                         reg_bl = 0x00;
<a name="l00544"></a>00544                 <span class="keywordflow">break</span>;
<a name="l00545"></a>00545         <span class="keywordflow">case</span> 0x10F2: <span class="comment">/* ET4000: CHECK/SET HiColor MODE */</span>
<a name="l00546"></a>00546                 <span class="keywordflow">switch</span> (reg_bl) {
<a name="l00547"></a>00547                 <span class="keywordflow">case</span> 0:
<a name="l00548"></a>00548                         reg_ax = 0x0010;
<a name="l00549"></a>00549                         <span class="keywordflow">break</span>;
<a name="l00550"></a>00550                 <span class="keywordflow">case</span> 1: <span class="keywordflow">case</span> 2:
<a name="l00551"></a>00551                         {
<a name="l00552"></a>00552                                 Bit8u val = (reg_bl == 1) ? 0xa0 : 0xe0;
<a name="l00553"></a>00553                                 <span class="keywordflow">if</span> (val != et4k.hicolorDACcommand) {
<a name="l00554"></a>00554                                         et4k.hicolorDACcommand = val;
<a name="l00555"></a>00555                                         DetermineMode_ET4K();
<a name="l00556"></a>00556                                         reg_ax = 0x0010;
<a name="l00557"></a>00557                                 }
<a name="l00558"></a>00558                         }
<a name="l00559"></a>00559                         <span class="keywordflow">break</span>;
<a name="l00560"></a>00560                 }
<a name="l00561"></a>00561                 <span class="keywordflow">switch</span> (et4k.hicolorDACcommand &amp; 0xc0) {
<a name="l00562"></a>00562                 <span class="keywordflow">case</span> 0x80:
<a name="l00563"></a>00563                         reg_bl = 1;
<a name="l00564"></a>00564                         <span class="keywordflow">break</span>;
<a name="l00565"></a>00565                 <span class="keywordflow">case</span> 0xc0:
<a name="l00566"></a>00566                         reg_bl = 2;
<a name="l00567"></a>00567                         <span class="keywordflow">break</span>;
<a name="l00568"></a>00568                 <span class="keywordflow">default</span>:
<a name="l00569"></a>00569                         reg_bl = 0;
<a name="l00570"></a>00570                         <span class="keywordflow">break</span>;
<a name="l00571"></a>00571                 }
<a name="l00572"></a>00572         }
<a name="l00573"></a>00573 }
<a name="l00574"></a>00574 
<a name="l00575"></a>00575 <span class="keywordtype">void</span> SVGA_Setup_TsengET4K(<span class="keywordtype">void</span>) {
<a name="l00576"></a>00576     svga.write_p3d5 = &amp;write_p3d5_et4k;
<a name="l00577"></a>00577         svga.read_p3d5 = &amp;read_p3d5_et4k;
<a name="l00578"></a>00578         svga.write_p3c5 = &amp;write_p3c5_et4k;
<a name="l00579"></a>00579         svga.read_p3c5 = &amp;read_p3c5_et4k;
<a name="l00580"></a>00580         svga.write_p3c0 = &amp;write_p3c0_et4k;
<a name="l00581"></a>00581         svga.read_p3c1 = &amp;read_p3c1_et4k;
<a name="l00582"></a>00582 
<a name="l00583"></a>00583     svga.set_video_mode = &amp;FinishSetMode_ET4K;
<a name="l00584"></a>00584         svga.determine_mode = &amp;DetermineMode_ET4K;
<a name="l00585"></a>00585         svga.set_clock = &amp;SetClock_ET4K;
<a name="l00586"></a>00586         svga.get_clock = &amp;GetClock_ET4K;
<a name="l00587"></a>00587         svga.accepts_mode = &amp;AcceptsMode_ET4K;
<a name="l00588"></a>00588         svga.setup_dac = &amp;SetupDAC_ET4K;
<a name="l00589"></a>00589         svga.int10_extensions = &amp;INT10Extensions_ET4K;
<a name="l00590"></a>00590 
<a name="l00591"></a>00591         <span class="comment">// From the depths of X86Config, probably inexact</span>
<a name="l00592"></a>00592         VGA_SetClock(0,CLK_25);
<a name="l00593"></a>00593         VGA_SetClock(1,CLK_28);
<a name="l00594"></a>00594         VGA_SetClock(2,32400);
<a name="l00595"></a>00595         VGA_SetClock(3,35900);
<a name="l00596"></a>00596         VGA_SetClock(4,39900);
<a name="l00597"></a>00597         VGA_SetClock(5,44700);
<a name="l00598"></a>00598         VGA_SetClock(6,31400);
<a name="l00599"></a>00599         VGA_SetClock(7,37500);
<a name="l00600"></a>00600         VGA_SetClock(8,50000);
<a name="l00601"></a>00601         VGA_SetClock(9,56500);
<a name="l00602"></a>00602         VGA_SetClock(10,64900);
<a name="l00603"></a>00603         VGA_SetClock(11,71900);
<a name="l00604"></a>00604         VGA_SetClock(12,79900);
<a name="l00605"></a>00605         VGA_SetClock(13,89600);
<a name="l00606"></a>00606         VGA_SetClock(14,62800);
<a name="l00607"></a>00607         VGA_SetClock(15,74800);
<a name="l00608"></a>00608 
<a name="l00609"></a>00609         IO_RegisterReadHandler(0x3cd,read_p3cd_et4k,IO_MB);
<a name="l00610"></a>00610         IO_RegisterWriteHandler(0x3cd,write_p3cd_et4k,IO_MB);
<a name="l00611"></a>00611 
<a name="l00612"></a>00612         <span class="comment">// Default to 1M of VRAM</span>
<a name="l00613"></a>00613         <span class="keywordflow">if</span> (vga.vmemsize == 0)
<a name="l00614"></a>00614                 vga.vmemsize = 1024*1024;
<a name="l00615"></a>00615 
<a name="l00616"></a>00616         <span class="keywordflow">if</span> (vga.vmemsize &lt; 512*1024)
<a name="l00617"></a>00617                 vga.vmemsize = 256*1024;
<a name="l00618"></a>00618         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (vga.vmemsize &lt; 1024*1024)
<a name="l00619"></a>00619                 vga.vmemsize = 512*1024;
<a name="l00620"></a>00620         <span class="keywordflow">else</span>
<a name="l00621"></a>00621                 vga.vmemsize = 1024*1024;
<a name="l00622"></a>00622 
<a name="l00623"></a>00623         <span class="comment">// Tseng ROM signature</span>
<a name="l00624"></a>00624         phys_writes(PhysMake(0xc000,0)+0x0075, <span class="stringliteral">&quot; Tseng &quot;</span>, 8);
<a name="l00625"></a>00625 }
<a name="l00626"></a>00626 
<a name="l00627"></a>00627 
<a name="l00628"></a>00628 <span class="comment">// Tseng ET3K implementation</span>
<a name="l00629"></a><a class="code" href="structSVGA__ET3K__DATA.html">00629</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00630"></a>00630 <span class="comment">// Stored exact values of some registers. Documentation only specifies some bits but hardware checks may</span>
<a name="l00631"></a>00631 <span class="comment">// expect other bits to be preserved.</span>
<a name="l00632"></a>00632         Bitu store_3d4_1b;
<a name="l00633"></a>00633         Bitu store_3d4_1c;
<a name="l00634"></a>00634         Bitu store_3d4_1d;
<a name="l00635"></a>00635         Bitu store_3d4_1e;
<a name="l00636"></a>00636         Bitu store_3d4_1f;
<a name="l00637"></a>00637         Bitu store_3d4_20;
<a name="l00638"></a>00638         Bitu store_3d4_21;
<a name="l00639"></a>00639         Bitu store_3d4_23; <span class="comment">// note that 22 is missing</span>
<a name="l00640"></a>00640         Bitu store_3d4_24;
<a name="l00641"></a>00641         Bitu store_3d4_25;
<a name="l00642"></a>00642 
<a name="l00643"></a>00643         Bitu store_3c0_16;
<a name="l00644"></a>00644         Bitu store_3c0_17;
<a name="l00645"></a>00645 
<a name="l00646"></a>00646         Bitu store_3c4_06;
<a name="l00647"></a>00647         Bitu store_3c4_07;
<a name="l00648"></a>00648 
<a name="l00649"></a>00649         Bitu clockFreq[8];
<a name="l00650"></a>00650         Bitu biosMode;
<a name="l00651"></a>00651 } <a class="code" href="structSVGA__ET3K__DATA.html">SVGA_ET3K_DATA</a>;
<a name="l00652"></a>00652 
<a name="l00653"></a>00653 <span class="keyword">static</span> <a class="code" href="structSVGA__ET3K__DATA.html">SVGA_ET3K_DATA</a> et3k = { 0,0,0,0,0,0,0,0,0,0, 0,0, 0,0, {0,0,0,0,0,0,0,0}, 0 };
<a name="l00654"></a>00654 
<a name="l00655"></a>00655 <span class="preprocessor">#define STORE_ET3K(port, index) \</span>
<a name="l00656"></a>00656 <span class="preprocessor">        case 0x##index: \</span>
<a name="l00657"></a>00657 <span class="preprocessor">        et3k.store_##port##_##index = val; \</span>
<a name="l00658"></a>00658 <span class="preprocessor">                break;</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span>
<a name="l00660"></a>00660 <span class="preprocessor">#define RESTORE_ET3K(port, index) \</span>
<a name="l00661"></a>00661 <span class="preprocessor">        case 0x##index: \</span>
<a name="l00662"></a>00662 <span class="preprocessor">                return et3k.store_##port##_##index;</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span>
<a name="l00664"></a>00664 
<a name="l00665"></a>00665 <span class="keywordtype">void</span> write_p3d5_et3k(Bitu reg,Bitu val,Bitu iolen) {
<a name="l00666"></a>00666         <span class="keywordflow">switch</span>(reg) {
<a name="l00667"></a>00667         <span class="comment">// 3d4 index 1bh-21h: Hardware zoom control registers</span>
<a name="l00668"></a>00668         <span class="comment">// I am not sure if there was a piece of software that used these.</span>
<a name="l00669"></a>00669         <span class="comment">// Not implemented and will probably stay this way.</span>
<a name="l00670"></a>00670         STORE_ET3K(3d4, 1b);
<a name="l00671"></a>00671         STORE_ET3K(3d4, 1c);
<a name="l00672"></a>00672         STORE_ET3K(3d4, 1d);
<a name="l00673"></a>00673         STORE_ET3K(3d4, 1e);
<a name="l00674"></a>00674         STORE_ET3K(3d4, 1f);
<a name="l00675"></a>00675         STORE_ET3K(3d4, 20);
<a name="l00676"></a>00676         STORE_ET3K(3d4, 21);
<a name="l00677"></a>00677 
<a name="l00678"></a>00678         <span class="keywordflow">case</span> 0x23:
<a name="l00679"></a>00679         <span class="comment">/*</span>
<a name="l00680"></a>00680 <span class="comment">        3d4h index 23h (R/W): Extended start ET3000</span>
<a name="l00681"></a>00681 <span class="comment">        bit   0  Cursor start address bit 16</span>
<a name="l00682"></a>00682 <span class="comment">                  1  Display start address bit 16</span>
<a name="l00683"></a>00683 <span class="comment">                  2  Zoom start address bit 16</span>
<a name="l00684"></a>00684 <span class="comment">                  7  If set memory address 8 is output on the MBSL pin (allowing access to</span>
<a name="l00685"></a>00685 <span class="comment">                         1MB), if clear the blanking signal is output.</span>
<a name="l00686"></a>00686 <span class="comment">        */</span>
<a name="l00687"></a>00687         <span class="comment">// Only bits 1 and 2 are supported. Bit 2 is related to hardware zoom, bit 7 is too obscure to be useful</span>
<a name="l00688"></a>00688                 et3k.store_3d4_23 = val;
<a name="l00689"></a>00689                 vga.config.display_start = (vga.config.display_start &amp; 0xffff) | ((val &amp; 0x02)&lt;&lt;15);
<a name="l00690"></a>00690                 vga.config.cursor_start = (vga.config.cursor_start &amp; 0xffff) | ((val &amp; 0x01)&lt;&lt;16);
<a name="l00691"></a>00691                 <span class="keywordflow">break</span>;
<a name="l00692"></a>00692 
<a name="l00693"></a>00693 
<a name="l00694"></a>00694         <span class="comment">/*</span>
<a name="l00695"></a>00695 <span class="comment">        3d4h index 24h (R/W): Compatibility Control</span>
<a name="l00696"></a>00696 <span class="comment">        bit   0  Enable Clock Translate if set</span>
<a name="l00697"></a>00697 <span class="comment">                1  Clock Select bit 2. Bits 0-1 are in 3C2h/3CCh.</span>
<a name="l00698"></a>00698 <span class="comment">                2  Enable tri-state for all output pins if set</span>
<a name="l00699"></a>00699 <span class="comment">                3  Enable input A8 of 1MB DRAMs from the INTL output if set</span>
<a name="l00700"></a>00700 <span class="comment">                4  Reserved</span>
<a name="l00701"></a>00701 <span class="comment">                5  Enable external ROM CRTC translation if set</span>
<a name="l00702"></a>00702 <span class="comment">                6  Enable Double Scan and Underline Attribute if set</span>
<a name="l00703"></a>00703 <span class="comment">                7  Enable 6845 compatibility if set.</span>
<a name="l00704"></a>00704 <span class="comment">        */</span>
<a name="l00705"></a>00705         <span class="comment">// TODO: Some of these may be worth implementing.</span>
<a name="l00706"></a>00706                 STORE_ET3K(3d4, 24);
<a name="l00707"></a>00707 
<a name="l00708"></a>00708 
<a name="l00709"></a>00709         <span class="keywordflow">case</span> 0x25:
<a name="l00710"></a>00710         <span class="comment">/*</span>
<a name="l00711"></a>00711 <span class="comment">        3d4h index 25h (R/W): Overflow High</span>
<a name="l00712"></a>00712 <span class="comment">        bit   0  Vertical Blank Start bit 10</span>
<a name="l00713"></a>00713 <span class="comment">                  1  Vertical Total Start bit 10</span>
<a name="l00714"></a>00714 <span class="comment">                  2  Vertical Display End bit 10</span>
<a name="l00715"></a>00715 <span class="comment">                  3  Vertical Sync Start bit 10</span>
<a name="l00716"></a>00716 <span class="comment">                  4  Line Compare bit 10</span>
<a name="l00717"></a>00717 <span class="comment">                  5-6  Reserved</span>
<a name="l00718"></a>00718 <span class="comment">                  7  Vertical Interlace if set</span>
<a name="l00719"></a>00719 <span class="comment">        */</span>
<a name="l00720"></a>00720                 et3k.store_3d4_25 = val;
<a name="l00721"></a>00721                 vga.config.line_compare = (vga.config.line_compare &amp; 0x3ff) | ((val&amp;0x10)&lt;&lt;6);
<a name="l00722"></a>00722         <span class="comment">// Abusing s3 ex_ver_overflow field. This is to be cleaned up later.</span>
<a name="l00723"></a>00723                 {
<a name="l00724"></a>00724                         Bit8u s3val =
<a name="l00725"></a>00725                                 ((val &amp; 0x01) &lt;&lt; 2) | <span class="comment">// vbstart</span>
<a name="l00726"></a>00726                                 ((val &amp; 0x02) &gt;&gt; 1) | <span class="comment">// vtotal</span>
<a name="l00727"></a>00727                                 ((val &amp; 0x04) &gt;&gt; 1) | <span class="comment">// vdispend</span>
<a name="l00728"></a>00728                                 ((val &amp; 0x08) &lt;&lt; 1) | <span class="comment">// vsyncstart (?)</span>
<a name="l00729"></a>00729                                 ((val &amp; 0x10) &lt;&lt; 2); <span class="comment">// linecomp</span>
<a name="l00730"></a>00730                         <span class="keywordflow">if</span> ((s3val ^ vga.s3.ex_ver_overflow) &amp; 0x3) {
<a name="l00731"></a>00731                                 vga.s3.ex_ver_overflow=s3val;
<a name="l00732"></a>00732                                 VGA_StartResize();
<a name="l00733"></a>00733                         } <span class="keywordflow">else</span> vga.s3.ex_ver_overflow=s3val;
<a name="l00734"></a>00734                 }
<a name="l00735"></a>00735                 <span class="keywordflow">break</span>;
<a name="l00736"></a>00736 
<a name="l00737"></a>00737         <span class="keywordflow">default</span>:
<a name="l00738"></a>00738                 <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:CRTC:ET3K:Write to illegal index %2X&quot;</span>, (int)reg);
<a name="l00739"></a>00739                 <span class="keywordflow">break</span>;
<a name="l00740"></a>00740         }
<a name="l00741"></a>00741 }
<a name="l00742"></a>00742 
<a name="l00743"></a>00743 Bitu read_p3d5_et3k(Bitu reg,Bitu iolen) {
<a name="l00744"></a>00744         <span class="keywordflow">switch</span>(reg) {
<a name="l00745"></a>00745         RESTORE_ET3K(3d4, 1b);
<a name="l00746"></a>00746         RESTORE_ET3K(3d4, 1c);
<a name="l00747"></a>00747         RESTORE_ET3K(3d4, 1d);
<a name="l00748"></a>00748         RESTORE_ET3K(3d4, 1e);
<a name="l00749"></a>00749         RESTORE_ET3K(3d4, 1f);
<a name="l00750"></a>00750         RESTORE_ET3K(3d4, 20);
<a name="l00751"></a>00751         RESTORE_ET3K(3d4, 21);
<a name="l00752"></a>00752         RESTORE_ET3K(3d4, 23);
<a name="l00753"></a>00753         RESTORE_ET3K(3d4, 24);
<a name="l00754"></a>00754         RESTORE_ET3K(3d4, 25);
<a name="l00755"></a>00755         <span class="keywordflow">default</span>:
<a name="l00756"></a>00756                 <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:CRTC:ET3K:Read from illegal index %2X&quot;</span>, (int)reg);
<a name="l00757"></a>00757                 <span class="keywordflow">break</span>;
<a name="l00758"></a>00758         }
<a name="l00759"></a>00759         <span class="keywordflow">return</span> 0x0;
<a name="l00760"></a>00760 }
<a name="l00761"></a>00761 
<a name="l00762"></a>00762 <span class="keywordtype">void</span> write_p3c5_et3k(Bitu reg,Bitu val,Bitu iolen) {
<a name="l00763"></a>00763         <span class="keywordflow">switch</span>(reg) {
<a name="l00764"></a>00764         <span class="comment">// Both registers deal mostly with hardware zoom which is not implemented. Other bits</span>
<a name="l00765"></a>00765         <span class="comment">// seem to be useless for emulation with the exception of index 7 bit 4 (font select)</span>
<a name="l00766"></a>00766         STORE_ET3K(3c4, 06);
<a name="l00767"></a>00767         STORE_ET3K(3c4, 07);
<a name="l00768"></a>00768         <span class="keywordflow">default</span>:
<a name="l00769"></a>00769                 <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:SEQ:ET3K:Write to illegal index %2X&quot;</span>, (int)reg);
<a name="l00770"></a>00770                 <span class="keywordflow">break</span>;
<a name="l00771"></a>00771         }
<a name="l00772"></a>00772 }
<a name="l00773"></a>00773 
<a name="l00774"></a>00774 Bitu read_p3c5_et3k(Bitu reg,Bitu iolen) {
<a name="l00775"></a>00775         <span class="keywordflow">switch</span>(reg) {
<a name="l00776"></a>00776         RESTORE_ET3K(3c4, 06);
<a name="l00777"></a>00777         RESTORE_ET3K(3c4, 07);
<a name="l00778"></a>00778         <span class="keywordflow">default</span>:
<a name="l00779"></a>00779                 <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:SEQ:ET3K:Read from illegal index %2X&quot;</span>, (int)reg);
<a name="l00780"></a>00780                 <span class="keywordflow">break</span>;
<a name="l00781"></a>00781         }
<a name="l00782"></a>00782         <span class="keywordflow">return</span> 0x0;
<a name="l00783"></a>00783 }
<a name="l00784"></a>00784 
<a name="l00785"></a>00785 <span class="comment">/*</span>
<a name="l00786"></a>00786 <span class="comment">3CDh (R/W): Segment Select</span>
<a name="l00787"></a>00787 <span class="comment">bit 0-2  64k Write bank number</span>
<a name="l00788"></a>00788 <span class="comment">    3-5  64k Read bank number</span>
<a name="l00789"></a>00789 <span class="comment">    6-7  Segment Configuration.</span>
<a name="l00790"></a>00790 <span class="comment">           0  128K segments</span>
<a name="l00791"></a>00791 <span class="comment">           1   64K segments</span>
<a name="l00792"></a>00792 <span class="comment">           2  1M linear memory</span>
<a name="l00793"></a>00793 <span class="comment">NOTES: 1M linear memory is not supported</span>
<a name="l00794"></a>00794 <span class="comment">*/</span>
<a name="l00795"></a>00795 <span class="keywordtype">void</span> write_p3cd_et3k(Bitu port,Bitu val,Bitu iolen) {
<a name="l00796"></a>00796         vga.svga.bank_write = val &amp; 0x07;
<a name="l00797"></a>00797         vga.svga.bank_read = (val&gt;&gt;3) &amp; 0x07;
<a name="l00798"></a>00798         vga.svga.bank_size = (val&amp;0x40)?64*1024:128*1024;
<a name="l00799"></a>00799         VGA_SetupHandlers();
<a name="l00800"></a>00800 }
<a name="l00801"></a>00801 
<a name="l00802"></a>00802 Bitu read_p3cd_et3k(Bitu port,Bitu iolen) {
<a name="l00803"></a>00803         <span class="keywordflow">return</span> (vga.svga.bank_read&lt;&lt;3)|vga.svga.bank_write|((vga.svga.bank_size==128*1024)?0:0x40);
<a name="l00804"></a>00804 }
<a name="l00805"></a>00805 
<a name="l00806"></a>00806 <span class="keywordtype">void</span> write_p3c0_et3k(Bitu reg,Bitu val,Bitu iolen) {
<a name="l00807"></a>00807 <span class="comment">// See ET4K notes.</span>
<a name="l00808"></a>00808         <span class="keywordflow">switch</span>(reg) {
<a name="l00809"></a>00809         STORE_ET3K(3c0, 16);
<a name="l00810"></a>00810         STORE_ET3K(3c0, 17);
<a name="l00811"></a>00811         <span class="keywordflow">default</span>:
<a name="l00812"></a>00812                 <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:ATTR:ET3K:Write to illegal index %2X&quot;</span>, (int)reg);
<a name="l00813"></a>00813                 <span class="keywordflow">break</span>;
<a name="l00814"></a>00814         }
<a name="l00815"></a>00815 }
<a name="l00816"></a>00816 
<a name="l00817"></a>00817 Bitu read_p3c1_et3k(Bitu reg,Bitu iolen) {
<a name="l00818"></a>00818         <span class="keywordflow">switch</span>(reg) {
<a name="l00819"></a>00819         RESTORE_ET3K(3c0, 16);
<a name="l00820"></a>00820         RESTORE_ET3K(3c0, 17);
<a name="l00821"></a>00821         <span class="keywordflow">default</span>:
<a name="l00822"></a>00822                 <a class="code" href="classLOG.html">LOG</a>(LOG_VGAMISC,LOG_NORMAL)(<span class="stringliteral">&quot;VGA:ATTR:ET3K:Read from illegal index %2X&quot;</span>, (int)reg);
<a name="l00823"></a>00823                 <span class="keywordflow">break</span>;
<a name="l00824"></a>00824         }
<a name="l00825"></a>00825         <span class="keywordflow">return</span> 0x0;
<a name="l00826"></a>00826 }
<a name="l00827"></a>00827 
<a name="l00828"></a>00828 <span class="comment">/*</span>
<a name="l00829"></a>00829 <span class="comment">These ports are used but have little if any effect on emulation:</span>
<a name="l00830"></a>00830 <span class="comment">        3B8h (W):  Display Mode Control Register</span>
<a name="l00831"></a>00831 <span class="comment">        3BFh (R/W): Hercules Compatibility Mode</span>
<a name="l00832"></a>00832 <span class="comment">        3CBh (R/W): PEL Address/Data Wd</span>
<a name="l00833"></a>00833 <span class="comment">        3CEh index 0Dh (R/W): Microsequencer Mode</span>
<a name="l00834"></a>00834 <span class="comment">        3CEh index 0Eh (R/W): Microsequencer Reset</span>
<a name="l00835"></a>00835 <span class="comment">        3d8h (R/W): Display Mode Control</span>
<a name="l00836"></a>00836 <span class="comment">        3D9h (W): Color Select Register</span>
<a name="l00837"></a>00837 <span class="comment">        3dAh (W):  Feature Control Register</span>
<a name="l00838"></a>00838 <span class="comment">        3DEh (W);  AT&amp;T Mode Control Register</span>
<a name="l00839"></a>00839 <span class="comment">*/</span>
<a name="l00840"></a>00840 
<a name="l00841"></a>00841 <span class="keyword">static</span> Bitu get_clock_index_et3k() {
<a name="l00842"></a>00842         <span class="keywordflow">return</span> ((vga.misc_output&gt;&gt;2)&amp;3) | ((et3k.store_3d4_24&lt;&lt;1)&amp;4);
<a name="l00843"></a>00843 }
<a name="l00844"></a>00844 
<a name="l00845"></a>00845 <span class="keyword">static</span> <span class="keywordtype">void</span> set_clock_index_et3k(Bitu index) {
<a name="l00846"></a>00846         <span class="comment">// Shortwiring register reads/writes for simplicity</span>
<a name="l00847"></a>00847         IO_Write(0x3c2, (vga.misc_output&amp;~0x0c)|((index&amp;3)&lt;&lt;2));
<a name="l00848"></a>00848         et3k.store_3d4_24 = (et3k.store_3d4_24&amp;~0x02)|((index&amp;4)&gt;&gt;1);
<a name="l00849"></a>00849 }
<a name="l00850"></a>00850 
<a name="l00851"></a>00851 <span class="keywordtype">void</span> FinishSetMode_ET3K(Bitu crtc_base, <a class="code" href="structVGA__ModeExtraData.html">VGA_ModeExtraData</a>* modeData) {
<a name="l00852"></a>00852         et3k.biosMode = modeData-&gt;modeNo;
<a name="l00853"></a>00853 
<a name="l00854"></a>00854         IO_Write(0x3cd, 0x40); <span class="comment">// both banks to 0, 64K bank size</span>
<a name="l00855"></a>00855 
<a name="l00856"></a>00856         <span class="comment">// Tseng ET3K does not have horizontal overflow bits</span>
<a name="l00857"></a>00857         <span class="comment">// Reinterpret ver_overflow</span>
<a name="l00858"></a>00858         Bit8u et4k_ver_overflow =
<a name="l00859"></a>00859                 ((modeData-&gt;ver_overflow &amp; 0x01) &lt;&lt; 1) | <span class="comment">// vtotal10</span>
<a name="l00860"></a>00860                 ((modeData-&gt;ver_overflow &amp; 0x02) &lt;&lt; 1) | <span class="comment">// vdispend10</span>
<a name="l00861"></a>00861                 ((modeData-&gt;ver_overflow &amp; 0x04) &gt;&gt; 2) | <span class="comment">// vbstart10</span>
<a name="l00862"></a>00862                 ((modeData-&gt;ver_overflow &amp; 0x10) &gt;&gt; 1) | <span class="comment">// vretrace10 (tseng has vsync start?)</span>
<a name="l00863"></a>00863                 ((modeData-&gt;ver_overflow &amp; 0x40) &gt;&gt; 2);  <span class="comment">// line_compare</span>
<a name="l00864"></a>00864         IO_Write(crtc_base,0x25);IO_Write(crtc_base+1,et4k_ver_overflow);
<a name="l00865"></a>00865 
<a name="l00866"></a>00866         <span class="comment">// Clear remaining ext CRTC registers</span>
<a name="l00867"></a>00867         <span class="keywordflow">for</span> (Bitu i=0x16; i&lt;=0x21; i++)
<a name="l00868"></a>00868                 IO_Write(crtc_base,i);IO_Write(crtc_base+1,0);
<a name="l00869"></a>00869         IO_Write(crtc_base,0x23);IO_Write(crtc_base+1,0);
<a name="l00870"></a>00870         IO_Write(crtc_base,0x24);IO_Write(crtc_base+1,0);
<a name="l00871"></a>00871         <span class="comment">// Clear ext SEQ</span>
<a name="l00872"></a>00872         IO_Write(0x3c4,0x06);IO_Write(0x3c5,0);
<a name="l00873"></a>00873         IO_Write(0x3c4,0x07);IO_Write(0x3c5,0x40); <span class="comment">// 0 in this register breaks WHATVGA</span>
<a name="l00874"></a>00874         <span class="comment">// Clear ext ATTR</span>
<a name="l00875"></a>00875         IO_Write(0x3c0,0x16);IO_Write(0x3c0,0);
<a name="l00876"></a>00876         IO_Write(0x3c0,0x17);IO_Write(0x3c0,0);
<a name="l00877"></a>00877 
<a name="l00878"></a>00878         <span class="comment">// Select SVGA clock to get close to 60Hz (not particularly clean implementation)</span>
<a name="l00879"></a>00879         <span class="keywordflow">if</span> (modeData-&gt;modeNo &gt; 0x13) {
<a name="l00880"></a>00880                 Bitu target = modeData-&gt;vtotal*8*modeData-&gt;htotal*60;
<a name="l00881"></a>00881                 Bitu best = 1;
<a name="l00882"></a>00882                 Bits dist = 100000000;
<a name="l00883"></a>00883                 <span class="keywordflow">for</span> (Bitu i=0; i&lt;8; i++) {
<a name="l00884"></a>00884                         Bits cdiff = abs((Bits)(target-et3k.clockFreq[i]));
<a name="l00885"></a>00885                         <span class="keywordflow">if</span> (cdiff &lt; dist) {
<a name="l00886"></a>00886                                 best = i;
<a name="l00887"></a>00887                                 dist = cdiff;
<a name="l00888"></a>00888                         }
<a name="l00889"></a>00889                 }
<a name="l00890"></a>00890                 set_clock_index_et3k(best);
<a name="l00891"></a>00891         }
<a name="l00892"></a>00892 
<a name="l00893"></a>00893         <span class="keywordflow">if</span> (svga.determine_mode)
<a name="l00894"></a>00894                 svga.determine_mode();
<a name="l00895"></a>00895 
<a name="l00896"></a>00896         <span class="comment">// Verified on functioning (at last!) hardware: Tseng ET3000 is the same as ET4000 when</span>
<a name="l00897"></a>00897         <span class="comment">// it comes to chain4 architecture</span>
<a name="l00898"></a>00898     vga.config.compatible_chain4 = <span class="keyword">false</span>;
<a name="l00899"></a>00899         vga.vmemwrap = vga.vmemsize;
<a name="l00900"></a>00900 
<a name="l00901"></a>00901         VGA_SetupHandlers();
<a name="l00902"></a>00902 }
<a name="l00903"></a>00903 
<a name="l00904"></a>00904 <span class="keywordtype">void</span> DetermineMode_ET3K() {
<a name="l00905"></a>00905         <span class="comment">// Close replica from the base implementation. It will stay here</span>
<a name="l00906"></a>00906         <span class="comment">// until I figure a way to either distinguish M_VGA and M_LIN8 or</span>
<a name="l00907"></a>00907         <span class="comment">// merge them.</span>
<a name="l00908"></a>00908         <span class="keywordflow">if</span> (vga.attr.mode_control &amp; 1) {
<a name="l00909"></a>00909                 <span class="keywordflow">if</span> (vga.gfx.mode &amp; 0x40) VGA_SetMode((et3k.biosMode&lt;=0x13)?M_VGA:M_LIN8); <span class="comment">// Ugly...</span>
<a name="l00910"></a>00910                 <span class="keywordflow">else</span> <span class="keywordflow">if</span> (vga.gfx.mode &amp; 0x20) VGA_SetMode(M_CGA4);
<a name="l00911"></a>00911                 <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((vga.gfx.miscellaneous &amp; 0x0c)==0x0c) VGA_SetMode(M_CGA2);
<a name="l00912"></a>00912                 <span class="keywordflow">else</span> VGA_SetMode((et3k.biosMode&lt;=0x13)?M_EGA:M_LIN4);
<a name="l00913"></a>00913         } <span class="keywordflow">else</span> {
<a name="l00914"></a>00914                 VGA_SetMode(M_TEXT);
<a name="l00915"></a>00915         }
<a name="l00916"></a>00916 }
<a name="l00917"></a>00917 
<a name="l00918"></a>00918 <span class="keywordtype">void</span> SetClock_ET3K(Bitu which,Bitu target) {
<a name="l00919"></a>00919         et3k.clockFreq[which]=1000*target;
<a name="l00920"></a>00920         VGA_StartResize();
<a name="l00921"></a>00921 }
<a name="l00922"></a>00922 
<a name="l00923"></a>00923 Bitu GetClock_ET3K() {
<a name="l00924"></a>00924         <span class="keywordflow">return</span> et3k.clockFreq[get_clock_index_et3k()];
<a name="l00925"></a>00925 }
<a name="l00926"></a>00926 
<a name="l00927"></a>00927 <span class="keywordtype">bool</span> AcceptsMode_ET3K(Bitu mode) {
<a name="l00928"></a>00928         <span class="keywordflow">return</span> mode &lt;= 0x37 &amp;&amp; mode != 0x2f &amp;&amp; VideoModeMemSize(mode) &lt; vga.vmemsize;
<a name="l00929"></a>00929 }
<a name="l00930"></a>00930 
<a name="l00931"></a>00931 <span class="keywordtype">void</span> SVGA_Setup_TsengET3K(<span class="keywordtype">void</span>) {
<a name="l00932"></a>00932         svga.write_p3d5 = &amp;write_p3d5_et3k;
<a name="l00933"></a>00933         svga.read_p3d5 = &amp;read_p3d5_et3k;
<a name="l00934"></a>00934         svga.write_p3c5 = &amp;write_p3c5_et3k;
<a name="l00935"></a>00935         svga.read_p3c5 = &amp;read_p3c5_et3k;
<a name="l00936"></a>00936         svga.write_p3c0 = &amp;write_p3c0_et3k;
<a name="l00937"></a>00937         svga.read_p3c1 = &amp;read_p3c1_et3k;
<a name="l00938"></a>00938 
<a name="l00939"></a>00939         svga.set_video_mode = &amp;FinishSetMode_ET3K;
<a name="l00940"></a>00940         svga.determine_mode = &amp;DetermineMode_ET3K;
<a name="l00941"></a>00941         svga.set_clock = &amp;SetClock_ET3K;
<a name="l00942"></a>00942         svga.get_clock = &amp;GetClock_ET3K;
<a name="l00943"></a>00943         svga.accepts_mode = &amp;AcceptsMode_ET3K;
<a name="l00944"></a>00944 
<a name="l00945"></a>00945         VGA_SetClock(0,CLK_25);
<a name="l00946"></a>00946         VGA_SetClock(1,CLK_28);
<a name="l00947"></a>00947         VGA_SetClock(2,32400);
<a name="l00948"></a>00948         VGA_SetClock(3,35900);
<a name="l00949"></a>00949         VGA_SetClock(4,39900);
<a name="l00950"></a>00950         VGA_SetClock(5,44700);
<a name="l00951"></a>00951         VGA_SetClock(6,31400);
<a name="l00952"></a>00952         VGA_SetClock(7,37500);
<a name="l00953"></a>00953 
<a name="l00954"></a>00954         IO_RegisterReadHandler(0x3cd,read_p3cd_et3k,IO_MB);
<a name="l00955"></a>00955         IO_RegisterWriteHandler(0x3cd,write_p3cd_et3k,IO_MB);
<a name="l00956"></a>00956 
<a name="l00957"></a>00957         vga.vmemsize = 512*1024; <span class="comment">// Cannot figure how this was supposed to work on the real card</span>
<a name="l00958"></a>00958 
<a name="l00959"></a>00959         <span class="comment">// Tseng ROM signature</span>
<a name="l00960"></a>00960         PhysPt rom_base=PhysMake(0xc000,0);
<a name="l00961"></a>00961         phys_writeb(rom_base+0x0075,<span class="charliteral">&#39; &#39;</span>);
<a name="l00962"></a>00962         phys_writeb(rom_base+0x0076,<span class="charliteral">&#39;T&#39;</span>);
<a name="l00963"></a>00963         phys_writeb(rom_base+0x0077,<span class="charliteral">&#39;s&#39;</span>);
<a name="l00964"></a>00964         phys_writeb(rom_base+0x0078,<span class="charliteral">&#39;e&#39;</span>);
<a name="l00965"></a>00965         phys_writeb(rom_base+0x0079,<span class="charliteral">&#39;n&#39;</span>);
<a name="l00966"></a>00966         phys_writeb(rom_base+0x007a,<span class="charliteral">&#39;g&#39;</span>);
<a name="l00967"></a>00967         phys_writeb(rom_base+0x007b,<span class="charliteral">&#39; &#39;</span>);
<a name="l00968"></a>00968 }
<a name="l00969"></a>00969 
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Sun Feb 18 2018 03:17:10 for DOSBox-X by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.0
</small></address>

</body>
</html>
