DECL|ABORT|member|__O uint32_t ABORT; /**< Channel Abort control for all DMA channels., array offset: 0x78, array step: 0x5C */
DECL|ACTIVE|member|__I uint32_t ACTIVE; /**< Channel Active status for all DMA channels., array offset: 0x30, array step: 0x5C */
DECL|ADC0_BASE|macro|ADC0_BASE
DECL|ADC0_SEQA_IRQn|enumerator|ADC0_SEQA_IRQn = 22, /**< ADC0 sequence A completion. */
DECL|ADC0_SEQB_IRQn|enumerator|ADC0_SEQB_IRQn = 23, /**< ADC0 sequence B completion. */
DECL|ADC0_THCMP_IRQn|enumerator|ADC0_THCMP_IRQn = 24, /**< ADC0 threshold compare and error. */
DECL|ADC0|macro|ADC0
DECL|ADCCLKDIV|member|__IO uint32_t ADCCLKDIV; /**< ADC clock divider, offset: 0x394 */
DECL|ADCCLKSEL|member|__IO uint32_t ADCCLKSEL; /**< ADC clock source select, offset: 0x2A4 */
DECL|ADC_BASE_ADDRS|macro|ADC_BASE_ADDRS
DECL|ADC_BASE_PTRS|macro|ADC_BASE_PTRS
DECL|ADC_CALIB_CALIB_MASK|macro|ADC_CALIB_CALIB_MASK
DECL|ADC_CALIB_CALIB_SHIFT|macro|ADC_CALIB_CALIB_SHIFT
DECL|ADC_CALIB_CALIB|macro|ADC_CALIB_CALIB
DECL|ADC_CALIB_CALREQD_MASK|macro|ADC_CALIB_CALREQD_MASK
DECL|ADC_CALIB_CALREQD_SHIFT|macro|ADC_CALIB_CALREQD_SHIFT
DECL|ADC_CALIB_CALREQD|macro|ADC_CALIB_CALREQD
DECL|ADC_CALIB_CALVALUE_MASK|macro|ADC_CALIB_CALVALUE_MASK
DECL|ADC_CALIB_CALVALUE_SHIFT|macro|ADC_CALIB_CALVALUE_SHIFT
DECL|ADC_CALIB_CALVALUE|macro|ADC_CALIB_CALVALUE
DECL|ADC_CHAN_THRSEL_CH0_THRSEL_MASK|macro|ADC_CHAN_THRSEL_CH0_THRSEL_MASK
DECL|ADC_CHAN_THRSEL_CH0_THRSEL_SHIFT|macro|ADC_CHAN_THRSEL_CH0_THRSEL_SHIFT
DECL|ADC_CHAN_THRSEL_CH0_THRSEL|macro|ADC_CHAN_THRSEL_CH0_THRSEL
DECL|ADC_CHAN_THRSEL_CH10_THRSEL_MASK|macro|ADC_CHAN_THRSEL_CH10_THRSEL_MASK
DECL|ADC_CHAN_THRSEL_CH10_THRSEL_SHIFT|macro|ADC_CHAN_THRSEL_CH10_THRSEL_SHIFT
DECL|ADC_CHAN_THRSEL_CH10_THRSEL|macro|ADC_CHAN_THRSEL_CH10_THRSEL
DECL|ADC_CHAN_THRSEL_CH11_THRSEL_MASK|macro|ADC_CHAN_THRSEL_CH11_THRSEL_MASK
DECL|ADC_CHAN_THRSEL_CH11_THRSEL_SHIFT|macro|ADC_CHAN_THRSEL_CH11_THRSEL_SHIFT
DECL|ADC_CHAN_THRSEL_CH11_THRSEL|macro|ADC_CHAN_THRSEL_CH11_THRSEL
DECL|ADC_CHAN_THRSEL_CH1_THRSEL_MASK|macro|ADC_CHAN_THRSEL_CH1_THRSEL_MASK
DECL|ADC_CHAN_THRSEL_CH1_THRSEL_SHIFT|macro|ADC_CHAN_THRSEL_CH1_THRSEL_SHIFT
DECL|ADC_CHAN_THRSEL_CH1_THRSEL|macro|ADC_CHAN_THRSEL_CH1_THRSEL
DECL|ADC_CHAN_THRSEL_CH2_THRSEL_MASK|macro|ADC_CHAN_THRSEL_CH2_THRSEL_MASK
DECL|ADC_CHAN_THRSEL_CH2_THRSEL_SHIFT|macro|ADC_CHAN_THRSEL_CH2_THRSEL_SHIFT
DECL|ADC_CHAN_THRSEL_CH2_THRSEL|macro|ADC_CHAN_THRSEL_CH2_THRSEL
DECL|ADC_CHAN_THRSEL_CH3_THRSEL_MASK|macro|ADC_CHAN_THRSEL_CH3_THRSEL_MASK
DECL|ADC_CHAN_THRSEL_CH3_THRSEL_SHIFT|macro|ADC_CHAN_THRSEL_CH3_THRSEL_SHIFT
DECL|ADC_CHAN_THRSEL_CH3_THRSEL|macro|ADC_CHAN_THRSEL_CH3_THRSEL
DECL|ADC_CHAN_THRSEL_CH4_THRSEL_MASK|macro|ADC_CHAN_THRSEL_CH4_THRSEL_MASK
DECL|ADC_CHAN_THRSEL_CH4_THRSEL_SHIFT|macro|ADC_CHAN_THRSEL_CH4_THRSEL_SHIFT
DECL|ADC_CHAN_THRSEL_CH4_THRSEL|macro|ADC_CHAN_THRSEL_CH4_THRSEL
DECL|ADC_CHAN_THRSEL_CH5_THRSEL_MASK|macro|ADC_CHAN_THRSEL_CH5_THRSEL_MASK
DECL|ADC_CHAN_THRSEL_CH5_THRSEL_SHIFT|macro|ADC_CHAN_THRSEL_CH5_THRSEL_SHIFT
DECL|ADC_CHAN_THRSEL_CH5_THRSEL|macro|ADC_CHAN_THRSEL_CH5_THRSEL
DECL|ADC_CHAN_THRSEL_CH6_THRSEL_MASK|macro|ADC_CHAN_THRSEL_CH6_THRSEL_MASK
DECL|ADC_CHAN_THRSEL_CH6_THRSEL_SHIFT|macro|ADC_CHAN_THRSEL_CH6_THRSEL_SHIFT
DECL|ADC_CHAN_THRSEL_CH6_THRSEL|macro|ADC_CHAN_THRSEL_CH6_THRSEL
DECL|ADC_CHAN_THRSEL_CH7_THRSEL_MASK|macro|ADC_CHAN_THRSEL_CH7_THRSEL_MASK
DECL|ADC_CHAN_THRSEL_CH7_THRSEL_SHIFT|macro|ADC_CHAN_THRSEL_CH7_THRSEL_SHIFT
DECL|ADC_CHAN_THRSEL_CH7_THRSEL|macro|ADC_CHAN_THRSEL_CH7_THRSEL
DECL|ADC_CHAN_THRSEL_CH8_THRSEL_MASK|macro|ADC_CHAN_THRSEL_CH8_THRSEL_MASK
DECL|ADC_CHAN_THRSEL_CH8_THRSEL_SHIFT|macro|ADC_CHAN_THRSEL_CH8_THRSEL_SHIFT
DECL|ADC_CHAN_THRSEL_CH8_THRSEL|macro|ADC_CHAN_THRSEL_CH8_THRSEL
DECL|ADC_CHAN_THRSEL_CH9_THRSEL_MASK|macro|ADC_CHAN_THRSEL_CH9_THRSEL_MASK
DECL|ADC_CHAN_THRSEL_CH9_THRSEL_SHIFT|macro|ADC_CHAN_THRSEL_CH9_THRSEL_SHIFT
DECL|ADC_CHAN_THRSEL_CH9_THRSEL|macro|ADC_CHAN_THRSEL_CH9_THRSEL
DECL|ADC_CTRL_ASYNMODE_MASK|macro|ADC_CTRL_ASYNMODE_MASK
DECL|ADC_CTRL_ASYNMODE_SHIFT|macro|ADC_CTRL_ASYNMODE_SHIFT
DECL|ADC_CTRL_ASYNMODE|macro|ADC_CTRL_ASYNMODE
DECL|ADC_CTRL_BYPASSCAL_MASK|macro|ADC_CTRL_BYPASSCAL_MASK
DECL|ADC_CTRL_BYPASSCAL_SHIFT|macro|ADC_CTRL_BYPASSCAL_SHIFT
DECL|ADC_CTRL_BYPASSCAL|macro|ADC_CTRL_BYPASSCAL
DECL|ADC_CTRL_CLKDIV_MASK|macro|ADC_CTRL_CLKDIV_MASK
DECL|ADC_CTRL_CLKDIV_SHIFT|macro|ADC_CTRL_CLKDIV_SHIFT
DECL|ADC_CTRL_CLKDIV|macro|ADC_CTRL_CLKDIV
DECL|ADC_CTRL_RESOL_MASK|macro|ADC_CTRL_RESOL_MASK
DECL|ADC_CTRL_RESOL_SHIFT|macro|ADC_CTRL_RESOL_SHIFT
DECL|ADC_CTRL_RESOL|macro|ADC_CTRL_RESOL
DECL|ADC_CTRL_TSAMP_MASK|macro|ADC_CTRL_TSAMP_MASK
DECL|ADC_CTRL_TSAMP_SHIFT|macro|ADC_CTRL_TSAMP_SHIFT
DECL|ADC_CTRL_TSAMP|macro|ADC_CTRL_TSAMP
DECL|ADC_DAT_CHANNEL_MASK|macro|ADC_DAT_CHANNEL_MASK
DECL|ADC_DAT_CHANNEL_SHIFT|macro|ADC_DAT_CHANNEL_SHIFT
DECL|ADC_DAT_CHANNEL|macro|ADC_DAT_CHANNEL
DECL|ADC_DAT_COUNT|macro|ADC_DAT_COUNT
DECL|ADC_DAT_DATAVALID_MASK|macro|ADC_DAT_DATAVALID_MASK
DECL|ADC_DAT_DATAVALID_SHIFT|macro|ADC_DAT_DATAVALID_SHIFT
DECL|ADC_DAT_DATAVALID|macro|ADC_DAT_DATAVALID
DECL|ADC_DAT_OVERRUN_MASK|macro|ADC_DAT_OVERRUN_MASK
DECL|ADC_DAT_OVERRUN_SHIFT|macro|ADC_DAT_OVERRUN_SHIFT
DECL|ADC_DAT_OVERRUN|macro|ADC_DAT_OVERRUN
DECL|ADC_DAT_RESULT_MASK|macro|ADC_DAT_RESULT_MASK
DECL|ADC_DAT_RESULT_SHIFT|macro|ADC_DAT_RESULT_SHIFT
DECL|ADC_DAT_RESULT|macro|ADC_DAT_RESULT
DECL|ADC_DAT_THCMPCROSS_MASK|macro|ADC_DAT_THCMPCROSS_MASK
DECL|ADC_DAT_THCMPCROSS_SHIFT|macro|ADC_DAT_THCMPCROSS_SHIFT
DECL|ADC_DAT_THCMPCROSS|macro|ADC_DAT_THCMPCROSS
DECL|ADC_DAT_THCMPRANGE_MASK|macro|ADC_DAT_THCMPRANGE_MASK
DECL|ADC_DAT_THCMPRANGE_SHIFT|macro|ADC_DAT_THCMPRANGE_SHIFT
DECL|ADC_DAT_THCMPRANGE|macro|ADC_DAT_THCMPRANGE
DECL|ADC_FLAGS_OVERRUN0_MASK|macro|ADC_FLAGS_OVERRUN0_MASK
DECL|ADC_FLAGS_OVERRUN0_SHIFT|macro|ADC_FLAGS_OVERRUN0_SHIFT
DECL|ADC_FLAGS_OVERRUN0|macro|ADC_FLAGS_OVERRUN0
DECL|ADC_FLAGS_OVERRUN10_MASK|macro|ADC_FLAGS_OVERRUN10_MASK
DECL|ADC_FLAGS_OVERRUN10_SHIFT|macro|ADC_FLAGS_OVERRUN10_SHIFT
DECL|ADC_FLAGS_OVERRUN10|macro|ADC_FLAGS_OVERRUN10
DECL|ADC_FLAGS_OVERRUN11_MASK|macro|ADC_FLAGS_OVERRUN11_MASK
DECL|ADC_FLAGS_OVERRUN11_SHIFT|macro|ADC_FLAGS_OVERRUN11_SHIFT
DECL|ADC_FLAGS_OVERRUN11|macro|ADC_FLAGS_OVERRUN11
DECL|ADC_FLAGS_OVERRUN1_MASK|macro|ADC_FLAGS_OVERRUN1_MASK
DECL|ADC_FLAGS_OVERRUN1_SHIFT|macro|ADC_FLAGS_OVERRUN1_SHIFT
DECL|ADC_FLAGS_OVERRUN1|macro|ADC_FLAGS_OVERRUN1
DECL|ADC_FLAGS_OVERRUN2_MASK|macro|ADC_FLAGS_OVERRUN2_MASK
DECL|ADC_FLAGS_OVERRUN2_SHIFT|macro|ADC_FLAGS_OVERRUN2_SHIFT
DECL|ADC_FLAGS_OVERRUN2|macro|ADC_FLAGS_OVERRUN2
DECL|ADC_FLAGS_OVERRUN3_MASK|macro|ADC_FLAGS_OVERRUN3_MASK
DECL|ADC_FLAGS_OVERRUN3_SHIFT|macro|ADC_FLAGS_OVERRUN3_SHIFT
DECL|ADC_FLAGS_OVERRUN3|macro|ADC_FLAGS_OVERRUN3
DECL|ADC_FLAGS_OVERRUN4_MASK|macro|ADC_FLAGS_OVERRUN4_MASK
DECL|ADC_FLAGS_OVERRUN4_SHIFT|macro|ADC_FLAGS_OVERRUN4_SHIFT
DECL|ADC_FLAGS_OVERRUN4|macro|ADC_FLAGS_OVERRUN4
DECL|ADC_FLAGS_OVERRUN5_MASK|macro|ADC_FLAGS_OVERRUN5_MASK
DECL|ADC_FLAGS_OVERRUN5_SHIFT|macro|ADC_FLAGS_OVERRUN5_SHIFT
DECL|ADC_FLAGS_OVERRUN5|macro|ADC_FLAGS_OVERRUN5
DECL|ADC_FLAGS_OVERRUN6_MASK|macro|ADC_FLAGS_OVERRUN6_MASK
DECL|ADC_FLAGS_OVERRUN6_SHIFT|macro|ADC_FLAGS_OVERRUN6_SHIFT
DECL|ADC_FLAGS_OVERRUN6|macro|ADC_FLAGS_OVERRUN6
DECL|ADC_FLAGS_OVERRUN7_MASK|macro|ADC_FLAGS_OVERRUN7_MASK
DECL|ADC_FLAGS_OVERRUN7_SHIFT|macro|ADC_FLAGS_OVERRUN7_SHIFT
DECL|ADC_FLAGS_OVERRUN7|macro|ADC_FLAGS_OVERRUN7
DECL|ADC_FLAGS_OVERRUN8_MASK|macro|ADC_FLAGS_OVERRUN8_MASK
DECL|ADC_FLAGS_OVERRUN8_SHIFT|macro|ADC_FLAGS_OVERRUN8_SHIFT
DECL|ADC_FLAGS_OVERRUN8|macro|ADC_FLAGS_OVERRUN8
DECL|ADC_FLAGS_OVERRUN9_MASK|macro|ADC_FLAGS_OVERRUN9_MASK
DECL|ADC_FLAGS_OVERRUN9_SHIFT|macro|ADC_FLAGS_OVERRUN9_SHIFT
DECL|ADC_FLAGS_OVERRUN9|macro|ADC_FLAGS_OVERRUN9
DECL|ADC_FLAGS_OVR_INT_MASK|macro|ADC_FLAGS_OVR_INT_MASK
DECL|ADC_FLAGS_OVR_INT_SHIFT|macro|ADC_FLAGS_OVR_INT_SHIFT
DECL|ADC_FLAGS_OVR_INT|macro|ADC_FLAGS_OVR_INT
DECL|ADC_FLAGS_SEQA_INT_MASK|macro|ADC_FLAGS_SEQA_INT_MASK
DECL|ADC_FLAGS_SEQA_INT_SHIFT|macro|ADC_FLAGS_SEQA_INT_SHIFT
DECL|ADC_FLAGS_SEQA_INT|macro|ADC_FLAGS_SEQA_INT
DECL|ADC_FLAGS_SEQA_OVR_MASK|macro|ADC_FLAGS_SEQA_OVR_MASK
DECL|ADC_FLAGS_SEQA_OVR_SHIFT|macro|ADC_FLAGS_SEQA_OVR_SHIFT
DECL|ADC_FLAGS_SEQA_OVR|macro|ADC_FLAGS_SEQA_OVR
DECL|ADC_FLAGS_SEQB_INT_MASK|macro|ADC_FLAGS_SEQB_INT_MASK
DECL|ADC_FLAGS_SEQB_INT_SHIFT|macro|ADC_FLAGS_SEQB_INT_SHIFT
DECL|ADC_FLAGS_SEQB_INT|macro|ADC_FLAGS_SEQB_INT
DECL|ADC_FLAGS_SEQB_OVR_MASK|macro|ADC_FLAGS_SEQB_OVR_MASK
DECL|ADC_FLAGS_SEQB_OVR_SHIFT|macro|ADC_FLAGS_SEQB_OVR_SHIFT
DECL|ADC_FLAGS_SEQB_OVR|macro|ADC_FLAGS_SEQB_OVR
DECL|ADC_FLAGS_THCMP0_MASK|macro|ADC_FLAGS_THCMP0_MASK
DECL|ADC_FLAGS_THCMP0_SHIFT|macro|ADC_FLAGS_THCMP0_SHIFT
DECL|ADC_FLAGS_THCMP0|macro|ADC_FLAGS_THCMP0
DECL|ADC_FLAGS_THCMP10_MASK|macro|ADC_FLAGS_THCMP10_MASK
DECL|ADC_FLAGS_THCMP10_SHIFT|macro|ADC_FLAGS_THCMP10_SHIFT
DECL|ADC_FLAGS_THCMP10|macro|ADC_FLAGS_THCMP10
DECL|ADC_FLAGS_THCMP11_MASK|macro|ADC_FLAGS_THCMP11_MASK
DECL|ADC_FLAGS_THCMP11_SHIFT|macro|ADC_FLAGS_THCMP11_SHIFT
DECL|ADC_FLAGS_THCMP11|macro|ADC_FLAGS_THCMP11
DECL|ADC_FLAGS_THCMP1_MASK|macro|ADC_FLAGS_THCMP1_MASK
DECL|ADC_FLAGS_THCMP1_SHIFT|macro|ADC_FLAGS_THCMP1_SHIFT
DECL|ADC_FLAGS_THCMP1|macro|ADC_FLAGS_THCMP1
DECL|ADC_FLAGS_THCMP2_MASK|macro|ADC_FLAGS_THCMP2_MASK
DECL|ADC_FLAGS_THCMP2_SHIFT|macro|ADC_FLAGS_THCMP2_SHIFT
DECL|ADC_FLAGS_THCMP2|macro|ADC_FLAGS_THCMP2
DECL|ADC_FLAGS_THCMP3_MASK|macro|ADC_FLAGS_THCMP3_MASK
DECL|ADC_FLAGS_THCMP3_SHIFT|macro|ADC_FLAGS_THCMP3_SHIFT
DECL|ADC_FLAGS_THCMP3|macro|ADC_FLAGS_THCMP3
DECL|ADC_FLAGS_THCMP4_MASK|macro|ADC_FLAGS_THCMP4_MASK
DECL|ADC_FLAGS_THCMP4_SHIFT|macro|ADC_FLAGS_THCMP4_SHIFT
DECL|ADC_FLAGS_THCMP4|macro|ADC_FLAGS_THCMP4
DECL|ADC_FLAGS_THCMP5_MASK|macro|ADC_FLAGS_THCMP5_MASK
DECL|ADC_FLAGS_THCMP5_SHIFT|macro|ADC_FLAGS_THCMP5_SHIFT
DECL|ADC_FLAGS_THCMP5|macro|ADC_FLAGS_THCMP5
DECL|ADC_FLAGS_THCMP6_MASK|macro|ADC_FLAGS_THCMP6_MASK
DECL|ADC_FLAGS_THCMP6_SHIFT|macro|ADC_FLAGS_THCMP6_SHIFT
DECL|ADC_FLAGS_THCMP6|macro|ADC_FLAGS_THCMP6
DECL|ADC_FLAGS_THCMP7_MASK|macro|ADC_FLAGS_THCMP7_MASK
DECL|ADC_FLAGS_THCMP7_SHIFT|macro|ADC_FLAGS_THCMP7_SHIFT
DECL|ADC_FLAGS_THCMP7|macro|ADC_FLAGS_THCMP7
DECL|ADC_FLAGS_THCMP8_MASK|macro|ADC_FLAGS_THCMP8_MASK
DECL|ADC_FLAGS_THCMP8_SHIFT|macro|ADC_FLAGS_THCMP8_SHIFT
DECL|ADC_FLAGS_THCMP8|macro|ADC_FLAGS_THCMP8
DECL|ADC_FLAGS_THCMP9_MASK|macro|ADC_FLAGS_THCMP9_MASK
DECL|ADC_FLAGS_THCMP9_SHIFT|macro|ADC_FLAGS_THCMP9_SHIFT
DECL|ADC_FLAGS_THCMP9|macro|ADC_FLAGS_THCMP9
DECL|ADC_FLAGS_THCMP_INT_MASK|macro|ADC_FLAGS_THCMP_INT_MASK
DECL|ADC_FLAGS_THCMP_INT_SHIFT|macro|ADC_FLAGS_THCMP_INT_SHIFT
DECL|ADC_FLAGS_THCMP_INT|macro|ADC_FLAGS_THCMP_INT
DECL|ADC_INSEL_SEL_MASK|macro|ADC_INSEL_SEL_MASK
DECL|ADC_INSEL_SEL_SHIFT|macro|ADC_INSEL_SEL_SHIFT
DECL|ADC_INSEL_SEL|macro|ADC_INSEL_SEL
DECL|ADC_INTEN_ADCMPINTEN0_MASK|macro|ADC_INTEN_ADCMPINTEN0_MASK
DECL|ADC_INTEN_ADCMPINTEN0_SHIFT|macro|ADC_INTEN_ADCMPINTEN0_SHIFT
DECL|ADC_INTEN_ADCMPINTEN0|macro|ADC_INTEN_ADCMPINTEN0
DECL|ADC_INTEN_ADCMPINTEN10_MASK|macro|ADC_INTEN_ADCMPINTEN10_MASK
DECL|ADC_INTEN_ADCMPINTEN10_SHIFT|macro|ADC_INTEN_ADCMPINTEN10_SHIFT
DECL|ADC_INTEN_ADCMPINTEN10|macro|ADC_INTEN_ADCMPINTEN10
DECL|ADC_INTEN_ADCMPINTEN11_MASK|macro|ADC_INTEN_ADCMPINTEN11_MASK
DECL|ADC_INTEN_ADCMPINTEN11_SHIFT|macro|ADC_INTEN_ADCMPINTEN11_SHIFT
DECL|ADC_INTEN_ADCMPINTEN11|macro|ADC_INTEN_ADCMPINTEN11
DECL|ADC_INTEN_ADCMPINTEN1_MASK|macro|ADC_INTEN_ADCMPINTEN1_MASK
DECL|ADC_INTEN_ADCMPINTEN1_SHIFT|macro|ADC_INTEN_ADCMPINTEN1_SHIFT
DECL|ADC_INTEN_ADCMPINTEN1|macro|ADC_INTEN_ADCMPINTEN1
DECL|ADC_INTEN_ADCMPINTEN2_MASK|macro|ADC_INTEN_ADCMPINTEN2_MASK
DECL|ADC_INTEN_ADCMPINTEN2_SHIFT|macro|ADC_INTEN_ADCMPINTEN2_SHIFT
DECL|ADC_INTEN_ADCMPINTEN2|macro|ADC_INTEN_ADCMPINTEN2
DECL|ADC_INTEN_ADCMPINTEN3_MASK|macro|ADC_INTEN_ADCMPINTEN3_MASK
DECL|ADC_INTEN_ADCMPINTEN3_SHIFT|macro|ADC_INTEN_ADCMPINTEN3_SHIFT
DECL|ADC_INTEN_ADCMPINTEN3|macro|ADC_INTEN_ADCMPINTEN3
DECL|ADC_INTEN_ADCMPINTEN4_MASK|macro|ADC_INTEN_ADCMPINTEN4_MASK
DECL|ADC_INTEN_ADCMPINTEN4_SHIFT|macro|ADC_INTEN_ADCMPINTEN4_SHIFT
DECL|ADC_INTEN_ADCMPINTEN4|macro|ADC_INTEN_ADCMPINTEN4
DECL|ADC_INTEN_ADCMPINTEN5_MASK|macro|ADC_INTEN_ADCMPINTEN5_MASK
DECL|ADC_INTEN_ADCMPINTEN5_SHIFT|macro|ADC_INTEN_ADCMPINTEN5_SHIFT
DECL|ADC_INTEN_ADCMPINTEN5|macro|ADC_INTEN_ADCMPINTEN5
DECL|ADC_INTEN_ADCMPINTEN6_MASK|macro|ADC_INTEN_ADCMPINTEN6_MASK
DECL|ADC_INTEN_ADCMPINTEN6_SHIFT|macro|ADC_INTEN_ADCMPINTEN6_SHIFT
DECL|ADC_INTEN_ADCMPINTEN6|macro|ADC_INTEN_ADCMPINTEN6
DECL|ADC_INTEN_ADCMPINTEN7_MASK|macro|ADC_INTEN_ADCMPINTEN7_MASK
DECL|ADC_INTEN_ADCMPINTEN7_SHIFT|macro|ADC_INTEN_ADCMPINTEN7_SHIFT
DECL|ADC_INTEN_ADCMPINTEN7|macro|ADC_INTEN_ADCMPINTEN7
DECL|ADC_INTEN_ADCMPINTEN8_MASK|macro|ADC_INTEN_ADCMPINTEN8_MASK
DECL|ADC_INTEN_ADCMPINTEN8_SHIFT|macro|ADC_INTEN_ADCMPINTEN8_SHIFT
DECL|ADC_INTEN_ADCMPINTEN8|macro|ADC_INTEN_ADCMPINTEN8
DECL|ADC_INTEN_ADCMPINTEN9_MASK|macro|ADC_INTEN_ADCMPINTEN9_MASK
DECL|ADC_INTEN_ADCMPINTEN9_SHIFT|macro|ADC_INTEN_ADCMPINTEN9_SHIFT
DECL|ADC_INTEN_ADCMPINTEN9|macro|ADC_INTEN_ADCMPINTEN9
DECL|ADC_INTEN_OVR_INTEN_MASK|macro|ADC_INTEN_OVR_INTEN_MASK
DECL|ADC_INTEN_OVR_INTEN_SHIFT|macro|ADC_INTEN_OVR_INTEN_SHIFT
DECL|ADC_INTEN_OVR_INTEN|macro|ADC_INTEN_OVR_INTEN
DECL|ADC_INTEN_SEQA_INTEN_MASK|macro|ADC_INTEN_SEQA_INTEN_MASK
DECL|ADC_INTEN_SEQA_INTEN_SHIFT|macro|ADC_INTEN_SEQA_INTEN_SHIFT
DECL|ADC_INTEN_SEQA_INTEN|macro|ADC_INTEN_SEQA_INTEN
DECL|ADC_INTEN_SEQB_INTEN_MASK|macro|ADC_INTEN_SEQB_INTEN_MASK
DECL|ADC_INTEN_SEQB_INTEN_SHIFT|macro|ADC_INTEN_SEQB_INTEN_SHIFT
DECL|ADC_INTEN_SEQB_INTEN|macro|ADC_INTEN_SEQB_INTEN
DECL|ADC_SEQ_CTRL_BURST_MASK|macro|ADC_SEQ_CTRL_BURST_MASK
DECL|ADC_SEQ_CTRL_BURST_SHIFT|macro|ADC_SEQ_CTRL_BURST_SHIFT
DECL|ADC_SEQ_CTRL_BURST|macro|ADC_SEQ_CTRL_BURST
DECL|ADC_SEQ_CTRL_CHANNELS_MASK|macro|ADC_SEQ_CTRL_CHANNELS_MASK
DECL|ADC_SEQ_CTRL_CHANNELS_SHIFT|macro|ADC_SEQ_CTRL_CHANNELS_SHIFT
DECL|ADC_SEQ_CTRL_CHANNELS|macro|ADC_SEQ_CTRL_CHANNELS
DECL|ADC_SEQ_CTRL_COUNT|macro|ADC_SEQ_CTRL_COUNT
DECL|ADC_SEQ_CTRL_LOWPRIO_MASK|macro|ADC_SEQ_CTRL_LOWPRIO_MASK
DECL|ADC_SEQ_CTRL_LOWPRIO_SHIFT|macro|ADC_SEQ_CTRL_LOWPRIO_SHIFT
DECL|ADC_SEQ_CTRL_LOWPRIO|macro|ADC_SEQ_CTRL_LOWPRIO
DECL|ADC_SEQ_CTRL_MODE_MASK|macro|ADC_SEQ_CTRL_MODE_MASK
DECL|ADC_SEQ_CTRL_MODE_SHIFT|macro|ADC_SEQ_CTRL_MODE_SHIFT
DECL|ADC_SEQ_CTRL_MODE|macro|ADC_SEQ_CTRL_MODE
DECL|ADC_SEQ_CTRL_SEQ_ENA_MASK|macro|ADC_SEQ_CTRL_SEQ_ENA_MASK
DECL|ADC_SEQ_CTRL_SEQ_ENA_SHIFT|macro|ADC_SEQ_CTRL_SEQ_ENA_SHIFT
DECL|ADC_SEQ_CTRL_SEQ_ENA|macro|ADC_SEQ_CTRL_SEQ_ENA
DECL|ADC_SEQ_CTRL_SINGLESTEP_MASK|macro|ADC_SEQ_CTRL_SINGLESTEP_MASK
DECL|ADC_SEQ_CTRL_SINGLESTEP_SHIFT|macro|ADC_SEQ_CTRL_SINGLESTEP_SHIFT
DECL|ADC_SEQ_CTRL_SINGLESTEP|macro|ADC_SEQ_CTRL_SINGLESTEP
DECL|ADC_SEQ_CTRL_START_MASK|macro|ADC_SEQ_CTRL_START_MASK
DECL|ADC_SEQ_CTRL_START_SHIFT|macro|ADC_SEQ_CTRL_START_SHIFT
DECL|ADC_SEQ_CTRL_START|macro|ADC_SEQ_CTRL_START
DECL|ADC_SEQ_CTRL_SYNCBYPASS_MASK|macro|ADC_SEQ_CTRL_SYNCBYPASS_MASK
DECL|ADC_SEQ_CTRL_SYNCBYPASS_SHIFT|macro|ADC_SEQ_CTRL_SYNCBYPASS_SHIFT
DECL|ADC_SEQ_CTRL_SYNCBYPASS|macro|ADC_SEQ_CTRL_SYNCBYPASS
DECL|ADC_SEQ_CTRL_TRIGGER_MASK|macro|ADC_SEQ_CTRL_TRIGGER_MASK
DECL|ADC_SEQ_CTRL_TRIGGER_SHIFT|macro|ADC_SEQ_CTRL_TRIGGER_SHIFT
DECL|ADC_SEQ_CTRL_TRIGGER|macro|ADC_SEQ_CTRL_TRIGGER
DECL|ADC_SEQ_CTRL_TRIGPOL_MASK|macro|ADC_SEQ_CTRL_TRIGPOL_MASK
DECL|ADC_SEQ_CTRL_TRIGPOL_SHIFT|macro|ADC_SEQ_CTRL_TRIGPOL_SHIFT
DECL|ADC_SEQ_CTRL_TRIGPOL|macro|ADC_SEQ_CTRL_TRIGPOL
DECL|ADC_SEQ_GDAT_CHN_MASK|macro|ADC_SEQ_GDAT_CHN_MASK
DECL|ADC_SEQ_GDAT_CHN_SHIFT|macro|ADC_SEQ_GDAT_CHN_SHIFT
DECL|ADC_SEQ_GDAT_CHN|macro|ADC_SEQ_GDAT_CHN
DECL|ADC_SEQ_GDAT_COUNT|macro|ADC_SEQ_GDAT_COUNT
DECL|ADC_SEQ_GDAT_DATAVALID_MASK|macro|ADC_SEQ_GDAT_DATAVALID_MASK
DECL|ADC_SEQ_GDAT_DATAVALID_SHIFT|macro|ADC_SEQ_GDAT_DATAVALID_SHIFT
DECL|ADC_SEQ_GDAT_DATAVALID|macro|ADC_SEQ_GDAT_DATAVALID
DECL|ADC_SEQ_GDAT_OVERRUN_MASK|macro|ADC_SEQ_GDAT_OVERRUN_MASK
DECL|ADC_SEQ_GDAT_OVERRUN_SHIFT|macro|ADC_SEQ_GDAT_OVERRUN_SHIFT
DECL|ADC_SEQ_GDAT_OVERRUN|macro|ADC_SEQ_GDAT_OVERRUN
DECL|ADC_SEQ_GDAT_RESULT_MASK|macro|ADC_SEQ_GDAT_RESULT_MASK
DECL|ADC_SEQ_GDAT_RESULT_SHIFT|macro|ADC_SEQ_GDAT_RESULT_SHIFT
DECL|ADC_SEQ_GDAT_RESULT|macro|ADC_SEQ_GDAT_RESULT
DECL|ADC_SEQ_GDAT_THCMPCROSS_MASK|macro|ADC_SEQ_GDAT_THCMPCROSS_MASK
DECL|ADC_SEQ_GDAT_THCMPCROSS_SHIFT|macro|ADC_SEQ_GDAT_THCMPCROSS_SHIFT
DECL|ADC_SEQ_GDAT_THCMPCROSS|macro|ADC_SEQ_GDAT_THCMPCROSS
DECL|ADC_SEQ_GDAT_THCMPRANGE_MASK|macro|ADC_SEQ_GDAT_THCMPRANGE_MASK
DECL|ADC_SEQ_GDAT_THCMPRANGE_SHIFT|macro|ADC_SEQ_GDAT_THCMPRANGE_SHIFT
DECL|ADC_SEQ_GDAT_THCMPRANGE|macro|ADC_SEQ_GDAT_THCMPRANGE
DECL|ADC_SEQ_IRQS|macro|ADC_SEQ_IRQS
DECL|ADC_STARTUP_ADC_ENA_MASK|macro|ADC_STARTUP_ADC_ENA_MASK
DECL|ADC_STARTUP_ADC_ENA_SHIFT|macro|ADC_STARTUP_ADC_ENA_SHIFT
DECL|ADC_STARTUP_ADC_ENA|macro|ADC_STARTUP_ADC_ENA
DECL|ADC_STARTUP_ADC_INIT_MASK|macro|ADC_STARTUP_ADC_INIT_MASK
DECL|ADC_STARTUP_ADC_INIT_SHIFT|macro|ADC_STARTUP_ADC_INIT_SHIFT
DECL|ADC_STARTUP_ADC_INIT|macro|ADC_STARTUP_ADC_INIT
DECL|ADC_THCMP_IRQS|macro|ADC_THCMP_IRQS
DECL|ADC_THR0_HIGH_THRHIGH_MASK|macro|ADC_THR0_HIGH_THRHIGH_MASK
DECL|ADC_THR0_HIGH_THRHIGH_SHIFT|macro|ADC_THR0_HIGH_THRHIGH_SHIFT
DECL|ADC_THR0_HIGH_THRHIGH|macro|ADC_THR0_HIGH_THRHIGH
DECL|ADC_THR0_LOW_THRLOW_MASK|macro|ADC_THR0_LOW_THRLOW_MASK
DECL|ADC_THR0_LOW_THRLOW_SHIFT|macro|ADC_THR0_LOW_THRLOW_SHIFT
DECL|ADC_THR0_LOW_THRLOW|macro|ADC_THR0_LOW_THRLOW
DECL|ADC_THR1_HIGH_THRHIGH_MASK|macro|ADC_THR1_HIGH_THRHIGH_MASK
DECL|ADC_THR1_HIGH_THRHIGH_SHIFT|macro|ADC_THR1_HIGH_THRHIGH_SHIFT
DECL|ADC_THR1_HIGH_THRHIGH|macro|ADC_THR1_HIGH_THRHIGH
DECL|ADC_THR1_LOW_THRLOW_MASK|macro|ADC_THR1_LOW_THRLOW_MASK
DECL|ADC_THR1_LOW_THRLOW_SHIFT|macro|ADC_THR1_LOW_THRLOW_SHIFT
DECL|ADC_THR1_LOW_THRLOW|macro|ADC_THR1_LOW_THRLOW
DECL|ADC_Type|typedef|} ADC_Type;
DECL|ADDR|member|__IO uint32_t ADDR; /**< Address register for automatic address matching., offset: 0x2C */
DECL|ADDR|member|__IO uint32_t ADDR; /**< SPIFI address register, offset: 0x8 */
DECL|AHBCLKCTRLCLR|member|__O uint32_t AHBCLKCTRLCLR[2]; /**< Clear bits in AHBCLKCTRLn, array offset: 0x240, array step: 0x4 */
DECL|AHBCLKCTRLSET|member|__O uint32_t AHBCLKCTRLSET[2]; /**< Set bits in AHBCLKCTRLn, array offset: 0x220, array step: 0x4 */
DECL|AHBCLKCTRL|member|__IO uint32_t AHBCLKCTRL[2]; /**< AHB Clock control n, array offset: 0x200, array step: 0x4 */
DECL|AHBCLKDIV|member|__IO uint32_t AHBCLKDIV; /**< AHB clock divider, offset: 0x380 */
DECL|AHBMATPRIO|member|__IO uint32_t AHBMATPRIO; /**< AHB multilayer matrix priority control, offset: 0x10 */
DECL|ASYNCAPBCLKCTRLCLR|member|__O uint32_t ASYNCAPBCLKCTRLCLR; /**< Clear bits in ASYNCAPBCLKCTRL, offset: 0x18 */
DECL|ASYNCAPBCLKCTRLSET|member|__O uint32_t ASYNCAPBCLKCTRLSET; /**< Set bits in ASYNCAPBCLKCTRL, offset: 0x14 */
DECL|ASYNCAPBCLKCTRL|member|__IO uint32_t ASYNCAPBCLKCTRL; /**< Async peripheral clock control, offset: 0x10 */
DECL|ASYNCAPBCLKSELA|member|__IO uint32_t ASYNCAPBCLKSELA; /**< Async APB clock source select A, offset: 0x20 */
DECL|ASYNCAPBCTRL|member|__IO uint32_t ASYNCAPBCTRL; /**< Asynchronous APB Control, offset: 0x4C */
DECL|ASYNCPRESETCTRLCLR|member|__O uint32_t ASYNCPRESETCTRLCLR; /**< Clear bits in ASYNCPRESETCTRL, offset: 0x8 */
DECL|ASYNCPRESETCTRLSET|member|__O uint32_t ASYNCPRESETCTRLSET; /**< Set bits in ASYNCPRESETCTRL, offset: 0x4 */
DECL|ASYNCPRESETCTRL|member|__IO uint32_t ASYNCPRESETCTRL; /**< Async peripheral reset control, offset: 0x0 */
DECL|ASYNC_SYSCON_ASYNCAPBCLKCTRLCLR_ACLK_CLR_MASK|macro|ASYNC_SYSCON_ASYNCAPBCLKCTRLCLR_ACLK_CLR_MASK
DECL|ASYNC_SYSCON_ASYNCAPBCLKCTRLCLR_ACLK_CLR_SHIFT|macro|ASYNC_SYSCON_ASYNCAPBCLKCTRLCLR_ACLK_CLR_SHIFT
DECL|ASYNC_SYSCON_ASYNCAPBCLKCTRLCLR_ACLK_CLR|macro|ASYNC_SYSCON_ASYNCAPBCLKCTRLCLR_ACLK_CLR
DECL|ASYNC_SYSCON_ASYNCAPBCLKCTRLSET_ACLK_SET_MASK|macro|ASYNC_SYSCON_ASYNCAPBCLKCTRLSET_ACLK_SET_MASK
DECL|ASYNC_SYSCON_ASYNCAPBCLKCTRLSET_ACLK_SET_SHIFT|macro|ASYNC_SYSCON_ASYNCAPBCLKCTRLSET_ACLK_SET_SHIFT
DECL|ASYNC_SYSCON_ASYNCAPBCLKCTRLSET_ACLK_SET|macro|ASYNC_SYSCON_ASYNCAPBCLKCTRLSET_ACLK_SET
DECL|ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER3_MASK|macro|ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER3_MASK
DECL|ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER3_SHIFT|macro|ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER3_SHIFT
DECL|ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER3|macro|ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER3
DECL|ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER4_MASK|macro|ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER4_MASK
DECL|ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER4_SHIFT|macro|ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER4_SHIFT
DECL|ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER4|macro|ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER4
DECL|ASYNC_SYSCON_ASYNCAPBCLKSELA_SEL_MASK|macro|ASYNC_SYSCON_ASYNCAPBCLKSELA_SEL_MASK
DECL|ASYNC_SYSCON_ASYNCAPBCLKSELA_SEL_SHIFT|macro|ASYNC_SYSCON_ASYNCAPBCLKSELA_SEL_SHIFT
DECL|ASYNC_SYSCON_ASYNCAPBCLKSELA_SEL|macro|ASYNC_SYSCON_ASYNCAPBCLKSELA_SEL
DECL|ASYNC_SYSCON_ASYNCPRESETCTRLCLR_ARST_CLR_MASK|macro|ASYNC_SYSCON_ASYNCPRESETCTRLCLR_ARST_CLR_MASK
DECL|ASYNC_SYSCON_ASYNCPRESETCTRLCLR_ARST_CLR_SHIFT|macro|ASYNC_SYSCON_ASYNCPRESETCTRLCLR_ARST_CLR_SHIFT
DECL|ASYNC_SYSCON_ASYNCPRESETCTRLCLR_ARST_CLR|macro|ASYNC_SYSCON_ASYNCPRESETCTRLCLR_ARST_CLR
DECL|ASYNC_SYSCON_ASYNCPRESETCTRLSET_ARST_SET_MASK|macro|ASYNC_SYSCON_ASYNCPRESETCTRLSET_ARST_SET_MASK
DECL|ASYNC_SYSCON_ASYNCPRESETCTRLSET_ARST_SET_SHIFT|macro|ASYNC_SYSCON_ASYNCPRESETCTRLSET_ARST_SET_SHIFT
DECL|ASYNC_SYSCON_ASYNCPRESETCTRLSET_ARST_SET|macro|ASYNC_SYSCON_ASYNCPRESETCTRLSET_ARST_SET
DECL|ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER3_MASK|macro|ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER3_MASK
DECL|ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER3_SHIFT|macro|ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER3_SHIFT
DECL|ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER3|macro|ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER3
DECL|ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER4_MASK|macro|ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER4_MASK
DECL|ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER4_SHIFT|macro|ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER4_SHIFT
DECL|ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER4|macro|ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER4
DECL|ASYNC_SYSCON_BASE_ADDRS|macro|ASYNC_SYSCON_BASE_ADDRS
DECL|ASYNC_SYSCON_BASE_PTRS|macro|ASYNC_SYSCON_BASE_PTRS
DECL|ASYNC_SYSCON_BASE|macro|ASYNC_SYSCON_BASE
DECL|ASYNC_SYSCON_Type|typedef|} ASYNC_SYSCON_Type;
DECL|ASYNC_SYSCON|macro|ASYNC_SYSCON
DECL|AUTOCGOR|member|__IO uint32_t AUTOCGOR; /**< Auto Clock-Gate Override Register, offset: 0xE04 */
DECL|BODCTRL|member|__IO uint32_t BODCTRL; /**< Brown-Out Detect control, offset: 0x20044 */
DECL|BRG|member|__IO uint32_t BRG; /**< Baud Rate Generator register. 16-bit integer baud rate divisor value., offset: 0x20 */
DECL|BUSY|member|__I uint32_t BUSY; /**< Channel Busy status for all DMA channels., array offset: 0x38, array step: 0x5C */
DECL|B|member|__IO uint8_t B[2][32]; /**< Byte pin registers for all port 0 and 1 GPIO pins, array offset: 0x0, array step: index*0x20, index2*0x1 */
DECL|CALIB|member|__IO uint32_t CALIB; /**< ADC Calibration register., offset: 0x70 */
DECL|CAPCLR|member|__O uint32_t CAPCLR; /**< Capture clear register., offset: 0xC */
DECL|CAP|member|__I uint32_t CAP[4]; /**< Capture register ., array offset: 0x10, array step: 0x4 */
DECL|CCR|member|__IO uint32_t CCR; /**< Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place., offset: 0x28 */
DECL|CFG1|member|__IO uint32_t CFG1; /**< Configuration register 1 for the primary channel pair., offset: 0xC00 */
DECL|CFG2|member|__IO uint32_t CFG2; /**< Configuration register 2 for the primary channel pair., offset: 0xC04 */
DECL|CFG|member|__IO uint32_t CFG; /**< Capture configuration register., offset: 0x8 */
DECL|CFG|member|__IO uint32_t CFG; /**< Configuration for shared functions., offset: 0x800 */
DECL|CFG|member|__IO uint32_t CFG; /**< Configuration register for DMA channel ., array offset: 0x400, array step: 0x10 */
DECL|CFG|member|__IO uint32_t CFG; /**< SPI Configuration register, offset: 0x400 */
DECL|CFG|member|__IO uint32_t CFG; /**< USART Configuration register. Basic USART configuration settings that typically are not changed during operation., offset: 0x0 */
DECL|CHANEN|member|__IO uint32_t CHANEN; /**< Channel Enable register, offset: 0xF00 */
DECL|CHANNEL|member|} CHANNEL[20];
DECL|CHANNEL|member|} CHANNEL[2];
DECL|CHANNEL|member|} CHANNEL[4];
DECL|CHAN_THRSEL|member|__IO uint32_t CHAN_THRSEL; /**< ADC Channel-Threshold Select register. Specifies which set of threshold compare registers are to be used for each channel, offset: 0x60 */
DECL|CIENF|member|__O uint32_t CIENF; /**< Pin interrupt active level or falling edge interrupt clear register, offset: 0x18 */
DECL|CIENR|member|__O uint32_t CIENR; /**< Pin interrupt level (rising edge interrupt) clear register, offset: 0xC */
DECL|CLIMIT|member|__IO uint32_t CLIMIT; /**< SPIFI limit register, offset: 0x10 */
DECL|CLKDIV|member|__IO uint32_t CLKDIV; /**< Clock pre-divider for the entire I2C interface. This determines what time increments are used for the MSTTIME register, and controls some timing of the Slave function., offset: 0x814 */
DECL|CLKOUTDIV|member|__IO uint32_t CLKOUTDIV; /**< CLKOUT clock divider, offset: 0x384 */
DECL|CLKOUTSELA|member|__IO uint32_t CLKOUTSELA; /**< CLKOUT clock source select A, offset: 0x288 */
DECL|CLR|member|__IO uint32_t CLR; /**< SCT output 0 clear register, array offset: 0x504, array step: 0x8 */
DECL|CLR|member|__O uint32_t CLR[2]; /**< Clear port, array offset: 0x2280, array step: 0x4 */
DECL|CMD|member|__IO uint32_t CMD; /**< SPIFI command register, offset: 0x4 */
DECL|COMMON|member|} COMMON[1];
DECL|CONEN|member|__IO uint32_t CONEN; /**< SCT conflict interrupt enable register, offset: 0xF8 */
DECL|CONFIG|member|__IO uint32_t CONFIG; /**< SCT configuration register, offset: 0x0 */
DECL|CONFLAG|member|__IO uint32_t CONFLAG; /**< SCT conflict flag register, offset: 0xFC */
DECL|COUNT|member|__IO uint32_t COUNT; /**< RTC counter register, offset: 0x8 */
DECL|COUNT|member|__IO uint32_t COUNT; /**< SCT counter register, offset: 0x40 */
DECL|CPBOOT|member|__IO uint32_t CPBOOT; /**< Coprocessor Boot Address, offset: 0x804 */
DECL|CPCTRL|member|__IO uint32_t CPCTRL; /**< CPU Control for multiple processors, offset: 0x800 */
DECL|CPSTACK|member|__IO uint32_t CPSTACK; /**< Coprocessor Stack Address, offset: 0x808 */
DECL|CPSTAT|member|__I uint32_t CPSTAT; /**< Coprocessor Status, offset: 0x80C */
DECL|CRC_BASE_ADDRS|macro|CRC_BASE_ADDRS
DECL|CRC_BASE_PTRS|macro|CRC_BASE_PTRS
DECL|CRC_ENGINE_BASE|macro|CRC_ENGINE_BASE
DECL|CRC_ENGINE|macro|CRC_ENGINE
DECL|CRC_MODE_BIT_RVS_SUM_MASK|macro|CRC_MODE_BIT_RVS_SUM_MASK
DECL|CRC_MODE_BIT_RVS_SUM_SHIFT|macro|CRC_MODE_BIT_RVS_SUM_SHIFT
DECL|CRC_MODE_BIT_RVS_SUM|macro|CRC_MODE_BIT_RVS_SUM
DECL|CRC_MODE_BIT_RVS_WR_MASK|macro|CRC_MODE_BIT_RVS_WR_MASK
DECL|CRC_MODE_BIT_RVS_WR_SHIFT|macro|CRC_MODE_BIT_RVS_WR_SHIFT
DECL|CRC_MODE_BIT_RVS_WR|macro|CRC_MODE_BIT_RVS_WR
DECL|CRC_MODE_CMPL_SUM_MASK|macro|CRC_MODE_CMPL_SUM_MASK
DECL|CRC_MODE_CMPL_SUM_SHIFT|macro|CRC_MODE_CMPL_SUM_SHIFT
DECL|CRC_MODE_CMPL_SUM|macro|CRC_MODE_CMPL_SUM
DECL|CRC_MODE_CMPL_WR_MASK|macro|CRC_MODE_CMPL_WR_MASK
DECL|CRC_MODE_CMPL_WR_SHIFT|macro|CRC_MODE_CMPL_WR_SHIFT
DECL|CRC_MODE_CMPL_WR|macro|CRC_MODE_CMPL_WR
DECL|CRC_MODE_CRC_POLY_MASK|macro|CRC_MODE_CRC_POLY_MASK
DECL|CRC_MODE_CRC_POLY_SHIFT|macro|CRC_MODE_CRC_POLY_SHIFT
DECL|CRC_MODE_CRC_POLY|macro|CRC_MODE_CRC_POLY
DECL|CRC_SEED_CRC_SEED_MASK|macro|CRC_SEED_CRC_SEED_MASK
DECL|CRC_SEED_CRC_SEED_SHIFT|macro|CRC_SEED_CRC_SEED_SHIFT
DECL|CRC_SEED_CRC_SEED|macro|CRC_SEED_CRC_SEED
DECL|CRC_SUM_CRC_SUM_MASK|macro|CRC_SUM_CRC_SUM_MASK
DECL|CRC_SUM_CRC_SUM_SHIFT|macro|CRC_SUM_CRC_SUM_SHIFT
DECL|CRC_SUM_CRC_SUM|macro|CRC_SUM_CRC_SUM
DECL|CRC_Type|typedef|} CRC_Type;
DECL|CRC_WR_DATA_CRC_WR_DATA_MASK|macro|CRC_WR_DATA_CRC_WR_DATA_MASK
DECL|CRC_WR_DATA_CRC_WR_DATA_SHIFT|macro|CRC_WR_DATA_CRC_WR_DATA_SHIFT
DECL|CRC_WR_DATA_CRC_WR_DATA|macro|CRC_WR_DATA_CRC_WR_DATA
DECL|CR|member|__I uint32_t CR[4]; /**< Capture Register . CR is loaded with the value of TC when there is an event on the CAPn. input., array offset: 0x2C, array step: 0x4 */
DECL|CTCR|member|__IO uint32_t CTCR; /**< Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting., offset: 0x70 */
DECL|CTIMER0_BASE|macro|CTIMER0_BASE
DECL|CTIMER0_IRQn|enumerator|CTIMER0_IRQn = 10, /**< Standard counter/timer CTIMER0 */
DECL|CTIMER0|macro|CTIMER0
DECL|CTIMER1_BASE|macro|CTIMER1_BASE
DECL|CTIMER1_IRQn|enumerator|CTIMER1_IRQn = 11, /**< Standard counter/timer CTIMER1 */
DECL|CTIMER1|macro|CTIMER1
DECL|CTIMER2_BASE|macro|CTIMER2_BASE
DECL|CTIMER2|macro|CTIMER2
DECL|CTIMER3_BASE|macro|CTIMER3_BASE
DECL|CTIMER3_IRQn|enumerator|CTIMER3_IRQn = 13, /**< Standard counter/timer CTIMER3 */
DECL|CTIMER3|macro|CTIMER3
DECL|CTIMER4_BASE|macro|CTIMER4_BASE
DECL|CTIMER4|macro|CTIMER4
DECL|CTIMER_BASE_ADDRS|macro|CTIMER_BASE_ADDRS
DECL|CTIMER_BASE_PTRS|macro|CTIMER_BASE_PTRS
DECL|CTIMER_CCR_CAP0FE_MASK|macro|CTIMER_CCR_CAP0FE_MASK
DECL|CTIMER_CCR_CAP0FE_SHIFT|macro|CTIMER_CCR_CAP0FE_SHIFT
DECL|CTIMER_CCR_CAP0FE|macro|CTIMER_CCR_CAP0FE
DECL|CTIMER_CCR_CAP0I_MASK|macro|CTIMER_CCR_CAP0I_MASK
DECL|CTIMER_CCR_CAP0I_SHIFT|macro|CTIMER_CCR_CAP0I_SHIFT
DECL|CTIMER_CCR_CAP0I|macro|CTIMER_CCR_CAP0I
DECL|CTIMER_CCR_CAP0RE_MASK|macro|CTIMER_CCR_CAP0RE_MASK
DECL|CTIMER_CCR_CAP0RE_SHIFT|macro|CTIMER_CCR_CAP0RE_SHIFT
DECL|CTIMER_CCR_CAP0RE|macro|CTIMER_CCR_CAP0RE
DECL|CTIMER_CCR_CAP1FE_MASK|macro|CTIMER_CCR_CAP1FE_MASK
DECL|CTIMER_CCR_CAP1FE_SHIFT|macro|CTIMER_CCR_CAP1FE_SHIFT
DECL|CTIMER_CCR_CAP1FE|macro|CTIMER_CCR_CAP1FE
DECL|CTIMER_CCR_CAP1I_MASK|macro|CTIMER_CCR_CAP1I_MASK
DECL|CTIMER_CCR_CAP1I_SHIFT|macro|CTIMER_CCR_CAP1I_SHIFT
DECL|CTIMER_CCR_CAP1I|macro|CTIMER_CCR_CAP1I
DECL|CTIMER_CCR_CAP1RE_MASK|macro|CTIMER_CCR_CAP1RE_MASK
DECL|CTIMER_CCR_CAP1RE_SHIFT|macro|CTIMER_CCR_CAP1RE_SHIFT
DECL|CTIMER_CCR_CAP1RE|macro|CTIMER_CCR_CAP1RE
DECL|CTIMER_CCR_CAP2FE_MASK|macro|CTIMER_CCR_CAP2FE_MASK
DECL|CTIMER_CCR_CAP2FE_SHIFT|macro|CTIMER_CCR_CAP2FE_SHIFT
DECL|CTIMER_CCR_CAP2FE|macro|CTIMER_CCR_CAP2FE
DECL|CTIMER_CCR_CAP2I_MASK|macro|CTIMER_CCR_CAP2I_MASK
DECL|CTIMER_CCR_CAP2I_SHIFT|macro|CTIMER_CCR_CAP2I_SHIFT
DECL|CTIMER_CCR_CAP2I|macro|CTIMER_CCR_CAP2I
DECL|CTIMER_CCR_CAP2RE_MASK|macro|CTIMER_CCR_CAP2RE_MASK
DECL|CTIMER_CCR_CAP2RE_SHIFT|macro|CTIMER_CCR_CAP2RE_SHIFT
DECL|CTIMER_CCR_CAP2RE|macro|CTIMER_CCR_CAP2RE
DECL|CTIMER_CCR_CAP3FE_MASK|macro|CTIMER_CCR_CAP3FE_MASK
DECL|CTIMER_CCR_CAP3FE_SHIFT|macro|CTIMER_CCR_CAP3FE_SHIFT
DECL|CTIMER_CCR_CAP3FE|macro|CTIMER_CCR_CAP3FE
DECL|CTIMER_CCR_CAP3I_MASK|macro|CTIMER_CCR_CAP3I_MASK
DECL|CTIMER_CCR_CAP3I_SHIFT|macro|CTIMER_CCR_CAP3I_SHIFT
DECL|CTIMER_CCR_CAP3I|macro|CTIMER_CCR_CAP3I
DECL|CTIMER_CCR_CAP3RE_MASK|macro|CTIMER_CCR_CAP3RE_MASK
DECL|CTIMER_CCR_CAP3RE_SHIFT|macro|CTIMER_CCR_CAP3RE_SHIFT
DECL|CTIMER_CCR_CAP3RE|macro|CTIMER_CCR_CAP3RE
DECL|CTIMER_CR_CAP_MASK|macro|CTIMER_CR_CAP_MASK
DECL|CTIMER_CR_CAP_SHIFT|macro|CTIMER_CR_CAP_SHIFT
DECL|CTIMER_CR_CAP|macro|CTIMER_CR_CAP
DECL|CTIMER_CR_COUNT|macro|CTIMER_CR_COUNT
DECL|CTIMER_CTCR_CINSEL_MASK|macro|CTIMER_CTCR_CINSEL_MASK
DECL|CTIMER_CTCR_CINSEL_SHIFT|macro|CTIMER_CTCR_CINSEL_SHIFT
DECL|CTIMER_CTCR_CINSEL|macro|CTIMER_CTCR_CINSEL
DECL|CTIMER_CTCR_CTMODE_MASK|macro|CTIMER_CTCR_CTMODE_MASK
DECL|CTIMER_CTCR_CTMODE_SHIFT|macro|CTIMER_CTCR_CTMODE_SHIFT
DECL|CTIMER_CTCR_CTMODE|macro|CTIMER_CTCR_CTMODE
DECL|CTIMER_CTCR_ENCC_MASK|macro|CTIMER_CTCR_ENCC_MASK
DECL|CTIMER_CTCR_ENCC_SHIFT|macro|CTIMER_CTCR_ENCC_SHIFT
DECL|CTIMER_CTCR_ENCC|macro|CTIMER_CTCR_ENCC
DECL|CTIMER_CTCR_SELCC_MASK|macro|CTIMER_CTCR_SELCC_MASK
DECL|CTIMER_CTCR_SELCC_SHIFT|macro|CTIMER_CTCR_SELCC_SHIFT
DECL|CTIMER_CTCR_SELCC|macro|CTIMER_CTCR_SELCC
DECL|CTIMER_EMR_EM0_MASK|macro|CTIMER_EMR_EM0_MASK
DECL|CTIMER_EMR_EM0_SHIFT|macro|CTIMER_EMR_EM0_SHIFT
DECL|CTIMER_EMR_EM0|macro|CTIMER_EMR_EM0
DECL|CTIMER_EMR_EM1_MASK|macro|CTIMER_EMR_EM1_MASK
DECL|CTIMER_EMR_EM1_SHIFT|macro|CTIMER_EMR_EM1_SHIFT
DECL|CTIMER_EMR_EM1|macro|CTIMER_EMR_EM1
DECL|CTIMER_EMR_EM2_MASK|macro|CTIMER_EMR_EM2_MASK
DECL|CTIMER_EMR_EM2_SHIFT|macro|CTIMER_EMR_EM2_SHIFT
DECL|CTIMER_EMR_EM2|macro|CTIMER_EMR_EM2
DECL|CTIMER_EMR_EM3_MASK|macro|CTIMER_EMR_EM3_MASK
DECL|CTIMER_EMR_EM3_SHIFT|macro|CTIMER_EMR_EM3_SHIFT
DECL|CTIMER_EMR_EM3|macro|CTIMER_EMR_EM3
DECL|CTIMER_EMR_EMC0_MASK|macro|CTIMER_EMR_EMC0_MASK
DECL|CTIMER_EMR_EMC0_SHIFT|macro|CTIMER_EMR_EMC0_SHIFT
DECL|CTIMER_EMR_EMC0|macro|CTIMER_EMR_EMC0
DECL|CTIMER_EMR_EMC1_MASK|macro|CTIMER_EMR_EMC1_MASK
DECL|CTIMER_EMR_EMC1_SHIFT|macro|CTIMER_EMR_EMC1_SHIFT
DECL|CTIMER_EMR_EMC1|macro|CTIMER_EMR_EMC1
DECL|CTIMER_EMR_EMC2_MASK|macro|CTIMER_EMR_EMC2_MASK
DECL|CTIMER_EMR_EMC2_SHIFT|macro|CTIMER_EMR_EMC2_SHIFT
DECL|CTIMER_EMR_EMC2|macro|CTIMER_EMR_EMC2
DECL|CTIMER_EMR_EMC3_MASK|macro|CTIMER_EMR_EMC3_MASK
DECL|CTIMER_EMR_EMC3_SHIFT|macro|CTIMER_EMR_EMC3_SHIFT
DECL|CTIMER_EMR_EMC3|macro|CTIMER_EMR_EMC3
DECL|CTIMER_IRQS|macro|CTIMER_IRQS
DECL|CTIMER_IR_CR0INT_MASK|macro|CTIMER_IR_CR0INT_MASK
DECL|CTIMER_IR_CR0INT_SHIFT|macro|CTIMER_IR_CR0INT_SHIFT
DECL|CTIMER_IR_CR0INT|macro|CTIMER_IR_CR0INT
DECL|CTIMER_IR_CR1INT_MASK|macro|CTIMER_IR_CR1INT_MASK
DECL|CTIMER_IR_CR1INT_SHIFT|macro|CTIMER_IR_CR1INT_SHIFT
DECL|CTIMER_IR_CR1INT|macro|CTIMER_IR_CR1INT
DECL|CTIMER_IR_CR2INT_MASK|macro|CTIMER_IR_CR2INT_MASK
DECL|CTIMER_IR_CR2INT_SHIFT|macro|CTIMER_IR_CR2INT_SHIFT
DECL|CTIMER_IR_CR2INT|macro|CTIMER_IR_CR2INT
DECL|CTIMER_IR_CR3INT_MASK|macro|CTIMER_IR_CR3INT_MASK
DECL|CTIMER_IR_CR3INT_SHIFT|macro|CTIMER_IR_CR3INT_SHIFT
DECL|CTIMER_IR_CR3INT|macro|CTIMER_IR_CR3INT
DECL|CTIMER_IR_MR0INT_MASK|macro|CTIMER_IR_MR0INT_MASK
DECL|CTIMER_IR_MR0INT_SHIFT|macro|CTIMER_IR_MR0INT_SHIFT
DECL|CTIMER_IR_MR0INT|macro|CTIMER_IR_MR0INT
DECL|CTIMER_IR_MR1INT_MASK|macro|CTIMER_IR_MR1INT_MASK
DECL|CTIMER_IR_MR1INT_SHIFT|macro|CTIMER_IR_MR1INT_SHIFT
DECL|CTIMER_IR_MR1INT|macro|CTIMER_IR_MR1INT
DECL|CTIMER_IR_MR2INT_MASK|macro|CTIMER_IR_MR2INT_MASK
DECL|CTIMER_IR_MR2INT_SHIFT|macro|CTIMER_IR_MR2INT_SHIFT
DECL|CTIMER_IR_MR2INT|macro|CTIMER_IR_MR2INT
DECL|CTIMER_IR_MR3INT_MASK|macro|CTIMER_IR_MR3INT_MASK
DECL|CTIMER_IR_MR3INT_SHIFT|macro|CTIMER_IR_MR3INT_SHIFT
DECL|CTIMER_IR_MR3INT|macro|CTIMER_IR_MR3INT
DECL|CTIMER_MCR_MR0I_MASK|macro|CTIMER_MCR_MR0I_MASK
DECL|CTIMER_MCR_MR0I_SHIFT|macro|CTIMER_MCR_MR0I_SHIFT
DECL|CTIMER_MCR_MR0I|macro|CTIMER_MCR_MR0I
DECL|CTIMER_MCR_MR0R_MASK|macro|CTIMER_MCR_MR0R_MASK
DECL|CTIMER_MCR_MR0R_SHIFT|macro|CTIMER_MCR_MR0R_SHIFT
DECL|CTIMER_MCR_MR0R|macro|CTIMER_MCR_MR0R
DECL|CTIMER_MCR_MR0S_MASK|macro|CTIMER_MCR_MR0S_MASK
DECL|CTIMER_MCR_MR0S_SHIFT|macro|CTIMER_MCR_MR0S_SHIFT
DECL|CTIMER_MCR_MR0S|macro|CTIMER_MCR_MR0S
DECL|CTIMER_MCR_MR1I_MASK|macro|CTIMER_MCR_MR1I_MASK
DECL|CTIMER_MCR_MR1I_SHIFT|macro|CTIMER_MCR_MR1I_SHIFT
DECL|CTIMER_MCR_MR1I|macro|CTIMER_MCR_MR1I
DECL|CTIMER_MCR_MR1R_MASK|macro|CTIMER_MCR_MR1R_MASK
DECL|CTIMER_MCR_MR1R_SHIFT|macro|CTIMER_MCR_MR1R_SHIFT
DECL|CTIMER_MCR_MR1R|macro|CTIMER_MCR_MR1R
DECL|CTIMER_MCR_MR1S_MASK|macro|CTIMER_MCR_MR1S_MASK
DECL|CTIMER_MCR_MR1S_SHIFT|macro|CTIMER_MCR_MR1S_SHIFT
DECL|CTIMER_MCR_MR1S|macro|CTIMER_MCR_MR1S
DECL|CTIMER_MCR_MR2I_MASK|macro|CTIMER_MCR_MR2I_MASK
DECL|CTIMER_MCR_MR2I_SHIFT|macro|CTIMER_MCR_MR2I_SHIFT
DECL|CTIMER_MCR_MR2I|macro|CTIMER_MCR_MR2I
DECL|CTIMER_MCR_MR2R_MASK|macro|CTIMER_MCR_MR2R_MASK
DECL|CTIMER_MCR_MR2R_SHIFT|macro|CTIMER_MCR_MR2R_SHIFT
DECL|CTIMER_MCR_MR2R|macro|CTIMER_MCR_MR2R
DECL|CTIMER_MCR_MR2S_MASK|macro|CTIMER_MCR_MR2S_MASK
DECL|CTIMER_MCR_MR2S_SHIFT|macro|CTIMER_MCR_MR2S_SHIFT
DECL|CTIMER_MCR_MR2S|macro|CTIMER_MCR_MR2S
DECL|CTIMER_MCR_MR3I_MASK|macro|CTIMER_MCR_MR3I_MASK
DECL|CTIMER_MCR_MR3I_SHIFT|macro|CTIMER_MCR_MR3I_SHIFT
DECL|CTIMER_MCR_MR3I|macro|CTIMER_MCR_MR3I
DECL|CTIMER_MCR_MR3R_MASK|macro|CTIMER_MCR_MR3R_MASK
DECL|CTIMER_MCR_MR3R_SHIFT|macro|CTIMER_MCR_MR3R_SHIFT
DECL|CTIMER_MCR_MR3R|macro|CTIMER_MCR_MR3R
DECL|CTIMER_MCR_MR3S_MASK|macro|CTIMER_MCR_MR3S_MASK
DECL|CTIMER_MCR_MR3S_SHIFT|macro|CTIMER_MCR_MR3S_SHIFT
DECL|CTIMER_MCR_MR3S|macro|CTIMER_MCR_MR3S
DECL|CTIMER_MR_COUNT|macro|CTIMER_MR_COUNT
DECL|CTIMER_MR_MATCH_MASK|macro|CTIMER_MR_MATCH_MASK
DECL|CTIMER_MR_MATCH_SHIFT|macro|CTIMER_MR_MATCH_SHIFT
DECL|CTIMER_MR_MATCH|macro|CTIMER_MR_MATCH
DECL|CTIMER_PC_PCVAL_MASK|macro|CTIMER_PC_PCVAL_MASK
DECL|CTIMER_PC_PCVAL_SHIFT|macro|CTIMER_PC_PCVAL_SHIFT
DECL|CTIMER_PC_PCVAL|macro|CTIMER_PC_PCVAL
DECL|CTIMER_PR_PRVAL_MASK|macro|CTIMER_PR_PRVAL_MASK
DECL|CTIMER_PR_PRVAL_SHIFT|macro|CTIMER_PR_PRVAL_SHIFT
DECL|CTIMER_PR_PRVAL|macro|CTIMER_PR_PRVAL
DECL|CTIMER_PWMC_PWMEN0_MASK|macro|CTIMER_PWMC_PWMEN0_MASK
DECL|CTIMER_PWMC_PWMEN0_SHIFT|macro|CTIMER_PWMC_PWMEN0_SHIFT
DECL|CTIMER_PWMC_PWMEN0|macro|CTIMER_PWMC_PWMEN0
DECL|CTIMER_PWMC_PWMEN1_MASK|macro|CTIMER_PWMC_PWMEN1_MASK
DECL|CTIMER_PWMC_PWMEN1_SHIFT|macro|CTIMER_PWMC_PWMEN1_SHIFT
DECL|CTIMER_PWMC_PWMEN1|macro|CTIMER_PWMC_PWMEN1
DECL|CTIMER_PWMC_PWMEN2_MASK|macro|CTIMER_PWMC_PWMEN2_MASK
DECL|CTIMER_PWMC_PWMEN2_SHIFT|macro|CTIMER_PWMC_PWMEN2_SHIFT
DECL|CTIMER_PWMC_PWMEN2|macro|CTIMER_PWMC_PWMEN2
DECL|CTIMER_PWMC_PWMEN3_MASK|macro|CTIMER_PWMC_PWMEN3_MASK
DECL|CTIMER_PWMC_PWMEN3_SHIFT|macro|CTIMER_PWMC_PWMEN3_SHIFT
DECL|CTIMER_PWMC_PWMEN3|macro|CTIMER_PWMC_PWMEN3
DECL|CTIMER_TCR_CEN_MASK|macro|CTIMER_TCR_CEN_MASK
DECL|CTIMER_TCR_CEN_SHIFT|macro|CTIMER_TCR_CEN_SHIFT
DECL|CTIMER_TCR_CEN|macro|CTIMER_TCR_CEN
DECL|CTIMER_TCR_CRST_MASK|macro|CTIMER_TCR_CRST_MASK
DECL|CTIMER_TCR_CRST_SHIFT|macro|CTIMER_TCR_CRST_SHIFT
DECL|CTIMER_TCR_CRST|macro|CTIMER_TCR_CRST
DECL|CTIMER_TC_TCVAL_MASK|macro|CTIMER_TC_TCVAL_MASK
DECL|CTIMER_TC_TCVAL_SHIFT|macro|CTIMER_TC_TCVAL_SHIFT
DECL|CTIMER_TC_TCVAL|macro|CTIMER_TC_TCVAL
DECL|CTIMER_Type|typedef|} CTIMER_Type;
DECL|CTLSTAT|member|__I uint32_t CTLSTAT; /**< Control and status register for DMA channel ., array offset: 0x404, array step: 0x10 */
DECL|CTL|member|__IO uint32_t CTL; /**< USART Control register. USART control settings that are more likely to change during operation., offset: 0x4 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< ADC Control register. Contains the clock divide value, resolution selection, sampling time selection, and mode controls., offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< Control register., offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< DMA control., offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< GPIO grouped interrupt control register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< MRT Control register. This register controls the MRT modes., array offset: 0x8, array step: 0x10 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< RTC control register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< SCT control register, offset: 0x4 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< SCT event control register 0, array offset: 0x304, array step: 0x8 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< SPIFI control register, offset: 0x0 */
DECL|DATABUFSTART|member|__IO uint32_t DATABUFSTART; /**< USB Data buffer start address, offset: 0xC */
DECL|DATA|member|__IO uint32_t DATA; /**< SPIFI data register, offset: 0x14 */
DECL|DAT|member|__I uint32_t DAT[12]; /**< ADC Channel 0 Data register. This register contains the result of the most recent conversion completed on channel 0., array offset: 0x20, array step: 0x4 */
DECL|DC_CTRL|member|__IO uint32_t DC_CTRL; /**< DC Control register 0, array offset: 0x90, array step: 0x100 */
DECL|DEVCMDSTAT|member|__IO uint32_t DEVCMDSTAT; /**< USB Device Command/Status register, offset: 0x0 */
DECL|DEVICE_ID0|member|__I uint32_t DEVICE_ID0; /**< Part ID register, offset: 0xFF8 */
DECL|DEVICE_ID1|member|__I uint32_t DEVICE_ID1; /**< Boot ROM and die revision register, offset: 0xFFC */
DECL|DIRCLR|member|__O uint32_t DIRCLR[2]; /**< Clear pin direction bits for port, array offset: 0x2400, array step: 0x4 */
DECL|DIRNOT|member|__O uint32_t DIRNOT[2]; /**< Toggle pin direction bits for port, array offset: 0x2480, array step: 0x4 */
DECL|DIRSET|member|__O uint32_t DIRSET[2]; /**< Set pin direction bits for port, array offset: 0x2380, array step: 0x4 */
DECL|DIR|member|__IO uint32_t DIR[2]; /**< Direction registers, array offset: 0x2000, array step: 0x4 */
DECL|DIVHFCLK|member|__IO uint32_t DIVHFCLK; /**< DMIC Clock Register 0, array offset: 0x4, array step: 0x100 */
DECL|DIV|member|__IO uint32_t DIV; /**< Clock divider, used by all channel pairs., offset: 0xC1C */
DECL|DIV|member|__IO uint32_t DIV; /**< SPI clock Divider, offset: 0x424 */
DECL|DLY|member|__IO uint32_t DLY; /**< SPI Delay register, offset: 0x404 */
DECL|DMA0REQUEST|member|__IO uint32_t DMA0REQUEST; /**< SCT DMA request 0 register, offset: 0x5C */
DECL|DMA0_BASE|macro|DMA0_BASE
DECL|DMA0_IRQn|enumerator|DMA0_IRQn = 1, /**< DMA controller */
DECL|DMA0|macro|DMA0
DECL|DMA1REQUEST|member|__IO uint32_t DMA1REQUEST; /**< SCT DMA request 1 register, offset: 0x60 */
DECL|DMA_BASE_ADDRS|macro|DMA_BASE_ADDRS
DECL|DMA_BASE_PTRS|macro|DMA_BASE_PTRS
DECL|DMA_CHANNEL_CFG_BURSTPOWER_MASK|macro|DMA_CHANNEL_CFG_BURSTPOWER_MASK
DECL|DMA_CHANNEL_CFG_BURSTPOWER_SHIFT|macro|DMA_CHANNEL_CFG_BURSTPOWER_SHIFT
DECL|DMA_CHANNEL_CFG_BURSTPOWER|macro|DMA_CHANNEL_CFG_BURSTPOWER
DECL|DMA_CHANNEL_CFG_CHPRIORITY_MASK|macro|DMA_CHANNEL_CFG_CHPRIORITY_MASK
DECL|DMA_CHANNEL_CFG_CHPRIORITY_SHIFT|macro|DMA_CHANNEL_CFG_CHPRIORITY_SHIFT
DECL|DMA_CHANNEL_CFG_CHPRIORITY|macro|DMA_CHANNEL_CFG_CHPRIORITY
DECL|DMA_CHANNEL_CFG_COUNT|macro|DMA_CHANNEL_CFG_COUNT
DECL|DMA_CHANNEL_CFG_DSTBURSTWRAP_MASK|macro|DMA_CHANNEL_CFG_DSTBURSTWRAP_MASK
DECL|DMA_CHANNEL_CFG_DSTBURSTWRAP_SHIFT|macro|DMA_CHANNEL_CFG_DSTBURSTWRAP_SHIFT
DECL|DMA_CHANNEL_CFG_DSTBURSTWRAP|macro|DMA_CHANNEL_CFG_DSTBURSTWRAP
DECL|DMA_CHANNEL_CFG_HWTRIGEN_MASK|macro|DMA_CHANNEL_CFG_HWTRIGEN_MASK
DECL|DMA_CHANNEL_CFG_HWTRIGEN_SHIFT|macro|DMA_CHANNEL_CFG_HWTRIGEN_SHIFT
DECL|DMA_CHANNEL_CFG_HWTRIGEN|macro|DMA_CHANNEL_CFG_HWTRIGEN
DECL|DMA_CHANNEL_CFG_PERIPHREQEN_MASK|macro|DMA_CHANNEL_CFG_PERIPHREQEN_MASK
DECL|DMA_CHANNEL_CFG_PERIPHREQEN_SHIFT|macro|DMA_CHANNEL_CFG_PERIPHREQEN_SHIFT
DECL|DMA_CHANNEL_CFG_PERIPHREQEN|macro|DMA_CHANNEL_CFG_PERIPHREQEN
DECL|DMA_CHANNEL_CFG_SRCBURSTWRAP_MASK|macro|DMA_CHANNEL_CFG_SRCBURSTWRAP_MASK
DECL|DMA_CHANNEL_CFG_SRCBURSTWRAP_SHIFT|macro|DMA_CHANNEL_CFG_SRCBURSTWRAP_SHIFT
DECL|DMA_CHANNEL_CFG_SRCBURSTWRAP|macro|DMA_CHANNEL_CFG_SRCBURSTWRAP
DECL|DMA_CHANNEL_CFG_TRIGBURST_MASK|macro|DMA_CHANNEL_CFG_TRIGBURST_MASK
DECL|DMA_CHANNEL_CFG_TRIGBURST_SHIFT|macro|DMA_CHANNEL_CFG_TRIGBURST_SHIFT
DECL|DMA_CHANNEL_CFG_TRIGBURST|macro|DMA_CHANNEL_CFG_TRIGBURST
DECL|DMA_CHANNEL_CFG_TRIGPOL_MASK|macro|DMA_CHANNEL_CFG_TRIGPOL_MASK
DECL|DMA_CHANNEL_CFG_TRIGPOL_SHIFT|macro|DMA_CHANNEL_CFG_TRIGPOL_SHIFT
DECL|DMA_CHANNEL_CFG_TRIGPOL|macro|DMA_CHANNEL_CFG_TRIGPOL
DECL|DMA_CHANNEL_CFG_TRIGTYPE_MASK|macro|DMA_CHANNEL_CFG_TRIGTYPE_MASK
DECL|DMA_CHANNEL_CFG_TRIGTYPE_SHIFT|macro|DMA_CHANNEL_CFG_TRIGTYPE_SHIFT
DECL|DMA_CHANNEL_CFG_TRIGTYPE|macro|DMA_CHANNEL_CFG_TRIGTYPE
DECL|DMA_CHANNEL_CTLSTAT_COUNT|macro|DMA_CHANNEL_CTLSTAT_COUNT
DECL|DMA_CHANNEL_CTLSTAT_TRIG_MASK|macro|DMA_CHANNEL_CTLSTAT_TRIG_MASK
DECL|DMA_CHANNEL_CTLSTAT_TRIG_SHIFT|macro|DMA_CHANNEL_CTLSTAT_TRIG_SHIFT
DECL|DMA_CHANNEL_CTLSTAT_TRIG|macro|DMA_CHANNEL_CTLSTAT_TRIG
DECL|DMA_CHANNEL_CTLSTAT_VALIDPENDING_MASK|macro|DMA_CHANNEL_CTLSTAT_VALIDPENDING_MASK
DECL|DMA_CHANNEL_CTLSTAT_VALIDPENDING_SHIFT|macro|DMA_CHANNEL_CTLSTAT_VALIDPENDING_SHIFT
DECL|DMA_CHANNEL_CTLSTAT_VALIDPENDING|macro|DMA_CHANNEL_CTLSTAT_VALIDPENDING
DECL|DMA_CHANNEL_XFERCFG_CFGVALID_MASK|macro|DMA_CHANNEL_XFERCFG_CFGVALID_MASK
DECL|DMA_CHANNEL_XFERCFG_CFGVALID_SHIFT|macro|DMA_CHANNEL_XFERCFG_CFGVALID_SHIFT
DECL|DMA_CHANNEL_XFERCFG_CFGVALID|macro|DMA_CHANNEL_XFERCFG_CFGVALID
DECL|DMA_CHANNEL_XFERCFG_CLRTRIG_MASK|macro|DMA_CHANNEL_XFERCFG_CLRTRIG_MASK
DECL|DMA_CHANNEL_XFERCFG_CLRTRIG_SHIFT|macro|DMA_CHANNEL_XFERCFG_CLRTRIG_SHIFT
DECL|DMA_CHANNEL_XFERCFG_CLRTRIG|macro|DMA_CHANNEL_XFERCFG_CLRTRIG
DECL|DMA_CHANNEL_XFERCFG_COUNT|macro|DMA_CHANNEL_XFERCFG_COUNT
DECL|DMA_CHANNEL_XFERCFG_DSTINC_MASK|macro|DMA_CHANNEL_XFERCFG_DSTINC_MASK
DECL|DMA_CHANNEL_XFERCFG_DSTINC_SHIFT|macro|DMA_CHANNEL_XFERCFG_DSTINC_SHIFT
DECL|DMA_CHANNEL_XFERCFG_DSTINC|macro|DMA_CHANNEL_XFERCFG_DSTINC
DECL|DMA_CHANNEL_XFERCFG_RELOAD_MASK|macro|DMA_CHANNEL_XFERCFG_RELOAD_MASK
DECL|DMA_CHANNEL_XFERCFG_RELOAD_SHIFT|macro|DMA_CHANNEL_XFERCFG_RELOAD_SHIFT
DECL|DMA_CHANNEL_XFERCFG_RELOAD|macro|DMA_CHANNEL_XFERCFG_RELOAD
DECL|DMA_CHANNEL_XFERCFG_SETINTA_MASK|macro|DMA_CHANNEL_XFERCFG_SETINTA_MASK
DECL|DMA_CHANNEL_XFERCFG_SETINTA_SHIFT|macro|DMA_CHANNEL_XFERCFG_SETINTA_SHIFT
DECL|DMA_CHANNEL_XFERCFG_SETINTA|macro|DMA_CHANNEL_XFERCFG_SETINTA
DECL|DMA_CHANNEL_XFERCFG_SETINTB_MASK|macro|DMA_CHANNEL_XFERCFG_SETINTB_MASK
DECL|DMA_CHANNEL_XFERCFG_SETINTB_SHIFT|macro|DMA_CHANNEL_XFERCFG_SETINTB_SHIFT
DECL|DMA_CHANNEL_XFERCFG_SETINTB|macro|DMA_CHANNEL_XFERCFG_SETINTB
DECL|DMA_CHANNEL_XFERCFG_SRCINC_MASK|macro|DMA_CHANNEL_XFERCFG_SRCINC_MASK
DECL|DMA_CHANNEL_XFERCFG_SRCINC_SHIFT|macro|DMA_CHANNEL_XFERCFG_SRCINC_SHIFT
DECL|DMA_CHANNEL_XFERCFG_SRCINC|macro|DMA_CHANNEL_XFERCFG_SRCINC
DECL|DMA_CHANNEL_XFERCFG_SWTRIG_MASK|macro|DMA_CHANNEL_XFERCFG_SWTRIG_MASK
DECL|DMA_CHANNEL_XFERCFG_SWTRIG_SHIFT|macro|DMA_CHANNEL_XFERCFG_SWTRIG_SHIFT
DECL|DMA_CHANNEL_XFERCFG_SWTRIG|macro|DMA_CHANNEL_XFERCFG_SWTRIG
DECL|DMA_CHANNEL_XFERCFG_WIDTH_MASK|macro|DMA_CHANNEL_XFERCFG_WIDTH_MASK
DECL|DMA_CHANNEL_XFERCFG_WIDTH_SHIFT|macro|DMA_CHANNEL_XFERCFG_WIDTH_SHIFT
DECL|DMA_CHANNEL_XFERCFG_WIDTH|macro|DMA_CHANNEL_XFERCFG_WIDTH
DECL|DMA_CHANNEL_XFERCFG_XFERCOUNT_MASK|macro|DMA_CHANNEL_XFERCFG_XFERCOUNT_MASK
DECL|DMA_CHANNEL_XFERCFG_XFERCOUNT_SHIFT|macro|DMA_CHANNEL_XFERCFG_XFERCOUNT_SHIFT
DECL|DMA_CHANNEL_XFERCFG_XFERCOUNT|macro|DMA_CHANNEL_XFERCFG_XFERCOUNT
DECL|DMA_COMMON_ABORT_ABORTCTRL_MASK|macro|DMA_COMMON_ABORT_ABORTCTRL_MASK
DECL|DMA_COMMON_ABORT_ABORTCTRL_SHIFT|macro|DMA_COMMON_ABORT_ABORTCTRL_SHIFT
DECL|DMA_COMMON_ABORT_ABORTCTRL|macro|DMA_COMMON_ABORT_ABORTCTRL
DECL|DMA_COMMON_ABORT_COUNT|macro|DMA_COMMON_ABORT_COUNT
DECL|DMA_COMMON_ACTIVE_ACT_MASK|macro|DMA_COMMON_ACTIVE_ACT_MASK
DECL|DMA_COMMON_ACTIVE_ACT_SHIFT|macro|DMA_COMMON_ACTIVE_ACT_SHIFT
DECL|DMA_COMMON_ACTIVE_ACT|macro|DMA_COMMON_ACTIVE_ACT
DECL|DMA_COMMON_ACTIVE_COUNT|macro|DMA_COMMON_ACTIVE_COUNT
DECL|DMA_COMMON_BUSY_BSY_MASK|macro|DMA_COMMON_BUSY_BSY_MASK
DECL|DMA_COMMON_BUSY_BSY_SHIFT|macro|DMA_COMMON_BUSY_BSY_SHIFT
DECL|DMA_COMMON_BUSY_BSY|macro|DMA_COMMON_BUSY_BSY
DECL|DMA_COMMON_BUSY_COUNT|macro|DMA_COMMON_BUSY_COUNT
DECL|DMA_COMMON_ENABLECLR_CLR_MASK|macro|DMA_COMMON_ENABLECLR_CLR_MASK
DECL|DMA_COMMON_ENABLECLR_CLR_SHIFT|macro|DMA_COMMON_ENABLECLR_CLR_SHIFT
DECL|DMA_COMMON_ENABLECLR_CLR|macro|DMA_COMMON_ENABLECLR_CLR
DECL|DMA_COMMON_ENABLECLR_COUNT|macro|DMA_COMMON_ENABLECLR_COUNT
DECL|DMA_COMMON_ENABLESET_COUNT|macro|DMA_COMMON_ENABLESET_COUNT
DECL|DMA_COMMON_ENABLESET_ENA_MASK|macro|DMA_COMMON_ENABLESET_ENA_MASK
DECL|DMA_COMMON_ENABLESET_ENA_SHIFT|macro|DMA_COMMON_ENABLESET_ENA_SHIFT
DECL|DMA_COMMON_ENABLESET_ENA|macro|DMA_COMMON_ENABLESET_ENA
DECL|DMA_COMMON_ERRINT_COUNT|macro|DMA_COMMON_ERRINT_COUNT
DECL|DMA_COMMON_ERRINT_ERR_MASK|macro|DMA_COMMON_ERRINT_ERR_MASK
DECL|DMA_COMMON_ERRINT_ERR_SHIFT|macro|DMA_COMMON_ERRINT_ERR_SHIFT
DECL|DMA_COMMON_ERRINT_ERR|macro|DMA_COMMON_ERRINT_ERR
DECL|DMA_COMMON_INTA_COUNT|macro|DMA_COMMON_INTA_COUNT
DECL|DMA_COMMON_INTA_IA_MASK|macro|DMA_COMMON_INTA_IA_MASK
DECL|DMA_COMMON_INTA_IA_SHIFT|macro|DMA_COMMON_INTA_IA_SHIFT
DECL|DMA_COMMON_INTA_IA|macro|DMA_COMMON_INTA_IA
DECL|DMA_COMMON_INTB_COUNT|macro|DMA_COMMON_INTB_COUNT
DECL|DMA_COMMON_INTB_IB_MASK|macro|DMA_COMMON_INTB_IB_MASK
DECL|DMA_COMMON_INTB_IB_SHIFT|macro|DMA_COMMON_INTB_IB_SHIFT
DECL|DMA_COMMON_INTB_IB|macro|DMA_COMMON_INTB_IB
DECL|DMA_COMMON_INTENCLR_CLR_MASK|macro|DMA_COMMON_INTENCLR_CLR_MASK
DECL|DMA_COMMON_INTENCLR_CLR_SHIFT|macro|DMA_COMMON_INTENCLR_CLR_SHIFT
DECL|DMA_COMMON_INTENCLR_CLR|macro|DMA_COMMON_INTENCLR_CLR
DECL|DMA_COMMON_INTENCLR_COUNT|macro|DMA_COMMON_INTENCLR_COUNT
DECL|DMA_COMMON_INTENSET_COUNT|macro|DMA_COMMON_INTENSET_COUNT
DECL|DMA_COMMON_INTENSET_INTEN_MASK|macro|DMA_COMMON_INTENSET_INTEN_MASK
DECL|DMA_COMMON_INTENSET_INTEN_SHIFT|macro|DMA_COMMON_INTENSET_INTEN_SHIFT
DECL|DMA_COMMON_INTENSET_INTEN|macro|DMA_COMMON_INTENSET_INTEN
DECL|DMA_COMMON_SETTRIG_COUNT|macro|DMA_COMMON_SETTRIG_COUNT
DECL|DMA_COMMON_SETTRIG_TRIG_MASK|macro|DMA_COMMON_SETTRIG_TRIG_MASK
DECL|DMA_COMMON_SETTRIG_TRIG_SHIFT|macro|DMA_COMMON_SETTRIG_TRIG_SHIFT
DECL|DMA_COMMON_SETTRIG_TRIG|macro|DMA_COMMON_SETTRIG_TRIG
DECL|DMA_COMMON_SETVALID_COUNT|macro|DMA_COMMON_SETVALID_COUNT
DECL|DMA_COMMON_SETVALID_SV_MASK|macro|DMA_COMMON_SETVALID_SV_MASK
DECL|DMA_COMMON_SETVALID_SV_SHIFT|macro|DMA_COMMON_SETVALID_SV_SHIFT
DECL|DMA_COMMON_SETVALID_SV|macro|DMA_COMMON_SETVALID_SV
DECL|DMA_CTRL_ENABLE_MASK|macro|DMA_CTRL_ENABLE_MASK
DECL|DMA_CTRL_ENABLE_SHIFT|macro|DMA_CTRL_ENABLE_SHIFT
DECL|DMA_CTRL_ENABLE|macro|DMA_CTRL_ENABLE
DECL|DMA_INTSTAT_ACTIVEERRINT_MASK|macro|DMA_INTSTAT_ACTIVEERRINT_MASK
DECL|DMA_INTSTAT_ACTIVEERRINT_SHIFT|macro|DMA_INTSTAT_ACTIVEERRINT_SHIFT
DECL|DMA_INTSTAT_ACTIVEERRINT|macro|DMA_INTSTAT_ACTIVEERRINT
DECL|DMA_INTSTAT_ACTIVEINT_MASK|macro|DMA_INTSTAT_ACTIVEINT_MASK
DECL|DMA_INTSTAT_ACTIVEINT_SHIFT|macro|DMA_INTSTAT_ACTIVEINT_SHIFT
DECL|DMA_INTSTAT_ACTIVEINT|macro|DMA_INTSTAT_ACTIVEINT
DECL|DMA_IRQS|macro|DMA_IRQS
DECL|DMA_ITRIG_INMUX|member|__IO uint32_t DMA_ITRIG_INMUX[22]; /**< Trigger select register for DMA channel, array offset: 0xE0, array step: 0x4 */
DECL|DMA_OTRIG_INMUX|member|__IO uint32_t DMA_OTRIG_INMUX[4]; /**< DMA output trigger selection to become DMA trigger, array offset: 0x160, array step: 0x4 */
DECL|DMA_SRAMBASE_OFFSET_MASK|macro|DMA_SRAMBASE_OFFSET_MASK
DECL|DMA_SRAMBASE_OFFSET_SHIFT|macro|DMA_SRAMBASE_OFFSET_SHIFT
DECL|DMA_SRAMBASE_OFFSET|macro|DMA_SRAMBASE_OFFSET
DECL|DMA_Type|typedef|} DMA_Type;
DECL|DMIC0_BASE|macro|DMIC0_BASE
DECL|DMIC0_IRQn|enumerator|DMIC0_IRQn = 25, /**< Digital microphone and DMIC subsystem */
DECL|DMIC0|macro|DMIC0
DECL|DMICCLKDIV|member|__IO uint32_t DMICCLKDIV; /**< DMIC clock divider, offset: 0x3A8 */
DECL|DMICCLKSEL|member|__IO uint32_t DMICCLKSEL; /**< Digital microphone (D-Mic) subsystem clock select, offset: 0x2EC */
DECL|DMIC_BASE_ADDRS|macro|DMIC_BASE_ADDRS
DECL|DMIC_BASE_PTRS|macro|DMIC_BASE_PTRS
DECL|DMIC_CHANEN_EN_CH0_MASK|macro|DMIC_CHANEN_EN_CH0_MASK
DECL|DMIC_CHANEN_EN_CH0_SHIFT|macro|DMIC_CHANEN_EN_CH0_SHIFT
DECL|DMIC_CHANEN_EN_CH0|macro|DMIC_CHANEN_EN_CH0
DECL|DMIC_CHANEN_EN_CH1_MASK|macro|DMIC_CHANEN_EN_CH1_MASK
DECL|DMIC_CHANEN_EN_CH1_SHIFT|macro|DMIC_CHANEN_EN_CH1_SHIFT
DECL|DMIC_CHANEN_EN_CH1|macro|DMIC_CHANEN_EN_CH1
DECL|DMIC_CHANNEL_DC_CTRL_COUNT|macro|DMIC_CHANNEL_DC_CTRL_COUNT
DECL|DMIC_CHANNEL_DC_CTRL_DCGAIN_MASK|macro|DMIC_CHANNEL_DC_CTRL_DCGAIN_MASK
DECL|DMIC_CHANNEL_DC_CTRL_DCGAIN_SHIFT|macro|DMIC_CHANNEL_DC_CTRL_DCGAIN_SHIFT
DECL|DMIC_CHANNEL_DC_CTRL_DCGAIN|macro|DMIC_CHANNEL_DC_CTRL_DCGAIN
DECL|DMIC_CHANNEL_DC_CTRL_DCPOLE_MASK|macro|DMIC_CHANNEL_DC_CTRL_DCPOLE_MASK
DECL|DMIC_CHANNEL_DC_CTRL_DCPOLE_SHIFT|macro|DMIC_CHANNEL_DC_CTRL_DCPOLE_SHIFT
DECL|DMIC_CHANNEL_DC_CTRL_DCPOLE|macro|DMIC_CHANNEL_DC_CTRL_DCPOLE
DECL|DMIC_CHANNEL_DC_CTRL_SATURATEAT16BIT_MASK|macro|DMIC_CHANNEL_DC_CTRL_SATURATEAT16BIT_MASK
DECL|DMIC_CHANNEL_DC_CTRL_SATURATEAT16BIT_SHIFT|macro|DMIC_CHANNEL_DC_CTRL_SATURATEAT16BIT_SHIFT
DECL|DMIC_CHANNEL_DC_CTRL_SATURATEAT16BIT|macro|DMIC_CHANNEL_DC_CTRL_SATURATEAT16BIT
DECL|DMIC_CHANNEL_DIVHFCLK_COUNT|macro|DMIC_CHANNEL_DIVHFCLK_COUNT
DECL|DMIC_CHANNEL_DIVHFCLK_PDMDIV_MASK|macro|DMIC_CHANNEL_DIVHFCLK_PDMDIV_MASK
DECL|DMIC_CHANNEL_DIVHFCLK_PDMDIV_SHIFT|macro|DMIC_CHANNEL_DIVHFCLK_PDMDIV_SHIFT
DECL|DMIC_CHANNEL_DIVHFCLK_PDMDIV|macro|DMIC_CHANNEL_DIVHFCLK_PDMDIV
DECL|DMIC_CHANNEL_FIFO_CTRL_COUNT|macro|DMIC_CHANNEL_FIFO_CTRL_COUNT
DECL|DMIC_CHANNEL_FIFO_CTRL_DMAEN_MASK|macro|DMIC_CHANNEL_FIFO_CTRL_DMAEN_MASK
DECL|DMIC_CHANNEL_FIFO_CTRL_DMAEN_SHIFT|macro|DMIC_CHANNEL_FIFO_CTRL_DMAEN_SHIFT
DECL|DMIC_CHANNEL_FIFO_CTRL_DMAEN|macro|DMIC_CHANNEL_FIFO_CTRL_DMAEN
DECL|DMIC_CHANNEL_FIFO_CTRL_ENABLE_MASK|macro|DMIC_CHANNEL_FIFO_CTRL_ENABLE_MASK
DECL|DMIC_CHANNEL_FIFO_CTRL_ENABLE_SHIFT|macro|DMIC_CHANNEL_FIFO_CTRL_ENABLE_SHIFT
DECL|DMIC_CHANNEL_FIFO_CTRL_ENABLE|macro|DMIC_CHANNEL_FIFO_CTRL_ENABLE
DECL|DMIC_CHANNEL_FIFO_CTRL_INTEN_MASK|macro|DMIC_CHANNEL_FIFO_CTRL_INTEN_MASK
DECL|DMIC_CHANNEL_FIFO_CTRL_INTEN_SHIFT|macro|DMIC_CHANNEL_FIFO_CTRL_INTEN_SHIFT
DECL|DMIC_CHANNEL_FIFO_CTRL_INTEN|macro|DMIC_CHANNEL_FIFO_CTRL_INTEN
DECL|DMIC_CHANNEL_FIFO_CTRL_RESETN_MASK|macro|DMIC_CHANNEL_FIFO_CTRL_RESETN_MASK
DECL|DMIC_CHANNEL_FIFO_CTRL_RESETN_SHIFT|macro|DMIC_CHANNEL_FIFO_CTRL_RESETN_SHIFT
DECL|DMIC_CHANNEL_FIFO_CTRL_RESETN|macro|DMIC_CHANNEL_FIFO_CTRL_RESETN
DECL|DMIC_CHANNEL_FIFO_CTRL_TRIGLVL_MASK|macro|DMIC_CHANNEL_FIFO_CTRL_TRIGLVL_MASK
DECL|DMIC_CHANNEL_FIFO_CTRL_TRIGLVL_SHIFT|macro|DMIC_CHANNEL_FIFO_CTRL_TRIGLVL_SHIFT
DECL|DMIC_CHANNEL_FIFO_CTRL_TRIGLVL|macro|DMIC_CHANNEL_FIFO_CTRL_TRIGLVL
DECL|DMIC_CHANNEL_FIFO_DATA_COUNT|macro|DMIC_CHANNEL_FIFO_DATA_COUNT
DECL|DMIC_CHANNEL_FIFO_DATA_DATA_MASK|macro|DMIC_CHANNEL_FIFO_DATA_DATA_MASK
DECL|DMIC_CHANNEL_FIFO_DATA_DATA_SHIFT|macro|DMIC_CHANNEL_FIFO_DATA_DATA_SHIFT
DECL|DMIC_CHANNEL_FIFO_DATA_DATA|macro|DMIC_CHANNEL_FIFO_DATA_DATA
DECL|DMIC_CHANNEL_FIFO_STATUS_COUNT|macro|DMIC_CHANNEL_FIFO_STATUS_COUNT
DECL|DMIC_CHANNEL_FIFO_STATUS_INT_MASK|macro|DMIC_CHANNEL_FIFO_STATUS_INT_MASK
DECL|DMIC_CHANNEL_FIFO_STATUS_INT_SHIFT|macro|DMIC_CHANNEL_FIFO_STATUS_INT_SHIFT
DECL|DMIC_CHANNEL_FIFO_STATUS_INT|macro|DMIC_CHANNEL_FIFO_STATUS_INT
DECL|DMIC_CHANNEL_FIFO_STATUS_OVERRUN_MASK|macro|DMIC_CHANNEL_FIFO_STATUS_OVERRUN_MASK
DECL|DMIC_CHANNEL_FIFO_STATUS_OVERRUN_SHIFT|macro|DMIC_CHANNEL_FIFO_STATUS_OVERRUN_SHIFT
DECL|DMIC_CHANNEL_FIFO_STATUS_OVERRUN|macro|DMIC_CHANNEL_FIFO_STATUS_OVERRUN
DECL|DMIC_CHANNEL_FIFO_STATUS_UNDERRUN_MASK|macro|DMIC_CHANNEL_FIFO_STATUS_UNDERRUN_MASK
DECL|DMIC_CHANNEL_FIFO_STATUS_UNDERRUN_SHIFT|macro|DMIC_CHANNEL_FIFO_STATUS_UNDERRUN_SHIFT
DECL|DMIC_CHANNEL_FIFO_STATUS_UNDERRUN|macro|DMIC_CHANNEL_FIFO_STATUS_UNDERRUN
DECL|DMIC_CHANNEL_GAINSHIFT_COUNT|macro|DMIC_CHANNEL_GAINSHIFT_COUNT
DECL|DMIC_CHANNEL_GAINSHIFT_GAIN_MASK|macro|DMIC_CHANNEL_GAINSHIFT_GAIN_MASK
DECL|DMIC_CHANNEL_GAINSHIFT_GAIN_SHIFT|macro|DMIC_CHANNEL_GAINSHIFT_GAIN_SHIFT
DECL|DMIC_CHANNEL_GAINSHIFT_GAIN|macro|DMIC_CHANNEL_GAINSHIFT_GAIN
DECL|DMIC_CHANNEL_OSR_COUNT|macro|DMIC_CHANNEL_OSR_COUNT
DECL|DMIC_CHANNEL_OSR_OSR_MASK|macro|DMIC_CHANNEL_OSR_OSR_MASK
DECL|DMIC_CHANNEL_OSR_OSR_SHIFT|macro|DMIC_CHANNEL_OSR_OSR_SHIFT
DECL|DMIC_CHANNEL_OSR_OSR|macro|DMIC_CHANNEL_OSR_OSR
DECL|DMIC_CHANNEL_PHY_CTRL_COUNT|macro|DMIC_CHANNEL_PHY_CTRL_COUNT
DECL|DMIC_CHANNEL_PHY_CTRL_PHY_FALL_MASK|macro|DMIC_CHANNEL_PHY_CTRL_PHY_FALL_MASK
DECL|DMIC_CHANNEL_PHY_CTRL_PHY_FALL_SHIFT|macro|DMIC_CHANNEL_PHY_CTRL_PHY_FALL_SHIFT
DECL|DMIC_CHANNEL_PHY_CTRL_PHY_FALL|macro|DMIC_CHANNEL_PHY_CTRL_PHY_FALL
DECL|DMIC_CHANNEL_PHY_CTRL_PHY_HALF_MASK|macro|DMIC_CHANNEL_PHY_CTRL_PHY_HALF_MASK
DECL|DMIC_CHANNEL_PHY_CTRL_PHY_HALF_SHIFT|macro|DMIC_CHANNEL_PHY_CTRL_PHY_HALF_SHIFT
DECL|DMIC_CHANNEL_PHY_CTRL_PHY_HALF|macro|DMIC_CHANNEL_PHY_CTRL_PHY_HALF
DECL|DMIC_CHANNEL_PREAC2FSCOEF_COMP_MASK|macro|DMIC_CHANNEL_PREAC2FSCOEF_COMP_MASK
DECL|DMIC_CHANNEL_PREAC2FSCOEF_COMP_SHIFT|macro|DMIC_CHANNEL_PREAC2FSCOEF_COMP_SHIFT
DECL|DMIC_CHANNEL_PREAC2FSCOEF_COMP|macro|DMIC_CHANNEL_PREAC2FSCOEF_COMP
DECL|DMIC_CHANNEL_PREAC2FSCOEF_COUNT|macro|DMIC_CHANNEL_PREAC2FSCOEF_COUNT
DECL|DMIC_CHANNEL_PREAC4FSCOEF_COMP_MASK|macro|DMIC_CHANNEL_PREAC4FSCOEF_COMP_MASK
DECL|DMIC_CHANNEL_PREAC4FSCOEF_COMP_SHIFT|macro|DMIC_CHANNEL_PREAC4FSCOEF_COMP_SHIFT
DECL|DMIC_CHANNEL_PREAC4FSCOEF_COMP|macro|DMIC_CHANNEL_PREAC4FSCOEF_COMP
DECL|DMIC_CHANNEL_PREAC4FSCOEF_COUNT|macro|DMIC_CHANNEL_PREAC4FSCOEF_COUNT
DECL|DMIC_HWVADGAIN_INPUTGAIN_MASK|macro|DMIC_HWVADGAIN_INPUTGAIN_MASK
DECL|DMIC_HWVADGAIN_INPUTGAIN_SHIFT|macro|DMIC_HWVADGAIN_INPUTGAIN_SHIFT
DECL|DMIC_HWVADGAIN_INPUTGAIN|macro|DMIC_HWVADGAIN_INPUTGAIN
DECL|DMIC_HWVADHPFS_HPFS_MASK|macro|DMIC_HWVADHPFS_HPFS_MASK
DECL|DMIC_HWVADHPFS_HPFS_SHIFT|macro|DMIC_HWVADHPFS_HPFS_SHIFT
DECL|DMIC_HWVADHPFS_HPFS|macro|DMIC_HWVADHPFS_HPFS
DECL|DMIC_HWVADLOWZ_LOWZ_MASK|macro|DMIC_HWVADLOWZ_LOWZ_MASK
DECL|DMIC_HWVADLOWZ_LOWZ_SHIFT|macro|DMIC_HWVADLOWZ_LOWZ_SHIFT
DECL|DMIC_HWVADLOWZ_LOWZ|macro|DMIC_HWVADLOWZ_LOWZ
DECL|DMIC_HWVADRSTT_RSTT_MASK|macro|DMIC_HWVADRSTT_RSTT_MASK
DECL|DMIC_HWVADRSTT_RSTT_SHIFT|macro|DMIC_HWVADRSTT_RSTT_SHIFT
DECL|DMIC_HWVADRSTT_RSTT|macro|DMIC_HWVADRSTT_RSTT
DECL|DMIC_HWVADST10_ST10_MASK|macro|DMIC_HWVADST10_ST10_MASK
DECL|DMIC_HWVADST10_ST10_SHIFT|macro|DMIC_HWVADST10_ST10_SHIFT
DECL|DMIC_HWVADST10_ST10|macro|DMIC_HWVADST10_ST10
DECL|DMIC_HWVADTHGN_THGN_MASK|macro|DMIC_HWVADTHGN_THGN_MASK
DECL|DMIC_HWVADTHGN_THGN_SHIFT|macro|DMIC_HWVADTHGN_THGN_SHIFT
DECL|DMIC_HWVADTHGN_THGN|macro|DMIC_HWVADTHGN_THGN
DECL|DMIC_HWVADTHGS_THGS_MASK|macro|DMIC_HWVADTHGS_THGS_MASK
DECL|DMIC_HWVADTHGS_THGS_SHIFT|macro|DMIC_HWVADTHGS_THGS_SHIFT
DECL|DMIC_HWVADTHGS_THGS|macro|DMIC_HWVADTHGS_THGS
DECL|DMIC_HWVAD_IRQS|macro|DMIC_HWVAD_IRQS
DECL|DMIC_ID_ID_MASK|macro|DMIC_ID_ID_MASK
DECL|DMIC_ID_ID_SHIFT|macro|DMIC_ID_ID_SHIFT
DECL|DMIC_ID_ID|macro|DMIC_ID_ID
DECL|DMIC_IOCFG_CLK_BYPASS0_MASK|macro|DMIC_IOCFG_CLK_BYPASS0_MASK
DECL|DMIC_IOCFG_CLK_BYPASS0_SHIFT|macro|DMIC_IOCFG_CLK_BYPASS0_SHIFT
DECL|DMIC_IOCFG_CLK_BYPASS0|macro|DMIC_IOCFG_CLK_BYPASS0
DECL|DMIC_IOCFG_CLK_BYPASS1_MASK|macro|DMIC_IOCFG_CLK_BYPASS1_MASK
DECL|DMIC_IOCFG_CLK_BYPASS1_SHIFT|macro|DMIC_IOCFG_CLK_BYPASS1_SHIFT
DECL|DMIC_IOCFG_CLK_BYPASS1|macro|DMIC_IOCFG_CLK_BYPASS1
DECL|DMIC_IOCFG_STEREO_DATA0_MASK|macro|DMIC_IOCFG_STEREO_DATA0_MASK
DECL|DMIC_IOCFG_STEREO_DATA0_SHIFT|macro|DMIC_IOCFG_STEREO_DATA0_SHIFT
DECL|DMIC_IOCFG_STEREO_DATA0|macro|DMIC_IOCFG_STEREO_DATA0
DECL|DMIC_IRQS|macro|DMIC_IRQS
DECL|DMIC_Type|typedef|} DMIC_Type;
DECL|DMIC_USE2FS_USE2FS_MASK|macro|DMIC_USE2FS_USE2FS_MASK
DECL|DMIC_USE2FS_USE2FS_SHIFT|macro|DMIC_USE2FS_USE2FS_SHIFT
DECL|DMIC_USE2FS_USE2FS|macro|DMIC_USE2FS_USE2FS
DECL|EMR|member|__IO uint32_t EMR; /**< External Match Register. The EMR controls the match function and the external match pins., offset: 0x3C */
DECL|ENABLECLR|member|__O uint32_t ENABLECLR; /**< Channel Enable Clear for all DMA channels., array offset: 0x28, array step: 0x5C */
DECL|ENABLESET|member|__IO uint32_t ENABLESET; /**< Channel Enable read and Set for all DMA channels., array offset: 0x20, array step: 0x5C */
DECL|EPBUFCFG|member|__IO uint32_t EPBUFCFG; /**< USB Endpoint Buffer Configuration register, offset: 0x1C */
DECL|EPINUSE|member|__IO uint32_t EPINUSE; /**< USB Endpoint Buffer in use, offset: 0x18 */
DECL|EPLISTSTART|member|__IO uint32_t EPLISTSTART; /**< USB EP Command/Status List start address, offset: 0x8 */
DECL|EPSKIP|member|__IO uint32_t EPSKIP; /**< USB Endpoint skip, offset: 0x14 */
DECL|EPTOGGLE|member|__I uint32_t EPTOGGLE; /**< USB Endpoint toggle register, offset: 0x34 */
DECL|ERRINT|member|__IO uint32_t ERRINT; /**< Error Interrupt status for all DMA channels., array offset: 0x40, array step: 0x5C */
DECL|EVENT|member|} EVENT[10];
DECL|EVEN|member|__IO uint32_t EVEN; /**< SCT event interrupt enable register, offset: 0xF0 */
DECL|EVFLAG|member|__IO uint32_t EVFLAG; /**< SCT event flag register, offset: 0xF4 */
DECL|FALL|member|__IO uint32_t FALL; /**< Pin interrupt falling edge register, offset: 0x20 */
DECL|FEED|member|__O uint32_t FEED; /**< Watchdog feed sequence register. Writing 0xAA followed by 0x55 to this register reloads the Watchdog timer with the value contained in TC., offset: 0x8 */
DECL|FIFOCFG|member|__IO uint32_t FIFOCFG; /**< FIFO configuration and enable register., offset: 0xE00 */
DECL|FIFOCFG|member|__IO uint32_t FIFOCFG; /**< FIFO configuration and enable register., offset: 0xE00 */
DECL|FIFOCFG|member|__IO uint32_t FIFOCFG; /**< FIFO configuration and enable register., offset: 0xE00 */
DECL|FIFOINTENCLR|member|__IO uint32_t FIFOINTENCLR; /**< FIFO interrupt enable clear (disable) and read register., offset: 0xE14 */
DECL|FIFOINTENCLR|member|__IO uint32_t FIFOINTENCLR; /**< FIFO interrupt enable clear (disable) and read register., offset: 0xE14 */
DECL|FIFOINTENCLR|member|__IO uint32_t FIFOINTENCLR; /**< FIFO interrupt enable clear (disable) and read register., offset: 0xE14 */
DECL|FIFOINTENSET|member|__IO uint32_t FIFOINTENSET; /**< FIFO interrupt enable set (enable) and read register., offset: 0xE10 */
DECL|FIFOINTENSET|member|__IO uint32_t FIFOINTENSET; /**< FIFO interrupt enable set (enable) and read register., offset: 0xE10 */
DECL|FIFOINTENSET|member|__IO uint32_t FIFOINTENSET; /**< FIFO interrupt enable set (enable) and read register., offset: 0xE10 */
DECL|FIFOINTSTAT|member|__I uint32_t FIFOINTSTAT; /**< FIFO interrupt status register., offset: 0xE18 */
DECL|FIFOINTSTAT|member|__I uint32_t FIFOINTSTAT; /**< FIFO interrupt status register., offset: 0xE18 */
DECL|FIFOINTSTAT|member|__I uint32_t FIFOINTSTAT; /**< FIFO interrupt status register., offset: 0xE18 */
DECL|FIFORD48HNOPOP|member|__I uint32_t FIFORD48HNOPOP; /**< FIFO data read for upper data bits with no FIFO pop. May only be used if the I2S is configured for 2x 24-bit data and not using DMA., offset: 0xE44 */
DECL|FIFORD48H|member|__I uint32_t FIFORD48H; /**< FIFO read data for upper data bits. May only be used if the I2S is configured for 2x 24-bit data and not using DMA., offset: 0xE34 */
DECL|FIFORDNOPOP|member|__I uint32_t FIFORDNOPOP; /**< FIFO data read with no FIFO pop., offset: 0xE40 */
DECL|FIFORDNOPOP|member|__I uint32_t FIFORDNOPOP; /**< FIFO data read with no FIFO pop., offset: 0xE40 */
DECL|FIFORDNOPOP|member|__I uint32_t FIFORDNOPOP; /**< FIFO data read with no FIFO pop., offset: 0xE40 */
DECL|FIFORD|member|__I uint32_t FIFORD; /**< FIFO read data., offset: 0xE30 */
DECL|FIFORD|member|__I uint32_t FIFORD; /**< FIFO read data., offset: 0xE30 */
DECL|FIFORD|member|__I uint32_t FIFORD; /**< FIFO read data., offset: 0xE30 */
DECL|FIFOSTAT|member|__IO uint32_t FIFOSTAT; /**< FIFO status register., offset: 0xE04 */
DECL|FIFOSTAT|member|__IO uint32_t FIFOSTAT; /**< FIFO status register., offset: 0xE04 */
DECL|FIFOSTAT|member|__IO uint32_t FIFOSTAT; /**< FIFO status register., offset: 0xE04 */
DECL|FIFOTRIG|member|__IO uint32_t FIFOTRIG; /**< FIFO trigger settings for interrupt and DMA request., offset: 0xE08 */
DECL|FIFOTRIG|member|__IO uint32_t FIFOTRIG; /**< FIFO trigger settings for interrupt and DMA request., offset: 0xE08 */
DECL|FIFOTRIG|member|__IO uint32_t FIFOTRIG; /**< FIFO trigger settings for interrupt and DMA request., offset: 0xE08 */
DECL|FIFOWR48H|member|__O uint32_t FIFOWR48H; /**< FIFO write data for upper data bits. May only be used if the I2S is configured for 2x 24-bit data and not using DMA., offset: 0xE24 */
DECL|FIFOWR|member|__IO uint32_t FIFOWR; /**< FIFO write data., offset: 0xE20 */
DECL|FIFOWR|member|__IO uint32_t FIFOWR; /**< FIFO write data., offset: 0xE20 */
DECL|FIFOWR|member|__O uint32_t FIFOWR; /**< FIFO write data., offset: 0xE20 */
DECL|FIFO_CTRL|member|__IO uint32_t FIFO_CTRL; /**< FIFO Control register 0, array offset: 0x80, array step: 0x100 */
DECL|FIFO_DATA|member|__IO uint32_t FIFO_DATA; /**< FIFO Data Register 0, array offset: 0x88, array step: 0x100 */
DECL|FIFO_STATUS|member|__IO uint32_t FIFO_STATUS; /**< FIFO Status register 0, array offset: 0x84, array step: 0x100 */
DECL|FLAGS|member|__IO uint32_t FLAGS; /**< ADC Flags register. Contains the four interrupt/DMA trigger flags and the individual component overrun and threshold-compare flags. (The overrun bits replicate information stored in the result registers)., offset: 0x68 */
DECL|FLASHCFG|member|__IO uint32_t FLASHCFG; /**< Flash wait states configuration, offset: 0x400 */
DECL|FLEXCOMM0_BASE|macro|FLEXCOMM0_BASE
DECL|FLEXCOMM0_IRQn|enumerator|FLEXCOMM0_IRQn = 14, /**< Flexcomm Interface 0 (USART, SPI, I2C) */
DECL|FLEXCOMM0|macro|FLEXCOMM0
DECL|FLEXCOMM1_BASE|macro|FLEXCOMM1_BASE
DECL|FLEXCOMM1_IRQn|enumerator|FLEXCOMM1_IRQn = 15, /**< Flexcomm Interface 1 (USART, SPI, I2C) */
DECL|FLEXCOMM1|macro|FLEXCOMM1
DECL|FLEXCOMM2_BASE|macro|FLEXCOMM2_BASE
DECL|FLEXCOMM2_IRQn|enumerator|FLEXCOMM2_IRQn = 16, /**< Flexcomm Interface 2 (USART, SPI, I2C) */
DECL|FLEXCOMM2|macro|FLEXCOMM2
DECL|FLEXCOMM3_BASE|macro|FLEXCOMM3_BASE
DECL|FLEXCOMM3_IRQn|enumerator|FLEXCOMM3_IRQn = 17, /**< Flexcomm Interface 3 (USART, SPI, I2C) */
DECL|FLEXCOMM3|macro|FLEXCOMM3
DECL|FLEXCOMM4_BASE|macro|FLEXCOMM4_BASE
DECL|FLEXCOMM4_IRQn|enumerator|FLEXCOMM4_IRQn = 18, /**< Flexcomm Interface 4 (USART, SPI, I2C) */
DECL|FLEXCOMM4|macro|FLEXCOMM4
DECL|FLEXCOMM5_BASE|macro|FLEXCOMM5_BASE
DECL|FLEXCOMM5_IRQn|enumerator|FLEXCOMM5_IRQn = 19, /**< Flexcomm Interface 5 (USART, SPI, I2C) */
DECL|FLEXCOMM5|macro|FLEXCOMM5
DECL|FLEXCOMM6_BASE|macro|FLEXCOMM6_BASE
DECL|FLEXCOMM6_IRQn|enumerator|FLEXCOMM6_IRQn = 20, /**< Flexcomm Interface 6 (USART, SPI, I2C, I2S) */
DECL|FLEXCOMM6|macro|FLEXCOMM6
DECL|FLEXCOMM7_BASE|macro|FLEXCOMM7_BASE
DECL|FLEXCOMM7_IRQn|enumerator|FLEXCOMM7_IRQn = 21, /**< Flexcomm Interface 7 (USART, SPI, I2C, I2S) */
DECL|FLEXCOMM7|macro|FLEXCOMM7
DECL|FLEXCOMM_BASE_ADDRS|macro|FLEXCOMM_BASE_ADDRS
DECL|FLEXCOMM_BASE_PTRS|macro|FLEXCOMM_BASE_PTRS
DECL|FLEXCOMM_IRQS|macro|FLEXCOMM_IRQS
DECL|FLEXCOMM_PID_ID_MASK|macro|FLEXCOMM_PID_ID_MASK
DECL|FLEXCOMM_PID_ID_SHIFT|macro|FLEXCOMM_PID_ID_SHIFT
DECL|FLEXCOMM_PID_ID|macro|FLEXCOMM_PID_ID
DECL|FLEXCOMM_PID_Major_Rev_MASK|macro|FLEXCOMM_PID_Major_Rev_MASK
DECL|FLEXCOMM_PID_Major_Rev_SHIFT|macro|FLEXCOMM_PID_Major_Rev_SHIFT
DECL|FLEXCOMM_PID_Major_Rev|macro|FLEXCOMM_PID_Major_Rev
DECL|FLEXCOMM_PID_Minor_Rev_MASK|macro|FLEXCOMM_PID_Minor_Rev_MASK
DECL|FLEXCOMM_PID_Minor_Rev_SHIFT|macro|FLEXCOMM_PID_Minor_Rev_SHIFT
DECL|FLEXCOMM_PID_Minor_Rev|macro|FLEXCOMM_PID_Minor_Rev
DECL|FLEXCOMM_PSELID_I2CPRESENT_MASK|macro|FLEXCOMM_PSELID_I2CPRESENT_MASK
DECL|FLEXCOMM_PSELID_I2CPRESENT_SHIFT|macro|FLEXCOMM_PSELID_I2CPRESENT_SHIFT
DECL|FLEXCOMM_PSELID_I2CPRESENT|macro|FLEXCOMM_PSELID_I2CPRESENT
DECL|FLEXCOMM_PSELID_I2SPRESENT_MASK|macro|FLEXCOMM_PSELID_I2SPRESENT_MASK
DECL|FLEXCOMM_PSELID_I2SPRESENT_SHIFT|macro|FLEXCOMM_PSELID_I2SPRESENT_SHIFT
DECL|FLEXCOMM_PSELID_I2SPRESENT|macro|FLEXCOMM_PSELID_I2SPRESENT
DECL|FLEXCOMM_PSELID_ID_MASK|macro|FLEXCOMM_PSELID_ID_MASK
DECL|FLEXCOMM_PSELID_ID_SHIFT|macro|FLEXCOMM_PSELID_ID_SHIFT
DECL|FLEXCOMM_PSELID_ID|macro|FLEXCOMM_PSELID_ID
DECL|FLEXCOMM_PSELID_LOCK_MASK|macro|FLEXCOMM_PSELID_LOCK_MASK
DECL|FLEXCOMM_PSELID_LOCK_SHIFT|macro|FLEXCOMM_PSELID_LOCK_SHIFT
DECL|FLEXCOMM_PSELID_LOCK|macro|FLEXCOMM_PSELID_LOCK
DECL|FLEXCOMM_PSELID_PERSEL_MASK|macro|FLEXCOMM_PSELID_PERSEL_MASK
DECL|FLEXCOMM_PSELID_PERSEL_SHIFT|macro|FLEXCOMM_PSELID_PERSEL_SHIFT
DECL|FLEXCOMM_PSELID_PERSEL|macro|FLEXCOMM_PSELID_PERSEL
DECL|FLEXCOMM_PSELID_SPIPRESENT_MASK|macro|FLEXCOMM_PSELID_SPIPRESENT_MASK
DECL|FLEXCOMM_PSELID_SPIPRESENT_SHIFT|macro|FLEXCOMM_PSELID_SPIPRESENT_SHIFT
DECL|FLEXCOMM_PSELID_SPIPRESENT|macro|FLEXCOMM_PSELID_SPIPRESENT
DECL|FLEXCOMM_PSELID_USARTPRESENT_MASK|macro|FLEXCOMM_PSELID_USARTPRESENT_MASK
DECL|FLEXCOMM_PSELID_USARTPRESENT_SHIFT|macro|FLEXCOMM_PSELID_USARTPRESENT_SHIFT
DECL|FLEXCOMM_PSELID_USARTPRESENT|macro|FLEXCOMM_PSELID_USARTPRESENT
DECL|FLEXCOMM_Type|typedef|} FLEXCOMM_Type;
DECL|FREQMEAS_REF|member|__IO uint32_t FREQMEAS_REF; /**< Selection for frequency measurement reference clock, offset: 0x180 */
DECL|FREQMEAS_TARGET|member|__IO uint32_t FREQMEAS_TARGET; /**< Selection for frequency measurement target clock, offset: 0x184 */
DECL|FREQMECTRL|member|__IO uint32_t FREQMECTRL; /**< Frequency measure register, offset: 0x418 */
DECL|FRGCLKSEL|member|__IO uint32_t FRGCLKSEL; /**< Fractional Rate Generator clock source select, offset: 0x2E8 */
DECL|FRGCTRL|member|__IO uint32_t FRGCTRL; /**< Fractional rate divider, offset: 0x3A0 */
DECL|FROCTRL|member|__IO uint32_t FROCTRL; /**< FRO oscillator control, offset: 0x500 */
DECL|FXCOMCLKSEL|member|__IO uint32_t FXCOMCLKSEL[8]; /**< Flexcomm 0 clock source select, array offset: 0x2B0, array step: 0x4 */
DECL|GAINSHIFT|member|__IO uint32_t GAINSHIFT; /**< Decimator Gain Shift register, array offset: 0x10, array step: 0x100 */
DECL|GINT0_BASE|macro|GINT0_BASE
DECL|GINT0_IRQn|enumerator|GINT0_IRQn = 2, /**< GPIO group 0 */
DECL|GINT0|macro|GINT0
DECL|GINT1_BASE|macro|GINT1_BASE
DECL|GINT1_IRQn|enumerator|GINT1_IRQn = 3, /**< GPIO group 1 */
DECL|GINT1|macro|GINT1
DECL|GINT_BASE_ADDRS|macro|GINT_BASE_ADDRS
DECL|GINT_BASE_PTRS|macro|GINT_BASE_PTRS
DECL|GINT_CTRL_COMB_MASK|macro|GINT_CTRL_COMB_MASK
DECL|GINT_CTRL_COMB_SHIFT|macro|GINT_CTRL_COMB_SHIFT
DECL|GINT_CTRL_COMB|macro|GINT_CTRL_COMB
DECL|GINT_CTRL_INT_MASK|macro|GINT_CTRL_INT_MASK
DECL|GINT_CTRL_INT_SHIFT|macro|GINT_CTRL_INT_SHIFT
DECL|GINT_CTRL_INT|macro|GINT_CTRL_INT
DECL|GINT_CTRL_TRIG_MASK|macro|GINT_CTRL_TRIG_MASK
DECL|GINT_CTRL_TRIG_SHIFT|macro|GINT_CTRL_TRIG_SHIFT
DECL|GINT_CTRL_TRIG|macro|GINT_CTRL_TRIG
DECL|GINT_IRQS|macro|GINT_IRQS
DECL|GINT_PORT_ENA_COUNT|macro|GINT_PORT_ENA_COUNT
DECL|GINT_PORT_ENA_ENA_MASK|macro|GINT_PORT_ENA_ENA_MASK
DECL|GINT_PORT_ENA_ENA_SHIFT|macro|GINT_PORT_ENA_ENA_SHIFT
DECL|GINT_PORT_ENA_ENA|macro|GINT_PORT_ENA_ENA
DECL|GINT_PORT_POL_COUNT|macro|GINT_PORT_POL_COUNT
DECL|GINT_PORT_POL_POL_MASK|macro|GINT_PORT_POL_POL_MASK
DECL|GINT_PORT_POL_POL_SHIFT|macro|GINT_PORT_POL_POL_SHIFT
DECL|GINT_PORT_POL_POL|macro|GINT_PORT_POL_POL
DECL|GINT_Type|typedef|} GINT_Type;
DECL|GPIO_BASE_ADDRS|macro|GPIO_BASE_ADDRS
DECL|GPIO_BASE_PTRS|macro|GPIO_BASE_PTRS
DECL|GPIO_BASE|macro|GPIO_BASE
DECL|GPIO_B_COUNT2|macro|GPIO_B_COUNT2
DECL|GPIO_B_COUNT|macro|GPIO_B_COUNT
DECL|GPIO_B_PBYTE_MASK|macro|GPIO_B_PBYTE_MASK
DECL|GPIO_B_PBYTE_SHIFT|macro|GPIO_B_PBYTE_SHIFT
DECL|GPIO_B_PBYTE|macro|GPIO_B_PBYTE
DECL|GPIO_CLR_CLRP_MASK|macro|GPIO_CLR_CLRP_MASK
DECL|GPIO_CLR_CLRP_SHIFT|macro|GPIO_CLR_CLRP_SHIFT
DECL|GPIO_CLR_CLRP|macro|GPIO_CLR_CLRP
DECL|GPIO_CLR_COUNT|macro|GPIO_CLR_COUNT
DECL|GPIO_DIRCLR_COUNT|macro|GPIO_DIRCLR_COUNT
DECL|GPIO_DIRCLR_DIRCLRP_MASK|macro|GPIO_DIRCLR_DIRCLRP_MASK
DECL|GPIO_DIRCLR_DIRCLRP_SHIFT|macro|GPIO_DIRCLR_DIRCLRP_SHIFT
DECL|GPIO_DIRCLR_DIRCLRP|macro|GPIO_DIRCLR_DIRCLRP
DECL|GPIO_DIRNOT_COUNT|macro|GPIO_DIRNOT_COUNT
DECL|GPIO_DIRNOT_DIRNOTP_MASK|macro|GPIO_DIRNOT_DIRNOTP_MASK
DECL|GPIO_DIRNOT_DIRNOTP_SHIFT|macro|GPIO_DIRNOT_DIRNOTP_SHIFT
DECL|GPIO_DIRNOT_DIRNOTP|macro|GPIO_DIRNOT_DIRNOTP
DECL|GPIO_DIRSET_COUNT|macro|GPIO_DIRSET_COUNT
DECL|GPIO_DIRSET_DIRSETP_MASK|macro|GPIO_DIRSET_DIRSETP_MASK
DECL|GPIO_DIRSET_DIRSETP_SHIFT|macro|GPIO_DIRSET_DIRSETP_SHIFT
DECL|GPIO_DIRSET_DIRSETP|macro|GPIO_DIRSET_DIRSETP
DECL|GPIO_DIR_COUNT|macro|GPIO_DIR_COUNT
DECL|GPIO_DIR_DIRP_MASK|macro|GPIO_DIR_DIRP_MASK
DECL|GPIO_DIR_DIRP_SHIFT|macro|GPIO_DIR_DIRP_SHIFT
DECL|GPIO_DIR_DIRP|macro|GPIO_DIR_DIRP
DECL|GPIO_MASK_COUNT|macro|GPIO_MASK_COUNT
DECL|GPIO_MASK_MASKP_MASK|macro|GPIO_MASK_MASKP_MASK
DECL|GPIO_MASK_MASKP_SHIFT|macro|GPIO_MASK_MASKP_SHIFT
DECL|GPIO_MASK_MASKP|macro|GPIO_MASK_MASKP
DECL|GPIO_MPIN_COUNT|macro|GPIO_MPIN_COUNT
DECL|GPIO_MPIN_MPORTP_MASK|macro|GPIO_MPIN_MPORTP_MASK
DECL|GPIO_MPIN_MPORTP_SHIFT|macro|GPIO_MPIN_MPORTP_SHIFT
DECL|GPIO_MPIN_MPORTP|macro|GPIO_MPIN_MPORTP
DECL|GPIO_NOT_COUNT|macro|GPIO_NOT_COUNT
DECL|GPIO_NOT_NOTP_MASK|macro|GPIO_NOT_NOTP_MASK
DECL|GPIO_NOT_NOTP_SHIFT|macro|GPIO_NOT_NOTP_SHIFT
DECL|GPIO_NOT_NOTP|macro|GPIO_NOT_NOTP
DECL|GPIO_PIN_COUNT|macro|GPIO_PIN_COUNT
DECL|GPIO_PIN_PORT_MASK|macro|GPIO_PIN_PORT_MASK
DECL|GPIO_PIN_PORT_SHIFT|macro|GPIO_PIN_PORT_SHIFT
DECL|GPIO_PIN_PORT|macro|GPIO_PIN_PORT
DECL|GPIO_SET_COUNT|macro|GPIO_SET_COUNT
DECL|GPIO_SET_SETP_MASK|macro|GPIO_SET_SETP_MASK
DECL|GPIO_SET_SETP_SHIFT|macro|GPIO_SET_SETP_SHIFT
DECL|GPIO_SET_SETP|macro|GPIO_SET_SETP
DECL|GPIO_Type|typedef|} GPIO_Type;
DECL|GPIO_W_COUNT2|macro|GPIO_W_COUNT2
DECL|GPIO_W_COUNT|macro|GPIO_W_COUNT
DECL|GPIO_W_PWORD_MASK|macro|GPIO_W_PWORD_MASK
DECL|GPIO_W_PWORD_SHIFT|macro|GPIO_W_PWORD_SHIFT
DECL|GPIO_W_PWORD|macro|GPIO_W_PWORD
DECL|GPIO|macro|GPIO
DECL|HALT|member|__IO uint32_t HALT; /**< SCT halt event select register, offset: 0xC */
DECL|HWVAD0_IRQn|enumerator|HWVAD0_IRQn = 26, /**< Hardware Voice Activity Detector */
DECL|HWVADGAIN|member|__IO uint32_t HWVADGAIN; /**< HWVAD input gain register, offset: 0xF80 */
DECL|HWVADHPFS|member|__IO uint32_t HWVADHPFS; /**< HWVAD filter control register, offset: 0xF84 */
DECL|HWVADLOWZ|member|__I uint32_t HWVADLOWZ; /**< HWVAD noise envelope estimator register, offset: 0xF98 */
DECL|HWVADRSTT|member|__IO uint32_t HWVADRSTT; /**< HWVAD filter reset register, offset: 0xF8C */
DECL|HWVADST10|member|__IO uint32_t HWVADST10; /**< HWVAD control register, offset: 0xF88 */
DECL|HWVADTHGN|member|__IO uint32_t HWVADTHGN; /**< HWVAD noise estimator gain register, offset: 0xF90 */
DECL|HWVADTHGS|member|__IO uint32_t HWVADTHGS; /**< HWVAD signal estimator gain register, offset: 0xF94 */
DECL|HWWAKE|member|__IO uint32_t HWWAKE; /**< Configures special cases of hardware wake-up, offset: 0x780 */
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /**< Cortex-M0 SV Hard Fault Interrupt */
DECL|I2C0_BASE|macro|I2C0_BASE
DECL|I2C0|macro|I2C0
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1|macro|I2C1
DECL|I2C2_BASE|macro|I2C2_BASE
DECL|I2C2|macro|I2C2
DECL|I2C3_BASE|macro|I2C3_BASE
DECL|I2C3|macro|I2C3
DECL|I2C4_BASE|macro|I2C4_BASE
DECL|I2C4|macro|I2C4
DECL|I2C5_BASE|macro|I2C5_BASE
DECL|I2C5|macro|I2C5
DECL|I2C6_BASE|macro|I2C6_BASE
DECL|I2C6|macro|I2C6
DECL|I2C7_BASE|macro|I2C7_BASE
DECL|I2C7|macro|I2C7
DECL|I2C_BASE_ADDRS|macro|I2C_BASE_ADDRS
DECL|I2C_BASE_PTRS|macro|I2C_BASE_PTRS
DECL|I2C_CFG_HSCAPABLE_MASK|macro|I2C_CFG_HSCAPABLE_MASK
DECL|I2C_CFG_HSCAPABLE_SHIFT|macro|I2C_CFG_HSCAPABLE_SHIFT
DECL|I2C_CFG_HSCAPABLE|macro|I2C_CFG_HSCAPABLE
DECL|I2C_CFG_MONCLKSTR_MASK|macro|I2C_CFG_MONCLKSTR_MASK
DECL|I2C_CFG_MONCLKSTR_SHIFT|macro|I2C_CFG_MONCLKSTR_SHIFT
DECL|I2C_CFG_MONCLKSTR|macro|I2C_CFG_MONCLKSTR
DECL|I2C_CFG_MONEN_MASK|macro|I2C_CFG_MONEN_MASK
DECL|I2C_CFG_MONEN_SHIFT|macro|I2C_CFG_MONEN_SHIFT
DECL|I2C_CFG_MONEN|macro|I2C_CFG_MONEN
DECL|I2C_CFG_MSTEN_MASK|macro|I2C_CFG_MSTEN_MASK
DECL|I2C_CFG_MSTEN_SHIFT|macro|I2C_CFG_MSTEN_SHIFT
DECL|I2C_CFG_MSTEN|macro|I2C_CFG_MSTEN
DECL|I2C_CFG_SLVEN_MASK|macro|I2C_CFG_SLVEN_MASK
DECL|I2C_CFG_SLVEN_SHIFT|macro|I2C_CFG_SLVEN_SHIFT
DECL|I2C_CFG_SLVEN|macro|I2C_CFG_SLVEN
DECL|I2C_CFG_TIMEOUTEN_MASK|macro|I2C_CFG_TIMEOUTEN_MASK
DECL|I2C_CFG_TIMEOUTEN_SHIFT|macro|I2C_CFG_TIMEOUTEN_SHIFT
DECL|I2C_CFG_TIMEOUTEN|macro|I2C_CFG_TIMEOUTEN
DECL|I2C_CLKDIV_DIVVAL_MASK|macro|I2C_CLKDIV_DIVVAL_MASK
DECL|I2C_CLKDIV_DIVVAL_SHIFT|macro|I2C_CLKDIV_DIVVAL_SHIFT
DECL|I2C_CLKDIV_DIVVAL|macro|I2C_CLKDIV_DIVVAL
DECL|I2C_INTENCLR_EVENTTIMEOUTCLR_MASK|macro|I2C_INTENCLR_EVENTTIMEOUTCLR_MASK
DECL|I2C_INTENCLR_EVENTTIMEOUTCLR_SHIFT|macro|I2C_INTENCLR_EVENTTIMEOUTCLR_SHIFT
DECL|I2C_INTENCLR_EVENTTIMEOUTCLR|macro|I2C_INTENCLR_EVENTTIMEOUTCLR
DECL|I2C_INTENCLR_MONIDLECLR_MASK|macro|I2C_INTENCLR_MONIDLECLR_MASK
DECL|I2C_INTENCLR_MONIDLECLR_SHIFT|macro|I2C_INTENCLR_MONIDLECLR_SHIFT
DECL|I2C_INTENCLR_MONIDLECLR|macro|I2C_INTENCLR_MONIDLECLR
DECL|I2C_INTENCLR_MONOVCLR_MASK|macro|I2C_INTENCLR_MONOVCLR_MASK
DECL|I2C_INTENCLR_MONOVCLR_SHIFT|macro|I2C_INTENCLR_MONOVCLR_SHIFT
DECL|I2C_INTENCLR_MONOVCLR|macro|I2C_INTENCLR_MONOVCLR
DECL|I2C_INTENCLR_MONRDYCLR_MASK|macro|I2C_INTENCLR_MONRDYCLR_MASK
DECL|I2C_INTENCLR_MONRDYCLR_SHIFT|macro|I2C_INTENCLR_MONRDYCLR_SHIFT
DECL|I2C_INTENCLR_MONRDYCLR|macro|I2C_INTENCLR_MONRDYCLR
DECL|I2C_INTENCLR_MSTARBLOSSCLR_MASK|macro|I2C_INTENCLR_MSTARBLOSSCLR_MASK
DECL|I2C_INTENCLR_MSTARBLOSSCLR_SHIFT|macro|I2C_INTENCLR_MSTARBLOSSCLR_SHIFT
DECL|I2C_INTENCLR_MSTARBLOSSCLR|macro|I2C_INTENCLR_MSTARBLOSSCLR
DECL|I2C_INTENCLR_MSTPENDINGCLR_MASK|macro|I2C_INTENCLR_MSTPENDINGCLR_MASK
DECL|I2C_INTENCLR_MSTPENDINGCLR_SHIFT|macro|I2C_INTENCLR_MSTPENDINGCLR_SHIFT
DECL|I2C_INTENCLR_MSTPENDINGCLR|macro|I2C_INTENCLR_MSTPENDINGCLR
DECL|I2C_INTENCLR_MSTSTSTPERRCLR_MASK|macro|I2C_INTENCLR_MSTSTSTPERRCLR_MASK
DECL|I2C_INTENCLR_MSTSTSTPERRCLR_SHIFT|macro|I2C_INTENCLR_MSTSTSTPERRCLR_SHIFT
DECL|I2C_INTENCLR_MSTSTSTPERRCLR|macro|I2C_INTENCLR_MSTSTSTPERRCLR
DECL|I2C_INTENCLR_SCLTIMEOUTCLR_MASK|macro|I2C_INTENCLR_SCLTIMEOUTCLR_MASK
DECL|I2C_INTENCLR_SCLTIMEOUTCLR_SHIFT|macro|I2C_INTENCLR_SCLTIMEOUTCLR_SHIFT
DECL|I2C_INTENCLR_SCLTIMEOUTCLR|macro|I2C_INTENCLR_SCLTIMEOUTCLR
DECL|I2C_INTENCLR_SLVDESELCLR_MASK|macro|I2C_INTENCLR_SLVDESELCLR_MASK
DECL|I2C_INTENCLR_SLVDESELCLR_SHIFT|macro|I2C_INTENCLR_SLVDESELCLR_SHIFT
DECL|I2C_INTENCLR_SLVDESELCLR|macro|I2C_INTENCLR_SLVDESELCLR
DECL|I2C_INTENCLR_SLVNOTSTRCLR_MASK|macro|I2C_INTENCLR_SLVNOTSTRCLR_MASK
DECL|I2C_INTENCLR_SLVNOTSTRCLR_SHIFT|macro|I2C_INTENCLR_SLVNOTSTRCLR_SHIFT
DECL|I2C_INTENCLR_SLVNOTSTRCLR|macro|I2C_INTENCLR_SLVNOTSTRCLR
DECL|I2C_INTENCLR_SLVPENDINGCLR_MASK|macro|I2C_INTENCLR_SLVPENDINGCLR_MASK
DECL|I2C_INTENCLR_SLVPENDINGCLR_SHIFT|macro|I2C_INTENCLR_SLVPENDINGCLR_SHIFT
DECL|I2C_INTENCLR_SLVPENDINGCLR|macro|I2C_INTENCLR_SLVPENDINGCLR
DECL|I2C_INTENSET_EVENTTIMEOUTEN_MASK|macro|I2C_INTENSET_EVENTTIMEOUTEN_MASK
DECL|I2C_INTENSET_EVENTTIMEOUTEN_SHIFT|macro|I2C_INTENSET_EVENTTIMEOUTEN_SHIFT
DECL|I2C_INTENSET_EVENTTIMEOUTEN|macro|I2C_INTENSET_EVENTTIMEOUTEN
DECL|I2C_INTENSET_MONIDLEEN_MASK|macro|I2C_INTENSET_MONIDLEEN_MASK
DECL|I2C_INTENSET_MONIDLEEN_SHIFT|macro|I2C_INTENSET_MONIDLEEN_SHIFT
DECL|I2C_INTENSET_MONIDLEEN|macro|I2C_INTENSET_MONIDLEEN
DECL|I2C_INTENSET_MONOVEN_MASK|macro|I2C_INTENSET_MONOVEN_MASK
DECL|I2C_INTENSET_MONOVEN_SHIFT|macro|I2C_INTENSET_MONOVEN_SHIFT
DECL|I2C_INTENSET_MONOVEN|macro|I2C_INTENSET_MONOVEN
DECL|I2C_INTENSET_MONRDYEN_MASK|macro|I2C_INTENSET_MONRDYEN_MASK
DECL|I2C_INTENSET_MONRDYEN_SHIFT|macro|I2C_INTENSET_MONRDYEN_SHIFT
DECL|I2C_INTENSET_MONRDYEN|macro|I2C_INTENSET_MONRDYEN
DECL|I2C_INTENSET_MSTARBLOSSEN_MASK|macro|I2C_INTENSET_MSTARBLOSSEN_MASK
DECL|I2C_INTENSET_MSTARBLOSSEN_SHIFT|macro|I2C_INTENSET_MSTARBLOSSEN_SHIFT
DECL|I2C_INTENSET_MSTARBLOSSEN|macro|I2C_INTENSET_MSTARBLOSSEN
DECL|I2C_INTENSET_MSTPENDINGEN_MASK|macro|I2C_INTENSET_MSTPENDINGEN_MASK
DECL|I2C_INTENSET_MSTPENDINGEN_SHIFT|macro|I2C_INTENSET_MSTPENDINGEN_SHIFT
DECL|I2C_INTENSET_MSTPENDINGEN|macro|I2C_INTENSET_MSTPENDINGEN
DECL|I2C_INTENSET_MSTSTSTPERREN_MASK|macro|I2C_INTENSET_MSTSTSTPERREN_MASK
DECL|I2C_INTENSET_MSTSTSTPERREN_SHIFT|macro|I2C_INTENSET_MSTSTSTPERREN_SHIFT
DECL|I2C_INTENSET_MSTSTSTPERREN|macro|I2C_INTENSET_MSTSTSTPERREN
DECL|I2C_INTENSET_SCLTIMEOUTEN_MASK|macro|I2C_INTENSET_SCLTIMEOUTEN_MASK
DECL|I2C_INTENSET_SCLTIMEOUTEN_SHIFT|macro|I2C_INTENSET_SCLTIMEOUTEN_SHIFT
DECL|I2C_INTENSET_SCLTIMEOUTEN|macro|I2C_INTENSET_SCLTIMEOUTEN
DECL|I2C_INTENSET_SLVDESELEN_MASK|macro|I2C_INTENSET_SLVDESELEN_MASK
DECL|I2C_INTENSET_SLVDESELEN_SHIFT|macro|I2C_INTENSET_SLVDESELEN_SHIFT
DECL|I2C_INTENSET_SLVDESELEN|macro|I2C_INTENSET_SLVDESELEN
DECL|I2C_INTENSET_SLVNOTSTREN_MASK|macro|I2C_INTENSET_SLVNOTSTREN_MASK
DECL|I2C_INTENSET_SLVNOTSTREN_SHIFT|macro|I2C_INTENSET_SLVNOTSTREN_SHIFT
DECL|I2C_INTENSET_SLVNOTSTREN|macro|I2C_INTENSET_SLVNOTSTREN
DECL|I2C_INTENSET_SLVPENDINGEN_MASK|macro|I2C_INTENSET_SLVPENDINGEN_MASK
DECL|I2C_INTENSET_SLVPENDINGEN_SHIFT|macro|I2C_INTENSET_SLVPENDINGEN_SHIFT
DECL|I2C_INTENSET_SLVPENDINGEN|macro|I2C_INTENSET_SLVPENDINGEN
DECL|I2C_INTSTAT_EVENTTIMEOUT_MASK|macro|I2C_INTSTAT_EVENTTIMEOUT_MASK
DECL|I2C_INTSTAT_EVENTTIMEOUT_SHIFT|macro|I2C_INTSTAT_EVENTTIMEOUT_SHIFT
DECL|I2C_INTSTAT_EVENTTIMEOUT|macro|I2C_INTSTAT_EVENTTIMEOUT
DECL|I2C_INTSTAT_MONIDLE_MASK|macro|I2C_INTSTAT_MONIDLE_MASK
DECL|I2C_INTSTAT_MONIDLE_SHIFT|macro|I2C_INTSTAT_MONIDLE_SHIFT
DECL|I2C_INTSTAT_MONIDLE|macro|I2C_INTSTAT_MONIDLE
DECL|I2C_INTSTAT_MONOV_MASK|macro|I2C_INTSTAT_MONOV_MASK
DECL|I2C_INTSTAT_MONOV_SHIFT|macro|I2C_INTSTAT_MONOV_SHIFT
DECL|I2C_INTSTAT_MONOV|macro|I2C_INTSTAT_MONOV
DECL|I2C_INTSTAT_MONRDY_MASK|macro|I2C_INTSTAT_MONRDY_MASK
DECL|I2C_INTSTAT_MONRDY_SHIFT|macro|I2C_INTSTAT_MONRDY_SHIFT
DECL|I2C_INTSTAT_MONRDY|macro|I2C_INTSTAT_MONRDY
DECL|I2C_INTSTAT_MSTARBLOSS_MASK|macro|I2C_INTSTAT_MSTARBLOSS_MASK
DECL|I2C_INTSTAT_MSTARBLOSS_SHIFT|macro|I2C_INTSTAT_MSTARBLOSS_SHIFT
DECL|I2C_INTSTAT_MSTARBLOSS|macro|I2C_INTSTAT_MSTARBLOSS
DECL|I2C_INTSTAT_MSTPENDING_MASK|macro|I2C_INTSTAT_MSTPENDING_MASK
DECL|I2C_INTSTAT_MSTPENDING_SHIFT|macro|I2C_INTSTAT_MSTPENDING_SHIFT
DECL|I2C_INTSTAT_MSTPENDING|macro|I2C_INTSTAT_MSTPENDING
DECL|I2C_INTSTAT_MSTSTSTPERR_MASK|macro|I2C_INTSTAT_MSTSTSTPERR_MASK
DECL|I2C_INTSTAT_MSTSTSTPERR_SHIFT|macro|I2C_INTSTAT_MSTSTSTPERR_SHIFT
DECL|I2C_INTSTAT_MSTSTSTPERR|macro|I2C_INTSTAT_MSTSTSTPERR
DECL|I2C_INTSTAT_SCLTIMEOUT_MASK|macro|I2C_INTSTAT_SCLTIMEOUT_MASK
DECL|I2C_INTSTAT_SCLTIMEOUT_SHIFT|macro|I2C_INTSTAT_SCLTIMEOUT_SHIFT
DECL|I2C_INTSTAT_SCLTIMEOUT|macro|I2C_INTSTAT_SCLTIMEOUT
DECL|I2C_INTSTAT_SLVDESEL_MASK|macro|I2C_INTSTAT_SLVDESEL_MASK
DECL|I2C_INTSTAT_SLVDESEL_SHIFT|macro|I2C_INTSTAT_SLVDESEL_SHIFT
DECL|I2C_INTSTAT_SLVDESEL|macro|I2C_INTSTAT_SLVDESEL
DECL|I2C_INTSTAT_SLVNOTSTR_MASK|macro|I2C_INTSTAT_SLVNOTSTR_MASK
DECL|I2C_INTSTAT_SLVNOTSTR_SHIFT|macro|I2C_INTSTAT_SLVNOTSTR_SHIFT
DECL|I2C_INTSTAT_SLVNOTSTR|macro|I2C_INTSTAT_SLVNOTSTR
DECL|I2C_INTSTAT_SLVPENDING_MASK|macro|I2C_INTSTAT_SLVPENDING_MASK
DECL|I2C_INTSTAT_SLVPENDING_SHIFT|macro|I2C_INTSTAT_SLVPENDING_SHIFT
DECL|I2C_INTSTAT_SLVPENDING|macro|I2C_INTSTAT_SLVPENDING
DECL|I2C_IRQS|macro|I2C_IRQS
DECL|I2C_MONRXDAT_MONNACK_MASK|macro|I2C_MONRXDAT_MONNACK_MASK
DECL|I2C_MONRXDAT_MONNACK_SHIFT|macro|I2C_MONRXDAT_MONNACK_SHIFT
DECL|I2C_MONRXDAT_MONNACK|macro|I2C_MONRXDAT_MONNACK
DECL|I2C_MONRXDAT_MONRESTART_MASK|macro|I2C_MONRXDAT_MONRESTART_MASK
DECL|I2C_MONRXDAT_MONRESTART_SHIFT|macro|I2C_MONRXDAT_MONRESTART_SHIFT
DECL|I2C_MONRXDAT_MONRESTART|macro|I2C_MONRXDAT_MONRESTART
DECL|I2C_MONRXDAT_MONRXDAT_MASK|macro|I2C_MONRXDAT_MONRXDAT_MASK
DECL|I2C_MONRXDAT_MONRXDAT_SHIFT|macro|I2C_MONRXDAT_MONRXDAT_SHIFT
DECL|I2C_MONRXDAT_MONRXDAT|macro|I2C_MONRXDAT_MONRXDAT
DECL|I2C_MONRXDAT_MONSTART_MASK|macro|I2C_MONRXDAT_MONSTART_MASK
DECL|I2C_MONRXDAT_MONSTART_SHIFT|macro|I2C_MONRXDAT_MONSTART_SHIFT
DECL|I2C_MONRXDAT_MONSTART|macro|I2C_MONRXDAT_MONSTART
DECL|I2C_MSTCTL_MSTCONTINUE_MASK|macro|I2C_MSTCTL_MSTCONTINUE_MASK
DECL|I2C_MSTCTL_MSTCONTINUE_SHIFT|macro|I2C_MSTCTL_MSTCONTINUE_SHIFT
DECL|I2C_MSTCTL_MSTCONTINUE|macro|I2C_MSTCTL_MSTCONTINUE
DECL|I2C_MSTCTL_MSTDMA_MASK|macro|I2C_MSTCTL_MSTDMA_MASK
DECL|I2C_MSTCTL_MSTDMA_SHIFT|macro|I2C_MSTCTL_MSTDMA_SHIFT
DECL|I2C_MSTCTL_MSTDMA|macro|I2C_MSTCTL_MSTDMA
DECL|I2C_MSTCTL_MSTSTART_MASK|macro|I2C_MSTCTL_MSTSTART_MASK
DECL|I2C_MSTCTL_MSTSTART_SHIFT|macro|I2C_MSTCTL_MSTSTART_SHIFT
DECL|I2C_MSTCTL_MSTSTART|macro|I2C_MSTCTL_MSTSTART
DECL|I2C_MSTCTL_MSTSTOP_MASK|macro|I2C_MSTCTL_MSTSTOP_MASK
DECL|I2C_MSTCTL_MSTSTOP_SHIFT|macro|I2C_MSTCTL_MSTSTOP_SHIFT
DECL|I2C_MSTCTL_MSTSTOP|macro|I2C_MSTCTL_MSTSTOP
DECL|I2C_MSTDAT_DATA_MASK|macro|I2C_MSTDAT_DATA_MASK
DECL|I2C_MSTDAT_DATA_SHIFT|macro|I2C_MSTDAT_DATA_SHIFT
DECL|I2C_MSTDAT_DATA|macro|I2C_MSTDAT_DATA
DECL|I2C_MSTTIME_MSTSCLHIGH_MASK|macro|I2C_MSTTIME_MSTSCLHIGH_MASK
DECL|I2C_MSTTIME_MSTSCLHIGH_SHIFT|macro|I2C_MSTTIME_MSTSCLHIGH_SHIFT
DECL|I2C_MSTTIME_MSTSCLHIGH|macro|I2C_MSTTIME_MSTSCLHIGH
DECL|I2C_MSTTIME_MSTSCLLOW_MASK|macro|I2C_MSTTIME_MSTSCLLOW_MASK
DECL|I2C_MSTTIME_MSTSCLLOW_SHIFT|macro|I2C_MSTTIME_MSTSCLLOW_SHIFT
DECL|I2C_MSTTIME_MSTSCLLOW|macro|I2C_MSTTIME_MSTSCLLOW
DECL|I2C_SLVADR_AUTONACK_MASK|macro|I2C_SLVADR_AUTONACK_MASK
DECL|I2C_SLVADR_AUTONACK_SHIFT|macro|I2C_SLVADR_AUTONACK_SHIFT
DECL|I2C_SLVADR_AUTONACK|macro|I2C_SLVADR_AUTONACK
DECL|I2C_SLVADR_COUNT|macro|I2C_SLVADR_COUNT
DECL|I2C_SLVADR_SADISABLE_MASK|macro|I2C_SLVADR_SADISABLE_MASK
DECL|I2C_SLVADR_SADISABLE_SHIFT|macro|I2C_SLVADR_SADISABLE_SHIFT
DECL|I2C_SLVADR_SADISABLE|macro|I2C_SLVADR_SADISABLE
DECL|I2C_SLVADR_SLVADR_MASK|macro|I2C_SLVADR_SLVADR_MASK
DECL|I2C_SLVADR_SLVADR_SHIFT|macro|I2C_SLVADR_SLVADR_SHIFT
DECL|I2C_SLVADR_SLVADR|macro|I2C_SLVADR_SLVADR
DECL|I2C_SLVCTL_AUTOACK_MASK|macro|I2C_SLVCTL_AUTOACK_MASK
DECL|I2C_SLVCTL_AUTOACK_SHIFT|macro|I2C_SLVCTL_AUTOACK_SHIFT
DECL|I2C_SLVCTL_AUTOACK|macro|I2C_SLVCTL_AUTOACK
DECL|I2C_SLVCTL_AUTOMATCHREAD_MASK|macro|I2C_SLVCTL_AUTOMATCHREAD_MASK
DECL|I2C_SLVCTL_AUTOMATCHREAD_SHIFT|macro|I2C_SLVCTL_AUTOMATCHREAD_SHIFT
DECL|I2C_SLVCTL_AUTOMATCHREAD|macro|I2C_SLVCTL_AUTOMATCHREAD
DECL|I2C_SLVCTL_SLVCONTINUE_MASK|macro|I2C_SLVCTL_SLVCONTINUE_MASK
DECL|I2C_SLVCTL_SLVCONTINUE_SHIFT|macro|I2C_SLVCTL_SLVCONTINUE_SHIFT
DECL|I2C_SLVCTL_SLVCONTINUE|macro|I2C_SLVCTL_SLVCONTINUE
DECL|I2C_SLVCTL_SLVDMA_MASK|macro|I2C_SLVCTL_SLVDMA_MASK
DECL|I2C_SLVCTL_SLVDMA_SHIFT|macro|I2C_SLVCTL_SLVDMA_SHIFT
DECL|I2C_SLVCTL_SLVDMA|macro|I2C_SLVCTL_SLVDMA
DECL|I2C_SLVCTL_SLVNACK_MASK|macro|I2C_SLVCTL_SLVNACK_MASK
DECL|I2C_SLVCTL_SLVNACK_SHIFT|macro|I2C_SLVCTL_SLVNACK_SHIFT
DECL|I2C_SLVCTL_SLVNACK|macro|I2C_SLVCTL_SLVNACK
DECL|I2C_SLVDAT_DATA_MASK|macro|I2C_SLVDAT_DATA_MASK
DECL|I2C_SLVDAT_DATA_SHIFT|macro|I2C_SLVDAT_DATA_SHIFT
DECL|I2C_SLVDAT_DATA|macro|I2C_SLVDAT_DATA
DECL|I2C_SLVQUAL0_QUALMODE0_MASK|macro|I2C_SLVQUAL0_QUALMODE0_MASK
DECL|I2C_SLVQUAL0_QUALMODE0_SHIFT|macro|I2C_SLVQUAL0_QUALMODE0_SHIFT
DECL|I2C_SLVQUAL0_QUALMODE0|macro|I2C_SLVQUAL0_QUALMODE0
DECL|I2C_SLVQUAL0_SLVQUAL0_MASK|macro|I2C_SLVQUAL0_SLVQUAL0_MASK
DECL|I2C_SLVQUAL0_SLVQUAL0_SHIFT|macro|I2C_SLVQUAL0_SLVQUAL0_SHIFT
DECL|I2C_SLVQUAL0_SLVQUAL0|macro|I2C_SLVQUAL0_SLVQUAL0
DECL|I2C_STAT_EVENTTIMEOUT_MASK|macro|I2C_STAT_EVENTTIMEOUT_MASK
DECL|I2C_STAT_EVENTTIMEOUT_SHIFT|macro|I2C_STAT_EVENTTIMEOUT_SHIFT
DECL|I2C_STAT_EVENTTIMEOUT|macro|I2C_STAT_EVENTTIMEOUT
DECL|I2C_STAT_MONACTIVE_MASK|macro|I2C_STAT_MONACTIVE_MASK
DECL|I2C_STAT_MONACTIVE_SHIFT|macro|I2C_STAT_MONACTIVE_SHIFT
DECL|I2C_STAT_MONACTIVE|macro|I2C_STAT_MONACTIVE
DECL|I2C_STAT_MONIDLE_MASK|macro|I2C_STAT_MONIDLE_MASK
DECL|I2C_STAT_MONIDLE_SHIFT|macro|I2C_STAT_MONIDLE_SHIFT
DECL|I2C_STAT_MONIDLE|macro|I2C_STAT_MONIDLE
DECL|I2C_STAT_MONOV_MASK|macro|I2C_STAT_MONOV_MASK
DECL|I2C_STAT_MONOV_SHIFT|macro|I2C_STAT_MONOV_SHIFT
DECL|I2C_STAT_MONOV|macro|I2C_STAT_MONOV
DECL|I2C_STAT_MONRDY_MASK|macro|I2C_STAT_MONRDY_MASK
DECL|I2C_STAT_MONRDY_SHIFT|macro|I2C_STAT_MONRDY_SHIFT
DECL|I2C_STAT_MONRDY|macro|I2C_STAT_MONRDY
DECL|I2C_STAT_MSTARBLOSS_MASK|macro|I2C_STAT_MSTARBLOSS_MASK
DECL|I2C_STAT_MSTARBLOSS_SHIFT|macro|I2C_STAT_MSTARBLOSS_SHIFT
DECL|I2C_STAT_MSTARBLOSS|macro|I2C_STAT_MSTARBLOSS
DECL|I2C_STAT_MSTPENDING_MASK|macro|I2C_STAT_MSTPENDING_MASK
DECL|I2C_STAT_MSTPENDING_SHIFT|macro|I2C_STAT_MSTPENDING_SHIFT
DECL|I2C_STAT_MSTPENDING|macro|I2C_STAT_MSTPENDING
DECL|I2C_STAT_MSTSTATE_MASK|macro|I2C_STAT_MSTSTATE_MASK
DECL|I2C_STAT_MSTSTATE_SHIFT|macro|I2C_STAT_MSTSTATE_SHIFT
DECL|I2C_STAT_MSTSTATE|macro|I2C_STAT_MSTSTATE
DECL|I2C_STAT_MSTSTSTPERR_MASK|macro|I2C_STAT_MSTSTSTPERR_MASK
DECL|I2C_STAT_MSTSTSTPERR_SHIFT|macro|I2C_STAT_MSTSTSTPERR_SHIFT
DECL|I2C_STAT_MSTSTSTPERR|macro|I2C_STAT_MSTSTSTPERR
DECL|I2C_STAT_SCLTIMEOUT_MASK|macro|I2C_STAT_SCLTIMEOUT_MASK
DECL|I2C_STAT_SCLTIMEOUT_SHIFT|macro|I2C_STAT_SCLTIMEOUT_SHIFT
DECL|I2C_STAT_SCLTIMEOUT|macro|I2C_STAT_SCLTIMEOUT
DECL|I2C_STAT_SLVDESEL_MASK|macro|I2C_STAT_SLVDESEL_MASK
DECL|I2C_STAT_SLVDESEL_SHIFT|macro|I2C_STAT_SLVDESEL_SHIFT
DECL|I2C_STAT_SLVDESEL|macro|I2C_STAT_SLVDESEL
DECL|I2C_STAT_SLVIDX_MASK|macro|I2C_STAT_SLVIDX_MASK
DECL|I2C_STAT_SLVIDX_SHIFT|macro|I2C_STAT_SLVIDX_SHIFT
DECL|I2C_STAT_SLVIDX|macro|I2C_STAT_SLVIDX
DECL|I2C_STAT_SLVNOTSTR_MASK|macro|I2C_STAT_SLVNOTSTR_MASK
DECL|I2C_STAT_SLVNOTSTR_SHIFT|macro|I2C_STAT_SLVNOTSTR_SHIFT
DECL|I2C_STAT_SLVNOTSTR|macro|I2C_STAT_SLVNOTSTR
DECL|I2C_STAT_SLVPENDING_MASK|macro|I2C_STAT_SLVPENDING_MASK
DECL|I2C_STAT_SLVPENDING_SHIFT|macro|I2C_STAT_SLVPENDING_SHIFT
DECL|I2C_STAT_SLVPENDING|macro|I2C_STAT_SLVPENDING
DECL|I2C_STAT_SLVSEL_MASK|macro|I2C_STAT_SLVSEL_MASK
DECL|I2C_STAT_SLVSEL_SHIFT|macro|I2C_STAT_SLVSEL_SHIFT
DECL|I2C_STAT_SLVSEL|macro|I2C_STAT_SLVSEL
DECL|I2C_STAT_SLVSTATE_MASK|macro|I2C_STAT_SLVSTATE_MASK
DECL|I2C_STAT_SLVSTATE_SHIFT|macro|I2C_STAT_SLVSTATE_SHIFT
DECL|I2C_STAT_SLVSTATE|macro|I2C_STAT_SLVSTATE
DECL|I2C_TIMEOUT_TOMIN_MASK|macro|I2C_TIMEOUT_TOMIN_MASK
DECL|I2C_TIMEOUT_TOMIN_SHIFT|macro|I2C_TIMEOUT_TOMIN_SHIFT
DECL|I2C_TIMEOUT_TOMIN|macro|I2C_TIMEOUT_TOMIN
DECL|I2C_TIMEOUT_TO_MASK|macro|I2C_TIMEOUT_TO_MASK
DECL|I2C_TIMEOUT_TO_SHIFT|macro|I2C_TIMEOUT_TO_SHIFT
DECL|I2C_TIMEOUT_TO|macro|I2C_TIMEOUT_TO
DECL|I2C_Type|typedef|} I2C_Type;
DECL|I2S0_BASE|macro|I2S0_BASE
DECL|I2S0|macro|I2S0
DECL|I2S1_BASE|macro|I2S1_BASE
DECL|I2S1|macro|I2S1
DECL|I2S_BASE_ADDRS|macro|I2S_BASE_ADDRS
DECL|I2S_BASE_PTRS|macro|I2S_BASE_PTRS
DECL|I2S_CFG1_DATALEN_MASK|macro|I2S_CFG1_DATALEN_MASK
DECL|I2S_CFG1_DATALEN_SHIFT|macro|I2S_CFG1_DATALEN_SHIFT
DECL|I2S_CFG1_DATALEN|macro|I2S_CFG1_DATALEN
DECL|I2S_CFG1_DATAPAUSE_MASK|macro|I2S_CFG1_DATAPAUSE_MASK
DECL|I2S_CFG1_DATAPAUSE_SHIFT|macro|I2S_CFG1_DATAPAUSE_SHIFT
DECL|I2S_CFG1_DATAPAUSE|macro|I2S_CFG1_DATAPAUSE
DECL|I2S_CFG1_LEFTJUST_MASK|macro|I2S_CFG1_LEFTJUST_MASK
DECL|I2S_CFG1_LEFTJUST_SHIFT|macro|I2S_CFG1_LEFTJUST_SHIFT
DECL|I2S_CFG1_LEFTJUST|macro|I2S_CFG1_LEFTJUST
DECL|I2S_CFG1_MAINENABLE_MASK|macro|I2S_CFG1_MAINENABLE_MASK
DECL|I2S_CFG1_MAINENABLE_SHIFT|macro|I2S_CFG1_MAINENABLE_SHIFT
DECL|I2S_CFG1_MAINENABLE|macro|I2S_CFG1_MAINENABLE
DECL|I2S_CFG1_MODE_MASK|macro|I2S_CFG1_MODE_MASK
DECL|I2S_CFG1_MODE_SHIFT|macro|I2S_CFG1_MODE_SHIFT
DECL|I2S_CFG1_MODE|macro|I2S_CFG1_MODE
DECL|I2S_CFG1_MSTSLVCFG_MASK|macro|I2S_CFG1_MSTSLVCFG_MASK
DECL|I2S_CFG1_MSTSLVCFG_SHIFT|macro|I2S_CFG1_MSTSLVCFG_SHIFT
DECL|I2S_CFG1_MSTSLVCFG|macro|I2S_CFG1_MSTSLVCFG
DECL|I2S_CFG1_ONECHANNEL_MASK|macro|I2S_CFG1_ONECHANNEL_MASK
DECL|I2S_CFG1_ONECHANNEL_SHIFT|macro|I2S_CFG1_ONECHANNEL_SHIFT
DECL|I2S_CFG1_ONECHANNEL|macro|I2S_CFG1_ONECHANNEL
DECL|I2S_CFG1_PAIRCOUNT_MASK|macro|I2S_CFG1_PAIRCOUNT_MASK
DECL|I2S_CFG1_PAIRCOUNT_SHIFT|macro|I2S_CFG1_PAIRCOUNT_SHIFT
DECL|I2S_CFG1_PAIRCOUNT|macro|I2S_CFG1_PAIRCOUNT
DECL|I2S_CFG1_PDMDATA_MASK|macro|I2S_CFG1_PDMDATA_MASK
DECL|I2S_CFG1_PDMDATA_SHIFT|macro|I2S_CFG1_PDMDATA_SHIFT
DECL|I2S_CFG1_PDMDATA|macro|I2S_CFG1_PDMDATA
DECL|I2S_CFG1_RIGHTLOW_MASK|macro|I2S_CFG1_RIGHTLOW_MASK
DECL|I2S_CFG1_RIGHTLOW_SHIFT|macro|I2S_CFG1_RIGHTLOW_SHIFT
DECL|I2S_CFG1_RIGHTLOW|macro|I2S_CFG1_RIGHTLOW
DECL|I2S_CFG1_SCK_POL_MASK|macro|I2S_CFG1_SCK_POL_MASK
DECL|I2S_CFG1_SCK_POL_SHIFT|macro|I2S_CFG1_SCK_POL_SHIFT
DECL|I2S_CFG1_SCK_POL|macro|I2S_CFG1_SCK_POL
DECL|I2S_CFG1_WS_POL_MASK|macro|I2S_CFG1_WS_POL_MASK
DECL|I2S_CFG1_WS_POL_SHIFT|macro|I2S_CFG1_WS_POL_SHIFT
DECL|I2S_CFG1_WS_POL|macro|I2S_CFG1_WS_POL
DECL|I2S_CFG2_FRAMELEN_MASK|macro|I2S_CFG2_FRAMELEN_MASK
DECL|I2S_CFG2_FRAMELEN_SHIFT|macro|I2S_CFG2_FRAMELEN_SHIFT
DECL|I2S_CFG2_FRAMELEN|macro|I2S_CFG2_FRAMELEN
DECL|I2S_CFG2_POSITION_MASK|macro|I2S_CFG2_POSITION_MASK
DECL|I2S_CFG2_POSITION_SHIFT|macro|I2S_CFG2_POSITION_SHIFT
DECL|I2S_CFG2_POSITION|macro|I2S_CFG2_POSITION
DECL|I2S_DIV_DIV_MASK|macro|I2S_DIV_DIV_MASK
DECL|I2S_DIV_DIV_SHIFT|macro|I2S_DIV_DIV_SHIFT
DECL|I2S_DIV_DIV|macro|I2S_DIV_DIV
DECL|I2S_FIFOCFG_DMARX_MASK|macro|I2S_FIFOCFG_DMARX_MASK
DECL|I2S_FIFOCFG_DMARX_SHIFT|macro|I2S_FIFOCFG_DMARX_SHIFT
DECL|I2S_FIFOCFG_DMARX|macro|I2S_FIFOCFG_DMARX
DECL|I2S_FIFOCFG_DMATX_MASK|macro|I2S_FIFOCFG_DMATX_MASK
DECL|I2S_FIFOCFG_DMATX_SHIFT|macro|I2S_FIFOCFG_DMATX_SHIFT
DECL|I2S_FIFOCFG_DMATX|macro|I2S_FIFOCFG_DMATX
DECL|I2S_FIFOCFG_EMPTYRX_MASK|macro|I2S_FIFOCFG_EMPTYRX_MASK
DECL|I2S_FIFOCFG_EMPTYRX_SHIFT|macro|I2S_FIFOCFG_EMPTYRX_SHIFT
DECL|I2S_FIFOCFG_EMPTYRX|macro|I2S_FIFOCFG_EMPTYRX
DECL|I2S_FIFOCFG_EMPTYTX_MASK|macro|I2S_FIFOCFG_EMPTYTX_MASK
DECL|I2S_FIFOCFG_EMPTYTX_SHIFT|macro|I2S_FIFOCFG_EMPTYTX_SHIFT
DECL|I2S_FIFOCFG_EMPTYTX|macro|I2S_FIFOCFG_EMPTYTX
DECL|I2S_FIFOCFG_ENABLERX_MASK|macro|I2S_FIFOCFG_ENABLERX_MASK
DECL|I2S_FIFOCFG_ENABLERX_SHIFT|macro|I2S_FIFOCFG_ENABLERX_SHIFT
DECL|I2S_FIFOCFG_ENABLERX|macro|I2S_FIFOCFG_ENABLERX
DECL|I2S_FIFOCFG_ENABLETX_MASK|macro|I2S_FIFOCFG_ENABLETX_MASK
DECL|I2S_FIFOCFG_ENABLETX_SHIFT|macro|I2S_FIFOCFG_ENABLETX_SHIFT
DECL|I2S_FIFOCFG_ENABLETX|macro|I2S_FIFOCFG_ENABLETX
DECL|I2S_FIFOCFG_PACK48_MASK|macro|I2S_FIFOCFG_PACK48_MASK
DECL|I2S_FIFOCFG_PACK48_SHIFT|macro|I2S_FIFOCFG_PACK48_SHIFT
DECL|I2S_FIFOCFG_PACK48|macro|I2S_FIFOCFG_PACK48
DECL|I2S_FIFOCFG_POPDBG_MASK|macro|I2S_FIFOCFG_POPDBG_MASK
DECL|I2S_FIFOCFG_POPDBG_SHIFT|macro|I2S_FIFOCFG_POPDBG_SHIFT
DECL|I2S_FIFOCFG_POPDBG|macro|I2S_FIFOCFG_POPDBG
DECL|I2S_FIFOCFG_SIZE_MASK|macro|I2S_FIFOCFG_SIZE_MASK
DECL|I2S_FIFOCFG_SIZE_SHIFT|macro|I2S_FIFOCFG_SIZE_SHIFT
DECL|I2S_FIFOCFG_SIZE|macro|I2S_FIFOCFG_SIZE
DECL|I2S_FIFOCFG_TXI2SSE0_MASK|macro|I2S_FIFOCFG_TXI2SSE0_MASK
DECL|I2S_FIFOCFG_TXI2SSE0_SHIFT|macro|I2S_FIFOCFG_TXI2SSE0_SHIFT
DECL|I2S_FIFOCFG_TXI2SSE0|macro|I2S_FIFOCFG_TXI2SSE0
DECL|I2S_FIFOCFG_WAKERX_MASK|macro|I2S_FIFOCFG_WAKERX_MASK
DECL|I2S_FIFOCFG_WAKERX_SHIFT|macro|I2S_FIFOCFG_WAKERX_SHIFT
DECL|I2S_FIFOCFG_WAKERX|macro|I2S_FIFOCFG_WAKERX
DECL|I2S_FIFOCFG_WAKETX_MASK|macro|I2S_FIFOCFG_WAKETX_MASK
DECL|I2S_FIFOCFG_WAKETX_SHIFT|macro|I2S_FIFOCFG_WAKETX_SHIFT
DECL|I2S_FIFOCFG_WAKETX|macro|I2S_FIFOCFG_WAKETX
DECL|I2S_FIFOINTENCLR_RXERR_MASK|macro|I2S_FIFOINTENCLR_RXERR_MASK
DECL|I2S_FIFOINTENCLR_RXERR_SHIFT|macro|I2S_FIFOINTENCLR_RXERR_SHIFT
DECL|I2S_FIFOINTENCLR_RXERR|macro|I2S_FIFOINTENCLR_RXERR
DECL|I2S_FIFOINTENCLR_RXLVL_MASK|macro|I2S_FIFOINTENCLR_RXLVL_MASK
DECL|I2S_FIFOINTENCLR_RXLVL_SHIFT|macro|I2S_FIFOINTENCLR_RXLVL_SHIFT
DECL|I2S_FIFOINTENCLR_RXLVL|macro|I2S_FIFOINTENCLR_RXLVL
DECL|I2S_FIFOINTENCLR_TXERR_MASK|macro|I2S_FIFOINTENCLR_TXERR_MASK
DECL|I2S_FIFOINTENCLR_TXERR_SHIFT|macro|I2S_FIFOINTENCLR_TXERR_SHIFT
DECL|I2S_FIFOINTENCLR_TXERR|macro|I2S_FIFOINTENCLR_TXERR
DECL|I2S_FIFOINTENCLR_TXLVL_MASK|macro|I2S_FIFOINTENCLR_TXLVL_MASK
DECL|I2S_FIFOINTENCLR_TXLVL_SHIFT|macro|I2S_FIFOINTENCLR_TXLVL_SHIFT
DECL|I2S_FIFOINTENCLR_TXLVL|macro|I2S_FIFOINTENCLR_TXLVL
DECL|I2S_FIFOINTENSET_RXERR_MASK|macro|I2S_FIFOINTENSET_RXERR_MASK
DECL|I2S_FIFOINTENSET_RXERR_SHIFT|macro|I2S_FIFOINTENSET_RXERR_SHIFT
DECL|I2S_FIFOINTENSET_RXERR|macro|I2S_FIFOINTENSET_RXERR
DECL|I2S_FIFOINTENSET_RXLVL_MASK|macro|I2S_FIFOINTENSET_RXLVL_MASK
DECL|I2S_FIFOINTENSET_RXLVL_SHIFT|macro|I2S_FIFOINTENSET_RXLVL_SHIFT
DECL|I2S_FIFOINTENSET_RXLVL|macro|I2S_FIFOINTENSET_RXLVL
DECL|I2S_FIFOINTENSET_TXERR_MASK|macro|I2S_FIFOINTENSET_TXERR_MASK
DECL|I2S_FIFOINTENSET_TXERR_SHIFT|macro|I2S_FIFOINTENSET_TXERR_SHIFT
DECL|I2S_FIFOINTENSET_TXERR|macro|I2S_FIFOINTENSET_TXERR
DECL|I2S_FIFOINTENSET_TXLVL_MASK|macro|I2S_FIFOINTENSET_TXLVL_MASK
DECL|I2S_FIFOINTENSET_TXLVL_SHIFT|macro|I2S_FIFOINTENSET_TXLVL_SHIFT
DECL|I2S_FIFOINTENSET_TXLVL|macro|I2S_FIFOINTENSET_TXLVL
DECL|I2S_FIFOINTSTAT_PERINT_MASK|macro|I2S_FIFOINTSTAT_PERINT_MASK
DECL|I2S_FIFOINTSTAT_PERINT_SHIFT|macro|I2S_FIFOINTSTAT_PERINT_SHIFT
DECL|I2S_FIFOINTSTAT_PERINT|macro|I2S_FIFOINTSTAT_PERINT
DECL|I2S_FIFOINTSTAT_RXERR_MASK|macro|I2S_FIFOINTSTAT_RXERR_MASK
DECL|I2S_FIFOINTSTAT_RXERR_SHIFT|macro|I2S_FIFOINTSTAT_RXERR_SHIFT
DECL|I2S_FIFOINTSTAT_RXERR|macro|I2S_FIFOINTSTAT_RXERR
DECL|I2S_FIFOINTSTAT_RXLVL_MASK|macro|I2S_FIFOINTSTAT_RXLVL_MASK
DECL|I2S_FIFOINTSTAT_RXLVL_SHIFT|macro|I2S_FIFOINTSTAT_RXLVL_SHIFT
DECL|I2S_FIFOINTSTAT_RXLVL|macro|I2S_FIFOINTSTAT_RXLVL
DECL|I2S_FIFOINTSTAT_TXERR_MASK|macro|I2S_FIFOINTSTAT_TXERR_MASK
DECL|I2S_FIFOINTSTAT_TXERR_SHIFT|macro|I2S_FIFOINTSTAT_TXERR_SHIFT
DECL|I2S_FIFOINTSTAT_TXERR|macro|I2S_FIFOINTSTAT_TXERR
DECL|I2S_FIFOINTSTAT_TXLVL_MASK|macro|I2S_FIFOINTSTAT_TXLVL_MASK
DECL|I2S_FIFOINTSTAT_TXLVL_SHIFT|macro|I2S_FIFOINTSTAT_TXLVL_SHIFT
DECL|I2S_FIFOINTSTAT_TXLVL|macro|I2S_FIFOINTSTAT_TXLVL
DECL|I2S_FIFORD48HNOPOP_RXDATA_MASK|macro|I2S_FIFORD48HNOPOP_RXDATA_MASK
DECL|I2S_FIFORD48HNOPOP_RXDATA_SHIFT|macro|I2S_FIFORD48HNOPOP_RXDATA_SHIFT
DECL|I2S_FIFORD48HNOPOP_RXDATA|macro|I2S_FIFORD48HNOPOP_RXDATA
DECL|I2S_FIFORD48H_RXDATA_MASK|macro|I2S_FIFORD48H_RXDATA_MASK
DECL|I2S_FIFORD48H_RXDATA_SHIFT|macro|I2S_FIFORD48H_RXDATA_SHIFT
DECL|I2S_FIFORD48H_RXDATA|macro|I2S_FIFORD48H_RXDATA
DECL|I2S_FIFORDNOPOP_RXDATA_MASK|macro|I2S_FIFORDNOPOP_RXDATA_MASK
DECL|I2S_FIFORDNOPOP_RXDATA_SHIFT|macro|I2S_FIFORDNOPOP_RXDATA_SHIFT
DECL|I2S_FIFORDNOPOP_RXDATA|macro|I2S_FIFORDNOPOP_RXDATA
DECL|I2S_FIFORD_RXDATA_MASK|macro|I2S_FIFORD_RXDATA_MASK
DECL|I2S_FIFORD_RXDATA_SHIFT|macro|I2S_FIFORD_RXDATA_SHIFT
DECL|I2S_FIFORD_RXDATA|macro|I2S_FIFORD_RXDATA
DECL|I2S_FIFOSTAT_PERINT_MASK|macro|I2S_FIFOSTAT_PERINT_MASK
DECL|I2S_FIFOSTAT_PERINT_SHIFT|macro|I2S_FIFOSTAT_PERINT_SHIFT
DECL|I2S_FIFOSTAT_PERINT|macro|I2S_FIFOSTAT_PERINT
DECL|I2S_FIFOSTAT_RXERR_MASK|macro|I2S_FIFOSTAT_RXERR_MASK
DECL|I2S_FIFOSTAT_RXERR_SHIFT|macro|I2S_FIFOSTAT_RXERR_SHIFT
DECL|I2S_FIFOSTAT_RXERR|macro|I2S_FIFOSTAT_RXERR
DECL|I2S_FIFOSTAT_RXFULL_MASK|macro|I2S_FIFOSTAT_RXFULL_MASK
DECL|I2S_FIFOSTAT_RXFULL_SHIFT|macro|I2S_FIFOSTAT_RXFULL_SHIFT
DECL|I2S_FIFOSTAT_RXFULL|macro|I2S_FIFOSTAT_RXFULL
DECL|I2S_FIFOSTAT_RXLVL_MASK|macro|I2S_FIFOSTAT_RXLVL_MASK
DECL|I2S_FIFOSTAT_RXLVL_SHIFT|macro|I2S_FIFOSTAT_RXLVL_SHIFT
DECL|I2S_FIFOSTAT_RXLVL|macro|I2S_FIFOSTAT_RXLVL
DECL|I2S_FIFOSTAT_RXNOTEMPTY_MASK|macro|I2S_FIFOSTAT_RXNOTEMPTY_MASK
DECL|I2S_FIFOSTAT_RXNOTEMPTY_SHIFT|macro|I2S_FIFOSTAT_RXNOTEMPTY_SHIFT
DECL|I2S_FIFOSTAT_RXNOTEMPTY|macro|I2S_FIFOSTAT_RXNOTEMPTY
DECL|I2S_FIFOSTAT_TXEMPTY_MASK|macro|I2S_FIFOSTAT_TXEMPTY_MASK
DECL|I2S_FIFOSTAT_TXEMPTY_SHIFT|macro|I2S_FIFOSTAT_TXEMPTY_SHIFT
DECL|I2S_FIFOSTAT_TXEMPTY|macro|I2S_FIFOSTAT_TXEMPTY
DECL|I2S_FIFOSTAT_TXERR_MASK|macro|I2S_FIFOSTAT_TXERR_MASK
DECL|I2S_FIFOSTAT_TXERR_SHIFT|macro|I2S_FIFOSTAT_TXERR_SHIFT
DECL|I2S_FIFOSTAT_TXERR|macro|I2S_FIFOSTAT_TXERR
DECL|I2S_FIFOSTAT_TXLVL_MASK|macro|I2S_FIFOSTAT_TXLVL_MASK
DECL|I2S_FIFOSTAT_TXLVL_SHIFT|macro|I2S_FIFOSTAT_TXLVL_SHIFT
DECL|I2S_FIFOSTAT_TXLVL|macro|I2S_FIFOSTAT_TXLVL
DECL|I2S_FIFOSTAT_TXNOTFULL_MASK|macro|I2S_FIFOSTAT_TXNOTFULL_MASK
DECL|I2S_FIFOSTAT_TXNOTFULL_SHIFT|macro|I2S_FIFOSTAT_TXNOTFULL_SHIFT
DECL|I2S_FIFOSTAT_TXNOTFULL|macro|I2S_FIFOSTAT_TXNOTFULL
DECL|I2S_FIFOTRIG_RXLVLENA_MASK|macro|I2S_FIFOTRIG_RXLVLENA_MASK
DECL|I2S_FIFOTRIG_RXLVLENA_SHIFT|macro|I2S_FIFOTRIG_RXLVLENA_SHIFT
DECL|I2S_FIFOTRIG_RXLVLENA|macro|I2S_FIFOTRIG_RXLVLENA
DECL|I2S_FIFOTRIG_RXLVL_MASK|macro|I2S_FIFOTRIG_RXLVL_MASK
DECL|I2S_FIFOTRIG_RXLVL_SHIFT|macro|I2S_FIFOTRIG_RXLVL_SHIFT
DECL|I2S_FIFOTRIG_RXLVL|macro|I2S_FIFOTRIG_RXLVL
DECL|I2S_FIFOTRIG_TXLVLENA_MASK|macro|I2S_FIFOTRIG_TXLVLENA_MASK
DECL|I2S_FIFOTRIG_TXLVLENA_SHIFT|macro|I2S_FIFOTRIG_TXLVLENA_SHIFT
DECL|I2S_FIFOTRIG_TXLVLENA|macro|I2S_FIFOTRIG_TXLVLENA
DECL|I2S_FIFOTRIG_TXLVL_MASK|macro|I2S_FIFOTRIG_TXLVL_MASK
DECL|I2S_FIFOTRIG_TXLVL_SHIFT|macro|I2S_FIFOTRIG_TXLVL_SHIFT
DECL|I2S_FIFOTRIG_TXLVL|macro|I2S_FIFOTRIG_TXLVL
DECL|I2S_FIFOWR48H_TXDATA_MASK|macro|I2S_FIFOWR48H_TXDATA_MASK
DECL|I2S_FIFOWR48H_TXDATA_SHIFT|macro|I2S_FIFOWR48H_TXDATA_SHIFT
DECL|I2S_FIFOWR48H_TXDATA|macro|I2S_FIFOWR48H_TXDATA
DECL|I2S_FIFOWR_TXDATA_MASK|macro|I2S_FIFOWR_TXDATA_MASK
DECL|I2S_FIFOWR_TXDATA_SHIFT|macro|I2S_FIFOWR_TXDATA_SHIFT
DECL|I2S_FIFOWR_TXDATA|macro|I2S_FIFOWR_TXDATA
DECL|I2S_IRQS|macro|I2S_IRQS
DECL|I2S_STAT_BUSY_MASK|macro|I2S_STAT_BUSY_MASK
DECL|I2S_STAT_BUSY_SHIFT|macro|I2S_STAT_BUSY_SHIFT
DECL|I2S_STAT_BUSY|macro|I2S_STAT_BUSY
DECL|I2S_STAT_DATAPAUSED_MASK|macro|I2S_STAT_DATAPAUSED_MASK
DECL|I2S_STAT_DATAPAUSED_SHIFT|macro|I2S_STAT_DATAPAUSED_SHIFT
DECL|I2S_STAT_DATAPAUSED|macro|I2S_STAT_DATAPAUSED
DECL|I2S_STAT_LR_MASK|macro|I2S_STAT_LR_MASK
DECL|I2S_STAT_LR_SHIFT|macro|I2S_STAT_LR_SHIFT
DECL|I2S_STAT_LR|macro|I2S_STAT_LR
DECL|I2S_STAT_SLVFRMERR_MASK|macro|I2S_STAT_SLVFRMERR_MASK
DECL|I2S_STAT_SLVFRMERR_SHIFT|macro|I2S_STAT_SLVFRMERR_SHIFT
DECL|I2S_STAT_SLVFRMERR|macro|I2S_STAT_SLVFRMERR
DECL|I2S_Type|typedef|} I2S_Type;
DECL|IDATA|member|__IO uint32_t IDATA; /**< SPIFI intermediate data register, offset: 0xC */
DECL|IDLE_CH|member|__I uint32_t IDLE_CH; /**< Idle channel register. This register returns the number of the first idle channel., offset: 0xF4 */
DECL|ID|member|__I uint32_t ID; /**< Module Identification register, offset: 0xFFC */
DECL|IENF|member|__IO uint32_t IENF; /**< Pin interrupt active level or falling edge interrupt enable register, offset: 0x10 */
DECL|IENR|member|__IO uint32_t IENR; /**< Pin interrupt level or rising edge interrupt enable register, offset: 0x4 */
DECL|INFO|member|__IO uint32_t INFO; /**< USB Info register, offset: 0x4 */
DECL|INPUTMUX_BASE_ADDRS|macro|INPUTMUX_BASE_ADDRS
DECL|INPUTMUX_BASE_PTRS|macro|INPUTMUX_BASE_PTRS
DECL|INPUTMUX_BASE|macro|INPUTMUX_BASE
DECL|INPUTMUX_DMA_ITRIG_INMUX_COUNT|macro|INPUTMUX_DMA_ITRIG_INMUX_COUNT
DECL|INPUTMUX_DMA_ITRIG_INMUX_INP_MASK|macro|INPUTMUX_DMA_ITRIG_INMUX_INP_MASK
DECL|INPUTMUX_DMA_ITRIG_INMUX_INP_SHIFT|macro|INPUTMUX_DMA_ITRIG_INMUX_INP_SHIFT
DECL|INPUTMUX_DMA_ITRIG_INMUX_INP|macro|INPUTMUX_DMA_ITRIG_INMUX_INP
DECL|INPUTMUX_DMA_OTRIG_INMUX_COUNT|macro|INPUTMUX_DMA_OTRIG_INMUX_COUNT
DECL|INPUTMUX_DMA_OTRIG_INMUX_INP_MASK|macro|INPUTMUX_DMA_OTRIG_INMUX_INP_MASK
DECL|INPUTMUX_DMA_OTRIG_INMUX_INP_SHIFT|macro|INPUTMUX_DMA_OTRIG_INMUX_INP_SHIFT
DECL|INPUTMUX_DMA_OTRIG_INMUX_INP|macro|INPUTMUX_DMA_OTRIG_INMUX_INP
DECL|INPUTMUX_FREQMEAS_REF_CLKIN_MASK|macro|INPUTMUX_FREQMEAS_REF_CLKIN_MASK
DECL|INPUTMUX_FREQMEAS_REF_CLKIN_SHIFT|macro|INPUTMUX_FREQMEAS_REF_CLKIN_SHIFT
DECL|INPUTMUX_FREQMEAS_REF_CLKIN|macro|INPUTMUX_FREQMEAS_REF_CLKIN
DECL|INPUTMUX_FREQMEAS_TARGET_CLKIN_MASK|macro|INPUTMUX_FREQMEAS_TARGET_CLKIN_MASK
DECL|INPUTMUX_FREQMEAS_TARGET_CLKIN_SHIFT|macro|INPUTMUX_FREQMEAS_TARGET_CLKIN_SHIFT
DECL|INPUTMUX_FREQMEAS_TARGET_CLKIN|macro|INPUTMUX_FREQMEAS_TARGET_CLKIN
DECL|INPUTMUX_PINTSEL_COUNT|macro|INPUTMUX_PINTSEL_COUNT
DECL|INPUTMUX_PINTSEL_INTPIN_MASK|macro|INPUTMUX_PINTSEL_INTPIN_MASK
DECL|INPUTMUX_PINTSEL_INTPIN_SHIFT|macro|INPUTMUX_PINTSEL_INTPIN_SHIFT
DECL|INPUTMUX_PINTSEL_INTPIN|macro|INPUTMUX_PINTSEL_INTPIN
DECL|INPUTMUX_Type|typedef|} INPUTMUX_Type;
DECL|INPUTMUX|macro|INPUTMUX
DECL|INPUT|member|__I uint32_t INPUT; /**< SCT input register, offset: 0x48 */
DECL|INSEL|member|__IO uint32_t INSEL; /**< Input Select. Allows selection of the temperature sensor as an alternate input to ADC channel 0., offset: 0x4 */
DECL|INTA|member|__IO uint32_t INTA; /**< Interrupt A status for all DMA channels., array offset: 0x58, array step: 0x5C */
DECL|INTB|member|__IO uint32_t INTB; /**< Interrupt B status for all DMA channels., array offset: 0x60, array step: 0x5C */
DECL|INTENCLR|member|__O uint32_t INTENCLR; /**< Interrupt Enable Clear for all DMA channels., array offset: 0x50, array step: 0x5C */
DECL|INTENCLR|member|__O uint32_t INTENCLR; /**< Interrupt Enable Clear register. Allows clearing any combination of bits in the INTENSET register. Writing a 1 to any implemented bit position causes the corresponding bit to be cleared., offset: 0x10 */
DECL|INTENCLR|member|__O uint32_t INTENCLR; /**< Interrupt Enable Clear register., offset: 0x80C */
DECL|INTENCLR|member|__O uint32_t INTENCLR; /**< SPI Interrupt Enable Clear. Writing a 1 to any implemented bit position causes the corresponding bit in INTENSET to be cleared., offset: 0x410 */
DECL|INTENSET|member|__IO uint32_t INTENSET; /**< Interrupt Enable Set and read register., offset: 0x808 */
DECL|INTENSET|member|__IO uint32_t INTENSET; /**< Interrupt Enable read and Set for all DMA channels., array offset: 0x48, array step: 0x5C */
DECL|INTENSET|member|__IO uint32_t INTENSET; /**< Interrupt Enable read and Set register for USART (not FIFO) status. Contains individual interrupt enable bits for each potential USART interrupt. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set., offset: 0xC */
DECL|INTENSET|member|__IO uint32_t INTENSET; /**< SPI Interrupt Enable read and Set. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set., offset: 0x40C */
DECL|INTEN|member|__IO uint32_t INTEN; /**< ADC Interrupt Enable register. This register contains enable bits that enable the sequence-A, sequence-B, threshold compare and data overrun interrupts to be generated., offset: 0x64 */
DECL|INTEN|member|__IO uint32_t INTEN; /**< USB interrupt enable register, offset: 0x24 */
DECL|INTSETSTAT|member|__IO uint32_t INTSETSTAT; /**< USB set interrupt status register, offset: 0x28 */
DECL|INTSTAT|member|__I uint32_t INTSTAT; /**< Interrupt Status register for Master, Slave, and Monitor functions., offset: 0x818 */
DECL|INTSTAT|member|__I uint32_t INTSTAT; /**< Interrupt status register. Reflects interrupts that are currently enabled., offset: 0x24 */
DECL|INTSTAT|member|__I uint32_t INTSTAT; /**< Interrupt status., offset: 0x4 */
DECL|INTSTAT|member|__I uint32_t INTSTAT; /**< SPI Interrupt Status, offset: 0x428 */
DECL|INTSTAT|member|__IO uint32_t INTSTAT; /**< USB interrupt status register, offset: 0x20 */
DECL|INTVAL|member|__IO uint32_t INTVAL; /**< MRT Time interval value register. This value is loaded into the TIMER register., array offset: 0x0, array step: 0x10 */
DECL|IOCFG|member|__IO uint32_t IOCFG; /**< I/O Configuration register, offset: 0xF0C */
DECL|IOCON_BASE_ADDRS|macro|IOCON_BASE_ADDRS
DECL|IOCON_BASE_PTRS|macro|IOCON_BASE_PTRS
DECL|IOCON_BASE|macro|IOCON_BASE
DECL|IOCON_PIO_COUNT2|macro|IOCON_PIO_COUNT2
DECL|IOCON_PIO_COUNT|macro|IOCON_PIO_COUNT
DECL|IOCON_PIO_DIGIMODE_MASK|macro|IOCON_PIO_DIGIMODE_MASK
DECL|IOCON_PIO_DIGIMODE_SHIFT|macro|IOCON_PIO_DIGIMODE_SHIFT
DECL|IOCON_PIO_DIGIMODE|macro|IOCON_PIO_DIGIMODE
DECL|IOCON_PIO_FILTEROFF_MASK|macro|IOCON_PIO_FILTEROFF_MASK
DECL|IOCON_PIO_FILTEROFF_SHIFT|macro|IOCON_PIO_FILTEROFF_SHIFT
DECL|IOCON_PIO_FILTEROFF|macro|IOCON_PIO_FILTEROFF
DECL|IOCON_PIO_FUNC_MASK|macro|IOCON_PIO_FUNC_MASK
DECL|IOCON_PIO_FUNC_SHIFT|macro|IOCON_PIO_FUNC_SHIFT
DECL|IOCON_PIO_FUNC|macro|IOCON_PIO_FUNC
DECL|IOCON_PIO_I2CDRIVE_MASK|macro|IOCON_PIO_I2CDRIVE_MASK
DECL|IOCON_PIO_I2CDRIVE_SHIFT|macro|IOCON_PIO_I2CDRIVE_SHIFT
DECL|IOCON_PIO_I2CDRIVE|macro|IOCON_PIO_I2CDRIVE
DECL|IOCON_PIO_I2CFILTER_MASK|macro|IOCON_PIO_I2CFILTER_MASK
DECL|IOCON_PIO_I2CFILTER_SHIFT|macro|IOCON_PIO_I2CFILTER_SHIFT
DECL|IOCON_PIO_I2CFILTER|macro|IOCON_PIO_I2CFILTER
DECL|IOCON_PIO_I2CSLEW_MASK|macro|IOCON_PIO_I2CSLEW_MASK
DECL|IOCON_PIO_I2CSLEW_SHIFT|macro|IOCON_PIO_I2CSLEW_SHIFT
DECL|IOCON_PIO_I2CSLEW|macro|IOCON_PIO_I2CSLEW
DECL|IOCON_PIO_INVERT_MASK|macro|IOCON_PIO_INVERT_MASK
DECL|IOCON_PIO_INVERT_SHIFT|macro|IOCON_PIO_INVERT_SHIFT
DECL|IOCON_PIO_INVERT|macro|IOCON_PIO_INVERT
DECL|IOCON_PIO_MODE_MASK|macro|IOCON_PIO_MODE_MASK
DECL|IOCON_PIO_MODE_SHIFT|macro|IOCON_PIO_MODE_SHIFT
DECL|IOCON_PIO_MODE|macro|IOCON_PIO_MODE
DECL|IOCON_PIO_OD_MASK|macro|IOCON_PIO_OD_MASK
DECL|IOCON_PIO_OD_SHIFT|macro|IOCON_PIO_OD_SHIFT
DECL|IOCON_PIO_OD|macro|IOCON_PIO_OD
DECL|IOCON_PIO_SLEW_MASK|macro|IOCON_PIO_SLEW_MASK
DECL|IOCON_PIO_SLEW_SHIFT|macro|IOCON_PIO_SLEW_SHIFT
DECL|IOCON_PIO_SLEW|macro|IOCON_PIO_SLEW
DECL|IOCON_Type|typedef|} IOCON_Type;
DECL|IOCON|macro|IOCON
DECL|IOH_IRQn|enumerator|IOH_IRQn = 30, /**< IOH */
DECL|IRQCLR|member|__O uint32_t IRQCLR; /**< Clear bits in IRQ0, array offset: 0x8, array step: 0x10 */
DECL|IRQSET|member|__O uint32_t IRQSET; /**< Set bits in IRQ0, array offset: 0x4, array step: 0x10 */
DECL|IRQ_FLAG|member|__IO uint32_t IRQ_FLAG; /**< Global interrupt flag register, offset: 0xF8 */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn {
DECL|IRQ|member|__IO uint32_t IRQ; /**< Interrupt request register for the Cortex-M0+ CPU., array offset: 0x0, array step: 0x10 */
DECL|IR|member|__IO uint32_t IR; /**< Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending., offset: 0x0 */
DECL|ISEL|member|__IO uint32_t ISEL; /**< Pin Interrupt Mode register, offset: 0x0 */
DECL|IST|member|__IO uint32_t IST; /**< Pin interrupt status register, offset: 0x24 */
DECL|JTAGIDCODE|member|__I uint32_t JTAGIDCODE; /**< JTAG ID code register, offset: 0xFF4 */
DECL|LIMIT|member|__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8 */
DECL|LPM|member|__IO uint32_t LPM; /**< USB Link Power Management register, offset: 0x10 */
DECL|MAILBOX_BASE_ADDRS|macro|MAILBOX_BASE_ADDRS
DECL|MAILBOX_BASE_PTRS|macro|MAILBOX_BASE_PTRS
DECL|MAILBOX_BASE|macro|MAILBOX_BASE
DECL|MAILBOX_IRQS|macro|MAILBOX_IRQS
DECL|MAILBOX_IRQn|enumerator|MAILBOX_IRQn = 31 /**< Mailbox interrupt (present on selected devices) */
DECL|MAILBOX_MBOXIRQ_IRQCLR_COUNT|macro|MAILBOX_MBOXIRQ_IRQCLR_COUNT
DECL|MAILBOX_MBOXIRQ_IRQCLR_INTREQCLR_MASK|macro|MAILBOX_MBOXIRQ_IRQCLR_INTREQCLR_MASK
DECL|MAILBOX_MBOXIRQ_IRQCLR_INTREQCLR_SHIFT|macro|MAILBOX_MBOXIRQ_IRQCLR_INTREQCLR_SHIFT
DECL|MAILBOX_MBOXIRQ_IRQCLR_INTREQCLR|macro|MAILBOX_MBOXIRQ_IRQCLR_INTREQCLR
DECL|MAILBOX_MBOXIRQ_IRQSET_COUNT|macro|MAILBOX_MBOXIRQ_IRQSET_COUNT
DECL|MAILBOX_MBOXIRQ_IRQSET_INTREQSET_MASK|macro|MAILBOX_MBOXIRQ_IRQSET_INTREQSET_MASK
DECL|MAILBOX_MBOXIRQ_IRQSET_INTREQSET_SHIFT|macro|MAILBOX_MBOXIRQ_IRQSET_INTREQSET_SHIFT
DECL|MAILBOX_MBOXIRQ_IRQSET_INTREQSET|macro|MAILBOX_MBOXIRQ_IRQSET_INTREQSET
DECL|MAILBOX_MBOXIRQ_IRQ_COUNT|macro|MAILBOX_MBOXIRQ_IRQ_COUNT
DECL|MAILBOX_MBOXIRQ_IRQ_INTREQ_MASK|macro|MAILBOX_MBOXIRQ_IRQ_INTREQ_MASK
DECL|MAILBOX_MBOXIRQ_IRQ_INTREQ_SHIFT|macro|MAILBOX_MBOXIRQ_IRQ_INTREQ_SHIFT
DECL|MAILBOX_MBOXIRQ_IRQ_INTREQ|macro|MAILBOX_MBOXIRQ_IRQ_INTREQ
DECL|MAILBOX_MUTEX_EX_MASK|macro|MAILBOX_MUTEX_EX_MASK
DECL|MAILBOX_MUTEX_EX_SHIFT|macro|MAILBOX_MUTEX_EX_SHIFT
DECL|MAILBOX_MUTEX_EX|macro|MAILBOX_MUTEX_EX
DECL|MAILBOX_Type|typedef|} MAILBOX_Type;
DECL|MAILBOX|macro|MAILBOX
DECL|MAINCLKSELA|member|__IO uint32_t MAINCLKSELA; /**< Main clock source select A, offset: 0x280 */
DECL|MAINCLKSELB|member|__IO uint32_t MAINCLKSELB; /**< Main clock source select B, offset: 0x284 */
DECL|MASK|member|__IO uint32_t MASK[2]; /**< Mask register, array offset: 0x2080, array step: 0x4 */
DECL|MATCH|member|__IO uint32_t MATCH; /**< RTC match register, offset: 0x4 */
DECL|MBOXIRQ|member|} MBOXIRQ[2];
DECL|MCLKCLKSEL|member|__IO uint32_t MCLKCLKSEL; /**< MCLK clock source select, offset: 0x2E0 */
DECL|MCLKDIV|member|__IO uint32_t MCLKDIV; /**< I2S MCLK clock divider, offset: 0x3AC */
DECL|MCLKIO|member|__IO uint32_t MCLKIO; /**< MCLK input/output control, offset: 0x420 */
DECL|MCMD|member|__IO uint32_t MCMD; /**< SPIFI memory command register, offset: 0x18 */
DECL|MCR|member|__IO uint32_t MCR; /**< Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs., offset: 0x14 */
DECL|MCU_MEM_MAP_VERSION_MINOR|macro|MCU_MEM_MAP_VERSION_MINOR
DECL|MCU_MEM_MAP_VERSION|macro|MCU_MEM_MAP_VERSION
DECL|MODCFG|member|__IO uint32_t MODCFG; /**< Module Configuration register. This register provides information about this particular MRT instance, and allows choosing an overall mode for the idle channel feature., offset: 0xF0 */
DECL|MODE|member|__IO uint32_t MODE; /**< CRC mode register, offset: 0x0 */
DECL|MODULECONTENT|member|__IO uint32_t MODULECONTENT; /**< Reserved, offset: 0x7FC */
DECL|MOD|member|__IO uint32_t MOD; /**< Watchdog mode register. This register contains the basic mode and status of the Watchdog Timer., offset: 0x0 */
DECL|MONRXDAT|member|__I uint32_t MONRXDAT; /**< Monitor receiver data register., offset: 0x880 */
DECL|MPIN|member|__IO uint32_t MPIN[2]; /**< Masked port register, array offset: 0x2180, array step: 0x4 */
DECL|MRT0_BASE|macro|MRT0_BASE
DECL|MRT0_IRQn|enumerator|MRT0_IRQn = 9, /**< Multi-rate timer */
DECL|MRT0|macro|MRT0
DECL|MRT_BASE_ADDRS|macro|MRT_BASE_ADDRS
DECL|MRT_BASE_PTRS|macro|MRT_BASE_PTRS
DECL|MRT_CHANNEL_CTRL_COUNT|macro|MRT_CHANNEL_CTRL_COUNT
DECL|MRT_CHANNEL_CTRL_INTEN_MASK|macro|MRT_CHANNEL_CTRL_INTEN_MASK
DECL|MRT_CHANNEL_CTRL_INTEN_SHIFT|macro|MRT_CHANNEL_CTRL_INTEN_SHIFT
DECL|MRT_CHANNEL_CTRL_INTEN|macro|MRT_CHANNEL_CTRL_INTEN
DECL|MRT_CHANNEL_CTRL_MODE_MASK|macro|MRT_CHANNEL_CTRL_MODE_MASK
DECL|MRT_CHANNEL_CTRL_MODE_SHIFT|macro|MRT_CHANNEL_CTRL_MODE_SHIFT
DECL|MRT_CHANNEL_CTRL_MODE|macro|MRT_CHANNEL_CTRL_MODE
DECL|MRT_CHANNEL_INTVAL_COUNT|macro|MRT_CHANNEL_INTVAL_COUNT
DECL|MRT_CHANNEL_INTVAL_IVALUE_MASK|macro|MRT_CHANNEL_INTVAL_IVALUE_MASK
DECL|MRT_CHANNEL_INTVAL_IVALUE_SHIFT|macro|MRT_CHANNEL_INTVAL_IVALUE_SHIFT
DECL|MRT_CHANNEL_INTVAL_IVALUE|macro|MRT_CHANNEL_INTVAL_IVALUE
DECL|MRT_CHANNEL_INTVAL_LOAD_MASK|macro|MRT_CHANNEL_INTVAL_LOAD_MASK
DECL|MRT_CHANNEL_INTVAL_LOAD_SHIFT|macro|MRT_CHANNEL_INTVAL_LOAD_SHIFT
DECL|MRT_CHANNEL_INTVAL_LOAD|macro|MRT_CHANNEL_INTVAL_LOAD
DECL|MRT_CHANNEL_STAT_COUNT|macro|MRT_CHANNEL_STAT_COUNT
DECL|MRT_CHANNEL_STAT_INTFLAG_MASK|macro|MRT_CHANNEL_STAT_INTFLAG_MASK
DECL|MRT_CHANNEL_STAT_INTFLAG_SHIFT|macro|MRT_CHANNEL_STAT_INTFLAG_SHIFT
DECL|MRT_CHANNEL_STAT_INTFLAG|macro|MRT_CHANNEL_STAT_INTFLAG
DECL|MRT_CHANNEL_STAT_INUSE_MASK|macro|MRT_CHANNEL_STAT_INUSE_MASK
DECL|MRT_CHANNEL_STAT_INUSE_SHIFT|macro|MRT_CHANNEL_STAT_INUSE_SHIFT
DECL|MRT_CHANNEL_STAT_INUSE|macro|MRT_CHANNEL_STAT_INUSE
DECL|MRT_CHANNEL_STAT_RUN_MASK|macro|MRT_CHANNEL_STAT_RUN_MASK
DECL|MRT_CHANNEL_STAT_RUN_SHIFT|macro|MRT_CHANNEL_STAT_RUN_SHIFT
DECL|MRT_CHANNEL_STAT_RUN|macro|MRT_CHANNEL_STAT_RUN
DECL|MRT_CHANNEL_TIMER_COUNT|macro|MRT_CHANNEL_TIMER_COUNT
DECL|MRT_CHANNEL_TIMER_VALUE_MASK|macro|MRT_CHANNEL_TIMER_VALUE_MASK
DECL|MRT_CHANNEL_TIMER_VALUE_SHIFT|macro|MRT_CHANNEL_TIMER_VALUE_SHIFT
DECL|MRT_CHANNEL_TIMER_VALUE|macro|MRT_CHANNEL_TIMER_VALUE
DECL|MRT_IDLE_CH_CHAN_MASK|macro|MRT_IDLE_CH_CHAN_MASK
DECL|MRT_IDLE_CH_CHAN_SHIFT|macro|MRT_IDLE_CH_CHAN_SHIFT
DECL|MRT_IDLE_CH_CHAN|macro|MRT_IDLE_CH_CHAN
DECL|MRT_IRQS|macro|MRT_IRQS
DECL|MRT_IRQ_FLAG_GFLAG0_MASK|macro|MRT_IRQ_FLAG_GFLAG0_MASK
DECL|MRT_IRQ_FLAG_GFLAG0_SHIFT|macro|MRT_IRQ_FLAG_GFLAG0_SHIFT
DECL|MRT_IRQ_FLAG_GFLAG0|macro|MRT_IRQ_FLAG_GFLAG0
DECL|MRT_IRQ_FLAG_GFLAG1_MASK|macro|MRT_IRQ_FLAG_GFLAG1_MASK
DECL|MRT_IRQ_FLAG_GFLAG1_SHIFT|macro|MRT_IRQ_FLAG_GFLAG1_SHIFT
DECL|MRT_IRQ_FLAG_GFLAG1|macro|MRT_IRQ_FLAG_GFLAG1
DECL|MRT_IRQ_FLAG_GFLAG2_MASK|macro|MRT_IRQ_FLAG_GFLAG2_MASK
DECL|MRT_IRQ_FLAG_GFLAG2_SHIFT|macro|MRT_IRQ_FLAG_GFLAG2_SHIFT
DECL|MRT_IRQ_FLAG_GFLAG2|macro|MRT_IRQ_FLAG_GFLAG2
DECL|MRT_IRQ_FLAG_GFLAG3_MASK|macro|MRT_IRQ_FLAG_GFLAG3_MASK
DECL|MRT_IRQ_FLAG_GFLAG3_SHIFT|macro|MRT_IRQ_FLAG_GFLAG3_SHIFT
DECL|MRT_IRQ_FLAG_GFLAG3|macro|MRT_IRQ_FLAG_GFLAG3
DECL|MRT_MODCFG_MULTITASK_MASK|macro|MRT_MODCFG_MULTITASK_MASK
DECL|MRT_MODCFG_MULTITASK_SHIFT|macro|MRT_MODCFG_MULTITASK_SHIFT
DECL|MRT_MODCFG_MULTITASK|macro|MRT_MODCFG_MULTITASK
DECL|MRT_MODCFG_NOB_MASK|macro|MRT_MODCFG_NOB_MASK
DECL|MRT_MODCFG_NOB_SHIFT|macro|MRT_MODCFG_NOB_SHIFT
DECL|MRT_MODCFG_NOB|macro|MRT_MODCFG_NOB
DECL|MRT_MODCFG_NOC_MASK|macro|MRT_MODCFG_NOC_MASK
DECL|MRT_MODCFG_NOC_SHIFT|macro|MRT_MODCFG_NOC_SHIFT
DECL|MRT_MODCFG_NOC|macro|MRT_MODCFG_NOC
DECL|MRT_Type|typedef|} MRT_Type;
DECL|MR|member|__IO uint32_t MR[4]; /**< Match Register . MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR matches the TC., array offset: 0x18, array step: 0x4 */
DECL|MSTCTL|member|__IO uint32_t MSTCTL; /**< Master control register., offset: 0x820 */
DECL|MSTDAT|member|__IO uint32_t MSTDAT; /**< Combined Master receiver and transmitter data register., offset: 0x828 */
DECL|MSTTIME|member|__IO uint32_t MSTTIME; /**< Master timing configuration., offset: 0x824 */
DECL|MUTEX|member|__IO uint32_t MUTEX; /**< Mutual exclusion register[1], offset: 0xF8 */
DECL|NMISRC|member|__IO uint32_t NMISRC; /**< NMI Source Select, offset: 0x48 */
DECL|NOT|member|__O uint32_t NOT[2]; /**< Toggle port, array offset: 0x2300, array step: 0x4 */
DECL|NUMBER_OF_INT_VECTORS|macro|NUMBER_OF_INT_VECTORS
DECL|NXP_FLD2VAL|macro|NXP_FLD2VAL
DECL|NXP_VAL2FLD|macro|NXP_VAL2FLD
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
DECL|NotAvail_IRQn|enumerator|NotAvail_IRQn = -128, /**< Not available device specific interrupt */
DECL|OSR|member|__IO uint32_t OSR; /**< Oversample Rate register 0, array offset: 0x0, array step: 0x100 */
DECL|OSR|member|__IO uint32_t OSR; /**< Oversample selection register for asynchronous communication., offset: 0x28 */
DECL|OUTPUTDIRCTRL|member|__IO uint32_t OUTPUTDIRCTRL; /**< SCT output counter direction control register, offset: 0x54 */
DECL|OUTPUT|member|__IO uint32_t OUTPUT; /**< SCT output register, offset: 0x50 */
DECL|OUT|member|} OUT[8];
DECL|PC|member|__IO uint32_t PC; /**< Prescale Counter. The 32 bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface., offset: 0x10 */
DECL|PDRUNCFGCLR|member|__O uint32_t PDRUNCFGCLR[2]; /**< Clear bits in PDRUNCFGn, array offset: 0x630, array step: 0x4 */
DECL|PDRUNCFGSET|member|__O uint32_t PDRUNCFGSET[2]; /**< Set bits in PDRUNCFGn, array offset: 0x620, array step: 0x4 */
DECL|PDRUNCFG|member|__IO uint32_t PDRUNCFG[2]; /**< Power configuration register n, array offset: 0x610, array step: 0x4 */
DECL|PDSLEEPCFG|member|__IO uint32_t PDSLEEPCFG[2]; /**< Sleep configuration register n, array offset: 0x600, array step: 0x4 */
DECL|PHY_CTRL|member|__IO uint32_t PHY_CTRL; /**< PDM Source Configuration register 0, array offset: 0x8C, array step: 0x100 */
DECL|PID|member|__I uint32_t PID; /**< Peripheral identification register., offset: 0xFFC */
DECL|PINTSEL|member|__IO uint32_t PINTSEL[8]; /**< Pin interrupt select register, array offset: 0xC0, array step: 0x4 */
DECL|PINT_BASE_ADDRS|macro|PINT_BASE_ADDRS
DECL|PINT_BASE_PTRS|macro|PINT_BASE_PTRS
DECL|PINT_BASE|macro|PINT_BASE
DECL|PINT_CIENF_CENAF_MASK|macro|PINT_CIENF_CENAF_MASK
DECL|PINT_CIENF_CENAF_SHIFT|macro|PINT_CIENF_CENAF_SHIFT
DECL|PINT_CIENF_CENAF|macro|PINT_CIENF_CENAF
DECL|PINT_CIENR_CENRL_MASK|macro|PINT_CIENR_CENRL_MASK
DECL|PINT_CIENR_CENRL_SHIFT|macro|PINT_CIENR_CENRL_SHIFT
DECL|PINT_CIENR_CENRL|macro|PINT_CIENR_CENRL
DECL|PINT_FALL_FDET_MASK|macro|PINT_FALL_FDET_MASK
DECL|PINT_FALL_FDET_SHIFT|macro|PINT_FALL_FDET_SHIFT
DECL|PINT_FALL_FDET|macro|PINT_FALL_FDET
DECL|PINT_IENF_ENAF_MASK|macro|PINT_IENF_ENAF_MASK
DECL|PINT_IENF_ENAF_SHIFT|macro|PINT_IENF_ENAF_SHIFT
DECL|PINT_IENF_ENAF|macro|PINT_IENF_ENAF
DECL|PINT_IENR_ENRL_MASK|macro|PINT_IENR_ENRL_MASK
DECL|PINT_IENR_ENRL_SHIFT|macro|PINT_IENR_ENRL_SHIFT
DECL|PINT_IENR_ENRL|macro|PINT_IENR_ENRL
DECL|PINT_IRQS|macro|PINT_IRQS
DECL|PINT_ISEL_PMODE_MASK|macro|PINT_ISEL_PMODE_MASK
DECL|PINT_ISEL_PMODE_SHIFT|macro|PINT_ISEL_PMODE_SHIFT
DECL|PINT_ISEL_PMODE|macro|PINT_ISEL_PMODE
DECL|PINT_IST_PSTAT_MASK|macro|PINT_IST_PSTAT_MASK
DECL|PINT_IST_PSTAT_SHIFT|macro|PINT_IST_PSTAT_SHIFT
DECL|PINT_IST_PSTAT|macro|PINT_IST_PSTAT
DECL|PINT_PMCFG_CFG0_MASK|macro|PINT_PMCFG_CFG0_MASK
DECL|PINT_PMCFG_CFG0_SHIFT|macro|PINT_PMCFG_CFG0_SHIFT
DECL|PINT_PMCFG_CFG0|macro|PINT_PMCFG_CFG0
DECL|PINT_PMCFG_CFG1_MASK|macro|PINT_PMCFG_CFG1_MASK
DECL|PINT_PMCFG_CFG1_SHIFT|macro|PINT_PMCFG_CFG1_SHIFT
DECL|PINT_PMCFG_CFG1|macro|PINT_PMCFG_CFG1
DECL|PINT_PMCFG_CFG2_MASK|macro|PINT_PMCFG_CFG2_MASK
DECL|PINT_PMCFG_CFG2_SHIFT|macro|PINT_PMCFG_CFG2_SHIFT
DECL|PINT_PMCFG_CFG2|macro|PINT_PMCFG_CFG2
DECL|PINT_PMCFG_CFG3_MASK|macro|PINT_PMCFG_CFG3_MASK
DECL|PINT_PMCFG_CFG3_SHIFT|macro|PINT_PMCFG_CFG3_SHIFT
DECL|PINT_PMCFG_CFG3|macro|PINT_PMCFG_CFG3
DECL|PINT_PMCFG_CFG4_MASK|macro|PINT_PMCFG_CFG4_MASK
DECL|PINT_PMCFG_CFG4_SHIFT|macro|PINT_PMCFG_CFG4_SHIFT
DECL|PINT_PMCFG_CFG4|macro|PINT_PMCFG_CFG4
DECL|PINT_PMCFG_CFG5_MASK|macro|PINT_PMCFG_CFG5_MASK
DECL|PINT_PMCFG_CFG5_SHIFT|macro|PINT_PMCFG_CFG5_SHIFT
DECL|PINT_PMCFG_CFG5|macro|PINT_PMCFG_CFG5
DECL|PINT_PMCFG_CFG6_MASK|macro|PINT_PMCFG_CFG6_MASK
DECL|PINT_PMCFG_CFG6_SHIFT|macro|PINT_PMCFG_CFG6_SHIFT
DECL|PINT_PMCFG_CFG6|macro|PINT_PMCFG_CFG6
DECL|PINT_PMCFG_CFG7_MASK|macro|PINT_PMCFG_CFG7_MASK
DECL|PINT_PMCFG_CFG7_SHIFT|macro|PINT_PMCFG_CFG7_SHIFT
DECL|PINT_PMCFG_CFG7|macro|PINT_PMCFG_CFG7
DECL|PINT_PMCFG_PROD_ENDPTS0_MASK|macro|PINT_PMCFG_PROD_ENDPTS0_MASK
DECL|PINT_PMCFG_PROD_ENDPTS0_SHIFT|macro|PINT_PMCFG_PROD_ENDPTS0_SHIFT
DECL|PINT_PMCFG_PROD_ENDPTS0|macro|PINT_PMCFG_PROD_ENDPTS0
DECL|PINT_PMCFG_PROD_ENDPTS1_MASK|macro|PINT_PMCFG_PROD_ENDPTS1_MASK
DECL|PINT_PMCFG_PROD_ENDPTS1_SHIFT|macro|PINT_PMCFG_PROD_ENDPTS1_SHIFT
DECL|PINT_PMCFG_PROD_ENDPTS1|macro|PINT_PMCFG_PROD_ENDPTS1
DECL|PINT_PMCFG_PROD_ENDPTS2_MASK|macro|PINT_PMCFG_PROD_ENDPTS2_MASK
DECL|PINT_PMCFG_PROD_ENDPTS2_SHIFT|macro|PINT_PMCFG_PROD_ENDPTS2_SHIFT
DECL|PINT_PMCFG_PROD_ENDPTS2|macro|PINT_PMCFG_PROD_ENDPTS2
DECL|PINT_PMCFG_PROD_ENDPTS3_MASK|macro|PINT_PMCFG_PROD_ENDPTS3_MASK
DECL|PINT_PMCFG_PROD_ENDPTS3_SHIFT|macro|PINT_PMCFG_PROD_ENDPTS3_SHIFT
DECL|PINT_PMCFG_PROD_ENDPTS3|macro|PINT_PMCFG_PROD_ENDPTS3
DECL|PINT_PMCFG_PROD_ENDPTS4_MASK|macro|PINT_PMCFG_PROD_ENDPTS4_MASK
DECL|PINT_PMCFG_PROD_ENDPTS4_SHIFT|macro|PINT_PMCFG_PROD_ENDPTS4_SHIFT
DECL|PINT_PMCFG_PROD_ENDPTS4|macro|PINT_PMCFG_PROD_ENDPTS4
DECL|PINT_PMCFG_PROD_ENDPTS5_MASK|macro|PINT_PMCFG_PROD_ENDPTS5_MASK
DECL|PINT_PMCFG_PROD_ENDPTS5_SHIFT|macro|PINT_PMCFG_PROD_ENDPTS5_SHIFT
DECL|PINT_PMCFG_PROD_ENDPTS5|macro|PINT_PMCFG_PROD_ENDPTS5
DECL|PINT_PMCFG_PROD_ENDPTS6_MASK|macro|PINT_PMCFG_PROD_ENDPTS6_MASK
DECL|PINT_PMCFG_PROD_ENDPTS6_SHIFT|macro|PINT_PMCFG_PROD_ENDPTS6_SHIFT
DECL|PINT_PMCFG_PROD_ENDPTS6|macro|PINT_PMCFG_PROD_ENDPTS6
DECL|PINT_PMCTRL_ENA_RXEV_MASK|macro|PINT_PMCTRL_ENA_RXEV_MASK
DECL|PINT_PMCTRL_ENA_RXEV_SHIFT|macro|PINT_PMCTRL_ENA_RXEV_SHIFT
DECL|PINT_PMCTRL_ENA_RXEV|macro|PINT_PMCTRL_ENA_RXEV
DECL|PINT_PMCTRL_PMAT_MASK|macro|PINT_PMCTRL_PMAT_MASK
DECL|PINT_PMCTRL_PMAT_SHIFT|macro|PINT_PMCTRL_PMAT_SHIFT
DECL|PINT_PMCTRL_PMAT|macro|PINT_PMCTRL_PMAT
DECL|PINT_PMCTRL_SEL_PMATCH_MASK|macro|PINT_PMCTRL_SEL_PMATCH_MASK
DECL|PINT_PMCTRL_SEL_PMATCH_SHIFT|macro|PINT_PMCTRL_SEL_PMATCH_SHIFT
DECL|PINT_PMCTRL_SEL_PMATCH|macro|PINT_PMCTRL_SEL_PMATCH
DECL|PINT_PMSRC_SRC0_MASK|macro|PINT_PMSRC_SRC0_MASK
DECL|PINT_PMSRC_SRC0_SHIFT|macro|PINT_PMSRC_SRC0_SHIFT
DECL|PINT_PMSRC_SRC0|macro|PINT_PMSRC_SRC0
DECL|PINT_PMSRC_SRC1_MASK|macro|PINT_PMSRC_SRC1_MASK
DECL|PINT_PMSRC_SRC1_SHIFT|macro|PINT_PMSRC_SRC1_SHIFT
DECL|PINT_PMSRC_SRC1|macro|PINT_PMSRC_SRC1
DECL|PINT_PMSRC_SRC2_MASK|macro|PINT_PMSRC_SRC2_MASK
DECL|PINT_PMSRC_SRC2_SHIFT|macro|PINT_PMSRC_SRC2_SHIFT
DECL|PINT_PMSRC_SRC2|macro|PINT_PMSRC_SRC2
DECL|PINT_PMSRC_SRC3_MASK|macro|PINT_PMSRC_SRC3_MASK
DECL|PINT_PMSRC_SRC3_SHIFT|macro|PINT_PMSRC_SRC3_SHIFT
DECL|PINT_PMSRC_SRC3|macro|PINT_PMSRC_SRC3
DECL|PINT_PMSRC_SRC4_MASK|macro|PINT_PMSRC_SRC4_MASK
DECL|PINT_PMSRC_SRC4_SHIFT|macro|PINT_PMSRC_SRC4_SHIFT
DECL|PINT_PMSRC_SRC4|macro|PINT_PMSRC_SRC4
DECL|PINT_PMSRC_SRC5_MASK|macro|PINT_PMSRC_SRC5_MASK
DECL|PINT_PMSRC_SRC5_SHIFT|macro|PINT_PMSRC_SRC5_SHIFT
DECL|PINT_PMSRC_SRC5|macro|PINT_PMSRC_SRC5
DECL|PINT_PMSRC_SRC6_MASK|macro|PINT_PMSRC_SRC6_MASK
DECL|PINT_PMSRC_SRC6_SHIFT|macro|PINT_PMSRC_SRC6_SHIFT
DECL|PINT_PMSRC_SRC6|macro|PINT_PMSRC_SRC6
DECL|PINT_PMSRC_SRC7_MASK|macro|PINT_PMSRC_SRC7_MASK
DECL|PINT_PMSRC_SRC7_SHIFT|macro|PINT_PMSRC_SRC7_SHIFT
DECL|PINT_PMSRC_SRC7|macro|PINT_PMSRC_SRC7
DECL|PINT_RISE_RDET_MASK|macro|PINT_RISE_RDET_MASK
DECL|PINT_RISE_RDET_SHIFT|macro|PINT_RISE_RDET_SHIFT
DECL|PINT_RISE_RDET|macro|PINT_RISE_RDET
DECL|PINT_SIENF_SETENAF_MASK|macro|PINT_SIENF_SETENAF_MASK
DECL|PINT_SIENF_SETENAF_SHIFT|macro|PINT_SIENF_SETENAF_SHIFT
DECL|PINT_SIENF_SETENAF|macro|PINT_SIENF_SETENAF
DECL|PINT_SIENR_SETENRL_MASK|macro|PINT_SIENR_SETENRL_MASK
DECL|PINT_SIENR_SETENRL_SHIFT|macro|PINT_SIENR_SETENRL_SHIFT
DECL|PINT_SIENR_SETENRL|macro|PINT_SIENR_SETENRL
DECL|PINT_Type|typedef|} PINT_Type;
DECL|PINT|macro|PINT
DECL|PIN_INT0_IRQn|enumerator|PIN_INT0_IRQn = 4, /**< Pin interrupt 0 or pattern match engine slice 0 */
DECL|PIN_INT1_IRQn|enumerator|PIN_INT1_IRQn = 5, /**< Pin interrupt 1or pattern match engine slice 1 */
DECL|PIN_INT2_IRQn|enumerator|PIN_INT2_IRQn = 6, /**< Pin interrupt 2 or pattern match engine slice 2 */
DECL|PIN_INT3_IRQn|enumerator|PIN_INT3_IRQn = 7, /**< Pin interrupt 3 or pattern match engine slice 3 */
DECL|PIN|member|__IO uint32_t PIN[2]; /**< Port pin register, array offset: 0x2100, array step: 0x4 */
DECL|PIOPORCAP|member|__I uint32_t PIOPORCAP[2]; /**< POR captured value of port n, array offset: 0xC0, array step: 0x4 */
DECL|PIORESCAP|member|__I uint32_t PIORESCAP[2]; /**< Reset captured value of port n, array offset: 0xD0, array step: 0x4 */
DECL|PIO|member|__IO uint32_t PIO[2][32]; /**< Digital I/O control for port 0 pins PIO0_0..Digital I/O control for port 1 pins PIO1_31, array offset: 0x0, array step: index*0x80, index2*0x4 */
DECL|PMCFG|member|__IO uint32_t PMCFG; /**< Pattern match interrupt bit slice configuration register, offset: 0x30 */
DECL|PMCTRL|member|__IO uint32_t PMCTRL; /**< Pattern match interrupt control register, offset: 0x28 */
DECL|PMSRC|member|__IO uint32_t PMSRC; /**< Pattern match interrupt bit-slice source register, offset: 0x2C */
DECL|PORT_ENA|member|__IO uint32_t PORT_ENA[2]; /**< GPIO grouped interrupt port 0 enable register, array offset: 0x40, array step: 0x4 */
DECL|PORT_POL|member|__IO uint32_t PORT_POL[2]; /**< GPIO grouped interrupt port 0 polarity register, array offset: 0x20, array step: 0x4 */
DECL|PREAC2FSCOEF|member|__IO uint32_t PREAC2FSCOEF; /**< Pre-Emphasis Filter Coefficient for 2 FS register, array offset: 0x8, array step: 0x100 */
DECL|PREAC4FSCOEF|member|__IO uint32_t PREAC4FSCOEF; /**< Pre-Emphasis Filter Coefficient for 4 FS register, array offset: 0xC, array step: 0x100 */
DECL|PRESETCTRLCLR|member|__O uint32_t PRESETCTRLCLR[2]; /**< Clear bits in PRESETCTRLn, array offset: 0x140, array step: 0x4 */
DECL|PRESETCTRLSET|member|__O uint32_t PRESETCTRLSET[2]; /**< Set bits in PRESETCTRLn, array offset: 0x120, array step: 0x4 */
DECL|PRESETCTRL|member|__IO uint32_t PRESETCTRL[2]; /**< Peripheral reset control n, array offset: 0x100, array step: 0x4 */
DECL|PR|member|__IO uint32_t PR; /**< Prescale Register. When the Prescale Counter (PC) is equal to this value, the next clock increments the TC and clears the PC., offset: 0xC */
DECL|PSELID|member|__IO uint32_t PSELID; /**< Peripheral Select and Flexcomm ID register., offset: 0xFF8 */
DECL|PWMC|member|__IO uint32_t PWMC; /**< PWM Control Register. The PWMCON enables PWM mode for the external match pins., offset: 0x74 */
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /**< Cortex-M0 Pend SV Interrupt */
DECL|REGMODE|member|__IO uint32_t REGMODE; /**< SCT match/capture mode register, offset: 0x4C */
DECL|RESERVED_0|member|uint8_t RESERVED_0[1024];
DECL|RESERVED_0|member|uint8_t RESERVED_0[108];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[176];
DECL|RESERVED_0|member|uint8_t RESERVED_0[192];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2048];
DECL|RESERVED_0|member|uint8_t RESERVED_0[20];
DECL|RESERVED_0|member|uint8_t RESERVED_0[216];
DECL|RESERVED_0|member|uint8_t RESERVED_0[28];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3072];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3328];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4032];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4088];
DECL|RESERVED_0|member|uint8_t RESERVED_0[40];
DECL|RESERVED_0|member|uint8_t RESERVED_0[48];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_10|member|uint8_t RESERVED_10[120];
DECL|RESERVED_10|member|uint8_t RESERVED_10[24];
DECL|RESERVED_10|member|uint8_t RESERVED_10[4];
DECL|RESERVED_11|member|uint8_t RESERVED_11[24];
DECL|RESERVED_12|member|uint8_t RESERVED_12[56];
DECL|RESERVED_13|member|uint8_t RESERVED_13[4];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[4];
DECL|RESERVED_16|member|uint8_t RESERVED_16[16];
DECL|RESERVED_17|member|uint8_t RESERVED_17[4];
DECL|RESERVED_18|member|uint8_t RESERVED_18[16];
DECL|RESERVED_19|member|uint8_t RESERVED_19[120];
DECL|RESERVED_1|member|uint8_t RESERVED_1[108];
DECL|RESERVED_1|member|uint8_t RESERVED_1[140];
DECL|RESERVED_1|member|uint8_t RESERVED_1[16];
DECL|RESERVED_1|member|uint8_t RESERVED_1[16];
DECL|RESERVED_1|member|uint8_t RESERVED_1[24];
DECL|RESERVED_1|member|uint8_t RESERVED_1[3536];
DECL|RESERVED_1|member|uint8_t RESERVED_1[3840];
DECL|RESERVED_1|member|uint8_t RESERVED_1[40];
DECL|RESERVED_1|member|uint8_t RESERVED_1[44];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[8];
DECL|RESERVED_1|member|uint8_t RESERVED_1[900];
DECL|RESERVED_20|member|uint8_t RESERVED_20[8];
DECL|RESERVED_21|member|uint8_t RESERVED_21[4];
DECL|RESERVED_22|member|uint8_t RESERVED_22[4];
DECL|RESERVED_23|member|uint8_t RESERVED_23[80];
DECL|RESERVED_24|member|uint8_t RESERVED_24[8];
DECL|RESERVED_25|member|uint8_t RESERVED_25[4];
DECL|RESERVED_26|member|uint8_t RESERVED_26[4];
DECL|RESERVED_27|member|uint8_t RESERVED_27[220];
DECL|RESERVED_28|member|uint8_t RESERVED_28[4];
DECL|RESERVED_29|member|uint8_t RESERVED_29[112];
DECL|RESERVED_2|member|uint8_t RESERVED_2[108];
DECL|RESERVED_2|member|uint8_t RESERVED_2[120];
DECL|RESERVED_2|member|uint8_t RESERVED_2[16];
DECL|RESERVED_2|member|uint8_t RESERVED_2[20];
DECL|RESERVED_2|member|uint8_t RESERVED_2[216];
DECL|RESERVED_2|member|uint8_t RESERVED_2[2516];
DECL|RESERVED_2|member|uint8_t RESERVED_2[480];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_30|member|uint8_t RESERVED_30[104];
DECL|RESERVED_31|member|uint8_t RESERVED_31[8];
DECL|RESERVED_32|member|uint8_t RESERVED_32[8];
DECL|RESERVED_33|member|uint8_t RESERVED_33[8];
DECL|RESERVED_34|member|uint8_t RESERVED_34[72];
DECL|RESERVED_35|member|uint8_t RESERVED_35[24];
DECL|RESERVED_36|member|uint8_t RESERVED_36[24];
DECL|RESERVED_37|member|uint8_t RESERVED_37[184];
DECL|RESERVED_38|member|uint8_t RESERVED_38[124];
DECL|RESERVED_39|member|uint8_t RESERVED_39[1524];
DECL|RESERVED_3|member|uint8_t RESERVED_3[112];
DECL|RESERVED_3|member|uint8_t RESERVED_3[120];
DECL|RESERVED_3|member|uint8_t RESERVED_3[216];
DECL|RESERVED_3|member|uint8_t RESERVED_3[36];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[96];
DECL|RESERVED_40|member|uint8_t RESERVED_40[492];
DECL|RESERVED_41|member|uint8_t RESERVED_41[127044];
DECL|RESERVED_4|member|uint8_t RESERVED_4[120];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[432];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[8];
DECL|RESERVED_5|member|uint8_t RESERVED_5[120];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[40];
DECL|RESERVED_5|member|uint8_t RESERVED_5[4];
DECL|RESERVED_5|member|uint8_t RESERVED_5[700];
DECL|RESERVED_5|member|uint8_t RESERVED_5[8];
DECL|RESERVED_6|member|uint8_t RESERVED_6[120];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[24];
DECL|RESERVED_6|member|uint8_t RESERVED_6[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[8];
DECL|RESERVED_7|member|uint8_t RESERVED_7[120];
DECL|RESERVED_7|member|uint8_t RESERVED_7[24];
DECL|RESERVED_7|member|uint8_t RESERVED_7[4];
DECL|RESERVED_8|member|uint8_t RESERVED_8[120];
DECL|RESERVED_8|member|uint8_t RESERVED_8[168];
DECL|RESERVED_8|member|uint8_t RESERVED_8[4];
DECL|RESERVED_9|member|uint8_t RESERVED_9[120];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[4];
DECL|RES|member|__IO uint32_t RES; /**< SCT conflict resolution register, offset: 0x58 */
DECL|RISE|member|__IO uint32_t RISE; /**< Pin interrupt rising edge register, offset: 0x1C */
DECL|RTCOSCCTRL|member|__IO uint32_t RTCOSCCTRL; /**< RTC oscillator 32 kHz output control, offset: 0x50C */
DECL|RTC_BASE_ADDRS|macro|RTC_BASE_ADDRS
DECL|RTC_BASE_PTRS|macro|RTC_BASE_PTRS
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_COUNT_VAL_MASK|macro|RTC_COUNT_VAL_MASK
DECL|RTC_COUNT_VAL_SHIFT|macro|RTC_COUNT_VAL_SHIFT
DECL|RTC_COUNT_VAL|macro|RTC_COUNT_VAL
DECL|RTC_CTRL_ALARM1HZ_MASK|macro|RTC_CTRL_ALARM1HZ_MASK
DECL|RTC_CTRL_ALARM1HZ_SHIFT|macro|RTC_CTRL_ALARM1HZ_SHIFT
DECL|RTC_CTRL_ALARM1HZ|macro|RTC_CTRL_ALARM1HZ
DECL|RTC_CTRL_ALARMDPD_EN_MASK|macro|RTC_CTRL_ALARMDPD_EN_MASK
DECL|RTC_CTRL_ALARMDPD_EN_SHIFT|macro|RTC_CTRL_ALARMDPD_EN_SHIFT
DECL|RTC_CTRL_ALARMDPD_EN|macro|RTC_CTRL_ALARMDPD_EN
DECL|RTC_CTRL_RTC1KHZ_EN_MASK|macro|RTC_CTRL_RTC1KHZ_EN_MASK
DECL|RTC_CTRL_RTC1KHZ_EN_SHIFT|macro|RTC_CTRL_RTC1KHZ_EN_SHIFT
DECL|RTC_CTRL_RTC1KHZ_EN|macro|RTC_CTRL_RTC1KHZ_EN
DECL|RTC_CTRL_RTC_EN_MASK|macro|RTC_CTRL_RTC_EN_MASK
DECL|RTC_CTRL_RTC_EN_SHIFT|macro|RTC_CTRL_RTC_EN_SHIFT
DECL|RTC_CTRL_RTC_EN|macro|RTC_CTRL_RTC_EN
DECL|RTC_CTRL_RTC_OSC_BYPASS_MASK|macro|RTC_CTRL_RTC_OSC_BYPASS_MASK
DECL|RTC_CTRL_RTC_OSC_BYPASS_SHIFT|macro|RTC_CTRL_RTC_OSC_BYPASS_SHIFT
DECL|RTC_CTRL_RTC_OSC_BYPASS|macro|RTC_CTRL_RTC_OSC_BYPASS
DECL|RTC_CTRL_RTC_OSC_PD_MASK|macro|RTC_CTRL_RTC_OSC_PD_MASK
DECL|RTC_CTRL_RTC_OSC_PD_SHIFT|macro|RTC_CTRL_RTC_OSC_PD_SHIFT
DECL|RTC_CTRL_RTC_OSC_PD|macro|RTC_CTRL_RTC_OSC_PD
DECL|RTC_CTRL_SWRESET_MASK|macro|RTC_CTRL_SWRESET_MASK
DECL|RTC_CTRL_SWRESET_SHIFT|macro|RTC_CTRL_SWRESET_SHIFT
DECL|RTC_CTRL_SWRESET|macro|RTC_CTRL_SWRESET
DECL|RTC_CTRL_WAKE1KHZ_MASK|macro|RTC_CTRL_WAKE1KHZ_MASK
DECL|RTC_CTRL_WAKE1KHZ_SHIFT|macro|RTC_CTRL_WAKE1KHZ_SHIFT
DECL|RTC_CTRL_WAKE1KHZ|macro|RTC_CTRL_WAKE1KHZ
DECL|RTC_CTRL_WAKEDPD_EN_MASK|macro|RTC_CTRL_WAKEDPD_EN_MASK
DECL|RTC_CTRL_WAKEDPD_EN_SHIFT|macro|RTC_CTRL_WAKEDPD_EN_SHIFT
DECL|RTC_CTRL_WAKEDPD_EN|macro|RTC_CTRL_WAKEDPD_EN
DECL|RTC_IRQS|macro|RTC_IRQS
DECL|RTC_IRQn|enumerator|RTC_IRQn = 29, /**< RTC alarm and wake-up interrupts */
DECL|RTC_MATCH_MATVAL_MASK|macro|RTC_MATCH_MATVAL_MASK
DECL|RTC_MATCH_MATVAL_SHIFT|macro|RTC_MATCH_MATVAL_SHIFT
DECL|RTC_MATCH_MATVAL|macro|RTC_MATCH_MATVAL
DECL|RTC_Type|typedef|} RTC_Type;
DECL|RTC_WAKE_VAL_MASK|macro|RTC_WAKE_VAL_MASK
DECL|RTC_WAKE_VAL_SHIFT|macro|RTC_WAKE_VAL_SHIFT
DECL|RTC_WAKE_VAL|macro|RTC_WAKE_VAL
DECL|RTC|macro|RTC
DECL|SCT0_BASE|macro|SCT0_BASE
DECL|SCT0_IRQn|enumerator|SCT0_IRQn = 12, /**< SCTimer/PWM */
DECL|SCT0|macro|SCT0
DECL|SCTCAPCTRL|member|__IO uint32_t SCTCAPCTRL[10]; /**< SCT capture control register, array offset: 0x200, array step: 0x4 */
DECL|SCTCAP|member|__IO uint32_t SCTCAP[10]; /**< SCT capture register of capture channel, array offset: 0x100, array step: 0x4 */
DECL|SCTMATCHREL|member|__IO uint32_t SCTMATCHREL[10]; /**< SCT match reload value register, array offset: 0x200, array step: 0x4 */
DECL|SCTMATCH|member|__IO uint32_t SCTMATCH[10]; /**< SCT match value register of match channels, array offset: 0x100, array step: 0x4 */
DECL|SCT_BASE_ADDRS|macro|SCT_BASE_ADDRS
DECL|SCT_BASE_PTRS|macro|SCT_BASE_PTRS
DECL|SCT_CONEN_NCEN_MASK|macro|SCT_CONEN_NCEN_MASK
DECL|SCT_CONEN_NCEN_SHIFT|macro|SCT_CONEN_NCEN_SHIFT
DECL|SCT_CONEN_NCEN|macro|SCT_CONEN_NCEN
DECL|SCT_CONFIG_AUTOLIMIT_H_MASK|macro|SCT_CONFIG_AUTOLIMIT_H_MASK
DECL|SCT_CONFIG_AUTOLIMIT_H_SHIFT|macro|SCT_CONFIG_AUTOLIMIT_H_SHIFT
DECL|SCT_CONFIG_AUTOLIMIT_H|macro|SCT_CONFIG_AUTOLIMIT_H
DECL|SCT_CONFIG_AUTOLIMIT_L_MASK|macro|SCT_CONFIG_AUTOLIMIT_L_MASK
DECL|SCT_CONFIG_AUTOLIMIT_L_SHIFT|macro|SCT_CONFIG_AUTOLIMIT_L_SHIFT
DECL|SCT_CONFIG_AUTOLIMIT_L|macro|SCT_CONFIG_AUTOLIMIT_L
DECL|SCT_CONFIG_CKSEL_MASK|macro|SCT_CONFIG_CKSEL_MASK
DECL|SCT_CONFIG_CKSEL_SHIFT|macro|SCT_CONFIG_CKSEL_SHIFT
DECL|SCT_CONFIG_CKSEL|macro|SCT_CONFIG_CKSEL
DECL|SCT_CONFIG_CLKMODE_MASK|macro|SCT_CONFIG_CLKMODE_MASK
DECL|SCT_CONFIG_CLKMODE_SHIFT|macro|SCT_CONFIG_CLKMODE_SHIFT
DECL|SCT_CONFIG_CLKMODE|macro|SCT_CONFIG_CLKMODE
DECL|SCT_CONFIG_INSYNC_MASK|macro|SCT_CONFIG_INSYNC_MASK
DECL|SCT_CONFIG_INSYNC_SHIFT|macro|SCT_CONFIG_INSYNC_SHIFT
DECL|SCT_CONFIG_INSYNC|macro|SCT_CONFIG_INSYNC
DECL|SCT_CONFIG_NORELAOD_L_MASK|macro|SCT_CONFIG_NORELAOD_L_MASK
DECL|SCT_CONFIG_NORELAOD_L_SHIFT|macro|SCT_CONFIG_NORELAOD_L_SHIFT
DECL|SCT_CONFIG_NORELAOD_L|macro|SCT_CONFIG_NORELAOD_L
DECL|SCT_CONFIG_NORELOAD_H_MASK|macro|SCT_CONFIG_NORELOAD_H_MASK
DECL|SCT_CONFIG_NORELOAD_H_SHIFT|macro|SCT_CONFIG_NORELOAD_H_SHIFT
DECL|SCT_CONFIG_NORELOAD_H|macro|SCT_CONFIG_NORELOAD_H
DECL|SCT_CONFIG_UNIFY_MASK|macro|SCT_CONFIG_UNIFY_MASK
DECL|SCT_CONFIG_UNIFY_SHIFT|macro|SCT_CONFIG_UNIFY_SHIFT
DECL|SCT_CONFIG_UNIFY|macro|SCT_CONFIG_UNIFY
DECL|SCT_CONFLAG_BUSERRH_MASK|macro|SCT_CONFLAG_BUSERRH_MASK
DECL|SCT_CONFLAG_BUSERRH_SHIFT|macro|SCT_CONFLAG_BUSERRH_SHIFT
DECL|SCT_CONFLAG_BUSERRH|macro|SCT_CONFLAG_BUSERRH
DECL|SCT_CONFLAG_BUSERRL_MASK|macro|SCT_CONFLAG_BUSERRL_MASK
DECL|SCT_CONFLAG_BUSERRL_SHIFT|macro|SCT_CONFLAG_BUSERRL_SHIFT
DECL|SCT_CONFLAG_BUSERRL|macro|SCT_CONFLAG_BUSERRL
DECL|SCT_CONFLAG_NCFLAG_MASK|macro|SCT_CONFLAG_NCFLAG_MASK
DECL|SCT_CONFLAG_NCFLAG_SHIFT|macro|SCT_CONFLAG_NCFLAG_SHIFT
DECL|SCT_CONFLAG_NCFLAG|macro|SCT_CONFLAG_NCFLAG
DECL|SCT_COUNT_CTR_H_MASK|macro|SCT_COUNT_CTR_H_MASK
DECL|SCT_COUNT_CTR_H_SHIFT|macro|SCT_COUNT_CTR_H_SHIFT
DECL|SCT_COUNT_CTR_H|macro|SCT_COUNT_CTR_H
DECL|SCT_COUNT_CTR_L_MASK|macro|SCT_COUNT_CTR_L_MASK
DECL|SCT_COUNT_CTR_L_SHIFT|macro|SCT_COUNT_CTR_L_SHIFT
DECL|SCT_COUNT_CTR_L|macro|SCT_COUNT_CTR_L
DECL|SCT_CTRL_BIDIR_H_MASK|macro|SCT_CTRL_BIDIR_H_MASK
DECL|SCT_CTRL_BIDIR_H_SHIFT|macro|SCT_CTRL_BIDIR_H_SHIFT
DECL|SCT_CTRL_BIDIR_H|macro|SCT_CTRL_BIDIR_H
DECL|SCT_CTRL_BIDIR_L_MASK|macro|SCT_CTRL_BIDIR_L_MASK
DECL|SCT_CTRL_BIDIR_L_SHIFT|macro|SCT_CTRL_BIDIR_L_SHIFT
DECL|SCT_CTRL_BIDIR_L|macro|SCT_CTRL_BIDIR_L
DECL|SCT_CTRL_CLRCTR_H_MASK|macro|SCT_CTRL_CLRCTR_H_MASK
DECL|SCT_CTRL_CLRCTR_H_SHIFT|macro|SCT_CTRL_CLRCTR_H_SHIFT
DECL|SCT_CTRL_CLRCTR_H|macro|SCT_CTRL_CLRCTR_H
DECL|SCT_CTRL_CLRCTR_L_MASK|macro|SCT_CTRL_CLRCTR_L_MASK
DECL|SCT_CTRL_CLRCTR_L_SHIFT|macro|SCT_CTRL_CLRCTR_L_SHIFT
DECL|SCT_CTRL_CLRCTR_L|macro|SCT_CTRL_CLRCTR_L
DECL|SCT_CTRL_DOWN_H_MASK|macro|SCT_CTRL_DOWN_H_MASK
DECL|SCT_CTRL_DOWN_H_SHIFT|macro|SCT_CTRL_DOWN_H_SHIFT
DECL|SCT_CTRL_DOWN_H|macro|SCT_CTRL_DOWN_H
DECL|SCT_CTRL_DOWN_L_MASK|macro|SCT_CTRL_DOWN_L_MASK
DECL|SCT_CTRL_DOWN_L_SHIFT|macro|SCT_CTRL_DOWN_L_SHIFT
DECL|SCT_CTRL_DOWN_L|macro|SCT_CTRL_DOWN_L
DECL|SCT_CTRL_HALT_H_MASK|macro|SCT_CTRL_HALT_H_MASK
DECL|SCT_CTRL_HALT_H_SHIFT|macro|SCT_CTRL_HALT_H_SHIFT
DECL|SCT_CTRL_HALT_H|macro|SCT_CTRL_HALT_H
DECL|SCT_CTRL_HALT_L_MASK|macro|SCT_CTRL_HALT_L_MASK
DECL|SCT_CTRL_HALT_L_SHIFT|macro|SCT_CTRL_HALT_L_SHIFT
DECL|SCT_CTRL_HALT_L|macro|SCT_CTRL_HALT_L
DECL|SCT_CTRL_PRE_H_MASK|macro|SCT_CTRL_PRE_H_MASK
DECL|SCT_CTRL_PRE_H_SHIFT|macro|SCT_CTRL_PRE_H_SHIFT
DECL|SCT_CTRL_PRE_H|macro|SCT_CTRL_PRE_H
DECL|SCT_CTRL_PRE_L_MASK|macro|SCT_CTRL_PRE_L_MASK
DECL|SCT_CTRL_PRE_L_SHIFT|macro|SCT_CTRL_PRE_L_SHIFT
DECL|SCT_CTRL_PRE_L|macro|SCT_CTRL_PRE_L
DECL|SCT_CTRL_STOP_H_MASK|macro|SCT_CTRL_STOP_H_MASK
DECL|SCT_CTRL_STOP_H_SHIFT|macro|SCT_CTRL_STOP_H_SHIFT
DECL|SCT_CTRL_STOP_H|macro|SCT_CTRL_STOP_H
DECL|SCT_CTRL_STOP_L_MASK|macro|SCT_CTRL_STOP_L_MASK
DECL|SCT_CTRL_STOP_L_SHIFT|macro|SCT_CTRL_STOP_L_SHIFT
DECL|SCT_CTRL_STOP_L|macro|SCT_CTRL_STOP_L
DECL|SCT_DMA0REQUEST_DEV_0_MASK|macro|SCT_DMA0REQUEST_DEV_0_MASK
DECL|SCT_DMA0REQUEST_DEV_0_SHIFT|macro|SCT_DMA0REQUEST_DEV_0_SHIFT
DECL|SCT_DMA0REQUEST_DEV_0|macro|SCT_DMA0REQUEST_DEV_0
DECL|SCT_DMA0REQUEST_DRL0_MASK|macro|SCT_DMA0REQUEST_DRL0_MASK
DECL|SCT_DMA0REQUEST_DRL0_SHIFT|macro|SCT_DMA0REQUEST_DRL0_SHIFT
DECL|SCT_DMA0REQUEST_DRL0|macro|SCT_DMA0REQUEST_DRL0
DECL|SCT_DMA0REQUEST_DRQ0_MASK|macro|SCT_DMA0REQUEST_DRQ0_MASK
DECL|SCT_DMA0REQUEST_DRQ0_SHIFT|macro|SCT_DMA0REQUEST_DRQ0_SHIFT
DECL|SCT_DMA0REQUEST_DRQ0|macro|SCT_DMA0REQUEST_DRQ0
DECL|SCT_DMA1REQUEST_DEV_1_MASK|macro|SCT_DMA1REQUEST_DEV_1_MASK
DECL|SCT_DMA1REQUEST_DEV_1_SHIFT|macro|SCT_DMA1REQUEST_DEV_1_SHIFT
DECL|SCT_DMA1REQUEST_DEV_1|macro|SCT_DMA1REQUEST_DEV_1
DECL|SCT_DMA1REQUEST_DRL1_MASK|macro|SCT_DMA1REQUEST_DRL1_MASK
DECL|SCT_DMA1REQUEST_DRL1_SHIFT|macro|SCT_DMA1REQUEST_DRL1_SHIFT
DECL|SCT_DMA1REQUEST_DRL1|macro|SCT_DMA1REQUEST_DRL1
DECL|SCT_DMA1REQUEST_DRQ1_MASK|macro|SCT_DMA1REQUEST_DRQ1_MASK
DECL|SCT_DMA1REQUEST_DRQ1_SHIFT|macro|SCT_DMA1REQUEST_DRQ1_SHIFT
DECL|SCT_DMA1REQUEST_DRQ1|macro|SCT_DMA1REQUEST_DRQ1
DECL|SCT_EVENT_CTRL_COMBMODE_MASK|macro|SCT_EVENT_CTRL_COMBMODE_MASK
DECL|SCT_EVENT_CTRL_COMBMODE_SHIFT|macro|SCT_EVENT_CTRL_COMBMODE_SHIFT
DECL|SCT_EVENT_CTRL_COMBMODE|macro|SCT_EVENT_CTRL_COMBMODE
DECL|SCT_EVENT_CTRL_COUNT|macro|SCT_EVENT_CTRL_COUNT
DECL|SCT_EVENT_CTRL_DIRECTION_MASK|macro|SCT_EVENT_CTRL_DIRECTION_MASK
DECL|SCT_EVENT_CTRL_DIRECTION_SHIFT|macro|SCT_EVENT_CTRL_DIRECTION_SHIFT
DECL|SCT_EVENT_CTRL_DIRECTION|macro|SCT_EVENT_CTRL_DIRECTION
DECL|SCT_EVENT_CTRL_HEVENT_MASK|macro|SCT_EVENT_CTRL_HEVENT_MASK
DECL|SCT_EVENT_CTRL_HEVENT_SHIFT|macro|SCT_EVENT_CTRL_HEVENT_SHIFT
DECL|SCT_EVENT_CTRL_HEVENT|macro|SCT_EVENT_CTRL_HEVENT
DECL|SCT_EVENT_CTRL_IOCOND_MASK|macro|SCT_EVENT_CTRL_IOCOND_MASK
DECL|SCT_EVENT_CTRL_IOCOND_SHIFT|macro|SCT_EVENT_CTRL_IOCOND_SHIFT
DECL|SCT_EVENT_CTRL_IOCOND|macro|SCT_EVENT_CTRL_IOCOND
DECL|SCT_EVENT_CTRL_IOSEL_MASK|macro|SCT_EVENT_CTRL_IOSEL_MASK
DECL|SCT_EVENT_CTRL_IOSEL_SHIFT|macro|SCT_EVENT_CTRL_IOSEL_SHIFT
DECL|SCT_EVENT_CTRL_IOSEL|macro|SCT_EVENT_CTRL_IOSEL
DECL|SCT_EVENT_CTRL_MATCHMEM_MASK|macro|SCT_EVENT_CTRL_MATCHMEM_MASK
DECL|SCT_EVENT_CTRL_MATCHMEM_SHIFT|macro|SCT_EVENT_CTRL_MATCHMEM_SHIFT
DECL|SCT_EVENT_CTRL_MATCHMEM|macro|SCT_EVENT_CTRL_MATCHMEM
DECL|SCT_EVENT_CTRL_MATCHSEL_MASK|macro|SCT_EVENT_CTRL_MATCHSEL_MASK
DECL|SCT_EVENT_CTRL_MATCHSEL_SHIFT|macro|SCT_EVENT_CTRL_MATCHSEL_SHIFT
DECL|SCT_EVENT_CTRL_MATCHSEL|macro|SCT_EVENT_CTRL_MATCHSEL
DECL|SCT_EVENT_CTRL_OUTSEL_MASK|macro|SCT_EVENT_CTRL_OUTSEL_MASK
DECL|SCT_EVENT_CTRL_OUTSEL_SHIFT|macro|SCT_EVENT_CTRL_OUTSEL_SHIFT
DECL|SCT_EVENT_CTRL_OUTSEL|macro|SCT_EVENT_CTRL_OUTSEL
DECL|SCT_EVENT_CTRL_STATELD_MASK|macro|SCT_EVENT_CTRL_STATELD_MASK
DECL|SCT_EVENT_CTRL_STATELD_SHIFT|macro|SCT_EVENT_CTRL_STATELD_SHIFT
DECL|SCT_EVENT_CTRL_STATELD|macro|SCT_EVENT_CTRL_STATELD
DECL|SCT_EVENT_CTRL_STATEV_MASK|macro|SCT_EVENT_CTRL_STATEV_MASK
DECL|SCT_EVENT_CTRL_STATEV_SHIFT|macro|SCT_EVENT_CTRL_STATEV_SHIFT
DECL|SCT_EVENT_CTRL_STATEV|macro|SCT_EVENT_CTRL_STATEV
DECL|SCT_EVENT_STATE_COUNT|macro|SCT_EVENT_STATE_COUNT
DECL|SCT_EVENT_STATE_STATEMSKn_MASK|macro|SCT_EVENT_STATE_STATEMSKn_MASK
DECL|SCT_EVENT_STATE_STATEMSKn_SHIFT|macro|SCT_EVENT_STATE_STATEMSKn_SHIFT
DECL|SCT_EVENT_STATE_STATEMSKn|macro|SCT_EVENT_STATE_STATEMSKn
DECL|SCT_EVEN_IEN_MASK|macro|SCT_EVEN_IEN_MASK
DECL|SCT_EVEN_IEN_SHIFT|macro|SCT_EVEN_IEN_SHIFT
DECL|SCT_EVEN_IEN|macro|SCT_EVEN_IEN
DECL|SCT_EVFLAG_FLAG_MASK|macro|SCT_EVFLAG_FLAG_MASK
DECL|SCT_EVFLAG_FLAG_SHIFT|macro|SCT_EVFLAG_FLAG_SHIFT
DECL|SCT_EVFLAG_FLAG|macro|SCT_EVFLAG_FLAG
DECL|SCT_HALT_HALTMSK_H_MASK|macro|SCT_HALT_HALTMSK_H_MASK
DECL|SCT_HALT_HALTMSK_H_SHIFT|macro|SCT_HALT_HALTMSK_H_SHIFT
DECL|SCT_HALT_HALTMSK_H|macro|SCT_HALT_HALTMSK_H
DECL|SCT_HALT_HALTMSK_L_MASK|macro|SCT_HALT_HALTMSK_L_MASK
DECL|SCT_HALT_HALTMSK_L_SHIFT|macro|SCT_HALT_HALTMSK_L_SHIFT
DECL|SCT_HALT_HALTMSK_L|macro|SCT_HALT_HALTMSK_L
DECL|SCT_INPUT_AIN0_MASK|macro|SCT_INPUT_AIN0_MASK
DECL|SCT_INPUT_AIN0_SHIFT|macro|SCT_INPUT_AIN0_SHIFT
DECL|SCT_INPUT_AIN0|macro|SCT_INPUT_AIN0
DECL|SCT_INPUT_AIN10_MASK|macro|SCT_INPUT_AIN10_MASK
DECL|SCT_INPUT_AIN10_SHIFT|macro|SCT_INPUT_AIN10_SHIFT
DECL|SCT_INPUT_AIN10|macro|SCT_INPUT_AIN10
DECL|SCT_INPUT_AIN11_MASK|macro|SCT_INPUT_AIN11_MASK
DECL|SCT_INPUT_AIN11_SHIFT|macro|SCT_INPUT_AIN11_SHIFT
DECL|SCT_INPUT_AIN11|macro|SCT_INPUT_AIN11
DECL|SCT_INPUT_AIN12_MASK|macro|SCT_INPUT_AIN12_MASK
DECL|SCT_INPUT_AIN12_SHIFT|macro|SCT_INPUT_AIN12_SHIFT
DECL|SCT_INPUT_AIN12|macro|SCT_INPUT_AIN12
DECL|SCT_INPUT_AIN13_MASK|macro|SCT_INPUT_AIN13_MASK
DECL|SCT_INPUT_AIN13_SHIFT|macro|SCT_INPUT_AIN13_SHIFT
DECL|SCT_INPUT_AIN13|macro|SCT_INPUT_AIN13
DECL|SCT_INPUT_AIN14_MASK|macro|SCT_INPUT_AIN14_MASK
DECL|SCT_INPUT_AIN14_SHIFT|macro|SCT_INPUT_AIN14_SHIFT
DECL|SCT_INPUT_AIN14|macro|SCT_INPUT_AIN14
DECL|SCT_INPUT_AIN15_MASK|macro|SCT_INPUT_AIN15_MASK
DECL|SCT_INPUT_AIN15_SHIFT|macro|SCT_INPUT_AIN15_SHIFT
DECL|SCT_INPUT_AIN15|macro|SCT_INPUT_AIN15
DECL|SCT_INPUT_AIN1_MASK|macro|SCT_INPUT_AIN1_MASK
DECL|SCT_INPUT_AIN1_SHIFT|macro|SCT_INPUT_AIN1_SHIFT
DECL|SCT_INPUT_AIN1|macro|SCT_INPUT_AIN1
DECL|SCT_INPUT_AIN2_MASK|macro|SCT_INPUT_AIN2_MASK
DECL|SCT_INPUT_AIN2_SHIFT|macro|SCT_INPUT_AIN2_SHIFT
DECL|SCT_INPUT_AIN2|macro|SCT_INPUT_AIN2
DECL|SCT_INPUT_AIN3_MASK|macro|SCT_INPUT_AIN3_MASK
DECL|SCT_INPUT_AIN3_SHIFT|macro|SCT_INPUT_AIN3_SHIFT
DECL|SCT_INPUT_AIN3|macro|SCT_INPUT_AIN3
DECL|SCT_INPUT_AIN4_MASK|macro|SCT_INPUT_AIN4_MASK
DECL|SCT_INPUT_AIN4_SHIFT|macro|SCT_INPUT_AIN4_SHIFT
DECL|SCT_INPUT_AIN4|macro|SCT_INPUT_AIN4
DECL|SCT_INPUT_AIN5_MASK|macro|SCT_INPUT_AIN5_MASK
DECL|SCT_INPUT_AIN5_SHIFT|macro|SCT_INPUT_AIN5_SHIFT
DECL|SCT_INPUT_AIN5|macro|SCT_INPUT_AIN5
DECL|SCT_INPUT_AIN6_MASK|macro|SCT_INPUT_AIN6_MASK
DECL|SCT_INPUT_AIN6_SHIFT|macro|SCT_INPUT_AIN6_SHIFT
DECL|SCT_INPUT_AIN6|macro|SCT_INPUT_AIN6
DECL|SCT_INPUT_AIN7_MASK|macro|SCT_INPUT_AIN7_MASK
DECL|SCT_INPUT_AIN7_SHIFT|macro|SCT_INPUT_AIN7_SHIFT
DECL|SCT_INPUT_AIN7|macro|SCT_INPUT_AIN7
DECL|SCT_INPUT_AIN8_MASK|macro|SCT_INPUT_AIN8_MASK
DECL|SCT_INPUT_AIN8_SHIFT|macro|SCT_INPUT_AIN8_SHIFT
DECL|SCT_INPUT_AIN8|macro|SCT_INPUT_AIN8
DECL|SCT_INPUT_AIN9_MASK|macro|SCT_INPUT_AIN9_MASK
DECL|SCT_INPUT_AIN9_SHIFT|macro|SCT_INPUT_AIN9_SHIFT
DECL|SCT_INPUT_AIN9|macro|SCT_INPUT_AIN9
DECL|SCT_INPUT_SIN0_MASK|macro|SCT_INPUT_SIN0_MASK
DECL|SCT_INPUT_SIN0_SHIFT|macro|SCT_INPUT_SIN0_SHIFT
DECL|SCT_INPUT_SIN0|macro|SCT_INPUT_SIN0
DECL|SCT_INPUT_SIN10_MASK|macro|SCT_INPUT_SIN10_MASK
DECL|SCT_INPUT_SIN10_SHIFT|macro|SCT_INPUT_SIN10_SHIFT
DECL|SCT_INPUT_SIN10|macro|SCT_INPUT_SIN10
DECL|SCT_INPUT_SIN11_MASK|macro|SCT_INPUT_SIN11_MASK
DECL|SCT_INPUT_SIN11_SHIFT|macro|SCT_INPUT_SIN11_SHIFT
DECL|SCT_INPUT_SIN11|macro|SCT_INPUT_SIN11
DECL|SCT_INPUT_SIN12_MASK|macro|SCT_INPUT_SIN12_MASK
DECL|SCT_INPUT_SIN12_SHIFT|macro|SCT_INPUT_SIN12_SHIFT
DECL|SCT_INPUT_SIN12|macro|SCT_INPUT_SIN12
DECL|SCT_INPUT_SIN13_MASK|macro|SCT_INPUT_SIN13_MASK
DECL|SCT_INPUT_SIN13_SHIFT|macro|SCT_INPUT_SIN13_SHIFT
DECL|SCT_INPUT_SIN13|macro|SCT_INPUT_SIN13
DECL|SCT_INPUT_SIN14_MASK|macro|SCT_INPUT_SIN14_MASK
DECL|SCT_INPUT_SIN14_SHIFT|macro|SCT_INPUT_SIN14_SHIFT
DECL|SCT_INPUT_SIN14|macro|SCT_INPUT_SIN14
DECL|SCT_INPUT_SIN15_MASK|macro|SCT_INPUT_SIN15_MASK
DECL|SCT_INPUT_SIN15_SHIFT|macro|SCT_INPUT_SIN15_SHIFT
DECL|SCT_INPUT_SIN15|macro|SCT_INPUT_SIN15
DECL|SCT_INPUT_SIN1_MASK|macro|SCT_INPUT_SIN1_MASK
DECL|SCT_INPUT_SIN1_SHIFT|macro|SCT_INPUT_SIN1_SHIFT
DECL|SCT_INPUT_SIN1|macro|SCT_INPUT_SIN1
DECL|SCT_INPUT_SIN2_MASK|macro|SCT_INPUT_SIN2_MASK
DECL|SCT_INPUT_SIN2_SHIFT|macro|SCT_INPUT_SIN2_SHIFT
DECL|SCT_INPUT_SIN2|macro|SCT_INPUT_SIN2
DECL|SCT_INPUT_SIN3_MASK|macro|SCT_INPUT_SIN3_MASK
DECL|SCT_INPUT_SIN3_SHIFT|macro|SCT_INPUT_SIN3_SHIFT
DECL|SCT_INPUT_SIN3|macro|SCT_INPUT_SIN3
DECL|SCT_INPUT_SIN4_MASK|macro|SCT_INPUT_SIN4_MASK
DECL|SCT_INPUT_SIN4_SHIFT|macro|SCT_INPUT_SIN4_SHIFT
DECL|SCT_INPUT_SIN4|macro|SCT_INPUT_SIN4
DECL|SCT_INPUT_SIN5_MASK|macro|SCT_INPUT_SIN5_MASK
DECL|SCT_INPUT_SIN5_SHIFT|macro|SCT_INPUT_SIN5_SHIFT
DECL|SCT_INPUT_SIN5|macro|SCT_INPUT_SIN5
DECL|SCT_INPUT_SIN6_MASK|macro|SCT_INPUT_SIN6_MASK
DECL|SCT_INPUT_SIN6_SHIFT|macro|SCT_INPUT_SIN6_SHIFT
DECL|SCT_INPUT_SIN6|macro|SCT_INPUT_SIN6
DECL|SCT_INPUT_SIN7_MASK|macro|SCT_INPUT_SIN7_MASK
DECL|SCT_INPUT_SIN7_SHIFT|macro|SCT_INPUT_SIN7_SHIFT
DECL|SCT_INPUT_SIN7|macro|SCT_INPUT_SIN7
DECL|SCT_INPUT_SIN8_MASK|macro|SCT_INPUT_SIN8_MASK
DECL|SCT_INPUT_SIN8_SHIFT|macro|SCT_INPUT_SIN8_SHIFT
DECL|SCT_INPUT_SIN8|macro|SCT_INPUT_SIN8
DECL|SCT_INPUT_SIN9_MASK|macro|SCT_INPUT_SIN9_MASK
DECL|SCT_INPUT_SIN9_SHIFT|macro|SCT_INPUT_SIN9_SHIFT
DECL|SCT_INPUT_SIN9|macro|SCT_INPUT_SIN9
DECL|SCT_IRQS|macro|SCT_IRQS
DECL|SCT_LIMIT_LIMMSK_H_MASK|macro|SCT_LIMIT_LIMMSK_H_MASK
DECL|SCT_LIMIT_LIMMSK_H_SHIFT|macro|SCT_LIMIT_LIMMSK_H_SHIFT
DECL|SCT_LIMIT_LIMMSK_H|macro|SCT_LIMIT_LIMMSK_H
DECL|SCT_LIMIT_LIMMSK_L_MASK|macro|SCT_LIMIT_LIMMSK_L_MASK
DECL|SCT_LIMIT_LIMMSK_L_SHIFT|macro|SCT_LIMIT_LIMMSK_L_SHIFT
DECL|SCT_LIMIT_LIMMSK_L|macro|SCT_LIMIT_LIMMSK_L
DECL|SCT_OUTPUTDIRCTRL_SETCLR0_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR0_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR0_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR0_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR0|macro|SCT_OUTPUTDIRCTRL_SETCLR0
DECL|SCT_OUTPUTDIRCTRL_SETCLR10_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR10_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR10_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR10_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR10|macro|SCT_OUTPUTDIRCTRL_SETCLR10
DECL|SCT_OUTPUTDIRCTRL_SETCLR11_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR11_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR11_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR11_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR11|macro|SCT_OUTPUTDIRCTRL_SETCLR11
DECL|SCT_OUTPUTDIRCTRL_SETCLR12_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR12_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR12_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR12_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR12|macro|SCT_OUTPUTDIRCTRL_SETCLR12
DECL|SCT_OUTPUTDIRCTRL_SETCLR13_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR13_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR13_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR13_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR13|macro|SCT_OUTPUTDIRCTRL_SETCLR13
DECL|SCT_OUTPUTDIRCTRL_SETCLR14_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR14_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR14_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR14_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR14|macro|SCT_OUTPUTDIRCTRL_SETCLR14
DECL|SCT_OUTPUTDIRCTRL_SETCLR15_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR15_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR15_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR15_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR15|macro|SCT_OUTPUTDIRCTRL_SETCLR15
DECL|SCT_OUTPUTDIRCTRL_SETCLR1_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR1_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR1_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR1_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR1|macro|SCT_OUTPUTDIRCTRL_SETCLR1
DECL|SCT_OUTPUTDIRCTRL_SETCLR2_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR2_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR2_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR2_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR2|macro|SCT_OUTPUTDIRCTRL_SETCLR2
DECL|SCT_OUTPUTDIRCTRL_SETCLR3_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR3_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR3_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR3_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR3|macro|SCT_OUTPUTDIRCTRL_SETCLR3
DECL|SCT_OUTPUTDIRCTRL_SETCLR4_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR4_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR4_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR4_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR4|macro|SCT_OUTPUTDIRCTRL_SETCLR4
DECL|SCT_OUTPUTDIRCTRL_SETCLR5_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR5_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR5_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR5_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR5|macro|SCT_OUTPUTDIRCTRL_SETCLR5
DECL|SCT_OUTPUTDIRCTRL_SETCLR6_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR6_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR6_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR6_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR6|macro|SCT_OUTPUTDIRCTRL_SETCLR6
DECL|SCT_OUTPUTDIRCTRL_SETCLR7_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR7_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR7_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR7_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR7|macro|SCT_OUTPUTDIRCTRL_SETCLR7
DECL|SCT_OUTPUTDIRCTRL_SETCLR8_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR8_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR8_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR8_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR8|macro|SCT_OUTPUTDIRCTRL_SETCLR8
DECL|SCT_OUTPUTDIRCTRL_SETCLR9_MASK|macro|SCT_OUTPUTDIRCTRL_SETCLR9_MASK
DECL|SCT_OUTPUTDIRCTRL_SETCLR9_SHIFT|macro|SCT_OUTPUTDIRCTRL_SETCLR9_SHIFT
DECL|SCT_OUTPUTDIRCTRL_SETCLR9|macro|SCT_OUTPUTDIRCTRL_SETCLR9
DECL|SCT_OUTPUT_OUT_MASK|macro|SCT_OUTPUT_OUT_MASK
DECL|SCT_OUTPUT_OUT_SHIFT|macro|SCT_OUTPUT_OUT_SHIFT
DECL|SCT_OUTPUT_OUT|macro|SCT_OUTPUT_OUT
DECL|SCT_OUT_CLR_CLR_MASK|macro|SCT_OUT_CLR_CLR_MASK
DECL|SCT_OUT_CLR_CLR_SHIFT|macro|SCT_OUT_CLR_CLR_SHIFT
DECL|SCT_OUT_CLR_CLR|macro|SCT_OUT_CLR_CLR
DECL|SCT_OUT_CLR_COUNT|macro|SCT_OUT_CLR_COUNT
DECL|SCT_OUT_SET_COUNT|macro|SCT_OUT_SET_COUNT
DECL|SCT_OUT_SET_SET_MASK|macro|SCT_OUT_SET_SET_MASK
DECL|SCT_OUT_SET_SET_SHIFT|macro|SCT_OUT_SET_SET_SHIFT
DECL|SCT_OUT_SET_SET|macro|SCT_OUT_SET_SET
DECL|SCT_REGMODE_REGMOD_H_MASK|macro|SCT_REGMODE_REGMOD_H_MASK
DECL|SCT_REGMODE_REGMOD_H_SHIFT|macro|SCT_REGMODE_REGMOD_H_SHIFT
DECL|SCT_REGMODE_REGMOD_H|macro|SCT_REGMODE_REGMOD_H
DECL|SCT_REGMODE_REGMOD_L_MASK|macro|SCT_REGMODE_REGMOD_L_MASK
DECL|SCT_REGMODE_REGMOD_L_SHIFT|macro|SCT_REGMODE_REGMOD_L_SHIFT
DECL|SCT_REGMODE_REGMOD_L|macro|SCT_REGMODE_REGMOD_L
DECL|SCT_RES_O0RES_MASK|macro|SCT_RES_O0RES_MASK
DECL|SCT_RES_O0RES_SHIFT|macro|SCT_RES_O0RES_SHIFT
DECL|SCT_RES_O0RES|macro|SCT_RES_O0RES
DECL|SCT_RES_O10RES_MASK|macro|SCT_RES_O10RES_MASK
DECL|SCT_RES_O10RES_SHIFT|macro|SCT_RES_O10RES_SHIFT
DECL|SCT_RES_O10RES|macro|SCT_RES_O10RES
DECL|SCT_RES_O11RES_MASK|macro|SCT_RES_O11RES_MASK
DECL|SCT_RES_O11RES_SHIFT|macro|SCT_RES_O11RES_SHIFT
DECL|SCT_RES_O11RES|macro|SCT_RES_O11RES
DECL|SCT_RES_O12RES_MASK|macro|SCT_RES_O12RES_MASK
DECL|SCT_RES_O12RES_SHIFT|macro|SCT_RES_O12RES_SHIFT
DECL|SCT_RES_O12RES|macro|SCT_RES_O12RES
DECL|SCT_RES_O13RES_MASK|macro|SCT_RES_O13RES_MASK
DECL|SCT_RES_O13RES_SHIFT|macro|SCT_RES_O13RES_SHIFT
DECL|SCT_RES_O13RES|macro|SCT_RES_O13RES
DECL|SCT_RES_O14RES_MASK|macro|SCT_RES_O14RES_MASK
DECL|SCT_RES_O14RES_SHIFT|macro|SCT_RES_O14RES_SHIFT
DECL|SCT_RES_O14RES|macro|SCT_RES_O14RES
DECL|SCT_RES_O15RES_MASK|macro|SCT_RES_O15RES_MASK
DECL|SCT_RES_O15RES_SHIFT|macro|SCT_RES_O15RES_SHIFT
DECL|SCT_RES_O15RES|macro|SCT_RES_O15RES
DECL|SCT_RES_O1RES_MASK|macro|SCT_RES_O1RES_MASK
DECL|SCT_RES_O1RES_SHIFT|macro|SCT_RES_O1RES_SHIFT
DECL|SCT_RES_O1RES|macro|SCT_RES_O1RES
DECL|SCT_RES_O2RES_MASK|macro|SCT_RES_O2RES_MASK
DECL|SCT_RES_O2RES_SHIFT|macro|SCT_RES_O2RES_SHIFT
DECL|SCT_RES_O2RES|macro|SCT_RES_O2RES
DECL|SCT_RES_O3RES_MASK|macro|SCT_RES_O3RES_MASK
DECL|SCT_RES_O3RES_SHIFT|macro|SCT_RES_O3RES_SHIFT
DECL|SCT_RES_O3RES|macro|SCT_RES_O3RES
DECL|SCT_RES_O4RES_MASK|macro|SCT_RES_O4RES_MASK
DECL|SCT_RES_O4RES_SHIFT|macro|SCT_RES_O4RES_SHIFT
DECL|SCT_RES_O4RES|macro|SCT_RES_O4RES
DECL|SCT_RES_O5RES_MASK|macro|SCT_RES_O5RES_MASK
DECL|SCT_RES_O5RES_SHIFT|macro|SCT_RES_O5RES_SHIFT
DECL|SCT_RES_O5RES|macro|SCT_RES_O5RES
DECL|SCT_RES_O6RES_MASK|macro|SCT_RES_O6RES_MASK
DECL|SCT_RES_O6RES_SHIFT|macro|SCT_RES_O6RES_SHIFT
DECL|SCT_RES_O6RES|macro|SCT_RES_O6RES
DECL|SCT_RES_O7RES_MASK|macro|SCT_RES_O7RES_MASK
DECL|SCT_RES_O7RES_SHIFT|macro|SCT_RES_O7RES_SHIFT
DECL|SCT_RES_O7RES|macro|SCT_RES_O7RES
DECL|SCT_RES_O8RES_MASK|macro|SCT_RES_O8RES_MASK
DECL|SCT_RES_O8RES_SHIFT|macro|SCT_RES_O8RES_SHIFT
DECL|SCT_RES_O8RES|macro|SCT_RES_O8RES
DECL|SCT_RES_O9RES_MASK|macro|SCT_RES_O9RES_MASK
DECL|SCT_RES_O9RES_SHIFT|macro|SCT_RES_O9RES_SHIFT
DECL|SCT_RES_O9RES|macro|SCT_RES_O9RES
DECL|SCT_SCTCAPCTRL_CAPCONn_H_MASK|macro|SCT_SCTCAPCTRL_CAPCONn_H_MASK
DECL|SCT_SCTCAPCTRL_CAPCONn_H_SHIFT|macro|SCT_SCTCAPCTRL_CAPCONn_H_SHIFT
DECL|SCT_SCTCAPCTRL_CAPCONn_H|macro|SCT_SCTCAPCTRL_CAPCONn_H
DECL|SCT_SCTCAPCTRL_CAPCONn_L_MASK|macro|SCT_SCTCAPCTRL_CAPCONn_L_MASK
DECL|SCT_SCTCAPCTRL_CAPCONn_L_SHIFT|macro|SCT_SCTCAPCTRL_CAPCONn_L_SHIFT
DECL|SCT_SCTCAPCTRL_CAPCONn_L|macro|SCT_SCTCAPCTRL_CAPCONn_L
DECL|SCT_SCTCAPCTRL_COUNT|macro|SCT_SCTCAPCTRL_COUNT
DECL|SCT_SCTCAP_CAPn_H_MASK|macro|SCT_SCTCAP_CAPn_H_MASK
DECL|SCT_SCTCAP_CAPn_H_SHIFT|macro|SCT_SCTCAP_CAPn_H_SHIFT
DECL|SCT_SCTCAP_CAPn_H|macro|SCT_SCTCAP_CAPn_H
DECL|SCT_SCTCAP_CAPn_L_MASK|macro|SCT_SCTCAP_CAPn_L_MASK
DECL|SCT_SCTCAP_CAPn_L_SHIFT|macro|SCT_SCTCAP_CAPn_L_SHIFT
DECL|SCT_SCTCAP_CAPn_L|macro|SCT_SCTCAP_CAPn_L
DECL|SCT_SCTCAP_COUNT|macro|SCT_SCTCAP_COUNT
DECL|SCT_SCTMATCHREL_COUNT|macro|SCT_SCTMATCHREL_COUNT
DECL|SCT_SCTMATCHREL_RELOADn_H_MASK|macro|SCT_SCTMATCHREL_RELOADn_H_MASK
DECL|SCT_SCTMATCHREL_RELOADn_H_SHIFT|macro|SCT_SCTMATCHREL_RELOADn_H_SHIFT
DECL|SCT_SCTMATCHREL_RELOADn_H|macro|SCT_SCTMATCHREL_RELOADn_H
DECL|SCT_SCTMATCHREL_RELOADn_L_MASK|macro|SCT_SCTMATCHREL_RELOADn_L_MASK
DECL|SCT_SCTMATCHREL_RELOADn_L_SHIFT|macro|SCT_SCTMATCHREL_RELOADn_L_SHIFT
DECL|SCT_SCTMATCHREL_RELOADn_L|macro|SCT_SCTMATCHREL_RELOADn_L
DECL|SCT_SCTMATCH_COUNT|macro|SCT_SCTMATCH_COUNT
DECL|SCT_SCTMATCH_MATCHn_H_MASK|macro|SCT_SCTMATCH_MATCHn_H_MASK
DECL|SCT_SCTMATCH_MATCHn_H_SHIFT|macro|SCT_SCTMATCH_MATCHn_H_SHIFT
DECL|SCT_SCTMATCH_MATCHn_H|macro|SCT_SCTMATCH_MATCHn_H
DECL|SCT_SCTMATCH_MATCHn_L_MASK|macro|SCT_SCTMATCH_MATCHn_L_MASK
DECL|SCT_SCTMATCH_MATCHn_L_SHIFT|macro|SCT_SCTMATCH_MATCHn_L_SHIFT
DECL|SCT_SCTMATCH_MATCHn_L|macro|SCT_SCTMATCH_MATCHn_L
DECL|SCT_START_STARTMSK_H_MASK|macro|SCT_START_STARTMSK_H_MASK
DECL|SCT_START_STARTMSK_H_SHIFT|macro|SCT_START_STARTMSK_H_SHIFT
DECL|SCT_START_STARTMSK_H|macro|SCT_START_STARTMSK_H
DECL|SCT_START_STARTMSK_L_MASK|macro|SCT_START_STARTMSK_L_MASK
DECL|SCT_START_STARTMSK_L_SHIFT|macro|SCT_START_STARTMSK_L_SHIFT
DECL|SCT_START_STARTMSK_L|macro|SCT_START_STARTMSK_L
DECL|SCT_STATE_STATE_H_MASK|macro|SCT_STATE_STATE_H_MASK
DECL|SCT_STATE_STATE_H_SHIFT|macro|SCT_STATE_STATE_H_SHIFT
DECL|SCT_STATE_STATE_H|macro|SCT_STATE_STATE_H
DECL|SCT_STATE_STATE_L_MASK|macro|SCT_STATE_STATE_L_MASK
DECL|SCT_STATE_STATE_L_SHIFT|macro|SCT_STATE_STATE_L_SHIFT
DECL|SCT_STATE_STATE_L|macro|SCT_STATE_STATE_L
DECL|SCT_STOP_STOPMSK_H_MASK|macro|SCT_STOP_STOPMSK_H_MASK
DECL|SCT_STOP_STOPMSK_H_SHIFT|macro|SCT_STOP_STOPMSK_H_SHIFT
DECL|SCT_STOP_STOPMSK_H|macro|SCT_STOP_STOPMSK_H
DECL|SCT_STOP_STOPMSK_L_MASK|macro|SCT_STOP_STOPMSK_L_MASK
DECL|SCT_STOP_STOPMSK_L_SHIFT|macro|SCT_STOP_STOPMSK_L_SHIFT
DECL|SCT_STOP_STOPMSK_L|macro|SCT_STOP_STOPMSK_L
DECL|SCT_Type|typedef|} SCT_Type;
DECL|SEED|member|__IO uint32_t SEED; /**< CRC seed register, offset: 0x4 */
DECL|SEQ_CTRL|member|__IO uint32_t SEQ_CTRL[2]; /**< ADC Conversion Sequence-n control register: Controls triggering and channel selection for conversion sequence-n. Also specifies interrupt mode for sequence-n., array offset: 0x8, array step: 0x4 */
DECL|SEQ_GDAT|member|__I uint32_t SEQ_GDAT[2]; /**< ADC Sequence-n Global Data register. This register contains the result of the most recent ADC conversion performed under sequence-n., array offset: 0x10, array step: 0x4 */
DECL|SETTRIG|member|__O uint32_t SETTRIG; /**< Set Trigger control bits for all DMA channels., array offset: 0x70, array step: 0x5C */
DECL|SETVALID|member|__O uint32_t SETVALID; /**< Set ValidPending control bits for all DMA channels., array offset: 0x68, array step: 0x5C */
DECL|SET|member|__IO uint32_t SET; /**< SCT output 0 set register, array offset: 0x500, array step: 0x8 */
DECL|SET|member|__IO uint32_t SET[2]; /**< Write: Set register for port Read: output bits for port, array offset: 0x2200, array step: 0x4 */
DECL|SIENF|member|__O uint32_t SIENF; /**< Pin interrupt active level or falling edge interrupt set register, offset: 0x14 */
DECL|SIENR|member|__O uint32_t SIENR; /**< Pin interrupt level or rising edge interrupt set register, offset: 0x8 */
DECL|SLVADR|member|__IO uint32_t SLVADR[4]; /**< Slave address register., array offset: 0x848, array step: 0x4 */
DECL|SLVCTL|member|__IO uint32_t SLVCTL; /**< Slave control register., offset: 0x840 */
DECL|SLVDAT|member|__IO uint32_t SLVDAT; /**< Combined Slave receiver and transmitter data register., offset: 0x844 */
DECL|SLVQUAL0|member|__IO uint32_t SLVQUAL0; /**< Slave Qualification for address 0., offset: 0x858 */
DECL|SPI0_BASE|macro|SPI0_BASE
DECL|SPI0|macro|SPI0
DECL|SPI1_BASE|macro|SPI1_BASE
DECL|SPI1|macro|SPI1
DECL|SPI2_BASE|macro|SPI2_BASE
DECL|SPI2|macro|SPI2
DECL|SPI3_BASE|macro|SPI3_BASE
DECL|SPI3|macro|SPI3
DECL|SPI4_BASE|macro|SPI4_BASE
DECL|SPI4|macro|SPI4
DECL|SPI5_BASE|macro|SPI5_BASE
DECL|SPI5|macro|SPI5
DECL|SPI6_BASE|macro|SPI6_BASE
DECL|SPI6|macro|SPI6
DECL|SPI7_BASE|macro|SPI7_BASE
DECL|SPI7|macro|SPI7
DECL|SPIFI0_BASE|macro|SPIFI0_BASE
DECL|SPIFI0|macro|SPIFI0
DECL|SPIFICLKDIV|member|__IO uint32_t SPIFICLKDIV; /**< SPIFI clock divider, offset: 0x390 */
DECL|SPIFICLKSEL|member|__IO uint32_t SPIFICLKSEL; /**< SPIFI clock source select, offset: 0x2A0 */
DECL|SPIFI_ADDR_ADDRESS_MASK|macro|SPIFI_ADDR_ADDRESS_MASK
DECL|SPIFI_ADDR_ADDRESS_SHIFT|macro|SPIFI_ADDR_ADDRESS_SHIFT
DECL|SPIFI_ADDR_ADDRESS|macro|SPIFI_ADDR_ADDRESS
DECL|SPIFI_BASE_ADDRS|macro|SPIFI_BASE_ADDRS
DECL|SPIFI_BASE_PTRS|macro|SPIFI_BASE_PTRS
DECL|SPIFI_CLIMIT_CLIMIT_MASK|macro|SPIFI_CLIMIT_CLIMIT_MASK
DECL|SPIFI_CLIMIT_CLIMIT_SHIFT|macro|SPIFI_CLIMIT_CLIMIT_SHIFT
DECL|SPIFI_CLIMIT_CLIMIT|macro|SPIFI_CLIMIT_CLIMIT
DECL|SPIFI_CMD_DATALEN_MASK|macro|SPIFI_CMD_DATALEN_MASK
DECL|SPIFI_CMD_DATALEN_SHIFT|macro|SPIFI_CMD_DATALEN_SHIFT
DECL|SPIFI_CMD_DATALEN|macro|SPIFI_CMD_DATALEN
DECL|SPIFI_CMD_DOUT_MASK|macro|SPIFI_CMD_DOUT_MASK
DECL|SPIFI_CMD_DOUT_SHIFT|macro|SPIFI_CMD_DOUT_SHIFT
DECL|SPIFI_CMD_DOUT|macro|SPIFI_CMD_DOUT
DECL|SPIFI_CMD_FIELDFORM_MASK|macro|SPIFI_CMD_FIELDFORM_MASK
DECL|SPIFI_CMD_FIELDFORM_SHIFT|macro|SPIFI_CMD_FIELDFORM_SHIFT
DECL|SPIFI_CMD_FIELDFORM|macro|SPIFI_CMD_FIELDFORM
DECL|SPIFI_CMD_FRAMEFORM_MASK|macro|SPIFI_CMD_FRAMEFORM_MASK
DECL|SPIFI_CMD_FRAMEFORM_SHIFT|macro|SPIFI_CMD_FRAMEFORM_SHIFT
DECL|SPIFI_CMD_FRAMEFORM|macro|SPIFI_CMD_FRAMEFORM
DECL|SPIFI_CMD_INTLEN_MASK|macro|SPIFI_CMD_INTLEN_MASK
DECL|SPIFI_CMD_INTLEN_SHIFT|macro|SPIFI_CMD_INTLEN_SHIFT
DECL|SPIFI_CMD_INTLEN|macro|SPIFI_CMD_INTLEN
DECL|SPIFI_CMD_OPCODE_MASK|macro|SPIFI_CMD_OPCODE_MASK
DECL|SPIFI_CMD_OPCODE_SHIFT|macro|SPIFI_CMD_OPCODE_SHIFT
DECL|SPIFI_CMD_OPCODE|macro|SPIFI_CMD_OPCODE
DECL|SPIFI_CMD_POLL_MASK|macro|SPIFI_CMD_POLL_MASK
DECL|SPIFI_CMD_POLL_SHIFT|macro|SPIFI_CMD_POLL_SHIFT
DECL|SPIFI_CMD_POLL|macro|SPIFI_CMD_POLL
DECL|SPIFI_CTRL_CSHIGH_MASK|macro|SPIFI_CTRL_CSHIGH_MASK
DECL|SPIFI_CTRL_CSHIGH_SHIFT|macro|SPIFI_CTRL_CSHIGH_SHIFT
DECL|SPIFI_CTRL_CSHIGH|macro|SPIFI_CTRL_CSHIGH
DECL|SPIFI_CTRL_DMAEN_MASK|macro|SPIFI_CTRL_DMAEN_MASK
DECL|SPIFI_CTRL_DMAEN_SHIFT|macro|SPIFI_CTRL_DMAEN_SHIFT
DECL|SPIFI_CTRL_DMAEN|macro|SPIFI_CTRL_DMAEN
DECL|SPIFI_CTRL_DUAL_MASK|macro|SPIFI_CTRL_DUAL_MASK
DECL|SPIFI_CTRL_DUAL_SHIFT|macro|SPIFI_CTRL_DUAL_SHIFT
DECL|SPIFI_CTRL_DUAL|macro|SPIFI_CTRL_DUAL
DECL|SPIFI_CTRL_D_PRFTCH_DIS_MASK|macro|SPIFI_CTRL_D_PRFTCH_DIS_MASK
DECL|SPIFI_CTRL_D_PRFTCH_DIS_SHIFT|macro|SPIFI_CTRL_D_PRFTCH_DIS_SHIFT
DECL|SPIFI_CTRL_D_PRFTCH_DIS|macro|SPIFI_CTRL_D_PRFTCH_DIS
DECL|SPIFI_CTRL_FBCLK_MASK|macro|SPIFI_CTRL_FBCLK_MASK
DECL|SPIFI_CTRL_FBCLK_SHIFT|macro|SPIFI_CTRL_FBCLK_SHIFT
DECL|SPIFI_CTRL_FBCLK|macro|SPIFI_CTRL_FBCLK
DECL|SPIFI_CTRL_INTEN_MASK|macro|SPIFI_CTRL_INTEN_MASK
DECL|SPIFI_CTRL_INTEN_SHIFT|macro|SPIFI_CTRL_INTEN_SHIFT
DECL|SPIFI_CTRL_INTEN|macro|SPIFI_CTRL_INTEN
DECL|SPIFI_CTRL_MODE3_MASK|macro|SPIFI_CTRL_MODE3_MASK
DECL|SPIFI_CTRL_MODE3_SHIFT|macro|SPIFI_CTRL_MODE3_SHIFT
DECL|SPIFI_CTRL_MODE3|macro|SPIFI_CTRL_MODE3
DECL|SPIFI_CTRL_PRFTCH_DIS_MASK|macro|SPIFI_CTRL_PRFTCH_DIS_MASK
DECL|SPIFI_CTRL_PRFTCH_DIS_SHIFT|macro|SPIFI_CTRL_PRFTCH_DIS_SHIFT
DECL|SPIFI_CTRL_PRFTCH_DIS|macro|SPIFI_CTRL_PRFTCH_DIS
DECL|SPIFI_CTRL_RFCLK_MASK|macro|SPIFI_CTRL_RFCLK_MASK
DECL|SPIFI_CTRL_RFCLK_SHIFT|macro|SPIFI_CTRL_RFCLK_SHIFT
DECL|SPIFI_CTRL_RFCLK|macro|SPIFI_CTRL_RFCLK
DECL|SPIFI_CTRL_TIMEOUT_MASK|macro|SPIFI_CTRL_TIMEOUT_MASK
DECL|SPIFI_CTRL_TIMEOUT_SHIFT|macro|SPIFI_CTRL_TIMEOUT_SHIFT
DECL|SPIFI_CTRL_TIMEOUT|macro|SPIFI_CTRL_TIMEOUT
DECL|SPIFI_DATA_DATA_MASK|macro|SPIFI_DATA_DATA_MASK
DECL|SPIFI_DATA_DATA_SHIFT|macro|SPIFI_DATA_DATA_SHIFT
DECL|SPIFI_DATA_DATA|macro|SPIFI_DATA_DATA
DECL|SPIFI_IDATA_IDATA_MASK|macro|SPIFI_IDATA_IDATA_MASK
DECL|SPIFI_IDATA_IDATA_SHIFT|macro|SPIFI_IDATA_IDATA_SHIFT
DECL|SPIFI_IDATA_IDATA|macro|SPIFI_IDATA_IDATA
DECL|SPIFI_MCMD_DOUT_MASK|macro|SPIFI_MCMD_DOUT_MASK
DECL|SPIFI_MCMD_DOUT_SHIFT|macro|SPIFI_MCMD_DOUT_SHIFT
DECL|SPIFI_MCMD_DOUT|macro|SPIFI_MCMD_DOUT
DECL|SPIFI_MCMD_FIELDFORM_MASK|macro|SPIFI_MCMD_FIELDFORM_MASK
DECL|SPIFI_MCMD_FIELDFORM_SHIFT|macro|SPIFI_MCMD_FIELDFORM_SHIFT
DECL|SPIFI_MCMD_FIELDFORM|macro|SPIFI_MCMD_FIELDFORM
DECL|SPIFI_MCMD_FRAMEFORM_MASK|macro|SPIFI_MCMD_FRAMEFORM_MASK
DECL|SPIFI_MCMD_FRAMEFORM_SHIFT|macro|SPIFI_MCMD_FRAMEFORM_SHIFT
DECL|SPIFI_MCMD_FRAMEFORM|macro|SPIFI_MCMD_FRAMEFORM
DECL|SPIFI_MCMD_INTLEN_MASK|macro|SPIFI_MCMD_INTLEN_MASK
DECL|SPIFI_MCMD_INTLEN_SHIFT|macro|SPIFI_MCMD_INTLEN_SHIFT
DECL|SPIFI_MCMD_INTLEN|macro|SPIFI_MCMD_INTLEN
DECL|SPIFI_MCMD_OPCODE_MASK|macro|SPIFI_MCMD_OPCODE_MASK
DECL|SPIFI_MCMD_OPCODE_SHIFT|macro|SPIFI_MCMD_OPCODE_SHIFT
DECL|SPIFI_MCMD_OPCODE|macro|SPIFI_MCMD_OPCODE
DECL|SPIFI_MCMD_POLL_MASK|macro|SPIFI_MCMD_POLL_MASK
DECL|SPIFI_MCMD_POLL_SHIFT|macro|SPIFI_MCMD_POLL_SHIFT
DECL|SPIFI_MCMD_POLL|macro|SPIFI_MCMD_POLL
DECL|SPIFI_STAT_CMD_MASK|macro|SPIFI_STAT_CMD_MASK
DECL|SPIFI_STAT_CMD_SHIFT|macro|SPIFI_STAT_CMD_SHIFT
DECL|SPIFI_STAT_CMD|macro|SPIFI_STAT_CMD
DECL|SPIFI_STAT_INTRQ_MASK|macro|SPIFI_STAT_INTRQ_MASK
DECL|SPIFI_STAT_INTRQ_SHIFT|macro|SPIFI_STAT_INTRQ_SHIFT
DECL|SPIFI_STAT_INTRQ|macro|SPIFI_STAT_INTRQ
DECL|SPIFI_STAT_MCINIT_MASK|macro|SPIFI_STAT_MCINIT_MASK
DECL|SPIFI_STAT_MCINIT_SHIFT|macro|SPIFI_STAT_MCINIT_SHIFT
DECL|SPIFI_STAT_MCINIT|macro|SPIFI_STAT_MCINIT
DECL|SPIFI_STAT_RESET_MASK|macro|SPIFI_STAT_RESET_MASK
DECL|SPIFI_STAT_RESET_SHIFT|macro|SPIFI_STAT_RESET_SHIFT
DECL|SPIFI_STAT_RESET|macro|SPIFI_STAT_RESET
DECL|SPIFI_STAT_VERSION_MASK|macro|SPIFI_STAT_VERSION_MASK
DECL|SPIFI_STAT_VERSION_SHIFT|macro|SPIFI_STAT_VERSION_SHIFT
DECL|SPIFI_STAT_VERSION|macro|SPIFI_STAT_VERSION
DECL|SPIFI_Type|typedef|} SPIFI_Type;
DECL|SPI_BASE_ADDRS|macro|SPI_BASE_ADDRS
DECL|SPI_BASE_PTRS|macro|SPI_BASE_PTRS
DECL|SPI_CFG_CPHA_MASK|macro|SPI_CFG_CPHA_MASK
DECL|SPI_CFG_CPHA_SHIFT|macro|SPI_CFG_CPHA_SHIFT
DECL|SPI_CFG_CPHA|macro|SPI_CFG_CPHA
DECL|SPI_CFG_CPOL_MASK|macro|SPI_CFG_CPOL_MASK
DECL|SPI_CFG_CPOL_SHIFT|macro|SPI_CFG_CPOL_SHIFT
DECL|SPI_CFG_CPOL|macro|SPI_CFG_CPOL
DECL|SPI_CFG_ENABLE_MASK|macro|SPI_CFG_ENABLE_MASK
DECL|SPI_CFG_ENABLE_SHIFT|macro|SPI_CFG_ENABLE_SHIFT
DECL|SPI_CFG_ENABLE|macro|SPI_CFG_ENABLE
DECL|SPI_CFG_LOOP_MASK|macro|SPI_CFG_LOOP_MASK
DECL|SPI_CFG_LOOP_SHIFT|macro|SPI_CFG_LOOP_SHIFT
DECL|SPI_CFG_LOOP|macro|SPI_CFG_LOOP
DECL|SPI_CFG_LSBF_MASK|macro|SPI_CFG_LSBF_MASK
DECL|SPI_CFG_LSBF_SHIFT|macro|SPI_CFG_LSBF_SHIFT
DECL|SPI_CFG_LSBF|macro|SPI_CFG_LSBF
DECL|SPI_CFG_MASTER_MASK|macro|SPI_CFG_MASTER_MASK
DECL|SPI_CFG_MASTER_SHIFT|macro|SPI_CFG_MASTER_SHIFT
DECL|SPI_CFG_MASTER|macro|SPI_CFG_MASTER
DECL|SPI_CFG_SPOL0_MASK|macro|SPI_CFG_SPOL0_MASK
DECL|SPI_CFG_SPOL0_SHIFT|macro|SPI_CFG_SPOL0_SHIFT
DECL|SPI_CFG_SPOL0|macro|SPI_CFG_SPOL0
DECL|SPI_CFG_SPOL1_MASK|macro|SPI_CFG_SPOL1_MASK
DECL|SPI_CFG_SPOL1_SHIFT|macro|SPI_CFG_SPOL1_SHIFT
DECL|SPI_CFG_SPOL1|macro|SPI_CFG_SPOL1
DECL|SPI_CFG_SPOL2_MASK|macro|SPI_CFG_SPOL2_MASK
DECL|SPI_CFG_SPOL2_SHIFT|macro|SPI_CFG_SPOL2_SHIFT
DECL|SPI_CFG_SPOL2|macro|SPI_CFG_SPOL2
DECL|SPI_CFG_SPOL3_MASK|macro|SPI_CFG_SPOL3_MASK
DECL|SPI_CFG_SPOL3_SHIFT|macro|SPI_CFG_SPOL3_SHIFT
DECL|SPI_CFG_SPOL3|macro|SPI_CFG_SPOL3
DECL|SPI_DIV_DIVVAL_MASK|macro|SPI_DIV_DIVVAL_MASK
DECL|SPI_DIV_DIVVAL_SHIFT|macro|SPI_DIV_DIVVAL_SHIFT
DECL|SPI_DIV_DIVVAL|macro|SPI_DIV_DIVVAL
DECL|SPI_DLY_FRAME_DELAY_MASK|macro|SPI_DLY_FRAME_DELAY_MASK
DECL|SPI_DLY_FRAME_DELAY_SHIFT|macro|SPI_DLY_FRAME_DELAY_SHIFT
DECL|SPI_DLY_FRAME_DELAY|macro|SPI_DLY_FRAME_DELAY
DECL|SPI_DLY_POST_DELAY_MASK|macro|SPI_DLY_POST_DELAY_MASK
DECL|SPI_DLY_POST_DELAY_SHIFT|macro|SPI_DLY_POST_DELAY_SHIFT
DECL|SPI_DLY_POST_DELAY|macro|SPI_DLY_POST_DELAY
DECL|SPI_DLY_PRE_DELAY_MASK|macro|SPI_DLY_PRE_DELAY_MASK
DECL|SPI_DLY_PRE_DELAY_SHIFT|macro|SPI_DLY_PRE_DELAY_SHIFT
DECL|SPI_DLY_PRE_DELAY|macro|SPI_DLY_PRE_DELAY
DECL|SPI_DLY_TRANSFER_DELAY_MASK|macro|SPI_DLY_TRANSFER_DELAY_MASK
DECL|SPI_DLY_TRANSFER_DELAY_SHIFT|macro|SPI_DLY_TRANSFER_DELAY_SHIFT
DECL|SPI_DLY_TRANSFER_DELAY|macro|SPI_DLY_TRANSFER_DELAY
DECL|SPI_FIFOCFG_DMARX_MASK|macro|SPI_FIFOCFG_DMARX_MASK
DECL|SPI_FIFOCFG_DMARX_SHIFT|macro|SPI_FIFOCFG_DMARX_SHIFT
DECL|SPI_FIFOCFG_DMARX|macro|SPI_FIFOCFG_DMARX
DECL|SPI_FIFOCFG_DMATX_MASK|macro|SPI_FIFOCFG_DMATX_MASK
DECL|SPI_FIFOCFG_DMATX_SHIFT|macro|SPI_FIFOCFG_DMATX_SHIFT
DECL|SPI_FIFOCFG_DMATX|macro|SPI_FIFOCFG_DMATX
DECL|SPI_FIFOCFG_EMPTYRX_MASK|macro|SPI_FIFOCFG_EMPTYRX_MASK
DECL|SPI_FIFOCFG_EMPTYRX_SHIFT|macro|SPI_FIFOCFG_EMPTYRX_SHIFT
DECL|SPI_FIFOCFG_EMPTYRX|macro|SPI_FIFOCFG_EMPTYRX
DECL|SPI_FIFOCFG_EMPTYTX_MASK|macro|SPI_FIFOCFG_EMPTYTX_MASK
DECL|SPI_FIFOCFG_EMPTYTX_SHIFT|macro|SPI_FIFOCFG_EMPTYTX_SHIFT
DECL|SPI_FIFOCFG_EMPTYTX|macro|SPI_FIFOCFG_EMPTYTX
DECL|SPI_FIFOCFG_ENABLERX_MASK|macro|SPI_FIFOCFG_ENABLERX_MASK
DECL|SPI_FIFOCFG_ENABLERX_SHIFT|macro|SPI_FIFOCFG_ENABLERX_SHIFT
DECL|SPI_FIFOCFG_ENABLERX|macro|SPI_FIFOCFG_ENABLERX
DECL|SPI_FIFOCFG_ENABLETX_MASK|macro|SPI_FIFOCFG_ENABLETX_MASK
DECL|SPI_FIFOCFG_ENABLETX_SHIFT|macro|SPI_FIFOCFG_ENABLETX_SHIFT
DECL|SPI_FIFOCFG_ENABLETX|macro|SPI_FIFOCFG_ENABLETX
DECL|SPI_FIFOCFG_SIZE_MASK|macro|SPI_FIFOCFG_SIZE_MASK
DECL|SPI_FIFOCFG_SIZE_SHIFT|macro|SPI_FIFOCFG_SIZE_SHIFT
DECL|SPI_FIFOCFG_SIZE|macro|SPI_FIFOCFG_SIZE
DECL|SPI_FIFOCFG_WAKERX_MASK|macro|SPI_FIFOCFG_WAKERX_MASK
DECL|SPI_FIFOCFG_WAKERX_SHIFT|macro|SPI_FIFOCFG_WAKERX_SHIFT
DECL|SPI_FIFOCFG_WAKERX|macro|SPI_FIFOCFG_WAKERX
DECL|SPI_FIFOCFG_WAKETX_MASK|macro|SPI_FIFOCFG_WAKETX_MASK
DECL|SPI_FIFOCFG_WAKETX_SHIFT|macro|SPI_FIFOCFG_WAKETX_SHIFT
DECL|SPI_FIFOCFG_WAKETX|macro|SPI_FIFOCFG_WAKETX
DECL|SPI_FIFOINTENCLR_RXERR_MASK|macro|SPI_FIFOINTENCLR_RXERR_MASK
DECL|SPI_FIFOINTENCLR_RXERR_SHIFT|macro|SPI_FIFOINTENCLR_RXERR_SHIFT
DECL|SPI_FIFOINTENCLR_RXERR|macro|SPI_FIFOINTENCLR_RXERR
DECL|SPI_FIFOINTENCLR_RXLVL_MASK|macro|SPI_FIFOINTENCLR_RXLVL_MASK
DECL|SPI_FIFOINTENCLR_RXLVL_SHIFT|macro|SPI_FIFOINTENCLR_RXLVL_SHIFT
DECL|SPI_FIFOINTENCLR_RXLVL|macro|SPI_FIFOINTENCLR_RXLVL
DECL|SPI_FIFOINTENCLR_TXERR_MASK|macro|SPI_FIFOINTENCLR_TXERR_MASK
DECL|SPI_FIFOINTENCLR_TXERR_SHIFT|macro|SPI_FIFOINTENCLR_TXERR_SHIFT
DECL|SPI_FIFOINTENCLR_TXERR|macro|SPI_FIFOINTENCLR_TXERR
DECL|SPI_FIFOINTENCLR_TXLVL_MASK|macro|SPI_FIFOINTENCLR_TXLVL_MASK
DECL|SPI_FIFOINTENCLR_TXLVL_SHIFT|macro|SPI_FIFOINTENCLR_TXLVL_SHIFT
DECL|SPI_FIFOINTENCLR_TXLVL|macro|SPI_FIFOINTENCLR_TXLVL
DECL|SPI_FIFOINTENSET_RXERR_MASK|macro|SPI_FIFOINTENSET_RXERR_MASK
DECL|SPI_FIFOINTENSET_RXERR_SHIFT|macro|SPI_FIFOINTENSET_RXERR_SHIFT
DECL|SPI_FIFOINTENSET_RXERR|macro|SPI_FIFOINTENSET_RXERR
DECL|SPI_FIFOINTENSET_RXLVL_MASK|macro|SPI_FIFOINTENSET_RXLVL_MASK
DECL|SPI_FIFOINTENSET_RXLVL_SHIFT|macro|SPI_FIFOINTENSET_RXLVL_SHIFT
DECL|SPI_FIFOINTENSET_RXLVL|macro|SPI_FIFOINTENSET_RXLVL
DECL|SPI_FIFOINTENSET_TXERR_MASK|macro|SPI_FIFOINTENSET_TXERR_MASK
DECL|SPI_FIFOINTENSET_TXERR_SHIFT|macro|SPI_FIFOINTENSET_TXERR_SHIFT
DECL|SPI_FIFOINTENSET_TXERR|macro|SPI_FIFOINTENSET_TXERR
DECL|SPI_FIFOINTENSET_TXLVL_MASK|macro|SPI_FIFOINTENSET_TXLVL_MASK
DECL|SPI_FIFOINTENSET_TXLVL_SHIFT|macro|SPI_FIFOINTENSET_TXLVL_SHIFT
DECL|SPI_FIFOINTENSET_TXLVL|macro|SPI_FIFOINTENSET_TXLVL
DECL|SPI_FIFOINTSTAT_PERINT_MASK|macro|SPI_FIFOINTSTAT_PERINT_MASK
DECL|SPI_FIFOINTSTAT_PERINT_SHIFT|macro|SPI_FIFOINTSTAT_PERINT_SHIFT
DECL|SPI_FIFOINTSTAT_PERINT|macro|SPI_FIFOINTSTAT_PERINT
DECL|SPI_FIFOINTSTAT_RXERR_MASK|macro|SPI_FIFOINTSTAT_RXERR_MASK
DECL|SPI_FIFOINTSTAT_RXERR_SHIFT|macro|SPI_FIFOINTSTAT_RXERR_SHIFT
DECL|SPI_FIFOINTSTAT_RXERR|macro|SPI_FIFOINTSTAT_RXERR
DECL|SPI_FIFOINTSTAT_RXLVL_MASK|macro|SPI_FIFOINTSTAT_RXLVL_MASK
DECL|SPI_FIFOINTSTAT_RXLVL_SHIFT|macro|SPI_FIFOINTSTAT_RXLVL_SHIFT
DECL|SPI_FIFOINTSTAT_RXLVL|macro|SPI_FIFOINTSTAT_RXLVL
DECL|SPI_FIFOINTSTAT_TXERR_MASK|macro|SPI_FIFOINTSTAT_TXERR_MASK
DECL|SPI_FIFOINTSTAT_TXERR_SHIFT|macro|SPI_FIFOINTSTAT_TXERR_SHIFT
DECL|SPI_FIFOINTSTAT_TXERR|macro|SPI_FIFOINTSTAT_TXERR
DECL|SPI_FIFOINTSTAT_TXLVL_MASK|macro|SPI_FIFOINTSTAT_TXLVL_MASK
DECL|SPI_FIFOINTSTAT_TXLVL_SHIFT|macro|SPI_FIFOINTSTAT_TXLVL_SHIFT
DECL|SPI_FIFOINTSTAT_TXLVL|macro|SPI_FIFOINTSTAT_TXLVL
DECL|SPI_FIFORDNOPOP_RXDATA_MASK|macro|SPI_FIFORDNOPOP_RXDATA_MASK
DECL|SPI_FIFORDNOPOP_RXDATA_SHIFT|macro|SPI_FIFORDNOPOP_RXDATA_SHIFT
DECL|SPI_FIFORDNOPOP_RXDATA|macro|SPI_FIFORDNOPOP_RXDATA
DECL|SPI_FIFORDNOPOP_RXSSEL0_N_MASK|macro|SPI_FIFORDNOPOP_RXSSEL0_N_MASK
DECL|SPI_FIFORDNOPOP_RXSSEL0_N_SHIFT|macro|SPI_FIFORDNOPOP_RXSSEL0_N_SHIFT
DECL|SPI_FIFORDNOPOP_RXSSEL0_N|macro|SPI_FIFORDNOPOP_RXSSEL0_N
DECL|SPI_FIFORDNOPOP_RXSSEL1_N_MASK|macro|SPI_FIFORDNOPOP_RXSSEL1_N_MASK
DECL|SPI_FIFORDNOPOP_RXSSEL1_N_SHIFT|macro|SPI_FIFORDNOPOP_RXSSEL1_N_SHIFT
DECL|SPI_FIFORDNOPOP_RXSSEL1_N|macro|SPI_FIFORDNOPOP_RXSSEL1_N
DECL|SPI_FIFORDNOPOP_RXSSEL2_N_MASK|macro|SPI_FIFORDNOPOP_RXSSEL2_N_MASK
DECL|SPI_FIFORDNOPOP_RXSSEL2_N_SHIFT|macro|SPI_FIFORDNOPOP_RXSSEL2_N_SHIFT
DECL|SPI_FIFORDNOPOP_RXSSEL2_N|macro|SPI_FIFORDNOPOP_RXSSEL2_N
DECL|SPI_FIFORDNOPOP_RXSSEL3_N_MASK|macro|SPI_FIFORDNOPOP_RXSSEL3_N_MASK
DECL|SPI_FIFORDNOPOP_RXSSEL3_N_SHIFT|macro|SPI_FIFORDNOPOP_RXSSEL3_N_SHIFT
DECL|SPI_FIFORDNOPOP_RXSSEL3_N|macro|SPI_FIFORDNOPOP_RXSSEL3_N
DECL|SPI_FIFORDNOPOP_SOT_MASK|macro|SPI_FIFORDNOPOP_SOT_MASK
DECL|SPI_FIFORDNOPOP_SOT_SHIFT|macro|SPI_FIFORDNOPOP_SOT_SHIFT
DECL|SPI_FIFORDNOPOP_SOT|macro|SPI_FIFORDNOPOP_SOT
DECL|SPI_FIFORD_RXDATA_MASK|macro|SPI_FIFORD_RXDATA_MASK
DECL|SPI_FIFORD_RXDATA_SHIFT|macro|SPI_FIFORD_RXDATA_SHIFT
DECL|SPI_FIFORD_RXDATA|macro|SPI_FIFORD_RXDATA
DECL|SPI_FIFORD_RXSSEL0_N_MASK|macro|SPI_FIFORD_RXSSEL0_N_MASK
DECL|SPI_FIFORD_RXSSEL0_N_SHIFT|macro|SPI_FIFORD_RXSSEL0_N_SHIFT
DECL|SPI_FIFORD_RXSSEL0_N|macro|SPI_FIFORD_RXSSEL0_N
DECL|SPI_FIFORD_RXSSEL1_N_MASK|macro|SPI_FIFORD_RXSSEL1_N_MASK
DECL|SPI_FIFORD_RXSSEL1_N_SHIFT|macro|SPI_FIFORD_RXSSEL1_N_SHIFT
DECL|SPI_FIFORD_RXSSEL1_N|macro|SPI_FIFORD_RXSSEL1_N
DECL|SPI_FIFORD_RXSSEL2_N_MASK|macro|SPI_FIFORD_RXSSEL2_N_MASK
DECL|SPI_FIFORD_RXSSEL2_N_SHIFT|macro|SPI_FIFORD_RXSSEL2_N_SHIFT
DECL|SPI_FIFORD_RXSSEL2_N|macro|SPI_FIFORD_RXSSEL2_N
DECL|SPI_FIFORD_RXSSEL3_N_MASK|macro|SPI_FIFORD_RXSSEL3_N_MASK
DECL|SPI_FIFORD_RXSSEL3_N_SHIFT|macro|SPI_FIFORD_RXSSEL3_N_SHIFT
DECL|SPI_FIFORD_RXSSEL3_N|macro|SPI_FIFORD_RXSSEL3_N
DECL|SPI_FIFORD_SOT_MASK|macro|SPI_FIFORD_SOT_MASK
DECL|SPI_FIFORD_SOT_SHIFT|macro|SPI_FIFORD_SOT_SHIFT
DECL|SPI_FIFORD_SOT|macro|SPI_FIFORD_SOT
DECL|SPI_FIFOSTAT_PERINT_MASK|macro|SPI_FIFOSTAT_PERINT_MASK
DECL|SPI_FIFOSTAT_PERINT_SHIFT|macro|SPI_FIFOSTAT_PERINT_SHIFT
DECL|SPI_FIFOSTAT_PERINT|macro|SPI_FIFOSTAT_PERINT
DECL|SPI_FIFOSTAT_RXERR_MASK|macro|SPI_FIFOSTAT_RXERR_MASK
DECL|SPI_FIFOSTAT_RXERR_SHIFT|macro|SPI_FIFOSTAT_RXERR_SHIFT
DECL|SPI_FIFOSTAT_RXERR|macro|SPI_FIFOSTAT_RXERR
DECL|SPI_FIFOSTAT_RXFULL_MASK|macro|SPI_FIFOSTAT_RXFULL_MASK
DECL|SPI_FIFOSTAT_RXFULL_SHIFT|macro|SPI_FIFOSTAT_RXFULL_SHIFT
DECL|SPI_FIFOSTAT_RXFULL|macro|SPI_FIFOSTAT_RXFULL
DECL|SPI_FIFOSTAT_RXLVL_MASK|macro|SPI_FIFOSTAT_RXLVL_MASK
DECL|SPI_FIFOSTAT_RXLVL_SHIFT|macro|SPI_FIFOSTAT_RXLVL_SHIFT
DECL|SPI_FIFOSTAT_RXLVL|macro|SPI_FIFOSTAT_RXLVL
DECL|SPI_FIFOSTAT_RXNOTEMPTY_MASK|macro|SPI_FIFOSTAT_RXNOTEMPTY_MASK
DECL|SPI_FIFOSTAT_RXNOTEMPTY_SHIFT|macro|SPI_FIFOSTAT_RXNOTEMPTY_SHIFT
DECL|SPI_FIFOSTAT_RXNOTEMPTY|macro|SPI_FIFOSTAT_RXNOTEMPTY
DECL|SPI_FIFOSTAT_TXEMPTY_MASK|macro|SPI_FIFOSTAT_TXEMPTY_MASK
DECL|SPI_FIFOSTAT_TXEMPTY_SHIFT|macro|SPI_FIFOSTAT_TXEMPTY_SHIFT
DECL|SPI_FIFOSTAT_TXEMPTY|macro|SPI_FIFOSTAT_TXEMPTY
DECL|SPI_FIFOSTAT_TXERR_MASK|macro|SPI_FIFOSTAT_TXERR_MASK
DECL|SPI_FIFOSTAT_TXERR_SHIFT|macro|SPI_FIFOSTAT_TXERR_SHIFT
DECL|SPI_FIFOSTAT_TXERR|macro|SPI_FIFOSTAT_TXERR
DECL|SPI_FIFOSTAT_TXLVL_MASK|macro|SPI_FIFOSTAT_TXLVL_MASK
DECL|SPI_FIFOSTAT_TXLVL_SHIFT|macro|SPI_FIFOSTAT_TXLVL_SHIFT
DECL|SPI_FIFOSTAT_TXLVL|macro|SPI_FIFOSTAT_TXLVL
DECL|SPI_FIFOSTAT_TXNOTFULL_MASK|macro|SPI_FIFOSTAT_TXNOTFULL_MASK
DECL|SPI_FIFOSTAT_TXNOTFULL_SHIFT|macro|SPI_FIFOSTAT_TXNOTFULL_SHIFT
DECL|SPI_FIFOSTAT_TXNOTFULL|macro|SPI_FIFOSTAT_TXNOTFULL
DECL|SPI_FIFOTRIG_RXLVLENA_MASK|macro|SPI_FIFOTRIG_RXLVLENA_MASK
DECL|SPI_FIFOTRIG_RXLVLENA_SHIFT|macro|SPI_FIFOTRIG_RXLVLENA_SHIFT
DECL|SPI_FIFOTRIG_RXLVLENA|macro|SPI_FIFOTRIG_RXLVLENA
DECL|SPI_FIFOTRIG_RXLVL_MASK|macro|SPI_FIFOTRIG_RXLVL_MASK
DECL|SPI_FIFOTRIG_RXLVL_SHIFT|macro|SPI_FIFOTRIG_RXLVL_SHIFT
DECL|SPI_FIFOTRIG_RXLVL|macro|SPI_FIFOTRIG_RXLVL
DECL|SPI_FIFOTRIG_TXLVLENA_MASK|macro|SPI_FIFOTRIG_TXLVLENA_MASK
DECL|SPI_FIFOTRIG_TXLVLENA_SHIFT|macro|SPI_FIFOTRIG_TXLVLENA_SHIFT
DECL|SPI_FIFOTRIG_TXLVLENA|macro|SPI_FIFOTRIG_TXLVLENA
DECL|SPI_FIFOTRIG_TXLVL_MASK|macro|SPI_FIFOTRIG_TXLVL_MASK
DECL|SPI_FIFOTRIG_TXLVL_SHIFT|macro|SPI_FIFOTRIG_TXLVL_SHIFT
DECL|SPI_FIFOTRIG_TXLVL|macro|SPI_FIFOTRIG_TXLVL
DECL|SPI_FIFOWR_EOF_MASK|macro|SPI_FIFOWR_EOF_MASK
DECL|SPI_FIFOWR_EOF_SHIFT|macro|SPI_FIFOWR_EOF_SHIFT
DECL|SPI_FIFOWR_EOF|macro|SPI_FIFOWR_EOF
DECL|SPI_FIFOWR_EOT_MASK|macro|SPI_FIFOWR_EOT_MASK
DECL|SPI_FIFOWR_EOT_SHIFT|macro|SPI_FIFOWR_EOT_SHIFT
DECL|SPI_FIFOWR_EOT|macro|SPI_FIFOWR_EOT
DECL|SPI_FIFOWR_LEN_MASK|macro|SPI_FIFOWR_LEN_MASK
DECL|SPI_FIFOWR_LEN_SHIFT|macro|SPI_FIFOWR_LEN_SHIFT
DECL|SPI_FIFOWR_LEN|macro|SPI_FIFOWR_LEN
DECL|SPI_FIFOWR_RXIGNORE_MASK|macro|SPI_FIFOWR_RXIGNORE_MASK
DECL|SPI_FIFOWR_RXIGNORE_SHIFT|macro|SPI_FIFOWR_RXIGNORE_SHIFT
DECL|SPI_FIFOWR_RXIGNORE|macro|SPI_FIFOWR_RXIGNORE
DECL|SPI_FIFOWR_TXDATA_MASK|macro|SPI_FIFOWR_TXDATA_MASK
DECL|SPI_FIFOWR_TXDATA_SHIFT|macro|SPI_FIFOWR_TXDATA_SHIFT
DECL|SPI_FIFOWR_TXDATA|macro|SPI_FIFOWR_TXDATA
DECL|SPI_FIFOWR_TXSSEL0_N_MASK|macro|SPI_FIFOWR_TXSSEL0_N_MASK
DECL|SPI_FIFOWR_TXSSEL0_N_SHIFT|macro|SPI_FIFOWR_TXSSEL0_N_SHIFT
DECL|SPI_FIFOWR_TXSSEL0_N|macro|SPI_FIFOWR_TXSSEL0_N
DECL|SPI_FIFOWR_TXSSEL1_N_MASK|macro|SPI_FIFOWR_TXSSEL1_N_MASK
DECL|SPI_FIFOWR_TXSSEL1_N_SHIFT|macro|SPI_FIFOWR_TXSSEL1_N_SHIFT
DECL|SPI_FIFOWR_TXSSEL1_N|macro|SPI_FIFOWR_TXSSEL1_N
DECL|SPI_FIFOWR_TXSSEL2_N_MASK|macro|SPI_FIFOWR_TXSSEL2_N_MASK
DECL|SPI_FIFOWR_TXSSEL2_N_SHIFT|macro|SPI_FIFOWR_TXSSEL2_N_SHIFT
DECL|SPI_FIFOWR_TXSSEL2_N|macro|SPI_FIFOWR_TXSSEL2_N
DECL|SPI_FIFOWR_TXSSEL3_N_MASK|macro|SPI_FIFOWR_TXSSEL3_N_MASK
DECL|SPI_FIFOWR_TXSSEL3_N_SHIFT|macro|SPI_FIFOWR_TXSSEL3_N_SHIFT
DECL|SPI_FIFOWR_TXSSEL3_N|macro|SPI_FIFOWR_TXSSEL3_N
DECL|SPI_INTENCLR_MSTIDLE_MASK|macro|SPI_INTENCLR_MSTIDLE_MASK
DECL|SPI_INTENCLR_MSTIDLE_SHIFT|macro|SPI_INTENCLR_MSTIDLE_SHIFT
DECL|SPI_INTENCLR_MSTIDLE|macro|SPI_INTENCLR_MSTIDLE
DECL|SPI_INTENCLR_SSAEN_MASK|macro|SPI_INTENCLR_SSAEN_MASK
DECL|SPI_INTENCLR_SSAEN_SHIFT|macro|SPI_INTENCLR_SSAEN_SHIFT
DECL|SPI_INTENCLR_SSAEN|macro|SPI_INTENCLR_SSAEN
DECL|SPI_INTENCLR_SSDEN_MASK|macro|SPI_INTENCLR_SSDEN_MASK
DECL|SPI_INTENCLR_SSDEN_SHIFT|macro|SPI_INTENCLR_SSDEN_SHIFT
DECL|SPI_INTENCLR_SSDEN|macro|SPI_INTENCLR_SSDEN
DECL|SPI_INTENSET_MSTIDLEEN_MASK|macro|SPI_INTENSET_MSTIDLEEN_MASK
DECL|SPI_INTENSET_MSTIDLEEN_SHIFT|macro|SPI_INTENSET_MSTIDLEEN_SHIFT
DECL|SPI_INTENSET_MSTIDLEEN|macro|SPI_INTENSET_MSTIDLEEN
DECL|SPI_INTENSET_SSAEN_MASK|macro|SPI_INTENSET_SSAEN_MASK
DECL|SPI_INTENSET_SSAEN_SHIFT|macro|SPI_INTENSET_SSAEN_SHIFT
DECL|SPI_INTENSET_SSAEN|macro|SPI_INTENSET_SSAEN
DECL|SPI_INTENSET_SSDEN_MASK|macro|SPI_INTENSET_SSDEN_MASK
DECL|SPI_INTENSET_SSDEN_SHIFT|macro|SPI_INTENSET_SSDEN_SHIFT
DECL|SPI_INTENSET_SSDEN|macro|SPI_INTENSET_SSDEN
DECL|SPI_INTSTAT_MSTIDLE_MASK|macro|SPI_INTSTAT_MSTIDLE_MASK
DECL|SPI_INTSTAT_MSTIDLE_SHIFT|macro|SPI_INTSTAT_MSTIDLE_SHIFT
DECL|SPI_INTSTAT_MSTIDLE|macro|SPI_INTSTAT_MSTIDLE
DECL|SPI_INTSTAT_SSA_MASK|macro|SPI_INTSTAT_SSA_MASK
DECL|SPI_INTSTAT_SSA_SHIFT|macro|SPI_INTSTAT_SSA_SHIFT
DECL|SPI_INTSTAT_SSA|macro|SPI_INTSTAT_SSA
DECL|SPI_INTSTAT_SSD_MASK|macro|SPI_INTSTAT_SSD_MASK
DECL|SPI_INTSTAT_SSD_SHIFT|macro|SPI_INTSTAT_SSD_SHIFT
DECL|SPI_INTSTAT_SSD|macro|SPI_INTSTAT_SSD
DECL|SPI_IRQS|macro|SPI_IRQS
DECL|SPI_STAT_ENDTRANSFER_MASK|macro|SPI_STAT_ENDTRANSFER_MASK
DECL|SPI_STAT_ENDTRANSFER_SHIFT|macro|SPI_STAT_ENDTRANSFER_SHIFT
DECL|SPI_STAT_ENDTRANSFER|macro|SPI_STAT_ENDTRANSFER
DECL|SPI_STAT_MSTIDLE_MASK|macro|SPI_STAT_MSTIDLE_MASK
DECL|SPI_STAT_MSTIDLE_SHIFT|macro|SPI_STAT_MSTIDLE_SHIFT
DECL|SPI_STAT_MSTIDLE|macro|SPI_STAT_MSTIDLE
DECL|SPI_STAT_SSA_MASK|macro|SPI_STAT_SSA_MASK
DECL|SPI_STAT_SSA_SHIFT|macro|SPI_STAT_SSA_SHIFT
DECL|SPI_STAT_SSA|macro|SPI_STAT_SSA
DECL|SPI_STAT_SSD_MASK|macro|SPI_STAT_SSD_MASK
DECL|SPI_STAT_SSD_SHIFT|macro|SPI_STAT_SSD_SHIFT
DECL|SPI_STAT_SSD|macro|SPI_STAT_SSD
DECL|SPI_STAT_STALLED_MASK|macro|SPI_STAT_STALLED_MASK
DECL|SPI_STAT_STALLED_SHIFT|macro|SPI_STAT_STALLED_SHIFT
DECL|SPI_STAT_STALLED|macro|SPI_STAT_STALLED
DECL|SPI_Type|typedef|} SPI_Type;
DECL|SRAMBASE|member|__IO uint32_t SRAMBASE; /**< SRAM address of the channel configuration table., offset: 0x8 */
DECL|STARTERCLR|member|__O uint32_t STARTERCLR[2]; /**< Clear bits in STARTERn, array offset: 0x6C0, array step: 0x4 */
DECL|STARTERP|member|__IO uint32_t STARTERP[2]; /**< Start logic n wake-up enable register, array offset: 0x680, array step: 0x4 */
DECL|STARTERSET|member|__O uint32_t STARTERSET[2]; /**< Set bits in STARTERn, array offset: 0x6A0, array step: 0x4 */
DECL|STARTUP|member|__IO uint32_t STARTUP; /**< ADC Startup register., offset: 0x6C */
DECL|START|member|__IO uint32_t START; /**< SCT start event select register, offset: 0x14 */
DECL|STATE|member|__IO uint32_t STATE; /**< SCT event state register 0, array offset: 0x300, array step: 0x8 */
DECL|STATE|member|__IO uint32_t STATE; /**< SCT state register, offset: 0x44 */
DECL|STAT|member|__IO uint32_t STAT; /**< MRT Status register., array offset: 0xC, array step: 0x10 */
DECL|STAT|member|__IO uint32_t STAT; /**< SPI Status. Some status flags can be cleared by writing a 1 to that bit position., offset: 0x408 */
DECL|STAT|member|__IO uint32_t STAT; /**< SPIFI status register, offset: 0x1C */
DECL|STAT|member|__IO uint32_t STAT; /**< Status register for Master, Slave, and Monitor functions., offset: 0x804 */
DECL|STAT|member|__IO uint32_t STAT; /**< Status register for the primary channel pair., offset: 0xC08 */
DECL|STAT|member|__IO uint32_t STAT; /**< Status register., offset: 0x4 */
DECL|STAT|member|__IO uint32_t STAT; /**< USART Status register. The complete status value can be read here. Writing ones clears some bits in the register. Some bits can be cleared by writing a 1 to them., offset: 0x8 */
DECL|STOP|member|__IO uint32_t STOP; /**< SCT stop event select register, offset: 0x10 */
DECL|SUM|member|__I uint32_t SUM; /**< CRC checksum register, offset: 0x8 */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /**< Cortex-M0 SV Call Interrupt */
DECL|SYSCON_ADCCLKDIV_DIV_MASK|macro|SYSCON_ADCCLKDIV_DIV_MASK
DECL|SYSCON_ADCCLKDIV_DIV_SHIFT|macro|SYSCON_ADCCLKDIV_DIV_SHIFT
DECL|SYSCON_ADCCLKDIV_DIV|macro|SYSCON_ADCCLKDIV_DIV
DECL|SYSCON_ADCCLKDIV_HALT_MASK|macro|SYSCON_ADCCLKDIV_HALT_MASK
DECL|SYSCON_ADCCLKDIV_HALT_SHIFT|macro|SYSCON_ADCCLKDIV_HALT_SHIFT
DECL|SYSCON_ADCCLKDIV_HALT|macro|SYSCON_ADCCLKDIV_HALT
DECL|SYSCON_ADCCLKDIV_RESET_MASK|macro|SYSCON_ADCCLKDIV_RESET_MASK
DECL|SYSCON_ADCCLKDIV_RESET_SHIFT|macro|SYSCON_ADCCLKDIV_RESET_SHIFT
DECL|SYSCON_ADCCLKDIV_RESET|macro|SYSCON_ADCCLKDIV_RESET
DECL|SYSCON_ADCCLKSEL_SEL_MASK|macro|SYSCON_ADCCLKSEL_SEL_MASK
DECL|SYSCON_ADCCLKSEL_SEL_SHIFT|macro|SYSCON_ADCCLKSEL_SEL_SHIFT
DECL|SYSCON_ADCCLKSEL_SEL|macro|SYSCON_ADCCLKSEL_SEL
DECL|SYSCON_AHBCLKCTRLCLR_CLK_CLR_MASK|macro|SYSCON_AHBCLKCTRLCLR_CLK_CLR_MASK
DECL|SYSCON_AHBCLKCTRLCLR_CLK_CLR_SHIFT|macro|SYSCON_AHBCLKCTRLCLR_CLK_CLR_SHIFT
DECL|SYSCON_AHBCLKCTRLCLR_CLK_CLR|macro|SYSCON_AHBCLKCTRLCLR_CLK_CLR
DECL|SYSCON_AHBCLKCTRLCLR_COUNT|macro|SYSCON_AHBCLKCTRLCLR_COUNT
DECL|SYSCON_AHBCLKCTRLSET_CLK_SET_MASK|macro|SYSCON_AHBCLKCTRLSET_CLK_SET_MASK
DECL|SYSCON_AHBCLKCTRLSET_CLK_SET_SHIFT|macro|SYSCON_AHBCLKCTRLSET_CLK_SET_SHIFT
DECL|SYSCON_AHBCLKCTRLSET_CLK_SET|macro|SYSCON_AHBCLKCTRLSET_CLK_SET
DECL|SYSCON_AHBCLKCTRLSET_COUNT|macro|SYSCON_AHBCLKCTRLSET_COUNT
DECL|SYSCON_AHBCLKCTRL_ADC0_MASK|macro|SYSCON_AHBCLKCTRL_ADC0_MASK
DECL|SYSCON_AHBCLKCTRL_ADC0_SHIFT|macro|SYSCON_AHBCLKCTRL_ADC0_SHIFT
DECL|SYSCON_AHBCLKCTRL_ADC0|macro|SYSCON_AHBCLKCTRL_ADC0
DECL|SYSCON_AHBCLKCTRL_COUNT|macro|SYSCON_AHBCLKCTRL_COUNT
DECL|SYSCON_AHBCLKCTRL_CRC_MASK|macro|SYSCON_AHBCLKCTRL_CRC_MASK
DECL|SYSCON_AHBCLKCTRL_CRC_SHIFT|macro|SYSCON_AHBCLKCTRL_CRC_SHIFT
DECL|SYSCON_AHBCLKCTRL_CRC|macro|SYSCON_AHBCLKCTRL_CRC
DECL|SYSCON_AHBCLKCTRL_CTIMER0_MASK|macro|SYSCON_AHBCLKCTRL_CTIMER0_MASK
DECL|SYSCON_AHBCLKCTRL_CTIMER0_SHIFT|macro|SYSCON_AHBCLKCTRL_CTIMER0_SHIFT
DECL|SYSCON_AHBCLKCTRL_CTIMER0|macro|SYSCON_AHBCLKCTRL_CTIMER0
DECL|SYSCON_AHBCLKCTRL_CTIMER1_MASK|macro|SYSCON_AHBCLKCTRL_CTIMER1_MASK
DECL|SYSCON_AHBCLKCTRL_CTIMER1_SHIFT|macro|SYSCON_AHBCLKCTRL_CTIMER1_SHIFT
DECL|SYSCON_AHBCLKCTRL_CTIMER1|macro|SYSCON_AHBCLKCTRL_CTIMER1
DECL|SYSCON_AHBCLKCTRL_CTIMER2_MASK|macro|SYSCON_AHBCLKCTRL_CTIMER2_MASK
DECL|SYSCON_AHBCLKCTRL_CTIMER2_SHIFT|macro|SYSCON_AHBCLKCTRL_CTIMER2_SHIFT
DECL|SYSCON_AHBCLKCTRL_CTIMER2|macro|SYSCON_AHBCLKCTRL_CTIMER2
DECL|SYSCON_AHBCLKCTRL_DMA0_MASK|macro|SYSCON_AHBCLKCTRL_DMA0_MASK
DECL|SYSCON_AHBCLKCTRL_DMA0_SHIFT|macro|SYSCON_AHBCLKCTRL_DMA0_SHIFT
DECL|SYSCON_AHBCLKCTRL_DMA0|macro|SYSCON_AHBCLKCTRL_DMA0
DECL|SYSCON_AHBCLKCTRL_DMIC0_MASK|macro|SYSCON_AHBCLKCTRL_DMIC0_MASK
DECL|SYSCON_AHBCLKCTRL_DMIC0_SHIFT|macro|SYSCON_AHBCLKCTRL_DMIC0_SHIFT
DECL|SYSCON_AHBCLKCTRL_DMIC0|macro|SYSCON_AHBCLKCTRL_DMIC0
DECL|SYSCON_AHBCLKCTRL_FLASH_MASK|macro|SYSCON_AHBCLKCTRL_FLASH_MASK
DECL|SYSCON_AHBCLKCTRL_FLASH_SHIFT|macro|SYSCON_AHBCLKCTRL_FLASH_SHIFT
DECL|SYSCON_AHBCLKCTRL_FLASH|macro|SYSCON_AHBCLKCTRL_FLASH
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM0_MASK|macro|SYSCON_AHBCLKCTRL_FLEXCOMM0_MASK
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM0_SHIFT|macro|SYSCON_AHBCLKCTRL_FLEXCOMM0_SHIFT
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM0|macro|SYSCON_AHBCLKCTRL_FLEXCOMM0
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM1_MASK|macro|SYSCON_AHBCLKCTRL_FLEXCOMM1_MASK
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM1_SHIFT|macro|SYSCON_AHBCLKCTRL_FLEXCOMM1_SHIFT
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM1|macro|SYSCON_AHBCLKCTRL_FLEXCOMM1
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM2_MASK|macro|SYSCON_AHBCLKCTRL_FLEXCOMM2_MASK
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM2_SHIFT|macro|SYSCON_AHBCLKCTRL_FLEXCOMM2_SHIFT
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM2|macro|SYSCON_AHBCLKCTRL_FLEXCOMM2
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM3_MASK|macro|SYSCON_AHBCLKCTRL_FLEXCOMM3_MASK
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM3_SHIFT|macro|SYSCON_AHBCLKCTRL_FLEXCOMM3_SHIFT
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM3|macro|SYSCON_AHBCLKCTRL_FLEXCOMM3
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM4_MASK|macro|SYSCON_AHBCLKCTRL_FLEXCOMM4_MASK
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM4_SHIFT|macro|SYSCON_AHBCLKCTRL_FLEXCOMM4_SHIFT
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM4|macro|SYSCON_AHBCLKCTRL_FLEXCOMM4
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM5_MASK|macro|SYSCON_AHBCLKCTRL_FLEXCOMM5_MASK
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM5_SHIFT|macro|SYSCON_AHBCLKCTRL_FLEXCOMM5_SHIFT
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM5|macro|SYSCON_AHBCLKCTRL_FLEXCOMM5
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM6_MASK|macro|SYSCON_AHBCLKCTRL_FLEXCOMM6_MASK
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM6_SHIFT|macro|SYSCON_AHBCLKCTRL_FLEXCOMM6_SHIFT
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM6|macro|SYSCON_AHBCLKCTRL_FLEXCOMM6
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM7_MASK|macro|SYSCON_AHBCLKCTRL_FLEXCOMM7_MASK
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM7_SHIFT|macro|SYSCON_AHBCLKCTRL_FLEXCOMM7_SHIFT
DECL|SYSCON_AHBCLKCTRL_FLEXCOMM7|macro|SYSCON_AHBCLKCTRL_FLEXCOMM7
DECL|SYSCON_AHBCLKCTRL_FMC_MASK|macro|SYSCON_AHBCLKCTRL_FMC_MASK
DECL|SYSCON_AHBCLKCTRL_FMC_SHIFT|macro|SYSCON_AHBCLKCTRL_FMC_SHIFT
DECL|SYSCON_AHBCLKCTRL_FMC|macro|SYSCON_AHBCLKCTRL_FMC
DECL|SYSCON_AHBCLKCTRL_GINT_MASK|macro|SYSCON_AHBCLKCTRL_GINT_MASK
DECL|SYSCON_AHBCLKCTRL_GINT_SHIFT|macro|SYSCON_AHBCLKCTRL_GINT_SHIFT
DECL|SYSCON_AHBCLKCTRL_GINT|macro|SYSCON_AHBCLKCTRL_GINT
DECL|SYSCON_AHBCLKCTRL_GPIO0_MASK|macro|SYSCON_AHBCLKCTRL_GPIO0_MASK
DECL|SYSCON_AHBCLKCTRL_GPIO0_SHIFT|macro|SYSCON_AHBCLKCTRL_GPIO0_SHIFT
DECL|SYSCON_AHBCLKCTRL_GPIO0|macro|SYSCON_AHBCLKCTRL_GPIO0
DECL|SYSCON_AHBCLKCTRL_GPIO1_MASK|macro|SYSCON_AHBCLKCTRL_GPIO1_MASK
DECL|SYSCON_AHBCLKCTRL_GPIO1_SHIFT|macro|SYSCON_AHBCLKCTRL_GPIO1_SHIFT
DECL|SYSCON_AHBCLKCTRL_GPIO1|macro|SYSCON_AHBCLKCTRL_GPIO1
DECL|SYSCON_AHBCLKCTRL_INPUTMUX_MASK|macro|SYSCON_AHBCLKCTRL_INPUTMUX_MASK
DECL|SYSCON_AHBCLKCTRL_INPUTMUX_SHIFT|macro|SYSCON_AHBCLKCTRL_INPUTMUX_SHIFT
DECL|SYSCON_AHBCLKCTRL_INPUTMUX|macro|SYSCON_AHBCLKCTRL_INPUTMUX
DECL|SYSCON_AHBCLKCTRL_IOCON_MASK|macro|SYSCON_AHBCLKCTRL_IOCON_MASK
DECL|SYSCON_AHBCLKCTRL_IOCON_SHIFT|macro|SYSCON_AHBCLKCTRL_IOCON_SHIFT
DECL|SYSCON_AHBCLKCTRL_IOCON|macro|SYSCON_AHBCLKCTRL_IOCON
DECL|SYSCON_AHBCLKCTRL_MAILBOX_MASK|macro|SYSCON_AHBCLKCTRL_MAILBOX_MASK
DECL|SYSCON_AHBCLKCTRL_MAILBOX_SHIFT|macro|SYSCON_AHBCLKCTRL_MAILBOX_SHIFT
DECL|SYSCON_AHBCLKCTRL_MAILBOX|macro|SYSCON_AHBCLKCTRL_MAILBOX
DECL|SYSCON_AHBCLKCTRL_MRT0_MASK|macro|SYSCON_AHBCLKCTRL_MRT0_MASK
DECL|SYSCON_AHBCLKCTRL_MRT0_SHIFT|macro|SYSCON_AHBCLKCTRL_MRT0_SHIFT
DECL|SYSCON_AHBCLKCTRL_MRT0|macro|SYSCON_AHBCLKCTRL_MRT0
DECL|SYSCON_AHBCLKCTRL_PINT_MASK|macro|SYSCON_AHBCLKCTRL_PINT_MASK
DECL|SYSCON_AHBCLKCTRL_PINT_SHIFT|macro|SYSCON_AHBCLKCTRL_PINT_SHIFT
DECL|SYSCON_AHBCLKCTRL_PINT|macro|SYSCON_AHBCLKCTRL_PINT
DECL|SYSCON_AHBCLKCTRL_ROM_MASK|macro|SYSCON_AHBCLKCTRL_ROM_MASK
DECL|SYSCON_AHBCLKCTRL_ROM_SHIFT|macro|SYSCON_AHBCLKCTRL_ROM_SHIFT
DECL|SYSCON_AHBCLKCTRL_ROM|macro|SYSCON_AHBCLKCTRL_ROM
DECL|SYSCON_AHBCLKCTRL_RTC_MASK|macro|SYSCON_AHBCLKCTRL_RTC_MASK
DECL|SYSCON_AHBCLKCTRL_RTC_SHIFT|macro|SYSCON_AHBCLKCTRL_RTC_SHIFT
DECL|SYSCON_AHBCLKCTRL_RTC|macro|SYSCON_AHBCLKCTRL_RTC
DECL|SYSCON_AHBCLKCTRL_SCT0_MASK|macro|SYSCON_AHBCLKCTRL_SCT0_MASK
DECL|SYSCON_AHBCLKCTRL_SCT0_SHIFT|macro|SYSCON_AHBCLKCTRL_SCT0_SHIFT
DECL|SYSCON_AHBCLKCTRL_SCT0|macro|SYSCON_AHBCLKCTRL_SCT0
DECL|SYSCON_AHBCLKCTRL_SRAM1_MASK|macro|SYSCON_AHBCLKCTRL_SRAM1_MASK
DECL|SYSCON_AHBCLKCTRL_SRAM1_SHIFT|macro|SYSCON_AHBCLKCTRL_SRAM1_SHIFT
DECL|SYSCON_AHBCLKCTRL_SRAM1|macro|SYSCON_AHBCLKCTRL_SRAM1
DECL|SYSCON_AHBCLKCTRL_SRAM2_MASK|macro|SYSCON_AHBCLKCTRL_SRAM2_MASK
DECL|SYSCON_AHBCLKCTRL_SRAM2_SHIFT|macro|SYSCON_AHBCLKCTRL_SRAM2_SHIFT
DECL|SYSCON_AHBCLKCTRL_SRAM2|macro|SYSCON_AHBCLKCTRL_SRAM2
DECL|SYSCON_AHBCLKCTRL_USB0_MASK|macro|SYSCON_AHBCLKCTRL_USB0_MASK
DECL|SYSCON_AHBCLKCTRL_USB0_SHIFT|macro|SYSCON_AHBCLKCTRL_USB0_SHIFT
DECL|SYSCON_AHBCLKCTRL_USB0|macro|SYSCON_AHBCLKCTRL_USB0
DECL|SYSCON_AHBCLKCTRL_UTICK0_MASK|macro|SYSCON_AHBCLKCTRL_UTICK0_MASK
DECL|SYSCON_AHBCLKCTRL_UTICK0_SHIFT|macro|SYSCON_AHBCLKCTRL_UTICK0_SHIFT
DECL|SYSCON_AHBCLKCTRL_UTICK0|macro|SYSCON_AHBCLKCTRL_UTICK0
DECL|SYSCON_AHBCLKCTRL_WWDT_MASK|macro|SYSCON_AHBCLKCTRL_WWDT_MASK
DECL|SYSCON_AHBCLKCTRL_WWDT_SHIFT|macro|SYSCON_AHBCLKCTRL_WWDT_SHIFT
DECL|SYSCON_AHBCLKCTRL_WWDT|macro|SYSCON_AHBCLKCTRL_WWDT
DECL|SYSCON_AHBCLKDIV_DIV_MASK|macro|SYSCON_AHBCLKDIV_DIV_MASK
DECL|SYSCON_AHBCLKDIV_DIV_SHIFT|macro|SYSCON_AHBCLKDIV_DIV_SHIFT
DECL|SYSCON_AHBCLKDIV_DIV|macro|SYSCON_AHBCLKDIV_DIV
DECL|SYSCON_AHBCLKDIV_HALT_MASK|macro|SYSCON_AHBCLKDIV_HALT_MASK
DECL|SYSCON_AHBCLKDIV_HALT_SHIFT|macro|SYSCON_AHBCLKDIV_HALT_SHIFT
DECL|SYSCON_AHBCLKDIV_HALT|macro|SYSCON_AHBCLKDIV_HALT
DECL|SYSCON_AHBCLKDIV_RESET_MASK|macro|SYSCON_AHBCLKDIV_RESET_MASK
DECL|SYSCON_AHBCLKDIV_RESET_SHIFT|macro|SYSCON_AHBCLKDIV_RESET_SHIFT
DECL|SYSCON_AHBCLKDIV_RESET|macro|SYSCON_AHBCLKDIV_RESET
DECL|SYSCON_AHBMATPRIO_PRI_DCODE_MASK|macro|SYSCON_AHBMATPRIO_PRI_DCODE_MASK
DECL|SYSCON_AHBMATPRIO_PRI_DCODE_SHIFT|macro|SYSCON_AHBMATPRIO_PRI_DCODE_SHIFT
DECL|SYSCON_AHBMATPRIO_PRI_DCODE|macro|SYSCON_AHBMATPRIO_PRI_DCODE
DECL|SYSCON_AHBMATPRIO_PRI_DMA_MASK|macro|SYSCON_AHBMATPRIO_PRI_DMA_MASK
DECL|SYSCON_AHBMATPRIO_PRI_DMA_SHIFT|macro|SYSCON_AHBMATPRIO_PRI_DMA_SHIFT
DECL|SYSCON_AHBMATPRIO_PRI_DMA|macro|SYSCON_AHBMATPRIO_PRI_DMA
DECL|SYSCON_AHBMATPRIO_PRI_ICODE_MASK|macro|SYSCON_AHBMATPRIO_PRI_ICODE_MASK
DECL|SYSCON_AHBMATPRIO_PRI_ICODE_SHIFT|macro|SYSCON_AHBMATPRIO_PRI_ICODE_SHIFT
DECL|SYSCON_AHBMATPRIO_PRI_ICODE|macro|SYSCON_AHBMATPRIO_PRI_ICODE
DECL|SYSCON_AHBMATPRIO_PRI_M0_MASK|macro|SYSCON_AHBMATPRIO_PRI_M0_MASK
DECL|SYSCON_AHBMATPRIO_PRI_M0_SHIFT|macro|SYSCON_AHBMATPRIO_PRI_M0_SHIFT
DECL|SYSCON_AHBMATPRIO_PRI_M0|macro|SYSCON_AHBMATPRIO_PRI_M0
DECL|SYSCON_AHBMATPRIO_PRI_SYS_MASK|macro|SYSCON_AHBMATPRIO_PRI_SYS_MASK
DECL|SYSCON_AHBMATPRIO_PRI_SYS_SHIFT|macro|SYSCON_AHBMATPRIO_PRI_SYS_SHIFT
DECL|SYSCON_AHBMATPRIO_PRI_SYS|macro|SYSCON_AHBMATPRIO_PRI_SYS
DECL|SYSCON_AHBMATPRIO_PRI_USB_MASK|macro|SYSCON_AHBMATPRIO_PRI_USB_MASK
DECL|SYSCON_AHBMATPRIO_PRI_USB_SHIFT|macro|SYSCON_AHBMATPRIO_PRI_USB_SHIFT
DECL|SYSCON_AHBMATPRIO_PRI_USB|macro|SYSCON_AHBMATPRIO_PRI_USB
DECL|SYSCON_ASYNCAPBCTRL_ENABLE_MASK|macro|SYSCON_ASYNCAPBCTRL_ENABLE_MASK
DECL|SYSCON_ASYNCAPBCTRL_ENABLE_SHIFT|macro|SYSCON_ASYNCAPBCTRL_ENABLE_SHIFT
DECL|SYSCON_ASYNCAPBCTRL_ENABLE|macro|SYSCON_ASYNCAPBCTRL_ENABLE
DECL|SYSCON_AUTOCGOR_RAM0X_MASK|macro|SYSCON_AUTOCGOR_RAM0X_MASK
DECL|SYSCON_AUTOCGOR_RAM0X_SHIFT|macro|SYSCON_AUTOCGOR_RAM0X_SHIFT
DECL|SYSCON_AUTOCGOR_RAM0X|macro|SYSCON_AUTOCGOR_RAM0X
DECL|SYSCON_AUTOCGOR_RAM1_MASK|macro|SYSCON_AUTOCGOR_RAM1_MASK
DECL|SYSCON_AUTOCGOR_RAM1_SHIFT|macro|SYSCON_AUTOCGOR_RAM1_SHIFT
DECL|SYSCON_AUTOCGOR_RAM1|macro|SYSCON_AUTOCGOR_RAM1
DECL|SYSCON_AUTOCGOR_RAM2_MASK|macro|SYSCON_AUTOCGOR_RAM2_MASK
DECL|SYSCON_AUTOCGOR_RAM2_SHIFT|macro|SYSCON_AUTOCGOR_RAM2_SHIFT
DECL|SYSCON_AUTOCGOR_RAM2|macro|SYSCON_AUTOCGOR_RAM2
DECL|SYSCON_BASE_ADDRS|macro|SYSCON_BASE_ADDRS
DECL|SYSCON_BASE_PTRS|macro|SYSCON_BASE_PTRS
DECL|SYSCON_BASE|macro|SYSCON_BASE
DECL|SYSCON_BODCTRL_BODINTENA_MASK|macro|SYSCON_BODCTRL_BODINTENA_MASK
DECL|SYSCON_BODCTRL_BODINTENA_SHIFT|macro|SYSCON_BODCTRL_BODINTENA_SHIFT
DECL|SYSCON_BODCTRL_BODINTENA|macro|SYSCON_BODCTRL_BODINTENA
DECL|SYSCON_BODCTRL_BODINTLEV_MASK|macro|SYSCON_BODCTRL_BODINTLEV_MASK
DECL|SYSCON_BODCTRL_BODINTLEV_SHIFT|macro|SYSCON_BODCTRL_BODINTLEV_SHIFT
DECL|SYSCON_BODCTRL_BODINTLEV|macro|SYSCON_BODCTRL_BODINTLEV
DECL|SYSCON_BODCTRL_BODINTSTAT_MASK|macro|SYSCON_BODCTRL_BODINTSTAT_MASK
DECL|SYSCON_BODCTRL_BODINTSTAT_SHIFT|macro|SYSCON_BODCTRL_BODINTSTAT_SHIFT
DECL|SYSCON_BODCTRL_BODINTSTAT|macro|SYSCON_BODCTRL_BODINTSTAT
DECL|SYSCON_BODCTRL_BODRSTENA_MASK|macro|SYSCON_BODCTRL_BODRSTENA_MASK
DECL|SYSCON_BODCTRL_BODRSTENA_SHIFT|macro|SYSCON_BODCTRL_BODRSTENA_SHIFT
DECL|SYSCON_BODCTRL_BODRSTENA|macro|SYSCON_BODCTRL_BODRSTENA
DECL|SYSCON_BODCTRL_BODRSTLEV_MASK|macro|SYSCON_BODCTRL_BODRSTLEV_MASK
DECL|SYSCON_BODCTRL_BODRSTLEV_SHIFT|macro|SYSCON_BODCTRL_BODRSTLEV_SHIFT
DECL|SYSCON_BODCTRL_BODRSTLEV|macro|SYSCON_BODCTRL_BODRSTLEV
DECL|SYSCON_BODCTRL_BODRSTSTAT_MASK|macro|SYSCON_BODCTRL_BODRSTSTAT_MASK
DECL|SYSCON_BODCTRL_BODRSTSTAT_SHIFT|macro|SYSCON_BODCTRL_BODRSTSTAT_SHIFT
DECL|SYSCON_BODCTRL_BODRSTSTAT|macro|SYSCON_BODCTRL_BODRSTSTAT
DECL|SYSCON_CLKOUTDIV_DIV_MASK|macro|SYSCON_CLKOUTDIV_DIV_MASK
DECL|SYSCON_CLKOUTDIV_DIV_SHIFT|macro|SYSCON_CLKOUTDIV_DIV_SHIFT
DECL|SYSCON_CLKOUTDIV_DIV|macro|SYSCON_CLKOUTDIV_DIV
DECL|SYSCON_CLKOUTDIV_HALT_MASK|macro|SYSCON_CLKOUTDIV_HALT_MASK
DECL|SYSCON_CLKOUTDIV_HALT_SHIFT|macro|SYSCON_CLKOUTDIV_HALT_SHIFT
DECL|SYSCON_CLKOUTDIV_HALT|macro|SYSCON_CLKOUTDIV_HALT
DECL|SYSCON_CLKOUTDIV_RESET_MASK|macro|SYSCON_CLKOUTDIV_RESET_MASK
DECL|SYSCON_CLKOUTDIV_RESET_SHIFT|macro|SYSCON_CLKOUTDIV_RESET_SHIFT
DECL|SYSCON_CLKOUTDIV_RESET|macro|SYSCON_CLKOUTDIV_RESET
DECL|SYSCON_CLKOUTSELA_SEL_MASK|macro|SYSCON_CLKOUTSELA_SEL_MASK
DECL|SYSCON_CLKOUTSELA_SEL_SHIFT|macro|SYSCON_CLKOUTSELA_SEL_SHIFT
DECL|SYSCON_CLKOUTSELA_SEL|macro|SYSCON_CLKOUTSELA_SEL
DECL|SYSCON_CPBOOT_BOOTADDR_MASK|macro|SYSCON_CPBOOT_BOOTADDR_MASK
DECL|SYSCON_CPBOOT_BOOTADDR_SHIFT|macro|SYSCON_CPBOOT_BOOTADDR_SHIFT
DECL|SYSCON_CPBOOT_BOOTADDR|macro|SYSCON_CPBOOT_BOOTADDR
DECL|SYSCON_CPCTRL_CM0CLKEN_MASK|macro|SYSCON_CPCTRL_CM0CLKEN_MASK
DECL|SYSCON_CPCTRL_CM0CLKEN_SHIFT|macro|SYSCON_CPCTRL_CM0CLKEN_SHIFT
DECL|SYSCON_CPCTRL_CM0CLKEN|macro|SYSCON_CPCTRL_CM0CLKEN
DECL|SYSCON_CPCTRL_CM0RSTEN_MASK|macro|SYSCON_CPCTRL_CM0RSTEN_MASK
DECL|SYSCON_CPCTRL_CM0RSTEN_SHIFT|macro|SYSCON_CPCTRL_CM0RSTEN_SHIFT
DECL|SYSCON_CPCTRL_CM0RSTEN|macro|SYSCON_CPCTRL_CM0RSTEN
DECL|SYSCON_CPCTRL_CM4CLKEN_MASK|macro|SYSCON_CPCTRL_CM4CLKEN_MASK
DECL|SYSCON_CPCTRL_CM4CLKEN_SHIFT|macro|SYSCON_CPCTRL_CM4CLKEN_SHIFT
DECL|SYSCON_CPCTRL_CM4CLKEN|macro|SYSCON_CPCTRL_CM4CLKEN
DECL|SYSCON_CPCTRL_CM4RSTEN_MASK|macro|SYSCON_CPCTRL_CM4RSTEN_MASK
DECL|SYSCON_CPCTRL_CM4RSTEN_SHIFT|macro|SYSCON_CPCTRL_CM4RSTEN_SHIFT
DECL|SYSCON_CPCTRL_CM4RSTEN|macro|SYSCON_CPCTRL_CM4RSTEN
DECL|SYSCON_CPCTRL_MASTERCPU_MASK|macro|SYSCON_CPCTRL_MASTERCPU_MASK
DECL|SYSCON_CPCTRL_MASTERCPU_SHIFT|macro|SYSCON_CPCTRL_MASTERCPU_SHIFT
DECL|SYSCON_CPCTRL_MASTERCPU|macro|SYSCON_CPCTRL_MASTERCPU
DECL|SYSCON_CPCTRL_POWERCPU_MASK|macro|SYSCON_CPCTRL_POWERCPU_MASK
DECL|SYSCON_CPCTRL_POWERCPU_SHIFT|macro|SYSCON_CPCTRL_POWERCPU_SHIFT
DECL|SYSCON_CPCTRL_POWERCPU|macro|SYSCON_CPCTRL_POWERCPU
DECL|SYSCON_CPSTACK_STACKADDR_MASK|macro|SYSCON_CPSTACK_STACKADDR_MASK
DECL|SYSCON_CPSTACK_STACKADDR_SHIFT|macro|SYSCON_CPSTACK_STACKADDR_SHIFT
DECL|SYSCON_CPSTACK_STACKADDR|macro|SYSCON_CPSTACK_STACKADDR
DECL|SYSCON_CPSTAT_CM0LOCKUP_MASK|macro|SYSCON_CPSTAT_CM0LOCKUP_MASK
DECL|SYSCON_CPSTAT_CM0LOCKUP_SHIFT|macro|SYSCON_CPSTAT_CM0LOCKUP_SHIFT
DECL|SYSCON_CPSTAT_CM0LOCKUP|macro|SYSCON_CPSTAT_CM0LOCKUP
DECL|SYSCON_CPSTAT_CM0SLEEPING_MASK|macro|SYSCON_CPSTAT_CM0SLEEPING_MASK
DECL|SYSCON_CPSTAT_CM0SLEEPING_SHIFT|macro|SYSCON_CPSTAT_CM0SLEEPING_SHIFT
DECL|SYSCON_CPSTAT_CM0SLEEPING|macro|SYSCON_CPSTAT_CM0SLEEPING
DECL|SYSCON_CPSTAT_CM4LOCKUP_MASK|macro|SYSCON_CPSTAT_CM4LOCKUP_MASK
DECL|SYSCON_CPSTAT_CM4LOCKUP_SHIFT|macro|SYSCON_CPSTAT_CM4LOCKUP_SHIFT
DECL|SYSCON_CPSTAT_CM4LOCKUP|macro|SYSCON_CPSTAT_CM4LOCKUP
DECL|SYSCON_CPSTAT_CM4SLEEPING_MASK|macro|SYSCON_CPSTAT_CM4SLEEPING_MASK
DECL|SYSCON_CPSTAT_CM4SLEEPING_SHIFT|macro|SYSCON_CPSTAT_CM4SLEEPING_SHIFT
DECL|SYSCON_CPSTAT_CM4SLEEPING|macro|SYSCON_CPSTAT_CM4SLEEPING
DECL|SYSCON_DEVICE_ID0_PARTID_MASK|macro|SYSCON_DEVICE_ID0_PARTID_MASK
DECL|SYSCON_DEVICE_ID0_PARTID_SHIFT|macro|SYSCON_DEVICE_ID0_PARTID_SHIFT
DECL|SYSCON_DEVICE_ID0_PARTID|macro|SYSCON_DEVICE_ID0_PARTID
DECL|SYSCON_DEVICE_ID1_REVID_MASK|macro|SYSCON_DEVICE_ID1_REVID_MASK
DECL|SYSCON_DEVICE_ID1_REVID_SHIFT|macro|SYSCON_DEVICE_ID1_REVID_SHIFT
DECL|SYSCON_DEVICE_ID1_REVID|macro|SYSCON_DEVICE_ID1_REVID
DECL|SYSCON_DMICCLKDIV_DIV_MASK|macro|SYSCON_DMICCLKDIV_DIV_MASK
DECL|SYSCON_DMICCLKDIV_DIV_SHIFT|macro|SYSCON_DMICCLKDIV_DIV_SHIFT
DECL|SYSCON_DMICCLKDIV_DIV|macro|SYSCON_DMICCLKDIV_DIV
DECL|SYSCON_DMICCLKDIV_HALT_MASK|macro|SYSCON_DMICCLKDIV_HALT_MASK
DECL|SYSCON_DMICCLKDIV_HALT_SHIFT|macro|SYSCON_DMICCLKDIV_HALT_SHIFT
DECL|SYSCON_DMICCLKDIV_HALT|macro|SYSCON_DMICCLKDIV_HALT
DECL|SYSCON_DMICCLKDIV_RESET_MASK|macro|SYSCON_DMICCLKDIV_RESET_MASK
DECL|SYSCON_DMICCLKDIV_RESET_SHIFT|macro|SYSCON_DMICCLKDIV_RESET_SHIFT
DECL|SYSCON_DMICCLKDIV_RESET|macro|SYSCON_DMICCLKDIV_RESET
DECL|SYSCON_DMICCLKSEL_SEL_MASK|macro|SYSCON_DMICCLKSEL_SEL_MASK
DECL|SYSCON_DMICCLKSEL_SEL_SHIFT|macro|SYSCON_DMICCLKSEL_SEL_SHIFT
DECL|SYSCON_DMICCLKSEL_SEL|macro|SYSCON_DMICCLKSEL_SEL
DECL|SYSCON_FLASHCFG_ACCEL_MASK|macro|SYSCON_FLASHCFG_ACCEL_MASK
DECL|SYSCON_FLASHCFG_ACCEL_SHIFT|macro|SYSCON_FLASHCFG_ACCEL_SHIFT
DECL|SYSCON_FLASHCFG_ACCEL|macro|SYSCON_FLASHCFG_ACCEL
DECL|SYSCON_FLASHCFG_DATACFG_MASK|macro|SYSCON_FLASHCFG_DATACFG_MASK
DECL|SYSCON_FLASHCFG_DATACFG_SHIFT|macro|SYSCON_FLASHCFG_DATACFG_SHIFT
DECL|SYSCON_FLASHCFG_DATACFG|macro|SYSCON_FLASHCFG_DATACFG
DECL|SYSCON_FLASHCFG_FETCHCFG_MASK|macro|SYSCON_FLASHCFG_FETCHCFG_MASK
DECL|SYSCON_FLASHCFG_FETCHCFG_SHIFT|macro|SYSCON_FLASHCFG_FETCHCFG_SHIFT
DECL|SYSCON_FLASHCFG_FETCHCFG|macro|SYSCON_FLASHCFG_FETCHCFG
DECL|SYSCON_FLASHCFG_FLASHTIM_MASK|macro|SYSCON_FLASHCFG_FLASHTIM_MASK
DECL|SYSCON_FLASHCFG_FLASHTIM_SHIFT|macro|SYSCON_FLASHCFG_FLASHTIM_SHIFT
DECL|SYSCON_FLASHCFG_FLASHTIM|macro|SYSCON_FLASHCFG_FLASHTIM
DECL|SYSCON_FLASHCFG_PREFEN_MASK|macro|SYSCON_FLASHCFG_PREFEN_MASK
DECL|SYSCON_FLASHCFG_PREFEN_SHIFT|macro|SYSCON_FLASHCFG_PREFEN_SHIFT
DECL|SYSCON_FLASHCFG_PREFEN|macro|SYSCON_FLASHCFG_PREFEN
DECL|SYSCON_FLASHCFG_PREFOVR_MASK|macro|SYSCON_FLASHCFG_PREFOVR_MASK
DECL|SYSCON_FLASHCFG_PREFOVR_SHIFT|macro|SYSCON_FLASHCFG_PREFOVR_SHIFT
DECL|SYSCON_FLASHCFG_PREFOVR|macro|SYSCON_FLASHCFG_PREFOVR
DECL|SYSCON_FREQMECTRL_CAPVAL_MASK|macro|SYSCON_FREQMECTRL_CAPVAL_MASK
DECL|SYSCON_FREQMECTRL_CAPVAL_SHIFT|macro|SYSCON_FREQMECTRL_CAPVAL_SHIFT
DECL|SYSCON_FREQMECTRL_CAPVAL|macro|SYSCON_FREQMECTRL_CAPVAL
DECL|SYSCON_FREQMECTRL_PROG_MASK|macro|SYSCON_FREQMECTRL_PROG_MASK
DECL|SYSCON_FREQMECTRL_PROG_SHIFT|macro|SYSCON_FREQMECTRL_PROG_SHIFT
DECL|SYSCON_FREQMECTRL_PROG|macro|SYSCON_FREQMECTRL_PROG
DECL|SYSCON_FRGCLKSEL_SEL_MASK|macro|SYSCON_FRGCLKSEL_SEL_MASK
DECL|SYSCON_FRGCLKSEL_SEL_SHIFT|macro|SYSCON_FRGCLKSEL_SEL_SHIFT
DECL|SYSCON_FRGCLKSEL_SEL|macro|SYSCON_FRGCLKSEL_SEL
DECL|SYSCON_FRGCTRL_DIV_MASK|macro|SYSCON_FRGCTRL_DIV_MASK
DECL|SYSCON_FRGCTRL_DIV_SHIFT|macro|SYSCON_FRGCTRL_DIV_SHIFT
DECL|SYSCON_FRGCTRL_DIV|macro|SYSCON_FRGCTRL_DIV
DECL|SYSCON_FRGCTRL_MULT_MASK|macro|SYSCON_FRGCTRL_MULT_MASK
DECL|SYSCON_FRGCTRL_MULT_SHIFT|macro|SYSCON_FRGCTRL_MULT_SHIFT
DECL|SYSCON_FRGCTRL_MULT|macro|SYSCON_FRGCTRL_MULT
DECL|SYSCON_FROCTRL_FREQTRIM_MASK|macro|SYSCON_FROCTRL_FREQTRIM_MASK
DECL|SYSCON_FROCTRL_FREQTRIM_SHIFT|macro|SYSCON_FROCTRL_FREQTRIM_SHIFT
DECL|SYSCON_FROCTRL_FREQTRIM|macro|SYSCON_FROCTRL_FREQTRIM
DECL|SYSCON_FROCTRL_HSPDCLK_MASK|macro|SYSCON_FROCTRL_HSPDCLK_MASK
DECL|SYSCON_FROCTRL_HSPDCLK_SHIFT|macro|SYSCON_FROCTRL_HSPDCLK_SHIFT
DECL|SYSCON_FROCTRL_HSPDCLK|macro|SYSCON_FROCTRL_HSPDCLK
DECL|SYSCON_FROCTRL_SEL_MASK|macro|SYSCON_FROCTRL_SEL_MASK
DECL|SYSCON_FROCTRL_SEL_SHIFT|macro|SYSCON_FROCTRL_SEL_SHIFT
DECL|SYSCON_FROCTRL_SEL|macro|SYSCON_FROCTRL_SEL
DECL|SYSCON_FROCTRL_TRIM_MASK|macro|SYSCON_FROCTRL_TRIM_MASK
DECL|SYSCON_FROCTRL_TRIM_SHIFT|macro|SYSCON_FROCTRL_TRIM_SHIFT
DECL|SYSCON_FROCTRL_TRIM|macro|SYSCON_FROCTRL_TRIM
DECL|SYSCON_FROCTRL_USBCLKADJ_MASK|macro|SYSCON_FROCTRL_USBCLKADJ_MASK
DECL|SYSCON_FROCTRL_USBCLKADJ_SHIFT|macro|SYSCON_FROCTRL_USBCLKADJ_SHIFT
DECL|SYSCON_FROCTRL_USBCLKADJ|macro|SYSCON_FROCTRL_USBCLKADJ
DECL|SYSCON_FROCTRL_USBMODCHG_MASK|macro|SYSCON_FROCTRL_USBMODCHG_MASK
DECL|SYSCON_FROCTRL_USBMODCHG_SHIFT|macro|SYSCON_FROCTRL_USBMODCHG_SHIFT
DECL|SYSCON_FROCTRL_USBMODCHG|macro|SYSCON_FROCTRL_USBMODCHG
DECL|SYSCON_FROCTRL_WRTRIM_MASK|macro|SYSCON_FROCTRL_WRTRIM_MASK
DECL|SYSCON_FROCTRL_WRTRIM_SHIFT|macro|SYSCON_FROCTRL_WRTRIM_SHIFT
DECL|SYSCON_FROCTRL_WRTRIM|macro|SYSCON_FROCTRL_WRTRIM
DECL|SYSCON_FXCOMCLKSEL_COUNT|macro|SYSCON_FXCOMCLKSEL_COUNT
DECL|SYSCON_FXCOMCLKSEL_SEL_MASK|macro|SYSCON_FXCOMCLKSEL_SEL_MASK
DECL|SYSCON_FXCOMCLKSEL_SEL_SHIFT|macro|SYSCON_FXCOMCLKSEL_SEL_SHIFT
DECL|SYSCON_FXCOMCLKSEL_SEL|macro|SYSCON_FXCOMCLKSEL_SEL
DECL|SYSCON_HWWAKE_FCWAKE_MASK|macro|SYSCON_HWWAKE_FCWAKE_MASK
DECL|SYSCON_HWWAKE_FCWAKE_SHIFT|macro|SYSCON_HWWAKE_FCWAKE_SHIFT
DECL|SYSCON_HWWAKE_FCWAKE|macro|SYSCON_HWWAKE_FCWAKE
DECL|SYSCON_HWWAKE_FORCEWAKE_MASK|macro|SYSCON_HWWAKE_FORCEWAKE_MASK
DECL|SYSCON_HWWAKE_FORCEWAKE_SHIFT|macro|SYSCON_HWWAKE_FORCEWAKE_SHIFT
DECL|SYSCON_HWWAKE_FORCEWAKE|macro|SYSCON_HWWAKE_FORCEWAKE
DECL|SYSCON_HWWAKE_WAKEDMA_MASK|macro|SYSCON_HWWAKE_WAKEDMA_MASK
DECL|SYSCON_HWWAKE_WAKEDMA_SHIFT|macro|SYSCON_HWWAKE_WAKEDMA_SHIFT
DECL|SYSCON_HWWAKE_WAKEDMA|macro|SYSCON_HWWAKE_WAKEDMA
DECL|SYSCON_HWWAKE_WAKEDMIC_MASK|macro|SYSCON_HWWAKE_WAKEDMIC_MASK
DECL|SYSCON_HWWAKE_WAKEDMIC_SHIFT|macro|SYSCON_HWWAKE_WAKEDMIC_SHIFT
DECL|SYSCON_HWWAKE_WAKEDMIC|macro|SYSCON_HWWAKE_WAKEDMIC
DECL|SYSCON_JTAGIDCODE_JTAGID_MASK|macro|SYSCON_JTAGIDCODE_JTAGID_MASK
DECL|SYSCON_JTAGIDCODE_JTAGID_SHIFT|macro|SYSCON_JTAGIDCODE_JTAGID_SHIFT
DECL|SYSCON_JTAGIDCODE_JTAGID|macro|SYSCON_JTAGIDCODE_JTAGID
DECL|SYSCON_MAINCLKSELA_SEL_MASK|macro|SYSCON_MAINCLKSELA_SEL_MASK
DECL|SYSCON_MAINCLKSELA_SEL_SHIFT|macro|SYSCON_MAINCLKSELA_SEL_SHIFT
DECL|SYSCON_MAINCLKSELA_SEL|macro|SYSCON_MAINCLKSELA_SEL
DECL|SYSCON_MAINCLKSELB_SEL_MASK|macro|SYSCON_MAINCLKSELB_SEL_MASK
DECL|SYSCON_MAINCLKSELB_SEL_SHIFT|macro|SYSCON_MAINCLKSELB_SEL_SHIFT
DECL|SYSCON_MAINCLKSELB_SEL|macro|SYSCON_MAINCLKSELB_SEL
DECL|SYSCON_MCLKCLKSEL_SEL_MASK|macro|SYSCON_MCLKCLKSEL_SEL_MASK
DECL|SYSCON_MCLKCLKSEL_SEL_SHIFT|macro|SYSCON_MCLKCLKSEL_SEL_SHIFT
DECL|SYSCON_MCLKCLKSEL_SEL|macro|SYSCON_MCLKCLKSEL_SEL
DECL|SYSCON_MCLKDIV_DIV_MASK|macro|SYSCON_MCLKDIV_DIV_MASK
DECL|SYSCON_MCLKDIV_DIV_SHIFT|macro|SYSCON_MCLKDIV_DIV_SHIFT
DECL|SYSCON_MCLKDIV_DIV|macro|SYSCON_MCLKDIV_DIV
DECL|SYSCON_MCLKDIV_HALT_MASK|macro|SYSCON_MCLKDIV_HALT_MASK
DECL|SYSCON_MCLKDIV_HALT_SHIFT|macro|SYSCON_MCLKDIV_HALT_SHIFT
DECL|SYSCON_MCLKDIV_HALT|macro|SYSCON_MCLKDIV_HALT
DECL|SYSCON_MCLKDIV_RESET_MASK|macro|SYSCON_MCLKDIV_RESET_MASK
DECL|SYSCON_MCLKDIV_RESET_SHIFT|macro|SYSCON_MCLKDIV_RESET_SHIFT
DECL|SYSCON_MCLKDIV_RESET|macro|SYSCON_MCLKDIV_RESET
DECL|SYSCON_MCLKIO_DIR_MASK|macro|SYSCON_MCLKIO_DIR_MASK
DECL|SYSCON_MCLKIO_DIR_SHIFT|macro|SYSCON_MCLKIO_DIR_SHIFT
DECL|SYSCON_MCLKIO_DIR|macro|SYSCON_MCLKIO_DIR
DECL|SYSCON_NMISRC_IRQM0_MASK|macro|SYSCON_NMISRC_IRQM0_MASK
DECL|SYSCON_NMISRC_IRQM0_SHIFT|macro|SYSCON_NMISRC_IRQM0_SHIFT
DECL|SYSCON_NMISRC_IRQM0|macro|SYSCON_NMISRC_IRQM0
DECL|SYSCON_NMISRC_IRQM4_MASK|macro|SYSCON_NMISRC_IRQM4_MASK
DECL|SYSCON_NMISRC_IRQM4_SHIFT|macro|SYSCON_NMISRC_IRQM4_SHIFT
DECL|SYSCON_NMISRC_IRQM4|macro|SYSCON_NMISRC_IRQM4
DECL|SYSCON_NMISRC_NMIENM0_MASK|macro|SYSCON_NMISRC_NMIENM0_MASK
DECL|SYSCON_NMISRC_NMIENM0_SHIFT|macro|SYSCON_NMISRC_NMIENM0_SHIFT
DECL|SYSCON_NMISRC_NMIENM0|macro|SYSCON_NMISRC_NMIENM0
DECL|SYSCON_NMISRC_NMIENM4_MASK|macro|SYSCON_NMISRC_NMIENM4_MASK
DECL|SYSCON_NMISRC_NMIENM4_SHIFT|macro|SYSCON_NMISRC_NMIENM4_SHIFT
DECL|SYSCON_NMISRC_NMIENM4|macro|SYSCON_NMISRC_NMIENM4
DECL|SYSCON_PDRUNCFGCLR_COUNT|macro|SYSCON_PDRUNCFGCLR_COUNT
DECL|SYSCON_PDRUNCFGCLR_PD_CLR_MASK|macro|SYSCON_PDRUNCFGCLR_PD_CLR_MASK
DECL|SYSCON_PDRUNCFGCLR_PD_CLR_SHIFT|macro|SYSCON_PDRUNCFGCLR_PD_CLR_SHIFT
DECL|SYSCON_PDRUNCFGCLR_PD_CLR|macro|SYSCON_PDRUNCFGCLR_PD_CLR
DECL|SYSCON_PDRUNCFGSET_COUNT|macro|SYSCON_PDRUNCFGSET_COUNT
DECL|SYSCON_PDRUNCFGSET_PD_SET_MASK|macro|SYSCON_PDRUNCFGSET_PD_SET_MASK
DECL|SYSCON_PDRUNCFGSET_PD_SET_SHIFT|macro|SYSCON_PDRUNCFGSET_PD_SET_SHIFT
DECL|SYSCON_PDRUNCFGSET_PD_SET|macro|SYSCON_PDRUNCFGSET_PD_SET
DECL|SYSCON_PDRUNCFG_COUNT|macro|SYSCON_PDRUNCFG_COUNT
DECL|SYSCON_PDRUNCFG_LP_VDDFLASH_MASK|macro|SYSCON_PDRUNCFG_LP_VDDFLASH_MASK
DECL|SYSCON_PDRUNCFG_LP_VDDFLASH_SHIFT|macro|SYSCON_PDRUNCFG_LP_VDDFLASH_SHIFT
DECL|SYSCON_PDRUNCFG_LP_VDDFLASH|macro|SYSCON_PDRUNCFG_LP_VDDFLASH
DECL|SYSCON_PDRUNCFG_PDEN_ADC0_MASK|macro|SYSCON_PDRUNCFG_PDEN_ADC0_MASK
DECL|SYSCON_PDRUNCFG_PDEN_ADC0_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_ADC0_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_ADC0|macro|SYSCON_PDRUNCFG_PDEN_ADC0
DECL|SYSCON_PDRUNCFG_PDEN_BOD_INTR_MASK|macro|SYSCON_PDRUNCFG_PDEN_BOD_INTR_MASK
DECL|SYSCON_PDRUNCFG_PDEN_BOD_INTR_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_BOD_INTR_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_BOD_INTR|macro|SYSCON_PDRUNCFG_PDEN_BOD_INTR
DECL|SYSCON_PDRUNCFG_PDEN_BOD_RST_MASK|macro|SYSCON_PDRUNCFG_PDEN_BOD_RST_MASK
DECL|SYSCON_PDRUNCFG_PDEN_BOD_RST_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_BOD_RST_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_BOD_RST|macro|SYSCON_PDRUNCFG_PDEN_BOD_RST
DECL|SYSCON_PDRUNCFG_PDEN_FRO_MASK|macro|SYSCON_PDRUNCFG_PDEN_FRO_MASK
DECL|SYSCON_PDRUNCFG_PDEN_FRO_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_FRO_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_FRO|macro|SYSCON_PDRUNCFG_PDEN_FRO
DECL|SYSCON_PDRUNCFG_PDEN_ROM_MASK|macro|SYSCON_PDRUNCFG_PDEN_ROM_MASK
DECL|SYSCON_PDRUNCFG_PDEN_ROM_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_ROM_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_ROM|macro|SYSCON_PDRUNCFG_PDEN_ROM
DECL|SYSCON_PDRUNCFG_PDEN_SRAM0_MASK|macro|SYSCON_PDRUNCFG_PDEN_SRAM0_MASK
DECL|SYSCON_PDRUNCFG_PDEN_SRAM0_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_SRAM0_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_SRAM0|macro|SYSCON_PDRUNCFG_PDEN_SRAM0
DECL|SYSCON_PDRUNCFG_PDEN_SRAM1_MASK|macro|SYSCON_PDRUNCFG_PDEN_SRAM1_MASK
DECL|SYSCON_PDRUNCFG_PDEN_SRAM1_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_SRAM1_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_SRAM1|macro|SYSCON_PDRUNCFG_PDEN_SRAM1
DECL|SYSCON_PDRUNCFG_PDEN_SRAM2_MASK|macro|SYSCON_PDRUNCFG_PDEN_SRAM2_MASK
DECL|SYSCON_PDRUNCFG_PDEN_SRAM2_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_SRAM2_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_SRAM2|macro|SYSCON_PDRUNCFG_PDEN_SRAM2
DECL|SYSCON_PDRUNCFG_PDEN_SRAMX_MASK|macro|SYSCON_PDRUNCFG_PDEN_SRAMX_MASK
DECL|SYSCON_PDRUNCFG_PDEN_SRAMX_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_SRAMX_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_SRAMX|macro|SYSCON_PDRUNCFG_PDEN_SRAMX
DECL|SYSCON_PDRUNCFG_PDEN_SYS_PLL_MASK|macro|SYSCON_PDRUNCFG_PDEN_SYS_PLL_MASK
DECL|SYSCON_PDRUNCFG_PDEN_SYS_PLL_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_SYS_PLL_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_SYS_PLL|macro|SYSCON_PDRUNCFG_PDEN_SYS_PLL
DECL|SYSCON_PDRUNCFG_PDEN_TS_MASK|macro|SYSCON_PDRUNCFG_PDEN_TS_MASK
DECL|SYSCON_PDRUNCFG_PDEN_TS_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_TS_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_TS|macro|SYSCON_PDRUNCFG_PDEN_TS
DECL|SYSCON_PDRUNCFG_PDEN_USB_PHY_MASK|macro|SYSCON_PDRUNCFG_PDEN_USB_PHY_MASK
DECL|SYSCON_PDRUNCFG_PDEN_USB_PHY_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_USB_PHY_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_USB_PHY|macro|SYSCON_PDRUNCFG_PDEN_USB_PHY
DECL|SYSCON_PDRUNCFG_PDEN_VDDA_MASK|macro|SYSCON_PDRUNCFG_PDEN_VDDA_MASK
DECL|SYSCON_PDRUNCFG_PDEN_VDDA_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_VDDA_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_VDDA|macro|SYSCON_PDRUNCFG_PDEN_VDDA
DECL|SYSCON_PDRUNCFG_PDEN_VREFP_MASK|macro|SYSCON_PDRUNCFG_PDEN_VREFP_MASK
DECL|SYSCON_PDRUNCFG_PDEN_VREFP_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_VREFP_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_VREFP|macro|SYSCON_PDRUNCFG_PDEN_VREFP
DECL|SYSCON_PDRUNCFG_PDEN_WDT_OSC_MASK|macro|SYSCON_PDRUNCFG_PDEN_WDT_OSC_MASK
DECL|SYSCON_PDRUNCFG_PDEN_WDT_OSC_SHIFT|macro|SYSCON_PDRUNCFG_PDEN_WDT_OSC_SHIFT
DECL|SYSCON_PDRUNCFG_PDEN_WDT_OSC|macro|SYSCON_PDRUNCFG_PDEN_WDT_OSC
DECL|SYSCON_PDRUNCFG_PD_ALT_FLASH_IBG_MASK|macro|SYSCON_PDRUNCFG_PD_ALT_FLASH_IBG_MASK
DECL|SYSCON_PDRUNCFG_PD_ALT_FLASH_IBG_SHIFT|macro|SYSCON_PDRUNCFG_PD_ALT_FLASH_IBG_SHIFT
DECL|SYSCON_PDRUNCFG_PD_ALT_FLASH_IBG|macro|SYSCON_PDRUNCFG_PD_ALT_FLASH_IBG
DECL|SYSCON_PDRUNCFG_PD_FLASH_BG_MASK|macro|SYSCON_PDRUNCFG_PD_FLASH_BG_MASK
DECL|SYSCON_PDRUNCFG_PD_FLASH_BG_SHIFT|macro|SYSCON_PDRUNCFG_PD_FLASH_BG_SHIFT
DECL|SYSCON_PDRUNCFG_PD_FLASH_BG|macro|SYSCON_PDRUNCFG_PD_FLASH_BG
DECL|SYSCON_PDRUNCFG_PD_FLASH_MASK|macro|SYSCON_PDRUNCFG_PD_FLASH_MASK
DECL|SYSCON_PDRUNCFG_PD_FLASH_SHIFT|macro|SYSCON_PDRUNCFG_PD_FLASH_SHIFT
DECL|SYSCON_PDRUNCFG_PD_FLASH|macro|SYSCON_PDRUNCFG_PD_FLASH
DECL|SYSCON_PDRUNCFG_PD_VDDFLASH_MASK|macro|SYSCON_PDRUNCFG_PD_VDDFLASH_MASK
DECL|SYSCON_PDRUNCFG_PD_VDDFLASH_SHIFT|macro|SYSCON_PDRUNCFG_PD_VDDFLASH_SHIFT
DECL|SYSCON_PDRUNCFG_PD_VDDFLASH|macro|SYSCON_PDRUNCFG_PD_VDDFLASH
DECL|SYSCON_PDRUNCFG_PD_VDDHV_ENA_MASK|macro|SYSCON_PDRUNCFG_PD_VDDHV_ENA_MASK
DECL|SYSCON_PDRUNCFG_PD_VDDHV_ENA_SHIFT|macro|SYSCON_PDRUNCFG_PD_VDDHV_ENA_SHIFT
DECL|SYSCON_PDRUNCFG_PD_VDDHV_ENA|macro|SYSCON_PDRUNCFG_PD_VDDHV_ENA
DECL|SYSCON_PDRUNCFG_SEL_ALT_FLASH_IBG_MASK|macro|SYSCON_PDRUNCFG_SEL_ALT_FLASH_IBG_MASK
DECL|SYSCON_PDRUNCFG_SEL_ALT_FLASH_IBG_SHIFT|macro|SYSCON_PDRUNCFG_SEL_ALT_FLASH_IBG_SHIFT
DECL|SYSCON_PDRUNCFG_SEL_ALT_FLASH_IBG|macro|SYSCON_PDRUNCFG_SEL_ALT_FLASH_IBG
DECL|SYSCON_PDSLEEPCFG_COUNT|macro|SYSCON_PDSLEEPCFG_COUNT
DECL|SYSCON_PDSLEEPCFG_PD_SLEEP_MASK|macro|SYSCON_PDSLEEPCFG_PD_SLEEP_MASK
DECL|SYSCON_PDSLEEPCFG_PD_SLEEP_SHIFT|macro|SYSCON_PDSLEEPCFG_PD_SLEEP_SHIFT
DECL|SYSCON_PDSLEEPCFG_PD_SLEEP|macro|SYSCON_PDSLEEPCFG_PD_SLEEP
DECL|SYSCON_PIOPORCAP_COUNT|macro|SYSCON_PIOPORCAP_COUNT
DECL|SYSCON_PIOPORCAP_PIOPORCAP_MASK|macro|SYSCON_PIOPORCAP_PIOPORCAP_MASK
DECL|SYSCON_PIOPORCAP_PIOPORCAP_SHIFT|macro|SYSCON_PIOPORCAP_PIOPORCAP_SHIFT
DECL|SYSCON_PIOPORCAP_PIOPORCAP|macro|SYSCON_PIOPORCAP_PIOPORCAP
DECL|SYSCON_PIORESCAP_COUNT|macro|SYSCON_PIORESCAP_COUNT
DECL|SYSCON_PIORESCAP_PIORESCAP_MASK|macro|SYSCON_PIORESCAP_PIORESCAP_MASK
DECL|SYSCON_PIORESCAP_PIORESCAP_SHIFT|macro|SYSCON_PIORESCAP_PIORESCAP_SHIFT
DECL|SYSCON_PIORESCAP_PIORESCAP|macro|SYSCON_PIORESCAP_PIORESCAP
DECL|SYSCON_PRESETCTRLCLR_COUNT|macro|SYSCON_PRESETCTRLCLR_COUNT
DECL|SYSCON_PRESETCTRLCLR_RST_CLR_MASK|macro|SYSCON_PRESETCTRLCLR_RST_CLR_MASK
DECL|SYSCON_PRESETCTRLCLR_RST_CLR_SHIFT|macro|SYSCON_PRESETCTRLCLR_RST_CLR_SHIFT
DECL|SYSCON_PRESETCTRLCLR_RST_CLR|macro|SYSCON_PRESETCTRLCLR_RST_CLR
DECL|SYSCON_PRESETCTRLSET_COUNT|macro|SYSCON_PRESETCTRLSET_COUNT
DECL|SYSCON_PRESETCTRLSET_RST_SET_MASK|macro|SYSCON_PRESETCTRLSET_RST_SET_MASK
DECL|SYSCON_PRESETCTRLSET_RST_SET_SHIFT|macro|SYSCON_PRESETCTRLSET_RST_SET_SHIFT
DECL|SYSCON_PRESETCTRLSET_RST_SET|macro|SYSCON_PRESETCTRLSET_RST_SET
DECL|SYSCON_PRESETCTRL_ADC0_RST_MASK|macro|SYSCON_PRESETCTRL_ADC0_RST_MASK
DECL|SYSCON_PRESETCTRL_ADC0_RST_SHIFT|macro|SYSCON_PRESETCTRL_ADC0_RST_SHIFT
DECL|SYSCON_PRESETCTRL_ADC0_RST|macro|SYSCON_PRESETCTRL_ADC0_RST
DECL|SYSCON_PRESETCTRL_COUNT|macro|SYSCON_PRESETCTRL_COUNT
DECL|SYSCON_PRESETCTRL_CRC_RST_MASK|macro|SYSCON_PRESETCTRL_CRC_RST_MASK
DECL|SYSCON_PRESETCTRL_CRC_RST_SHIFT|macro|SYSCON_PRESETCTRL_CRC_RST_SHIFT
DECL|SYSCON_PRESETCTRL_CRC_RST|macro|SYSCON_PRESETCTRL_CRC_RST
DECL|SYSCON_PRESETCTRL_CTIMER0_RST_MASK|macro|SYSCON_PRESETCTRL_CTIMER0_RST_MASK
DECL|SYSCON_PRESETCTRL_CTIMER0_RST_SHIFT|macro|SYSCON_PRESETCTRL_CTIMER0_RST_SHIFT
DECL|SYSCON_PRESETCTRL_CTIMER0_RST|macro|SYSCON_PRESETCTRL_CTIMER0_RST
DECL|SYSCON_PRESETCTRL_CTIMER1_RST_MASK|macro|SYSCON_PRESETCTRL_CTIMER1_RST_MASK
DECL|SYSCON_PRESETCTRL_CTIMER1_RST_SHIFT|macro|SYSCON_PRESETCTRL_CTIMER1_RST_SHIFT
DECL|SYSCON_PRESETCTRL_CTIMER1_RST|macro|SYSCON_PRESETCTRL_CTIMER1_RST
DECL|SYSCON_PRESETCTRL_CTIMER2_RST_MASK|macro|SYSCON_PRESETCTRL_CTIMER2_RST_MASK
DECL|SYSCON_PRESETCTRL_CTIMER2_RST_SHIFT|macro|SYSCON_PRESETCTRL_CTIMER2_RST_SHIFT
DECL|SYSCON_PRESETCTRL_CTIMER2_RST|macro|SYSCON_PRESETCTRL_CTIMER2_RST
DECL|SYSCON_PRESETCTRL_DMA0_RST_MASK|macro|SYSCON_PRESETCTRL_DMA0_RST_MASK
DECL|SYSCON_PRESETCTRL_DMA0_RST_SHIFT|macro|SYSCON_PRESETCTRL_DMA0_RST_SHIFT
DECL|SYSCON_PRESETCTRL_DMA0_RST|macro|SYSCON_PRESETCTRL_DMA0_RST
DECL|SYSCON_PRESETCTRL_DMIC0_RST_MASK|macro|SYSCON_PRESETCTRL_DMIC0_RST_MASK
DECL|SYSCON_PRESETCTRL_DMIC0_RST_SHIFT|macro|SYSCON_PRESETCTRL_DMIC0_RST_SHIFT
DECL|SYSCON_PRESETCTRL_DMIC0_RST|macro|SYSCON_PRESETCTRL_DMIC0_RST
DECL|SYSCON_PRESETCTRL_FC0_RST_MASK|macro|SYSCON_PRESETCTRL_FC0_RST_MASK
DECL|SYSCON_PRESETCTRL_FC0_RST_SHIFT|macro|SYSCON_PRESETCTRL_FC0_RST_SHIFT
DECL|SYSCON_PRESETCTRL_FC0_RST|macro|SYSCON_PRESETCTRL_FC0_RST
DECL|SYSCON_PRESETCTRL_FC1_RST_MASK|macro|SYSCON_PRESETCTRL_FC1_RST_MASK
DECL|SYSCON_PRESETCTRL_FC1_RST_SHIFT|macro|SYSCON_PRESETCTRL_FC1_RST_SHIFT
DECL|SYSCON_PRESETCTRL_FC1_RST|macro|SYSCON_PRESETCTRL_FC1_RST
DECL|SYSCON_PRESETCTRL_FC2_RST_MASK|macro|SYSCON_PRESETCTRL_FC2_RST_MASK
DECL|SYSCON_PRESETCTRL_FC2_RST_SHIFT|macro|SYSCON_PRESETCTRL_FC2_RST_SHIFT
DECL|SYSCON_PRESETCTRL_FC2_RST|macro|SYSCON_PRESETCTRL_FC2_RST
DECL|SYSCON_PRESETCTRL_FC3_RST_MASK|macro|SYSCON_PRESETCTRL_FC3_RST_MASK
DECL|SYSCON_PRESETCTRL_FC3_RST_SHIFT|macro|SYSCON_PRESETCTRL_FC3_RST_SHIFT
DECL|SYSCON_PRESETCTRL_FC3_RST|macro|SYSCON_PRESETCTRL_FC3_RST
DECL|SYSCON_PRESETCTRL_FC4_RST_MASK|macro|SYSCON_PRESETCTRL_FC4_RST_MASK
DECL|SYSCON_PRESETCTRL_FC4_RST_SHIFT|macro|SYSCON_PRESETCTRL_FC4_RST_SHIFT
DECL|SYSCON_PRESETCTRL_FC4_RST|macro|SYSCON_PRESETCTRL_FC4_RST
DECL|SYSCON_PRESETCTRL_FC5_RST_MASK|macro|SYSCON_PRESETCTRL_FC5_RST_MASK
DECL|SYSCON_PRESETCTRL_FC5_RST_SHIFT|macro|SYSCON_PRESETCTRL_FC5_RST_SHIFT
DECL|SYSCON_PRESETCTRL_FC5_RST|macro|SYSCON_PRESETCTRL_FC5_RST
DECL|SYSCON_PRESETCTRL_FC6_RST_MASK|macro|SYSCON_PRESETCTRL_FC6_RST_MASK
DECL|SYSCON_PRESETCTRL_FC6_RST_SHIFT|macro|SYSCON_PRESETCTRL_FC6_RST_SHIFT
DECL|SYSCON_PRESETCTRL_FC6_RST|macro|SYSCON_PRESETCTRL_FC6_RST
DECL|SYSCON_PRESETCTRL_FC7_RST_MASK|macro|SYSCON_PRESETCTRL_FC7_RST_MASK
DECL|SYSCON_PRESETCTRL_FC7_RST_SHIFT|macro|SYSCON_PRESETCTRL_FC7_RST_SHIFT
DECL|SYSCON_PRESETCTRL_FC7_RST|macro|SYSCON_PRESETCTRL_FC7_RST
DECL|SYSCON_PRESETCTRL_FLASH_RST_MASK|macro|SYSCON_PRESETCTRL_FLASH_RST_MASK
DECL|SYSCON_PRESETCTRL_FLASH_RST_SHIFT|macro|SYSCON_PRESETCTRL_FLASH_RST_SHIFT
DECL|SYSCON_PRESETCTRL_FLASH_RST|macro|SYSCON_PRESETCTRL_FLASH_RST
DECL|SYSCON_PRESETCTRL_FMC_RST_MASK|macro|SYSCON_PRESETCTRL_FMC_RST_MASK
DECL|SYSCON_PRESETCTRL_FMC_RST_SHIFT|macro|SYSCON_PRESETCTRL_FMC_RST_SHIFT
DECL|SYSCON_PRESETCTRL_FMC_RST|macro|SYSCON_PRESETCTRL_FMC_RST
DECL|SYSCON_PRESETCTRL_GINT_RST_MASK|macro|SYSCON_PRESETCTRL_GINT_RST_MASK
DECL|SYSCON_PRESETCTRL_GINT_RST_SHIFT|macro|SYSCON_PRESETCTRL_GINT_RST_SHIFT
DECL|SYSCON_PRESETCTRL_GINT_RST|macro|SYSCON_PRESETCTRL_GINT_RST
DECL|SYSCON_PRESETCTRL_GPIO0_RST_MASK|macro|SYSCON_PRESETCTRL_GPIO0_RST_MASK
DECL|SYSCON_PRESETCTRL_GPIO0_RST_SHIFT|macro|SYSCON_PRESETCTRL_GPIO0_RST_SHIFT
DECL|SYSCON_PRESETCTRL_GPIO0_RST|macro|SYSCON_PRESETCTRL_GPIO0_RST
DECL|SYSCON_PRESETCTRL_GPIO1_RST_MASK|macro|SYSCON_PRESETCTRL_GPIO1_RST_MASK
DECL|SYSCON_PRESETCTRL_GPIO1_RST_SHIFT|macro|SYSCON_PRESETCTRL_GPIO1_RST_SHIFT
DECL|SYSCON_PRESETCTRL_GPIO1_RST|macro|SYSCON_PRESETCTRL_GPIO1_RST
DECL|SYSCON_PRESETCTRL_IOCON_RST_MASK|macro|SYSCON_PRESETCTRL_IOCON_RST_MASK
DECL|SYSCON_PRESETCTRL_IOCON_RST_SHIFT|macro|SYSCON_PRESETCTRL_IOCON_RST_SHIFT
DECL|SYSCON_PRESETCTRL_IOCON_RST|macro|SYSCON_PRESETCTRL_IOCON_RST
DECL|SYSCON_PRESETCTRL_MRT0_RST_MASK|macro|SYSCON_PRESETCTRL_MRT0_RST_MASK
DECL|SYSCON_PRESETCTRL_MRT0_RST_SHIFT|macro|SYSCON_PRESETCTRL_MRT0_RST_SHIFT
DECL|SYSCON_PRESETCTRL_MRT0_RST|macro|SYSCON_PRESETCTRL_MRT0_RST
DECL|SYSCON_PRESETCTRL_MUX_RST_MASK|macro|SYSCON_PRESETCTRL_MUX_RST_MASK
DECL|SYSCON_PRESETCTRL_MUX_RST_SHIFT|macro|SYSCON_PRESETCTRL_MUX_RST_SHIFT
DECL|SYSCON_PRESETCTRL_MUX_RST|macro|SYSCON_PRESETCTRL_MUX_RST
DECL|SYSCON_PRESETCTRL_PINT_RST_MASK|macro|SYSCON_PRESETCTRL_PINT_RST_MASK
DECL|SYSCON_PRESETCTRL_PINT_RST_SHIFT|macro|SYSCON_PRESETCTRL_PINT_RST_SHIFT
DECL|SYSCON_PRESETCTRL_PINT_RST|macro|SYSCON_PRESETCTRL_PINT_RST
DECL|SYSCON_PRESETCTRL_SCT0_RST_MASK|macro|SYSCON_PRESETCTRL_SCT0_RST_MASK
DECL|SYSCON_PRESETCTRL_SCT0_RST_SHIFT|macro|SYSCON_PRESETCTRL_SCT0_RST_SHIFT
DECL|SYSCON_PRESETCTRL_SCT0_RST|macro|SYSCON_PRESETCTRL_SCT0_RST
DECL|SYSCON_PRESETCTRL_USB0_RST_MASK|macro|SYSCON_PRESETCTRL_USB0_RST_MASK
DECL|SYSCON_PRESETCTRL_USB0_RST_SHIFT|macro|SYSCON_PRESETCTRL_USB0_RST_SHIFT
DECL|SYSCON_PRESETCTRL_USB0_RST|macro|SYSCON_PRESETCTRL_USB0_RST
DECL|SYSCON_PRESETCTRL_UTICK0_RST_MASK|macro|SYSCON_PRESETCTRL_UTICK0_RST_MASK
DECL|SYSCON_PRESETCTRL_UTICK0_RST_SHIFT|macro|SYSCON_PRESETCTRL_UTICK0_RST_SHIFT
DECL|SYSCON_PRESETCTRL_UTICK0_RST|macro|SYSCON_PRESETCTRL_UTICK0_RST
DECL|SYSCON_PRESETCTRL_WWDT_RST_MASK|macro|SYSCON_PRESETCTRL_WWDT_RST_MASK
DECL|SYSCON_PRESETCTRL_WWDT_RST_SHIFT|macro|SYSCON_PRESETCTRL_WWDT_RST_SHIFT
DECL|SYSCON_PRESETCTRL_WWDT_RST|macro|SYSCON_PRESETCTRL_WWDT_RST
DECL|SYSCON_RTCOSCCTRL_EN_MASK|macro|SYSCON_RTCOSCCTRL_EN_MASK
DECL|SYSCON_RTCOSCCTRL_EN_SHIFT|macro|SYSCON_RTCOSCCTRL_EN_SHIFT
DECL|SYSCON_RTCOSCCTRL_EN|macro|SYSCON_RTCOSCCTRL_EN
DECL|SYSCON_SPIFICLKDIV_DIV_MASK|macro|SYSCON_SPIFICLKDIV_DIV_MASK
DECL|SYSCON_SPIFICLKDIV_DIV_SHIFT|macro|SYSCON_SPIFICLKDIV_DIV_SHIFT
DECL|SYSCON_SPIFICLKDIV_DIV|macro|SYSCON_SPIFICLKDIV_DIV
DECL|SYSCON_SPIFICLKDIV_HALT_MASK|macro|SYSCON_SPIFICLKDIV_HALT_MASK
DECL|SYSCON_SPIFICLKDIV_HALT_SHIFT|macro|SYSCON_SPIFICLKDIV_HALT_SHIFT
DECL|SYSCON_SPIFICLKDIV_HALT|macro|SYSCON_SPIFICLKDIV_HALT
DECL|SYSCON_SPIFICLKDIV_RESET_MASK|macro|SYSCON_SPIFICLKDIV_RESET_MASK
DECL|SYSCON_SPIFICLKDIV_RESET_SHIFT|macro|SYSCON_SPIFICLKDIV_RESET_SHIFT
DECL|SYSCON_SPIFICLKDIV_RESET|macro|SYSCON_SPIFICLKDIV_RESET
DECL|SYSCON_SPIFICLKSEL_SEL_MASK|macro|SYSCON_SPIFICLKSEL_SEL_MASK
DECL|SYSCON_SPIFICLKSEL_SEL_SHIFT|macro|SYSCON_SPIFICLKSEL_SEL_SHIFT
DECL|SYSCON_SPIFICLKSEL_SEL|macro|SYSCON_SPIFICLKSEL_SEL
DECL|SYSCON_STARTERCLR_COUNT|macro|SYSCON_STARTERCLR_COUNT
DECL|SYSCON_STARTERCLR_START_CLR_MASK|macro|SYSCON_STARTERCLR_START_CLR_MASK
DECL|SYSCON_STARTERCLR_START_CLR_SHIFT|macro|SYSCON_STARTERCLR_START_CLR_SHIFT
DECL|SYSCON_STARTERCLR_START_CLR|macro|SYSCON_STARTERCLR_START_CLR
DECL|SYSCON_STARTERP_ADC0_SEQA_MASK|macro|SYSCON_STARTERP_ADC0_SEQA_MASK
DECL|SYSCON_STARTERP_ADC0_SEQA_SHIFT|macro|SYSCON_STARTERP_ADC0_SEQA_SHIFT
DECL|SYSCON_STARTERP_ADC0_SEQA|macro|SYSCON_STARTERP_ADC0_SEQA
DECL|SYSCON_STARTERP_ADC0_SEQB_MASK|macro|SYSCON_STARTERP_ADC0_SEQB_MASK
DECL|SYSCON_STARTERP_ADC0_SEQB_SHIFT|macro|SYSCON_STARTERP_ADC0_SEQB_SHIFT
DECL|SYSCON_STARTERP_ADC0_SEQB|macro|SYSCON_STARTERP_ADC0_SEQB
DECL|SYSCON_STARTERP_ADC0_THCMP_MASK|macro|SYSCON_STARTERP_ADC0_THCMP_MASK
DECL|SYSCON_STARTERP_ADC0_THCMP_SHIFT|macro|SYSCON_STARTERP_ADC0_THCMP_SHIFT
DECL|SYSCON_STARTERP_ADC0_THCMP|macro|SYSCON_STARTERP_ADC0_THCMP
DECL|SYSCON_STARTERP_COUNT|macro|SYSCON_STARTERP_COUNT
DECL|SYSCON_STARTERP_CTIMER0_MASK|macro|SYSCON_STARTERP_CTIMER0_MASK
DECL|SYSCON_STARTERP_CTIMER0_SHIFT|macro|SYSCON_STARTERP_CTIMER0_SHIFT
DECL|SYSCON_STARTERP_CTIMER0|macro|SYSCON_STARTERP_CTIMER0
DECL|SYSCON_STARTERP_CTIMER1_MASK|macro|SYSCON_STARTERP_CTIMER1_MASK
DECL|SYSCON_STARTERP_CTIMER1_SHIFT|macro|SYSCON_STARTERP_CTIMER1_SHIFT
DECL|SYSCON_STARTERP_CTIMER1|macro|SYSCON_STARTERP_CTIMER1
DECL|SYSCON_STARTERP_CTIMER2_MASK|macro|SYSCON_STARTERP_CTIMER2_MASK
DECL|SYSCON_STARTERP_CTIMER2_SHIFT|macro|SYSCON_STARTERP_CTIMER2_SHIFT
DECL|SYSCON_STARTERP_CTIMER2|macro|SYSCON_STARTERP_CTIMER2
DECL|SYSCON_STARTERP_CTIMER3_MASK|macro|SYSCON_STARTERP_CTIMER3_MASK
DECL|SYSCON_STARTERP_CTIMER3_SHIFT|macro|SYSCON_STARTERP_CTIMER3_SHIFT
DECL|SYSCON_STARTERP_CTIMER3|macro|SYSCON_STARTERP_CTIMER3
DECL|SYSCON_STARTERP_CTIMER4_MASK|macro|SYSCON_STARTERP_CTIMER4_MASK
DECL|SYSCON_STARTERP_CTIMER4_SHIFT|macro|SYSCON_STARTERP_CTIMER4_SHIFT
DECL|SYSCON_STARTERP_CTIMER4|macro|SYSCON_STARTERP_CTIMER4
DECL|SYSCON_STARTERP_DMA0_MASK|macro|SYSCON_STARTERP_DMA0_MASK
DECL|SYSCON_STARTERP_DMA0_SHIFT|macro|SYSCON_STARTERP_DMA0_SHIFT
DECL|SYSCON_STARTERP_DMA0|macro|SYSCON_STARTERP_DMA0
DECL|SYSCON_STARTERP_DMIC0_MASK|macro|SYSCON_STARTERP_DMIC0_MASK
DECL|SYSCON_STARTERP_DMIC0_SHIFT|macro|SYSCON_STARTERP_DMIC0_SHIFT
DECL|SYSCON_STARTERP_DMIC0|macro|SYSCON_STARTERP_DMIC0
DECL|SYSCON_STARTERP_FLEXCOMM0_MASK|macro|SYSCON_STARTERP_FLEXCOMM0_MASK
DECL|SYSCON_STARTERP_FLEXCOMM0_SHIFT|macro|SYSCON_STARTERP_FLEXCOMM0_SHIFT
DECL|SYSCON_STARTERP_FLEXCOMM0|macro|SYSCON_STARTERP_FLEXCOMM0
DECL|SYSCON_STARTERP_FLEXCOMM1_MASK|macro|SYSCON_STARTERP_FLEXCOMM1_MASK
DECL|SYSCON_STARTERP_FLEXCOMM1_SHIFT|macro|SYSCON_STARTERP_FLEXCOMM1_SHIFT
DECL|SYSCON_STARTERP_FLEXCOMM1|macro|SYSCON_STARTERP_FLEXCOMM1
DECL|SYSCON_STARTERP_FLEXCOMM2_MASK|macro|SYSCON_STARTERP_FLEXCOMM2_MASK
DECL|SYSCON_STARTERP_FLEXCOMM2_SHIFT|macro|SYSCON_STARTERP_FLEXCOMM2_SHIFT
DECL|SYSCON_STARTERP_FLEXCOMM2|macro|SYSCON_STARTERP_FLEXCOMM2
DECL|SYSCON_STARTERP_FLEXCOMM3_MASK|macro|SYSCON_STARTERP_FLEXCOMM3_MASK
DECL|SYSCON_STARTERP_FLEXCOMM3_SHIFT|macro|SYSCON_STARTERP_FLEXCOMM3_SHIFT
DECL|SYSCON_STARTERP_FLEXCOMM3|macro|SYSCON_STARTERP_FLEXCOMM3
DECL|SYSCON_STARTERP_FLEXCOMM4_MASK|macro|SYSCON_STARTERP_FLEXCOMM4_MASK
DECL|SYSCON_STARTERP_FLEXCOMM4_SHIFT|macro|SYSCON_STARTERP_FLEXCOMM4_SHIFT
DECL|SYSCON_STARTERP_FLEXCOMM4|macro|SYSCON_STARTERP_FLEXCOMM4
DECL|SYSCON_STARTERP_FLEXCOMM5_MASK|macro|SYSCON_STARTERP_FLEXCOMM5_MASK
DECL|SYSCON_STARTERP_FLEXCOMM5_SHIFT|macro|SYSCON_STARTERP_FLEXCOMM5_SHIFT
DECL|SYSCON_STARTERP_FLEXCOMM5|macro|SYSCON_STARTERP_FLEXCOMM5
DECL|SYSCON_STARTERP_FLEXCOMM6_MASK|macro|SYSCON_STARTERP_FLEXCOMM6_MASK
DECL|SYSCON_STARTERP_FLEXCOMM6_SHIFT|macro|SYSCON_STARTERP_FLEXCOMM6_SHIFT
DECL|SYSCON_STARTERP_FLEXCOMM6|macro|SYSCON_STARTERP_FLEXCOMM6
DECL|SYSCON_STARTERP_FLEXCOMM7_MASK|macro|SYSCON_STARTERP_FLEXCOMM7_MASK
DECL|SYSCON_STARTERP_FLEXCOMM7_SHIFT|macro|SYSCON_STARTERP_FLEXCOMM7_SHIFT
DECL|SYSCON_STARTERP_FLEXCOMM7|macro|SYSCON_STARTERP_FLEXCOMM7
DECL|SYSCON_STARTERP_GINT0_MASK|macro|SYSCON_STARTERP_GINT0_MASK
DECL|SYSCON_STARTERP_GINT0_SHIFT|macro|SYSCON_STARTERP_GINT0_SHIFT
DECL|SYSCON_STARTERP_GINT0|macro|SYSCON_STARTERP_GINT0
DECL|SYSCON_STARTERP_GINT1_MASK|macro|SYSCON_STARTERP_GINT1_MASK
DECL|SYSCON_STARTERP_GINT1_SHIFT|macro|SYSCON_STARTERP_GINT1_SHIFT
DECL|SYSCON_STARTERP_GINT1|macro|SYSCON_STARTERP_GINT1
DECL|SYSCON_STARTERP_MAILBOX_MASK|macro|SYSCON_STARTERP_MAILBOX_MASK
DECL|SYSCON_STARTERP_MAILBOX_SHIFT|macro|SYSCON_STARTERP_MAILBOX_SHIFT
DECL|SYSCON_STARTERP_MAILBOX|macro|SYSCON_STARTERP_MAILBOX
DECL|SYSCON_STARTERP_MRT0_MASK|macro|SYSCON_STARTERP_MRT0_MASK
DECL|SYSCON_STARTERP_MRT0_SHIFT|macro|SYSCON_STARTERP_MRT0_SHIFT
DECL|SYSCON_STARTERP_MRT0|macro|SYSCON_STARTERP_MRT0
DECL|SYSCON_STARTERP_PINT4_MASK|macro|SYSCON_STARTERP_PINT4_MASK
DECL|SYSCON_STARTERP_PINT4_SHIFT|macro|SYSCON_STARTERP_PINT4_SHIFT
DECL|SYSCON_STARTERP_PINT4|macro|SYSCON_STARTERP_PINT4
DECL|SYSCON_STARTERP_PINT5_MASK|macro|SYSCON_STARTERP_PINT5_MASK
DECL|SYSCON_STARTERP_PINT5_SHIFT|macro|SYSCON_STARTERP_PINT5_SHIFT
DECL|SYSCON_STARTERP_PINT5|macro|SYSCON_STARTERP_PINT5
DECL|SYSCON_STARTERP_PINT6_MASK|macro|SYSCON_STARTERP_PINT6_MASK
DECL|SYSCON_STARTERP_PINT6_SHIFT|macro|SYSCON_STARTERP_PINT6_SHIFT
DECL|SYSCON_STARTERP_PINT6|macro|SYSCON_STARTERP_PINT6
DECL|SYSCON_STARTERP_PINT7_MASK|macro|SYSCON_STARTERP_PINT7_MASK
DECL|SYSCON_STARTERP_PINT7_SHIFT|macro|SYSCON_STARTERP_PINT7_SHIFT
DECL|SYSCON_STARTERP_PINT7|macro|SYSCON_STARTERP_PINT7
DECL|SYSCON_STARTERP_PIN_INT0_MASK|macro|SYSCON_STARTERP_PIN_INT0_MASK
DECL|SYSCON_STARTERP_PIN_INT0_SHIFT|macro|SYSCON_STARTERP_PIN_INT0_SHIFT
DECL|SYSCON_STARTERP_PIN_INT0|macro|SYSCON_STARTERP_PIN_INT0
DECL|SYSCON_STARTERP_PIN_INT1_MASK|macro|SYSCON_STARTERP_PIN_INT1_MASK
DECL|SYSCON_STARTERP_PIN_INT1_SHIFT|macro|SYSCON_STARTERP_PIN_INT1_SHIFT
DECL|SYSCON_STARTERP_PIN_INT1|macro|SYSCON_STARTERP_PIN_INT1
DECL|SYSCON_STARTERP_PIN_INT2_MASK|macro|SYSCON_STARTERP_PIN_INT2_MASK
DECL|SYSCON_STARTERP_PIN_INT2_SHIFT|macro|SYSCON_STARTERP_PIN_INT2_SHIFT
DECL|SYSCON_STARTERP_PIN_INT2|macro|SYSCON_STARTERP_PIN_INT2
DECL|SYSCON_STARTERP_PIN_INT3_MASK|macro|SYSCON_STARTERP_PIN_INT3_MASK
DECL|SYSCON_STARTERP_PIN_INT3_SHIFT|macro|SYSCON_STARTERP_PIN_INT3_SHIFT
DECL|SYSCON_STARTERP_PIN_INT3|macro|SYSCON_STARTERP_PIN_INT3
DECL|SYSCON_STARTERP_RTC_MASK|macro|SYSCON_STARTERP_RTC_MASK
DECL|SYSCON_STARTERP_RTC_SHIFT|macro|SYSCON_STARTERP_RTC_SHIFT
DECL|SYSCON_STARTERP_RTC|macro|SYSCON_STARTERP_RTC
DECL|SYSCON_STARTERP_SCT0_MASK|macro|SYSCON_STARTERP_SCT0_MASK
DECL|SYSCON_STARTERP_SCT0_SHIFT|macro|SYSCON_STARTERP_SCT0_SHIFT
DECL|SYSCON_STARTERP_SCT0|macro|SYSCON_STARTERP_SCT0
DECL|SYSCON_STARTERP_USB0_MASK|macro|SYSCON_STARTERP_USB0_MASK
DECL|SYSCON_STARTERP_USB0_NEEDCLK_MASK|macro|SYSCON_STARTERP_USB0_NEEDCLK_MASK
DECL|SYSCON_STARTERP_USB0_NEEDCLK_SHIFT|macro|SYSCON_STARTERP_USB0_NEEDCLK_SHIFT
DECL|SYSCON_STARTERP_USB0_NEEDCLK|macro|SYSCON_STARTERP_USB0_NEEDCLK
DECL|SYSCON_STARTERP_USB0_SHIFT|macro|SYSCON_STARTERP_USB0_SHIFT
DECL|SYSCON_STARTERP_USB0|macro|SYSCON_STARTERP_USB0
DECL|SYSCON_STARTERP_UTICK0_MASK|macro|SYSCON_STARTERP_UTICK0_MASK
DECL|SYSCON_STARTERP_UTICK0_SHIFT|macro|SYSCON_STARTERP_UTICK0_SHIFT
DECL|SYSCON_STARTERP_UTICK0|macro|SYSCON_STARTERP_UTICK0
DECL|SYSCON_STARTERP_WDT_BOD_MASK|macro|SYSCON_STARTERP_WDT_BOD_MASK
DECL|SYSCON_STARTERP_WDT_BOD_SHIFT|macro|SYSCON_STARTERP_WDT_BOD_SHIFT
DECL|SYSCON_STARTERP_WDT_BOD|macro|SYSCON_STARTERP_WDT_BOD
DECL|SYSCON_STARTERSET_COUNT|macro|SYSCON_STARTERSET_COUNT
DECL|SYSCON_STARTERSET_START_SET_MASK|macro|SYSCON_STARTERSET_START_SET_MASK
DECL|SYSCON_STARTERSET_START_SET_SHIFT|macro|SYSCON_STARTERSET_START_SET_SHIFT
DECL|SYSCON_STARTERSET_START_SET|macro|SYSCON_STARTERSET_START_SET
DECL|SYSCON_SYSPLLCLKSEL_SEL_MASK|macro|SYSCON_SYSPLLCLKSEL_SEL_MASK
DECL|SYSCON_SYSPLLCLKSEL_SEL_SHIFT|macro|SYSCON_SYSPLLCLKSEL_SEL_SHIFT
DECL|SYSCON_SYSPLLCLKSEL_SEL|macro|SYSCON_SYSPLLCLKSEL_SEL
DECL|SYSCON_SYSPLLCTRL_BANDSEL_MASK|macro|SYSCON_SYSPLLCTRL_BANDSEL_MASK
DECL|SYSCON_SYSPLLCTRL_BANDSEL_SHIFT|macro|SYSCON_SYSPLLCTRL_BANDSEL_SHIFT
DECL|SYSCON_SYSPLLCTRL_BANDSEL|macro|SYSCON_SYSPLLCTRL_BANDSEL
DECL|SYSCON_SYSPLLCTRL_BYPASSCCODIV2_MASK|macro|SYSCON_SYSPLLCTRL_BYPASSCCODIV2_MASK
DECL|SYSCON_SYSPLLCTRL_BYPASSCCODIV2_SHIFT|macro|SYSCON_SYSPLLCTRL_BYPASSCCODIV2_SHIFT
DECL|SYSCON_SYSPLLCTRL_BYPASSCCODIV2|macro|SYSCON_SYSPLLCTRL_BYPASSCCODIV2
DECL|SYSCON_SYSPLLCTRL_BYPASS_MASK|macro|SYSCON_SYSPLLCTRL_BYPASS_MASK
DECL|SYSCON_SYSPLLCTRL_BYPASS_SHIFT|macro|SYSCON_SYSPLLCTRL_BYPASS_SHIFT
DECL|SYSCON_SYSPLLCTRL_BYPASS|macro|SYSCON_SYSPLLCTRL_BYPASS
DECL|SYSCON_SYSPLLCTRL_DIRECTI_MASK|macro|SYSCON_SYSPLLCTRL_DIRECTI_MASK
DECL|SYSCON_SYSPLLCTRL_DIRECTI_SHIFT|macro|SYSCON_SYSPLLCTRL_DIRECTI_SHIFT
DECL|SYSCON_SYSPLLCTRL_DIRECTI|macro|SYSCON_SYSPLLCTRL_DIRECTI
DECL|SYSCON_SYSPLLCTRL_DIRECTO_MASK|macro|SYSCON_SYSPLLCTRL_DIRECTO_MASK
DECL|SYSCON_SYSPLLCTRL_DIRECTO_SHIFT|macro|SYSCON_SYSPLLCTRL_DIRECTO_SHIFT
DECL|SYSCON_SYSPLLCTRL_DIRECTO|macro|SYSCON_SYSPLLCTRL_DIRECTO
DECL|SYSCON_SYSPLLCTRL_SELI_MASK|macro|SYSCON_SYSPLLCTRL_SELI_MASK
DECL|SYSCON_SYSPLLCTRL_SELI_SHIFT|macro|SYSCON_SYSPLLCTRL_SELI_SHIFT
DECL|SYSCON_SYSPLLCTRL_SELI|macro|SYSCON_SYSPLLCTRL_SELI
DECL|SYSCON_SYSPLLCTRL_SELP_MASK|macro|SYSCON_SYSPLLCTRL_SELP_MASK
DECL|SYSCON_SYSPLLCTRL_SELP_SHIFT|macro|SYSCON_SYSPLLCTRL_SELP_SHIFT
DECL|SYSCON_SYSPLLCTRL_SELP|macro|SYSCON_SYSPLLCTRL_SELP
DECL|SYSCON_SYSPLLCTRL_SELR_MASK|macro|SYSCON_SYSPLLCTRL_SELR_MASK
DECL|SYSCON_SYSPLLCTRL_SELR_SHIFT|macro|SYSCON_SYSPLLCTRL_SELR_SHIFT
DECL|SYSCON_SYSPLLCTRL_SELR|macro|SYSCON_SYSPLLCTRL_SELR
DECL|SYSCON_SYSPLLCTRL_UPLIMOFF_MASK|macro|SYSCON_SYSPLLCTRL_UPLIMOFF_MASK
DECL|SYSCON_SYSPLLCTRL_UPLIMOFF_SHIFT|macro|SYSCON_SYSPLLCTRL_UPLIMOFF_SHIFT
DECL|SYSCON_SYSPLLCTRL_UPLIMOFF|macro|SYSCON_SYSPLLCTRL_UPLIMOFF
DECL|SYSCON_SYSPLLNDEC_NDEC_MASK|macro|SYSCON_SYSPLLNDEC_NDEC_MASK
DECL|SYSCON_SYSPLLNDEC_NDEC_SHIFT|macro|SYSCON_SYSPLLNDEC_NDEC_SHIFT
DECL|SYSCON_SYSPLLNDEC_NDEC|macro|SYSCON_SYSPLLNDEC_NDEC
DECL|SYSCON_SYSPLLNDEC_NREQ_MASK|macro|SYSCON_SYSPLLNDEC_NREQ_MASK
DECL|SYSCON_SYSPLLNDEC_NREQ_SHIFT|macro|SYSCON_SYSPLLNDEC_NREQ_SHIFT
DECL|SYSCON_SYSPLLNDEC_NREQ|macro|SYSCON_SYSPLLNDEC_NREQ
DECL|SYSCON_SYSPLLPDEC_PDEC_MASK|macro|SYSCON_SYSPLLPDEC_PDEC_MASK
DECL|SYSCON_SYSPLLPDEC_PDEC_SHIFT|macro|SYSCON_SYSPLLPDEC_PDEC_SHIFT
DECL|SYSCON_SYSPLLPDEC_PDEC|macro|SYSCON_SYSPLLPDEC_PDEC
DECL|SYSCON_SYSPLLPDEC_PREQ_MASK|macro|SYSCON_SYSPLLPDEC_PREQ_MASK
DECL|SYSCON_SYSPLLPDEC_PREQ_SHIFT|macro|SYSCON_SYSPLLPDEC_PREQ_SHIFT
DECL|SYSCON_SYSPLLPDEC_PREQ|macro|SYSCON_SYSPLLPDEC_PREQ
DECL|SYSCON_SYSPLLSSCTRL0_MDEC_MASK|macro|SYSCON_SYSPLLSSCTRL0_MDEC_MASK
DECL|SYSCON_SYSPLLSSCTRL0_MDEC_SHIFT|macro|SYSCON_SYSPLLSSCTRL0_MDEC_SHIFT
DECL|SYSCON_SYSPLLSSCTRL0_MDEC|macro|SYSCON_SYSPLLSSCTRL0_MDEC
DECL|SYSCON_SYSPLLSSCTRL0_MREQ_MASK|macro|SYSCON_SYSPLLSSCTRL0_MREQ_MASK
DECL|SYSCON_SYSPLLSSCTRL0_MREQ_SHIFT|macro|SYSCON_SYSPLLSSCTRL0_MREQ_SHIFT
DECL|SYSCON_SYSPLLSSCTRL0_MREQ|macro|SYSCON_SYSPLLSSCTRL0_MREQ
DECL|SYSCON_SYSPLLSSCTRL0_SEL_EXT_MASK|macro|SYSCON_SYSPLLSSCTRL0_SEL_EXT_MASK
DECL|SYSCON_SYSPLLSSCTRL0_SEL_EXT_SHIFT|macro|SYSCON_SYSPLLSSCTRL0_SEL_EXT_SHIFT
DECL|SYSCON_SYSPLLSSCTRL0_SEL_EXT|macro|SYSCON_SYSPLLSSCTRL0_SEL_EXT
DECL|SYSCON_SYSPLLSSCTRL1_DITHER_MASK|macro|SYSCON_SYSPLLSSCTRL1_DITHER_MASK
DECL|SYSCON_SYSPLLSSCTRL1_DITHER_SHIFT|macro|SYSCON_SYSPLLSSCTRL1_DITHER_SHIFT
DECL|SYSCON_SYSPLLSSCTRL1_DITHER|macro|SYSCON_SYSPLLSSCTRL1_DITHER
DECL|SYSCON_SYSPLLSSCTRL1_MC_MASK|macro|SYSCON_SYSPLLSSCTRL1_MC_MASK
DECL|SYSCON_SYSPLLSSCTRL1_MC_SHIFT|macro|SYSCON_SYSPLLSSCTRL1_MC_SHIFT
DECL|SYSCON_SYSPLLSSCTRL1_MC|macro|SYSCON_SYSPLLSSCTRL1_MC
DECL|SYSCON_SYSPLLSSCTRL1_MDREQ_MASK|macro|SYSCON_SYSPLLSSCTRL1_MDREQ_MASK
DECL|SYSCON_SYSPLLSSCTRL1_MDREQ_SHIFT|macro|SYSCON_SYSPLLSSCTRL1_MDREQ_SHIFT
DECL|SYSCON_SYSPLLSSCTRL1_MDREQ|macro|SYSCON_SYSPLLSSCTRL1_MDREQ
DECL|SYSCON_SYSPLLSSCTRL1_MD_MASK|macro|SYSCON_SYSPLLSSCTRL1_MD_MASK
DECL|SYSCON_SYSPLLSSCTRL1_MD_SHIFT|macro|SYSCON_SYSPLLSSCTRL1_MD_SHIFT
DECL|SYSCON_SYSPLLSSCTRL1_MD|macro|SYSCON_SYSPLLSSCTRL1_MD
DECL|SYSCON_SYSPLLSSCTRL1_MF_MASK|macro|SYSCON_SYSPLLSSCTRL1_MF_MASK
DECL|SYSCON_SYSPLLSSCTRL1_MF_SHIFT|macro|SYSCON_SYSPLLSSCTRL1_MF_SHIFT
DECL|SYSCON_SYSPLLSSCTRL1_MF|macro|SYSCON_SYSPLLSSCTRL1_MF
DECL|SYSCON_SYSPLLSSCTRL1_MR_MASK|macro|SYSCON_SYSPLLSSCTRL1_MR_MASK
DECL|SYSCON_SYSPLLSSCTRL1_MR_SHIFT|macro|SYSCON_SYSPLLSSCTRL1_MR_SHIFT
DECL|SYSCON_SYSPLLSSCTRL1_MR|macro|SYSCON_SYSPLLSSCTRL1_MR
DECL|SYSCON_SYSPLLSSCTRL1_PD_MASK|macro|SYSCON_SYSPLLSSCTRL1_PD_MASK
DECL|SYSCON_SYSPLLSSCTRL1_PD_SHIFT|macro|SYSCON_SYSPLLSSCTRL1_PD_SHIFT
DECL|SYSCON_SYSPLLSSCTRL1_PD|macro|SYSCON_SYSPLLSSCTRL1_PD
DECL|SYSCON_SYSPLLSTAT_LOCK_MASK|macro|SYSCON_SYSPLLSTAT_LOCK_MASK
DECL|SYSCON_SYSPLLSTAT_LOCK_SHIFT|macro|SYSCON_SYSPLLSTAT_LOCK_SHIFT
DECL|SYSCON_SYSPLLSTAT_LOCK|macro|SYSCON_SYSPLLSTAT_LOCK
DECL|SYSCON_SYSRSTSTAT_BOD_MASK|macro|SYSCON_SYSRSTSTAT_BOD_MASK
DECL|SYSCON_SYSRSTSTAT_BOD_SHIFT|macro|SYSCON_SYSRSTSTAT_BOD_SHIFT
DECL|SYSCON_SYSRSTSTAT_BOD|macro|SYSCON_SYSRSTSTAT_BOD
DECL|SYSCON_SYSRSTSTAT_EXTRST_MASK|macro|SYSCON_SYSRSTSTAT_EXTRST_MASK
DECL|SYSCON_SYSRSTSTAT_EXTRST_SHIFT|macro|SYSCON_SYSRSTSTAT_EXTRST_SHIFT
DECL|SYSCON_SYSRSTSTAT_EXTRST|macro|SYSCON_SYSRSTSTAT_EXTRST
DECL|SYSCON_SYSRSTSTAT_POR_MASK|macro|SYSCON_SYSRSTSTAT_POR_MASK
DECL|SYSCON_SYSRSTSTAT_POR_SHIFT|macro|SYSCON_SYSRSTSTAT_POR_SHIFT
DECL|SYSCON_SYSRSTSTAT_POR|macro|SYSCON_SYSRSTSTAT_POR
DECL|SYSCON_SYSRSTSTAT_SYSRST_MASK|macro|SYSCON_SYSRSTSTAT_SYSRST_MASK
DECL|SYSCON_SYSRSTSTAT_SYSRST_SHIFT|macro|SYSCON_SYSRSTSTAT_SYSRST_SHIFT
DECL|SYSCON_SYSRSTSTAT_SYSRST|macro|SYSCON_SYSRSTSTAT_SYSRST
DECL|SYSCON_SYSRSTSTAT_WDT_MASK|macro|SYSCON_SYSRSTSTAT_WDT_MASK
DECL|SYSCON_SYSRSTSTAT_WDT_SHIFT|macro|SYSCON_SYSRSTSTAT_WDT_SHIFT
DECL|SYSCON_SYSRSTSTAT_WDT|macro|SYSCON_SYSRSTSTAT_WDT
DECL|SYSCON_SYSTCKCAL_CAL_MASK|macro|SYSCON_SYSTCKCAL_CAL_MASK
DECL|SYSCON_SYSTCKCAL_CAL_SHIFT|macro|SYSCON_SYSTCKCAL_CAL_SHIFT
DECL|SYSCON_SYSTCKCAL_CAL|macro|SYSCON_SYSTCKCAL_CAL
DECL|SYSCON_SYSTCKCAL_NOREF_MASK|macro|SYSCON_SYSTCKCAL_NOREF_MASK
DECL|SYSCON_SYSTCKCAL_NOREF_SHIFT|macro|SYSCON_SYSTCKCAL_NOREF_SHIFT
DECL|SYSCON_SYSTCKCAL_NOREF|macro|SYSCON_SYSTCKCAL_NOREF
DECL|SYSCON_SYSTCKCAL_SKEW_MASK|macro|SYSCON_SYSTCKCAL_SKEW_MASK
DECL|SYSCON_SYSTCKCAL_SKEW_SHIFT|macro|SYSCON_SYSTCKCAL_SKEW_SHIFT
DECL|SYSCON_SYSTCKCAL_SKEW|macro|SYSCON_SYSTCKCAL_SKEW
DECL|SYSCON_SYSTICKCLKDIV_DIV_MASK|macro|SYSCON_SYSTICKCLKDIV_DIV_MASK
DECL|SYSCON_SYSTICKCLKDIV_DIV_SHIFT|macro|SYSCON_SYSTICKCLKDIV_DIV_SHIFT
DECL|SYSCON_SYSTICKCLKDIV_DIV|macro|SYSCON_SYSTICKCLKDIV_DIV
DECL|SYSCON_SYSTICKCLKDIV_HALT_MASK|macro|SYSCON_SYSTICKCLKDIV_HALT_MASK
DECL|SYSCON_SYSTICKCLKDIV_HALT_SHIFT|macro|SYSCON_SYSTICKCLKDIV_HALT_SHIFT
DECL|SYSCON_SYSTICKCLKDIV_HALT|macro|SYSCON_SYSTICKCLKDIV_HALT
DECL|SYSCON_SYSTICKCLKDIV_RESET_MASK|macro|SYSCON_SYSTICKCLKDIV_RESET_MASK
DECL|SYSCON_SYSTICKCLKDIV_RESET_SHIFT|macro|SYSCON_SYSTICKCLKDIV_RESET_SHIFT
DECL|SYSCON_SYSTICKCLKDIV_RESET|macro|SYSCON_SYSTICKCLKDIV_RESET
DECL|SYSCON_TRACECLKDIV_DIV_MASK|macro|SYSCON_TRACECLKDIV_DIV_MASK
DECL|SYSCON_TRACECLKDIV_DIV_SHIFT|macro|SYSCON_TRACECLKDIV_DIV_SHIFT
DECL|SYSCON_TRACECLKDIV_DIV|macro|SYSCON_TRACECLKDIV_DIV
DECL|SYSCON_TRACECLKDIV_HALT_MASK|macro|SYSCON_TRACECLKDIV_HALT_MASK
DECL|SYSCON_TRACECLKDIV_HALT_SHIFT|macro|SYSCON_TRACECLKDIV_HALT_SHIFT
DECL|SYSCON_TRACECLKDIV_HALT|macro|SYSCON_TRACECLKDIV_HALT
DECL|SYSCON_TRACECLKDIV_RESET_MASK|macro|SYSCON_TRACECLKDIV_RESET_MASK
DECL|SYSCON_TRACECLKDIV_RESET_SHIFT|macro|SYSCON_TRACECLKDIV_RESET_SHIFT
DECL|SYSCON_TRACECLKDIV_RESET|macro|SYSCON_TRACECLKDIV_RESET
DECL|SYSCON_Type|typedef|} SYSCON_Type;
DECL|SYSCON_USBCLKCTRL_POL_CLK_MASK|macro|SYSCON_USBCLKCTRL_POL_CLK_MASK
DECL|SYSCON_USBCLKCTRL_POL_CLK_SHIFT|macro|SYSCON_USBCLKCTRL_POL_CLK_SHIFT
DECL|SYSCON_USBCLKCTRL_POL_CLK|macro|SYSCON_USBCLKCTRL_POL_CLK
DECL|SYSCON_USBCLKDIV_DIV_MASK|macro|SYSCON_USBCLKDIV_DIV_MASK
DECL|SYSCON_USBCLKDIV_DIV_SHIFT|macro|SYSCON_USBCLKDIV_DIV_SHIFT
DECL|SYSCON_USBCLKDIV_DIV|macro|SYSCON_USBCLKDIV_DIV
DECL|SYSCON_USBCLKDIV_HALT_MASK|macro|SYSCON_USBCLKDIV_HALT_MASK
DECL|SYSCON_USBCLKDIV_HALT_SHIFT|macro|SYSCON_USBCLKDIV_HALT_SHIFT
DECL|SYSCON_USBCLKDIV_HALT|macro|SYSCON_USBCLKDIV_HALT
DECL|SYSCON_USBCLKDIV_RESET_MASK|macro|SYSCON_USBCLKDIV_RESET_MASK
DECL|SYSCON_USBCLKDIV_RESET_SHIFT|macro|SYSCON_USBCLKDIV_RESET_SHIFT
DECL|SYSCON_USBCLKDIV_RESET|macro|SYSCON_USBCLKDIV_RESET
DECL|SYSCON_USBCLKSEL_SEL_MASK|macro|SYSCON_USBCLKSEL_SEL_MASK
DECL|SYSCON_USBCLKSEL_SEL_SHIFT|macro|SYSCON_USBCLKSEL_SEL_SHIFT
DECL|SYSCON_USBCLKSEL_SEL|macro|SYSCON_USBCLKSEL_SEL
DECL|SYSCON_USBCLKSTAT_NEED_CLKST_MASK|macro|SYSCON_USBCLKSTAT_NEED_CLKST_MASK
DECL|SYSCON_USBCLKSTAT_NEED_CLKST_SHIFT|macro|SYSCON_USBCLKSTAT_NEED_CLKST_SHIFT
DECL|SYSCON_USBCLKSTAT_NEED_CLKST|macro|SYSCON_USBCLKSTAT_NEED_CLKST
DECL|SYSCON_WDTOSCCTRL_DIVSEL_MASK|macro|SYSCON_WDTOSCCTRL_DIVSEL_MASK
DECL|SYSCON_WDTOSCCTRL_DIVSEL_SHIFT|macro|SYSCON_WDTOSCCTRL_DIVSEL_SHIFT
DECL|SYSCON_WDTOSCCTRL_DIVSEL|macro|SYSCON_WDTOSCCTRL_DIVSEL
DECL|SYSCON_WDTOSCCTRL_FREQSEL_MASK|macro|SYSCON_WDTOSCCTRL_FREQSEL_MASK
DECL|SYSCON_WDTOSCCTRL_FREQSEL_SHIFT|macro|SYSCON_WDTOSCCTRL_FREQSEL_SHIFT
DECL|SYSCON_WDTOSCCTRL_FREQSEL|macro|SYSCON_WDTOSCCTRL_FREQSEL
DECL|SYSCON|macro|SYSCON
DECL|SYSMEMREMAP|member|__IO uint32_t SYSMEMREMAP; /**< System Remap register, offset: 0x0 */
DECL|SYSPLLCLKSEL|member|__IO uint32_t SYSPLLCLKSEL; /**< PLL clock source select, offset: 0x290 */
DECL|SYSPLLCTRL|member|__IO uint32_t SYSPLLCTRL; /**< PLL control, offset: 0x580 */
DECL|SYSPLLNDEC|member|__IO uint32_t SYSPLLNDEC; /**< PLL N decoder, offset: 0x588 */
DECL|SYSPLLPDEC|member|__IO uint32_t SYSPLLPDEC; /**< PLL P decoder, offset: 0x58C */
DECL|SYSPLLSSCTRL0|member|__IO uint32_t SYSPLLSSCTRL0; /**< PLL spread spectrum control 0, offset: 0x590 */
DECL|SYSPLLSSCTRL1|member|__IO uint32_t SYSPLLSSCTRL1; /**< PLL spread spectrum control 1, offset: 0x594 */
DECL|SYSPLLSTAT|member|__I uint32_t SYSPLLSTAT; /**< PLL status, offset: 0x584 */
DECL|SYSRSTSTAT|member|__IO uint32_t SYSRSTSTAT; /**< System reset status register, offset: 0x1F0 */
DECL|SYSTCKCAL|member|__IO uint32_t SYSTCKCAL; /**< System tick counter calibration, offset: 0x40 */
DECL|SYSTICKCLKDIV|member|__IO uint32_t SYSTICKCLKDIV; /**< SYSTICK clock divider, offset: 0x300 */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /**< Cortex-M0 System Tick Interrupt */
DECL|TCR|member|__IO uint32_t TCR; /**< Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR., offset: 0x4 */
DECL|TC|member|__IO uint32_t TC; /**< Timer Counter. The 32 bit TC is incremented every PR+1 cycles of the APB bus clock. The TC is controlled through the TCR., offset: 0x8 */
DECL|TC|member|__IO uint32_t TC; /**< Watchdog timer constant register. This 24-bit register determines the time-out value., offset: 0x4 */
DECL|THR0_HIGH|member|__IO uint32_t THR0_HIGH; /**< ADC High Compare Threshold register 0: Contains the upper threshold level for automatic threshold comparison for any channels linked to threshold pair 0., offset: 0x58 */
DECL|THR0_LOW|member|__IO uint32_t THR0_LOW; /**< ADC Low Compare Threshold register 0: Contains the lower threshold level for automatic threshold comparison for any channels linked to threshold pair 0., offset: 0x50 */
DECL|THR1_HIGH|member|__IO uint32_t THR1_HIGH; /**< ADC High Compare Threshold register 1: Contains the upper threshold level for automatic threshold comparison for any channels linked to threshold pair 1., offset: 0x5C */
DECL|THR1_LOW|member|__IO uint32_t THR1_LOW; /**< ADC Low Compare Threshold register 1: Contains the lower threshold level for automatic threshold comparison for any channels linked to threshold pair 1., offset: 0x54 */
DECL|TIMEOUT|member|__IO uint32_t TIMEOUT; /**< Time-out value register., offset: 0x810 */
DECL|TIMER|member|__I uint32_t TIMER; /**< MRT Timer register. This register reads the value of the down-counter., array offset: 0x4, array step: 0x10 */
DECL|TRACECLKDIV|member|__IO uint32_t TRACECLKDIV; /**< Trace clock divider, offset: 0x304 */
DECL|TV|member|__I uint32_t TV; /**< Watchdog timer value register. This 24-bit register reads out the current value of the Watchdog timer., offset: 0xC */
DECL|USART0_BASE|macro|USART0_BASE
DECL|USART0|macro|USART0
DECL|USART1_BASE|macro|USART1_BASE
DECL|USART1|macro|USART1
DECL|USART2_BASE|macro|USART2_BASE
DECL|USART2|macro|USART2
DECL|USART3_BASE|macro|USART3_BASE
DECL|USART3|macro|USART3
DECL|USART4_BASE|macro|USART4_BASE
DECL|USART4|macro|USART4
DECL|USART5_BASE|macro|USART5_BASE
DECL|USART5|macro|USART5
DECL|USART6_BASE|macro|USART6_BASE
DECL|USART6|macro|USART6
DECL|USART7_BASE|macro|USART7_BASE
DECL|USART7|macro|USART7
DECL|USART_ADDR_ADDRESS_MASK|macro|USART_ADDR_ADDRESS_MASK
DECL|USART_ADDR_ADDRESS_SHIFT|macro|USART_ADDR_ADDRESS_SHIFT
DECL|USART_ADDR_ADDRESS|macro|USART_ADDR_ADDRESS
DECL|USART_BASE_ADDRS|macro|USART_BASE_ADDRS
DECL|USART_BASE_PTRS|macro|USART_BASE_PTRS
DECL|USART_BRG_BRGVAL_MASK|macro|USART_BRG_BRGVAL_MASK
DECL|USART_BRG_BRGVAL_SHIFT|macro|USART_BRG_BRGVAL_SHIFT
DECL|USART_BRG_BRGVAL|macro|USART_BRG_BRGVAL
DECL|USART_CFG_AUTOADDR_MASK|macro|USART_CFG_AUTOADDR_MASK
DECL|USART_CFG_AUTOADDR_SHIFT|macro|USART_CFG_AUTOADDR_SHIFT
DECL|USART_CFG_AUTOADDR|macro|USART_CFG_AUTOADDR
DECL|USART_CFG_CLKPOL_MASK|macro|USART_CFG_CLKPOL_MASK
DECL|USART_CFG_CLKPOL_SHIFT|macro|USART_CFG_CLKPOL_SHIFT
DECL|USART_CFG_CLKPOL|macro|USART_CFG_CLKPOL
DECL|USART_CFG_CTSEN_MASK|macro|USART_CFG_CTSEN_MASK
DECL|USART_CFG_CTSEN_SHIFT|macro|USART_CFG_CTSEN_SHIFT
DECL|USART_CFG_CTSEN|macro|USART_CFG_CTSEN
DECL|USART_CFG_DATALEN_MASK|macro|USART_CFG_DATALEN_MASK
DECL|USART_CFG_DATALEN_SHIFT|macro|USART_CFG_DATALEN_SHIFT
DECL|USART_CFG_DATALEN|macro|USART_CFG_DATALEN
DECL|USART_CFG_ENABLE_MASK|macro|USART_CFG_ENABLE_MASK
DECL|USART_CFG_ENABLE_SHIFT|macro|USART_CFG_ENABLE_SHIFT
DECL|USART_CFG_ENABLE|macro|USART_CFG_ENABLE
DECL|USART_CFG_IOMODE_MASK|macro|USART_CFG_IOMODE_MASK
DECL|USART_CFG_IOMODE_SHIFT|macro|USART_CFG_IOMODE_SHIFT
DECL|USART_CFG_IOMODE|macro|USART_CFG_IOMODE
DECL|USART_CFG_LINMODE_MASK|macro|USART_CFG_LINMODE_MASK
DECL|USART_CFG_LINMODE_SHIFT|macro|USART_CFG_LINMODE_SHIFT
DECL|USART_CFG_LINMODE|macro|USART_CFG_LINMODE
DECL|USART_CFG_LOOP_MASK|macro|USART_CFG_LOOP_MASK
DECL|USART_CFG_LOOP_SHIFT|macro|USART_CFG_LOOP_SHIFT
DECL|USART_CFG_LOOP|macro|USART_CFG_LOOP
DECL|USART_CFG_MODE32K_MASK|macro|USART_CFG_MODE32K_MASK
DECL|USART_CFG_MODE32K_SHIFT|macro|USART_CFG_MODE32K_SHIFT
DECL|USART_CFG_MODE32K|macro|USART_CFG_MODE32K
DECL|USART_CFG_OEPOL_MASK|macro|USART_CFG_OEPOL_MASK
DECL|USART_CFG_OEPOL_SHIFT|macro|USART_CFG_OEPOL_SHIFT
DECL|USART_CFG_OEPOL|macro|USART_CFG_OEPOL
DECL|USART_CFG_OESEL_MASK|macro|USART_CFG_OESEL_MASK
DECL|USART_CFG_OESEL_SHIFT|macro|USART_CFG_OESEL_SHIFT
DECL|USART_CFG_OESEL|macro|USART_CFG_OESEL
DECL|USART_CFG_OETA_MASK|macro|USART_CFG_OETA_MASK
DECL|USART_CFG_OETA_SHIFT|macro|USART_CFG_OETA_SHIFT
DECL|USART_CFG_OETA|macro|USART_CFG_OETA
DECL|USART_CFG_PARITYSEL_MASK|macro|USART_CFG_PARITYSEL_MASK
DECL|USART_CFG_PARITYSEL_SHIFT|macro|USART_CFG_PARITYSEL_SHIFT
DECL|USART_CFG_PARITYSEL|macro|USART_CFG_PARITYSEL
DECL|USART_CFG_RXPOL_MASK|macro|USART_CFG_RXPOL_MASK
DECL|USART_CFG_RXPOL_SHIFT|macro|USART_CFG_RXPOL_SHIFT
DECL|USART_CFG_RXPOL|macro|USART_CFG_RXPOL
DECL|USART_CFG_STOPLEN_MASK|macro|USART_CFG_STOPLEN_MASK
DECL|USART_CFG_STOPLEN_SHIFT|macro|USART_CFG_STOPLEN_SHIFT
DECL|USART_CFG_STOPLEN|macro|USART_CFG_STOPLEN
DECL|USART_CFG_SYNCEN_MASK|macro|USART_CFG_SYNCEN_MASK
DECL|USART_CFG_SYNCEN_SHIFT|macro|USART_CFG_SYNCEN_SHIFT
DECL|USART_CFG_SYNCEN|macro|USART_CFG_SYNCEN
DECL|USART_CFG_SYNCMST_MASK|macro|USART_CFG_SYNCMST_MASK
DECL|USART_CFG_SYNCMST_SHIFT|macro|USART_CFG_SYNCMST_SHIFT
DECL|USART_CFG_SYNCMST|macro|USART_CFG_SYNCMST
DECL|USART_CFG_TXPOL_MASK|macro|USART_CFG_TXPOL_MASK
DECL|USART_CFG_TXPOL_SHIFT|macro|USART_CFG_TXPOL_SHIFT
DECL|USART_CFG_TXPOL|macro|USART_CFG_TXPOL
DECL|USART_CTL_ADDRDET_MASK|macro|USART_CTL_ADDRDET_MASK
DECL|USART_CTL_ADDRDET_SHIFT|macro|USART_CTL_ADDRDET_SHIFT
DECL|USART_CTL_ADDRDET|macro|USART_CTL_ADDRDET
DECL|USART_CTL_AUTOBAUD_MASK|macro|USART_CTL_AUTOBAUD_MASK
DECL|USART_CTL_AUTOBAUD_SHIFT|macro|USART_CTL_AUTOBAUD_SHIFT
DECL|USART_CTL_AUTOBAUD|macro|USART_CTL_AUTOBAUD
DECL|USART_CTL_CC_MASK|macro|USART_CTL_CC_MASK
DECL|USART_CTL_CC_SHIFT|macro|USART_CTL_CC_SHIFT
DECL|USART_CTL_CC|macro|USART_CTL_CC
DECL|USART_CTL_CLRCCONRX_MASK|macro|USART_CTL_CLRCCONRX_MASK
DECL|USART_CTL_CLRCCONRX_SHIFT|macro|USART_CTL_CLRCCONRX_SHIFT
DECL|USART_CTL_CLRCCONRX|macro|USART_CTL_CLRCCONRX
DECL|USART_CTL_TXBRKEN_MASK|macro|USART_CTL_TXBRKEN_MASK
DECL|USART_CTL_TXBRKEN_SHIFT|macro|USART_CTL_TXBRKEN_SHIFT
DECL|USART_CTL_TXBRKEN|macro|USART_CTL_TXBRKEN
DECL|USART_CTL_TXDIS_MASK|macro|USART_CTL_TXDIS_MASK
DECL|USART_CTL_TXDIS_SHIFT|macro|USART_CTL_TXDIS_SHIFT
DECL|USART_CTL_TXDIS|macro|USART_CTL_TXDIS
DECL|USART_FIFOCFG_DMARX_MASK|macro|USART_FIFOCFG_DMARX_MASK
DECL|USART_FIFOCFG_DMARX_SHIFT|macro|USART_FIFOCFG_DMARX_SHIFT
DECL|USART_FIFOCFG_DMARX|macro|USART_FIFOCFG_DMARX
DECL|USART_FIFOCFG_DMATX_MASK|macro|USART_FIFOCFG_DMATX_MASK
DECL|USART_FIFOCFG_DMATX_SHIFT|macro|USART_FIFOCFG_DMATX_SHIFT
DECL|USART_FIFOCFG_DMATX|macro|USART_FIFOCFG_DMATX
DECL|USART_FIFOCFG_EMPTYRX_MASK|macro|USART_FIFOCFG_EMPTYRX_MASK
DECL|USART_FIFOCFG_EMPTYRX_SHIFT|macro|USART_FIFOCFG_EMPTYRX_SHIFT
DECL|USART_FIFOCFG_EMPTYRX|macro|USART_FIFOCFG_EMPTYRX
DECL|USART_FIFOCFG_EMPTYTX_MASK|macro|USART_FIFOCFG_EMPTYTX_MASK
DECL|USART_FIFOCFG_EMPTYTX_SHIFT|macro|USART_FIFOCFG_EMPTYTX_SHIFT
DECL|USART_FIFOCFG_EMPTYTX|macro|USART_FIFOCFG_EMPTYTX
DECL|USART_FIFOCFG_ENABLERX_MASK|macro|USART_FIFOCFG_ENABLERX_MASK
DECL|USART_FIFOCFG_ENABLERX_SHIFT|macro|USART_FIFOCFG_ENABLERX_SHIFT
DECL|USART_FIFOCFG_ENABLERX|macro|USART_FIFOCFG_ENABLERX
DECL|USART_FIFOCFG_ENABLETX_MASK|macro|USART_FIFOCFG_ENABLETX_MASK
DECL|USART_FIFOCFG_ENABLETX_SHIFT|macro|USART_FIFOCFG_ENABLETX_SHIFT
DECL|USART_FIFOCFG_ENABLETX|macro|USART_FIFOCFG_ENABLETX
DECL|USART_FIFOCFG_SIZE_MASK|macro|USART_FIFOCFG_SIZE_MASK
DECL|USART_FIFOCFG_SIZE_SHIFT|macro|USART_FIFOCFG_SIZE_SHIFT
DECL|USART_FIFOCFG_SIZE|macro|USART_FIFOCFG_SIZE
DECL|USART_FIFOCFG_WAKERX_MASK|macro|USART_FIFOCFG_WAKERX_MASK
DECL|USART_FIFOCFG_WAKERX_SHIFT|macro|USART_FIFOCFG_WAKERX_SHIFT
DECL|USART_FIFOCFG_WAKERX|macro|USART_FIFOCFG_WAKERX
DECL|USART_FIFOCFG_WAKETX_MASK|macro|USART_FIFOCFG_WAKETX_MASK
DECL|USART_FIFOCFG_WAKETX_SHIFT|macro|USART_FIFOCFG_WAKETX_SHIFT
DECL|USART_FIFOCFG_WAKETX|macro|USART_FIFOCFG_WAKETX
DECL|USART_FIFOINTENCLR_RXERR_MASK|macro|USART_FIFOINTENCLR_RXERR_MASK
DECL|USART_FIFOINTENCLR_RXERR_SHIFT|macro|USART_FIFOINTENCLR_RXERR_SHIFT
DECL|USART_FIFOINTENCLR_RXERR|macro|USART_FIFOINTENCLR_RXERR
DECL|USART_FIFOINTENCLR_RXLVL_MASK|macro|USART_FIFOINTENCLR_RXLVL_MASK
DECL|USART_FIFOINTENCLR_RXLVL_SHIFT|macro|USART_FIFOINTENCLR_RXLVL_SHIFT
DECL|USART_FIFOINTENCLR_RXLVL|macro|USART_FIFOINTENCLR_RXLVL
DECL|USART_FIFOINTENCLR_TXERR_MASK|macro|USART_FIFOINTENCLR_TXERR_MASK
DECL|USART_FIFOINTENCLR_TXERR_SHIFT|macro|USART_FIFOINTENCLR_TXERR_SHIFT
DECL|USART_FIFOINTENCLR_TXERR|macro|USART_FIFOINTENCLR_TXERR
DECL|USART_FIFOINTENCLR_TXLVL_MASK|macro|USART_FIFOINTENCLR_TXLVL_MASK
DECL|USART_FIFOINTENCLR_TXLVL_SHIFT|macro|USART_FIFOINTENCLR_TXLVL_SHIFT
DECL|USART_FIFOINTENCLR_TXLVL|macro|USART_FIFOINTENCLR_TXLVL
DECL|USART_FIFOINTENSET_RXERR_MASK|macro|USART_FIFOINTENSET_RXERR_MASK
DECL|USART_FIFOINTENSET_RXERR_SHIFT|macro|USART_FIFOINTENSET_RXERR_SHIFT
DECL|USART_FIFOINTENSET_RXERR|macro|USART_FIFOINTENSET_RXERR
DECL|USART_FIFOINTENSET_RXLVL_MASK|macro|USART_FIFOINTENSET_RXLVL_MASK
DECL|USART_FIFOINTENSET_RXLVL_SHIFT|macro|USART_FIFOINTENSET_RXLVL_SHIFT
DECL|USART_FIFOINTENSET_RXLVL|macro|USART_FIFOINTENSET_RXLVL
DECL|USART_FIFOINTENSET_TXERR_MASK|macro|USART_FIFOINTENSET_TXERR_MASK
DECL|USART_FIFOINTENSET_TXERR_SHIFT|macro|USART_FIFOINTENSET_TXERR_SHIFT
DECL|USART_FIFOINTENSET_TXERR|macro|USART_FIFOINTENSET_TXERR
DECL|USART_FIFOINTENSET_TXLVL_MASK|macro|USART_FIFOINTENSET_TXLVL_MASK
DECL|USART_FIFOINTENSET_TXLVL_SHIFT|macro|USART_FIFOINTENSET_TXLVL_SHIFT
DECL|USART_FIFOINTENSET_TXLVL|macro|USART_FIFOINTENSET_TXLVL
DECL|USART_FIFOINTSTAT_PERINT_MASK|macro|USART_FIFOINTSTAT_PERINT_MASK
DECL|USART_FIFOINTSTAT_PERINT_SHIFT|macro|USART_FIFOINTSTAT_PERINT_SHIFT
DECL|USART_FIFOINTSTAT_PERINT|macro|USART_FIFOINTSTAT_PERINT
DECL|USART_FIFOINTSTAT_RXERR_MASK|macro|USART_FIFOINTSTAT_RXERR_MASK
DECL|USART_FIFOINTSTAT_RXERR_SHIFT|macro|USART_FIFOINTSTAT_RXERR_SHIFT
DECL|USART_FIFOINTSTAT_RXERR|macro|USART_FIFOINTSTAT_RXERR
DECL|USART_FIFOINTSTAT_RXLVL_MASK|macro|USART_FIFOINTSTAT_RXLVL_MASK
DECL|USART_FIFOINTSTAT_RXLVL_SHIFT|macro|USART_FIFOINTSTAT_RXLVL_SHIFT
DECL|USART_FIFOINTSTAT_RXLVL|macro|USART_FIFOINTSTAT_RXLVL
DECL|USART_FIFOINTSTAT_TXERR_MASK|macro|USART_FIFOINTSTAT_TXERR_MASK
DECL|USART_FIFOINTSTAT_TXERR_SHIFT|macro|USART_FIFOINTSTAT_TXERR_SHIFT
DECL|USART_FIFOINTSTAT_TXERR|macro|USART_FIFOINTSTAT_TXERR
DECL|USART_FIFOINTSTAT_TXLVL_MASK|macro|USART_FIFOINTSTAT_TXLVL_MASK
DECL|USART_FIFOINTSTAT_TXLVL_SHIFT|macro|USART_FIFOINTSTAT_TXLVL_SHIFT
DECL|USART_FIFOINTSTAT_TXLVL|macro|USART_FIFOINTSTAT_TXLVL
DECL|USART_FIFORDNOPOP_FRAMERR_MASK|macro|USART_FIFORDNOPOP_FRAMERR_MASK
DECL|USART_FIFORDNOPOP_FRAMERR_SHIFT|macro|USART_FIFORDNOPOP_FRAMERR_SHIFT
DECL|USART_FIFORDNOPOP_FRAMERR|macro|USART_FIFORDNOPOP_FRAMERR
DECL|USART_FIFORDNOPOP_PARITYERR_MASK|macro|USART_FIFORDNOPOP_PARITYERR_MASK
DECL|USART_FIFORDNOPOP_PARITYERR_SHIFT|macro|USART_FIFORDNOPOP_PARITYERR_SHIFT
DECL|USART_FIFORDNOPOP_PARITYERR|macro|USART_FIFORDNOPOP_PARITYERR
DECL|USART_FIFORDNOPOP_RXDATA_MASK|macro|USART_FIFORDNOPOP_RXDATA_MASK
DECL|USART_FIFORDNOPOP_RXDATA_SHIFT|macro|USART_FIFORDNOPOP_RXDATA_SHIFT
DECL|USART_FIFORDNOPOP_RXDATA|macro|USART_FIFORDNOPOP_RXDATA
DECL|USART_FIFORDNOPOP_RXNOISE_MASK|macro|USART_FIFORDNOPOP_RXNOISE_MASK
DECL|USART_FIFORDNOPOP_RXNOISE_SHIFT|macro|USART_FIFORDNOPOP_RXNOISE_SHIFT
DECL|USART_FIFORDNOPOP_RXNOISE|macro|USART_FIFORDNOPOP_RXNOISE
DECL|USART_FIFORD_FRAMERR_MASK|macro|USART_FIFORD_FRAMERR_MASK
DECL|USART_FIFORD_FRAMERR_SHIFT|macro|USART_FIFORD_FRAMERR_SHIFT
DECL|USART_FIFORD_FRAMERR|macro|USART_FIFORD_FRAMERR
DECL|USART_FIFORD_PARITYERR_MASK|macro|USART_FIFORD_PARITYERR_MASK
DECL|USART_FIFORD_PARITYERR_SHIFT|macro|USART_FIFORD_PARITYERR_SHIFT
DECL|USART_FIFORD_PARITYERR|macro|USART_FIFORD_PARITYERR
DECL|USART_FIFORD_RXDATA_MASK|macro|USART_FIFORD_RXDATA_MASK
DECL|USART_FIFORD_RXDATA_SHIFT|macro|USART_FIFORD_RXDATA_SHIFT
DECL|USART_FIFORD_RXDATA|macro|USART_FIFORD_RXDATA
DECL|USART_FIFORD_RXNOISE_MASK|macro|USART_FIFORD_RXNOISE_MASK
DECL|USART_FIFORD_RXNOISE_SHIFT|macro|USART_FIFORD_RXNOISE_SHIFT
DECL|USART_FIFORD_RXNOISE|macro|USART_FIFORD_RXNOISE
DECL|USART_FIFOSTAT_PERINT_MASK|macro|USART_FIFOSTAT_PERINT_MASK
DECL|USART_FIFOSTAT_PERINT_SHIFT|macro|USART_FIFOSTAT_PERINT_SHIFT
DECL|USART_FIFOSTAT_PERINT|macro|USART_FIFOSTAT_PERINT
DECL|USART_FIFOSTAT_RXERR_MASK|macro|USART_FIFOSTAT_RXERR_MASK
DECL|USART_FIFOSTAT_RXERR_SHIFT|macro|USART_FIFOSTAT_RXERR_SHIFT
DECL|USART_FIFOSTAT_RXERR|macro|USART_FIFOSTAT_RXERR
DECL|USART_FIFOSTAT_RXFULL_MASK|macro|USART_FIFOSTAT_RXFULL_MASK
DECL|USART_FIFOSTAT_RXFULL_SHIFT|macro|USART_FIFOSTAT_RXFULL_SHIFT
DECL|USART_FIFOSTAT_RXFULL|macro|USART_FIFOSTAT_RXFULL
DECL|USART_FIFOSTAT_RXLVL_MASK|macro|USART_FIFOSTAT_RXLVL_MASK
DECL|USART_FIFOSTAT_RXLVL_SHIFT|macro|USART_FIFOSTAT_RXLVL_SHIFT
DECL|USART_FIFOSTAT_RXLVL|macro|USART_FIFOSTAT_RXLVL
DECL|USART_FIFOSTAT_RXNOTEMPTY_MASK|macro|USART_FIFOSTAT_RXNOTEMPTY_MASK
DECL|USART_FIFOSTAT_RXNOTEMPTY_SHIFT|macro|USART_FIFOSTAT_RXNOTEMPTY_SHIFT
DECL|USART_FIFOSTAT_RXNOTEMPTY|macro|USART_FIFOSTAT_RXNOTEMPTY
DECL|USART_FIFOSTAT_TXEMPTY_MASK|macro|USART_FIFOSTAT_TXEMPTY_MASK
DECL|USART_FIFOSTAT_TXEMPTY_SHIFT|macro|USART_FIFOSTAT_TXEMPTY_SHIFT
DECL|USART_FIFOSTAT_TXEMPTY|macro|USART_FIFOSTAT_TXEMPTY
DECL|USART_FIFOSTAT_TXERR_MASK|macro|USART_FIFOSTAT_TXERR_MASK
DECL|USART_FIFOSTAT_TXERR_SHIFT|macro|USART_FIFOSTAT_TXERR_SHIFT
DECL|USART_FIFOSTAT_TXERR|macro|USART_FIFOSTAT_TXERR
DECL|USART_FIFOSTAT_TXLVL_MASK|macro|USART_FIFOSTAT_TXLVL_MASK
DECL|USART_FIFOSTAT_TXLVL_SHIFT|macro|USART_FIFOSTAT_TXLVL_SHIFT
DECL|USART_FIFOSTAT_TXLVL|macro|USART_FIFOSTAT_TXLVL
DECL|USART_FIFOSTAT_TXNOTFULL_MASK|macro|USART_FIFOSTAT_TXNOTFULL_MASK
DECL|USART_FIFOSTAT_TXNOTFULL_SHIFT|macro|USART_FIFOSTAT_TXNOTFULL_SHIFT
DECL|USART_FIFOSTAT_TXNOTFULL|macro|USART_FIFOSTAT_TXNOTFULL
DECL|USART_FIFOTRIG_RXLVLENA_MASK|macro|USART_FIFOTRIG_RXLVLENA_MASK
DECL|USART_FIFOTRIG_RXLVLENA_SHIFT|macro|USART_FIFOTRIG_RXLVLENA_SHIFT
DECL|USART_FIFOTRIG_RXLVLENA|macro|USART_FIFOTRIG_RXLVLENA
DECL|USART_FIFOTRIG_RXLVL_MASK|macro|USART_FIFOTRIG_RXLVL_MASK
DECL|USART_FIFOTRIG_RXLVL_SHIFT|macro|USART_FIFOTRIG_RXLVL_SHIFT
DECL|USART_FIFOTRIG_RXLVL|macro|USART_FIFOTRIG_RXLVL
DECL|USART_FIFOTRIG_TXLVLENA_MASK|macro|USART_FIFOTRIG_TXLVLENA_MASK
DECL|USART_FIFOTRIG_TXLVLENA_SHIFT|macro|USART_FIFOTRIG_TXLVLENA_SHIFT
DECL|USART_FIFOTRIG_TXLVLENA|macro|USART_FIFOTRIG_TXLVLENA
DECL|USART_FIFOTRIG_TXLVL_MASK|macro|USART_FIFOTRIG_TXLVL_MASK
DECL|USART_FIFOTRIG_TXLVL_SHIFT|macro|USART_FIFOTRIG_TXLVL_SHIFT
DECL|USART_FIFOTRIG_TXLVL|macro|USART_FIFOTRIG_TXLVL
DECL|USART_FIFOWR_TXDATA_MASK|macro|USART_FIFOWR_TXDATA_MASK
DECL|USART_FIFOWR_TXDATA_SHIFT|macro|USART_FIFOWR_TXDATA_SHIFT
DECL|USART_FIFOWR_TXDATA|macro|USART_FIFOWR_TXDATA
DECL|USART_INTENCLR_ABERRCLR_MASK|macro|USART_INTENCLR_ABERRCLR_MASK
DECL|USART_INTENCLR_ABERRCLR_SHIFT|macro|USART_INTENCLR_ABERRCLR_SHIFT
DECL|USART_INTENCLR_ABERRCLR|macro|USART_INTENCLR_ABERRCLR
DECL|USART_INTENCLR_DELTACTSCLR_MASK|macro|USART_INTENCLR_DELTACTSCLR_MASK
DECL|USART_INTENCLR_DELTACTSCLR_SHIFT|macro|USART_INTENCLR_DELTACTSCLR_SHIFT
DECL|USART_INTENCLR_DELTACTSCLR|macro|USART_INTENCLR_DELTACTSCLR
DECL|USART_INTENCLR_DELTARXBRKCLR_MASK|macro|USART_INTENCLR_DELTARXBRKCLR_MASK
DECL|USART_INTENCLR_DELTARXBRKCLR_SHIFT|macro|USART_INTENCLR_DELTARXBRKCLR_SHIFT
DECL|USART_INTENCLR_DELTARXBRKCLR|macro|USART_INTENCLR_DELTARXBRKCLR
DECL|USART_INTENCLR_FRAMERRCLR_MASK|macro|USART_INTENCLR_FRAMERRCLR_MASK
DECL|USART_INTENCLR_FRAMERRCLR_SHIFT|macro|USART_INTENCLR_FRAMERRCLR_SHIFT
DECL|USART_INTENCLR_FRAMERRCLR|macro|USART_INTENCLR_FRAMERRCLR
DECL|USART_INTENCLR_PARITYERRCLR_MASK|macro|USART_INTENCLR_PARITYERRCLR_MASK
DECL|USART_INTENCLR_PARITYERRCLR_SHIFT|macro|USART_INTENCLR_PARITYERRCLR_SHIFT
DECL|USART_INTENCLR_PARITYERRCLR|macro|USART_INTENCLR_PARITYERRCLR
DECL|USART_INTENCLR_RXNOISECLR_MASK|macro|USART_INTENCLR_RXNOISECLR_MASK
DECL|USART_INTENCLR_RXNOISECLR_SHIFT|macro|USART_INTENCLR_RXNOISECLR_SHIFT
DECL|USART_INTENCLR_RXNOISECLR|macro|USART_INTENCLR_RXNOISECLR
DECL|USART_INTENCLR_STARTCLR_MASK|macro|USART_INTENCLR_STARTCLR_MASK
DECL|USART_INTENCLR_STARTCLR_SHIFT|macro|USART_INTENCLR_STARTCLR_SHIFT
DECL|USART_INTENCLR_STARTCLR|macro|USART_INTENCLR_STARTCLR
DECL|USART_INTENCLR_TXDISCLR_MASK|macro|USART_INTENCLR_TXDISCLR_MASK
DECL|USART_INTENCLR_TXDISCLR_SHIFT|macro|USART_INTENCLR_TXDISCLR_SHIFT
DECL|USART_INTENCLR_TXDISCLR|macro|USART_INTENCLR_TXDISCLR
DECL|USART_INTENCLR_TXIDLECLR_MASK|macro|USART_INTENCLR_TXIDLECLR_MASK
DECL|USART_INTENCLR_TXIDLECLR_SHIFT|macro|USART_INTENCLR_TXIDLECLR_SHIFT
DECL|USART_INTENCLR_TXIDLECLR|macro|USART_INTENCLR_TXIDLECLR
DECL|USART_INTENSET_ABERREN_MASK|macro|USART_INTENSET_ABERREN_MASK
DECL|USART_INTENSET_ABERREN_SHIFT|macro|USART_INTENSET_ABERREN_SHIFT
DECL|USART_INTENSET_ABERREN|macro|USART_INTENSET_ABERREN
DECL|USART_INTENSET_DELTACTSEN_MASK|macro|USART_INTENSET_DELTACTSEN_MASK
DECL|USART_INTENSET_DELTACTSEN_SHIFT|macro|USART_INTENSET_DELTACTSEN_SHIFT
DECL|USART_INTENSET_DELTACTSEN|macro|USART_INTENSET_DELTACTSEN
DECL|USART_INTENSET_DELTARXBRKEN_MASK|macro|USART_INTENSET_DELTARXBRKEN_MASK
DECL|USART_INTENSET_DELTARXBRKEN_SHIFT|macro|USART_INTENSET_DELTARXBRKEN_SHIFT
DECL|USART_INTENSET_DELTARXBRKEN|macro|USART_INTENSET_DELTARXBRKEN
DECL|USART_INTENSET_FRAMERREN_MASK|macro|USART_INTENSET_FRAMERREN_MASK
DECL|USART_INTENSET_FRAMERREN_SHIFT|macro|USART_INTENSET_FRAMERREN_SHIFT
DECL|USART_INTENSET_FRAMERREN|macro|USART_INTENSET_FRAMERREN
DECL|USART_INTENSET_PARITYERREN_MASK|macro|USART_INTENSET_PARITYERREN_MASK
DECL|USART_INTENSET_PARITYERREN_SHIFT|macro|USART_INTENSET_PARITYERREN_SHIFT
DECL|USART_INTENSET_PARITYERREN|macro|USART_INTENSET_PARITYERREN
DECL|USART_INTENSET_RXNOISEEN_MASK|macro|USART_INTENSET_RXNOISEEN_MASK
DECL|USART_INTENSET_RXNOISEEN_SHIFT|macro|USART_INTENSET_RXNOISEEN_SHIFT
DECL|USART_INTENSET_RXNOISEEN|macro|USART_INTENSET_RXNOISEEN
DECL|USART_INTENSET_STARTEN_MASK|macro|USART_INTENSET_STARTEN_MASK
DECL|USART_INTENSET_STARTEN_SHIFT|macro|USART_INTENSET_STARTEN_SHIFT
DECL|USART_INTENSET_STARTEN|macro|USART_INTENSET_STARTEN
DECL|USART_INTENSET_TXDISEN_MASK|macro|USART_INTENSET_TXDISEN_MASK
DECL|USART_INTENSET_TXDISEN_SHIFT|macro|USART_INTENSET_TXDISEN_SHIFT
DECL|USART_INTENSET_TXDISEN|macro|USART_INTENSET_TXDISEN
DECL|USART_INTENSET_TXIDLEEN_MASK|macro|USART_INTENSET_TXIDLEEN_MASK
DECL|USART_INTENSET_TXIDLEEN_SHIFT|macro|USART_INTENSET_TXIDLEEN_SHIFT
DECL|USART_INTENSET_TXIDLEEN|macro|USART_INTENSET_TXIDLEEN
DECL|USART_INTSTAT_ABERRINT_MASK|macro|USART_INTSTAT_ABERRINT_MASK
DECL|USART_INTSTAT_ABERRINT_SHIFT|macro|USART_INTSTAT_ABERRINT_SHIFT
DECL|USART_INTSTAT_ABERRINT|macro|USART_INTSTAT_ABERRINT
DECL|USART_INTSTAT_DELTACTS_MASK|macro|USART_INTSTAT_DELTACTS_MASK
DECL|USART_INTSTAT_DELTACTS_SHIFT|macro|USART_INTSTAT_DELTACTS_SHIFT
DECL|USART_INTSTAT_DELTACTS|macro|USART_INTSTAT_DELTACTS
DECL|USART_INTSTAT_DELTARXBRK_MASK|macro|USART_INTSTAT_DELTARXBRK_MASK
DECL|USART_INTSTAT_DELTARXBRK_SHIFT|macro|USART_INTSTAT_DELTARXBRK_SHIFT
DECL|USART_INTSTAT_DELTARXBRK|macro|USART_INTSTAT_DELTARXBRK
DECL|USART_INTSTAT_FRAMERRINT_MASK|macro|USART_INTSTAT_FRAMERRINT_MASK
DECL|USART_INTSTAT_FRAMERRINT_SHIFT|macro|USART_INTSTAT_FRAMERRINT_SHIFT
DECL|USART_INTSTAT_FRAMERRINT|macro|USART_INTSTAT_FRAMERRINT
DECL|USART_INTSTAT_PARITYERRINT_MASK|macro|USART_INTSTAT_PARITYERRINT_MASK
DECL|USART_INTSTAT_PARITYERRINT_SHIFT|macro|USART_INTSTAT_PARITYERRINT_SHIFT
DECL|USART_INTSTAT_PARITYERRINT|macro|USART_INTSTAT_PARITYERRINT
DECL|USART_INTSTAT_RXNOISEINT_MASK|macro|USART_INTSTAT_RXNOISEINT_MASK
DECL|USART_INTSTAT_RXNOISEINT_SHIFT|macro|USART_INTSTAT_RXNOISEINT_SHIFT
DECL|USART_INTSTAT_RXNOISEINT|macro|USART_INTSTAT_RXNOISEINT
DECL|USART_INTSTAT_START_MASK|macro|USART_INTSTAT_START_MASK
DECL|USART_INTSTAT_START_SHIFT|macro|USART_INTSTAT_START_SHIFT
DECL|USART_INTSTAT_START|macro|USART_INTSTAT_START
DECL|USART_INTSTAT_TXDISINT_MASK|macro|USART_INTSTAT_TXDISINT_MASK
DECL|USART_INTSTAT_TXDISINT_SHIFT|macro|USART_INTSTAT_TXDISINT_SHIFT
DECL|USART_INTSTAT_TXDISINT|macro|USART_INTSTAT_TXDISINT
DECL|USART_INTSTAT_TXIDLE_MASK|macro|USART_INTSTAT_TXIDLE_MASK
DECL|USART_INTSTAT_TXIDLE_SHIFT|macro|USART_INTSTAT_TXIDLE_SHIFT
DECL|USART_INTSTAT_TXIDLE|macro|USART_INTSTAT_TXIDLE
DECL|USART_IRQS|macro|USART_IRQS
DECL|USART_OSR_OSRVAL_MASK|macro|USART_OSR_OSRVAL_MASK
DECL|USART_OSR_OSRVAL_SHIFT|macro|USART_OSR_OSRVAL_SHIFT
DECL|USART_OSR_OSRVAL|macro|USART_OSR_OSRVAL
DECL|USART_STAT_ABERR_MASK|macro|USART_STAT_ABERR_MASK
DECL|USART_STAT_ABERR_SHIFT|macro|USART_STAT_ABERR_SHIFT
DECL|USART_STAT_ABERR|macro|USART_STAT_ABERR
DECL|USART_STAT_CTS_MASK|macro|USART_STAT_CTS_MASK
DECL|USART_STAT_CTS_SHIFT|macro|USART_STAT_CTS_SHIFT
DECL|USART_STAT_CTS|macro|USART_STAT_CTS
DECL|USART_STAT_DELTACTS_MASK|macro|USART_STAT_DELTACTS_MASK
DECL|USART_STAT_DELTACTS_SHIFT|macro|USART_STAT_DELTACTS_SHIFT
DECL|USART_STAT_DELTACTS|macro|USART_STAT_DELTACTS
DECL|USART_STAT_DELTARXBRK_MASK|macro|USART_STAT_DELTARXBRK_MASK
DECL|USART_STAT_DELTARXBRK_SHIFT|macro|USART_STAT_DELTARXBRK_SHIFT
DECL|USART_STAT_DELTARXBRK|macro|USART_STAT_DELTARXBRK
DECL|USART_STAT_FRAMERRINT_MASK|macro|USART_STAT_FRAMERRINT_MASK
DECL|USART_STAT_FRAMERRINT_SHIFT|macro|USART_STAT_FRAMERRINT_SHIFT
DECL|USART_STAT_FRAMERRINT|macro|USART_STAT_FRAMERRINT
DECL|USART_STAT_PARITYERRINT_MASK|macro|USART_STAT_PARITYERRINT_MASK
DECL|USART_STAT_PARITYERRINT_SHIFT|macro|USART_STAT_PARITYERRINT_SHIFT
DECL|USART_STAT_PARITYERRINT|macro|USART_STAT_PARITYERRINT
DECL|USART_STAT_RXBRK_MASK|macro|USART_STAT_RXBRK_MASK
DECL|USART_STAT_RXBRK_SHIFT|macro|USART_STAT_RXBRK_SHIFT
DECL|USART_STAT_RXBRK|macro|USART_STAT_RXBRK
DECL|USART_STAT_RXIDLE_MASK|macro|USART_STAT_RXIDLE_MASK
DECL|USART_STAT_RXIDLE_SHIFT|macro|USART_STAT_RXIDLE_SHIFT
DECL|USART_STAT_RXIDLE|macro|USART_STAT_RXIDLE
DECL|USART_STAT_RXNOISEINT_MASK|macro|USART_STAT_RXNOISEINT_MASK
DECL|USART_STAT_RXNOISEINT_SHIFT|macro|USART_STAT_RXNOISEINT_SHIFT
DECL|USART_STAT_RXNOISEINT|macro|USART_STAT_RXNOISEINT
DECL|USART_STAT_START_MASK|macro|USART_STAT_START_MASK
DECL|USART_STAT_START_SHIFT|macro|USART_STAT_START_SHIFT
DECL|USART_STAT_START|macro|USART_STAT_START
DECL|USART_STAT_TXDISSTAT_MASK|macro|USART_STAT_TXDISSTAT_MASK
DECL|USART_STAT_TXDISSTAT_SHIFT|macro|USART_STAT_TXDISSTAT_SHIFT
DECL|USART_STAT_TXDISSTAT|macro|USART_STAT_TXDISSTAT
DECL|USART_STAT_TXIDLE_MASK|macro|USART_STAT_TXIDLE_MASK
DECL|USART_STAT_TXIDLE_SHIFT|macro|USART_STAT_TXIDLE_SHIFT
DECL|USART_STAT_TXIDLE|macro|USART_STAT_TXIDLE
DECL|USART_Type|typedef|} USART_Type;
DECL|USB0_BASE|macro|USB0_BASE
DECL|USB0_IRQn|enumerator|USB0_IRQn = 28, /**< USB device */
DECL|USB0_NEEDCLK_IRQn|enumerator|USB0_NEEDCLK_IRQn = 27, /**< USB Activity Wake-up Interrupt */
DECL|USB0|macro|USB0
DECL|USBCLKCTRL|member|__IO uint32_t USBCLKCTRL; /**< USB clock control, offset: 0x40C */
DECL|USBCLKDIV|member|__IO uint32_t USBCLKDIV; /**< USB clock divider, offset: 0x398 */
DECL|USBCLKSEL|member|__IO uint32_t USBCLKSEL; /**< USB clock source select, offset: 0x2A8 */
DECL|USBCLKSTAT|member|__IO uint32_t USBCLKSTAT; /**< USB clock status, offset: 0x410 */
DECL|USB_BASE_ADDRS|macro|USB_BASE_ADDRS
DECL|USB_BASE_PTRS|macro|USB_BASE_PTRS
DECL|USB_DATABUFSTART_DA_BUF_MASK|macro|USB_DATABUFSTART_DA_BUF_MASK
DECL|USB_DATABUFSTART_DA_BUF_SHIFT|macro|USB_DATABUFSTART_DA_BUF_SHIFT
DECL|USB_DATABUFSTART_DA_BUF|macro|USB_DATABUFSTART_DA_BUF
DECL|USB_DEVCMDSTAT_DCON_C_MASK|macro|USB_DEVCMDSTAT_DCON_C_MASK
DECL|USB_DEVCMDSTAT_DCON_C_SHIFT|macro|USB_DEVCMDSTAT_DCON_C_SHIFT
DECL|USB_DEVCMDSTAT_DCON_C|macro|USB_DEVCMDSTAT_DCON_C
DECL|USB_DEVCMDSTAT_DCON_MASK|macro|USB_DEVCMDSTAT_DCON_MASK
DECL|USB_DEVCMDSTAT_DCON_SHIFT|macro|USB_DEVCMDSTAT_DCON_SHIFT
DECL|USB_DEVCMDSTAT_DCON|macro|USB_DEVCMDSTAT_DCON
DECL|USB_DEVCMDSTAT_DEV_ADDR_MASK|macro|USB_DEVCMDSTAT_DEV_ADDR_MASK
DECL|USB_DEVCMDSTAT_DEV_ADDR_SHIFT|macro|USB_DEVCMDSTAT_DEV_ADDR_SHIFT
DECL|USB_DEVCMDSTAT_DEV_ADDR|macro|USB_DEVCMDSTAT_DEV_ADDR
DECL|USB_DEVCMDSTAT_DEV_EN_MASK|macro|USB_DEVCMDSTAT_DEV_EN_MASK
DECL|USB_DEVCMDSTAT_DEV_EN_SHIFT|macro|USB_DEVCMDSTAT_DEV_EN_SHIFT
DECL|USB_DEVCMDSTAT_DEV_EN|macro|USB_DEVCMDSTAT_DEV_EN
DECL|USB_DEVCMDSTAT_DRES_C_MASK|macro|USB_DEVCMDSTAT_DRES_C_MASK
DECL|USB_DEVCMDSTAT_DRES_C_SHIFT|macro|USB_DEVCMDSTAT_DRES_C_SHIFT
DECL|USB_DEVCMDSTAT_DRES_C|macro|USB_DEVCMDSTAT_DRES_C
DECL|USB_DEVCMDSTAT_DSUS_C_MASK|macro|USB_DEVCMDSTAT_DSUS_C_MASK
DECL|USB_DEVCMDSTAT_DSUS_C_SHIFT|macro|USB_DEVCMDSTAT_DSUS_C_SHIFT
DECL|USB_DEVCMDSTAT_DSUS_C|macro|USB_DEVCMDSTAT_DSUS_C
DECL|USB_DEVCMDSTAT_DSUS_MASK|macro|USB_DEVCMDSTAT_DSUS_MASK
DECL|USB_DEVCMDSTAT_DSUS_SHIFT|macro|USB_DEVCMDSTAT_DSUS_SHIFT
DECL|USB_DEVCMDSTAT_DSUS|macro|USB_DEVCMDSTAT_DSUS
DECL|USB_DEVCMDSTAT_FORCE_NEEDCLK_MASK|macro|USB_DEVCMDSTAT_FORCE_NEEDCLK_MASK
DECL|USB_DEVCMDSTAT_FORCE_NEEDCLK_SHIFT|macro|USB_DEVCMDSTAT_FORCE_NEEDCLK_SHIFT
DECL|USB_DEVCMDSTAT_FORCE_NEEDCLK|macro|USB_DEVCMDSTAT_FORCE_NEEDCLK
DECL|USB_DEVCMDSTAT_INTONNAK_AI_MASK|macro|USB_DEVCMDSTAT_INTONNAK_AI_MASK
DECL|USB_DEVCMDSTAT_INTONNAK_AI_SHIFT|macro|USB_DEVCMDSTAT_INTONNAK_AI_SHIFT
DECL|USB_DEVCMDSTAT_INTONNAK_AI|macro|USB_DEVCMDSTAT_INTONNAK_AI
DECL|USB_DEVCMDSTAT_INTONNAK_AO_MASK|macro|USB_DEVCMDSTAT_INTONNAK_AO_MASK
DECL|USB_DEVCMDSTAT_INTONNAK_AO_SHIFT|macro|USB_DEVCMDSTAT_INTONNAK_AO_SHIFT
DECL|USB_DEVCMDSTAT_INTONNAK_AO|macro|USB_DEVCMDSTAT_INTONNAK_AO
DECL|USB_DEVCMDSTAT_INTONNAK_CI_MASK|macro|USB_DEVCMDSTAT_INTONNAK_CI_MASK
DECL|USB_DEVCMDSTAT_INTONNAK_CI_SHIFT|macro|USB_DEVCMDSTAT_INTONNAK_CI_SHIFT
DECL|USB_DEVCMDSTAT_INTONNAK_CI|macro|USB_DEVCMDSTAT_INTONNAK_CI
DECL|USB_DEVCMDSTAT_INTONNAK_CO_MASK|macro|USB_DEVCMDSTAT_INTONNAK_CO_MASK
DECL|USB_DEVCMDSTAT_INTONNAK_CO_SHIFT|macro|USB_DEVCMDSTAT_INTONNAK_CO_SHIFT
DECL|USB_DEVCMDSTAT_INTONNAK_CO|macro|USB_DEVCMDSTAT_INTONNAK_CO
DECL|USB_DEVCMDSTAT_LPM_REWP_MASK|macro|USB_DEVCMDSTAT_LPM_REWP_MASK
DECL|USB_DEVCMDSTAT_LPM_REWP_SHIFT|macro|USB_DEVCMDSTAT_LPM_REWP_SHIFT
DECL|USB_DEVCMDSTAT_LPM_REWP|macro|USB_DEVCMDSTAT_LPM_REWP
DECL|USB_DEVCMDSTAT_LPM_SUP_MASK|macro|USB_DEVCMDSTAT_LPM_SUP_MASK
DECL|USB_DEVCMDSTAT_LPM_SUP_SHIFT|macro|USB_DEVCMDSTAT_LPM_SUP_SHIFT
DECL|USB_DEVCMDSTAT_LPM_SUP|macro|USB_DEVCMDSTAT_LPM_SUP
DECL|USB_DEVCMDSTAT_LPM_SUS_MASK|macro|USB_DEVCMDSTAT_LPM_SUS_MASK
DECL|USB_DEVCMDSTAT_LPM_SUS_SHIFT|macro|USB_DEVCMDSTAT_LPM_SUS_SHIFT
DECL|USB_DEVCMDSTAT_LPM_SUS|macro|USB_DEVCMDSTAT_LPM_SUS
DECL|USB_DEVCMDSTAT_SETUP_MASK|macro|USB_DEVCMDSTAT_SETUP_MASK
DECL|USB_DEVCMDSTAT_SETUP_SHIFT|macro|USB_DEVCMDSTAT_SETUP_SHIFT
DECL|USB_DEVCMDSTAT_SETUP|macro|USB_DEVCMDSTAT_SETUP
DECL|USB_DEVCMDSTAT_VBUSDEBOUNCED_MASK|macro|USB_DEVCMDSTAT_VBUSDEBOUNCED_MASK
DECL|USB_DEVCMDSTAT_VBUSDEBOUNCED_SHIFT|macro|USB_DEVCMDSTAT_VBUSDEBOUNCED_SHIFT
DECL|USB_DEVCMDSTAT_VBUSDEBOUNCED|macro|USB_DEVCMDSTAT_VBUSDEBOUNCED
DECL|USB_EPBUFCFG_BUF_SB_MASK|macro|USB_EPBUFCFG_BUF_SB_MASK
DECL|USB_EPBUFCFG_BUF_SB_SHIFT|macro|USB_EPBUFCFG_BUF_SB_SHIFT
DECL|USB_EPBUFCFG_BUF_SB|macro|USB_EPBUFCFG_BUF_SB
DECL|USB_EPINUSE_BUF_MASK|macro|USB_EPINUSE_BUF_MASK
DECL|USB_EPINUSE_BUF_SHIFT|macro|USB_EPINUSE_BUF_SHIFT
DECL|USB_EPINUSE_BUF|macro|USB_EPINUSE_BUF
DECL|USB_EPLISTSTART_EP_LIST_MASK|macro|USB_EPLISTSTART_EP_LIST_MASK
DECL|USB_EPLISTSTART_EP_LIST_SHIFT|macro|USB_EPLISTSTART_EP_LIST_SHIFT
DECL|USB_EPLISTSTART_EP_LIST|macro|USB_EPLISTSTART_EP_LIST
DECL|USB_EPSKIP_SKIP_MASK|macro|USB_EPSKIP_SKIP_MASK
DECL|USB_EPSKIP_SKIP_SHIFT|macro|USB_EPSKIP_SKIP_SHIFT
DECL|USB_EPSKIP_SKIP|macro|USB_EPSKIP_SKIP
DECL|USB_EPTOGGLE_TOGGLE_MASK|macro|USB_EPTOGGLE_TOGGLE_MASK
DECL|USB_EPTOGGLE_TOGGLE_SHIFT|macro|USB_EPTOGGLE_TOGGLE_SHIFT
DECL|USB_EPTOGGLE_TOGGLE|macro|USB_EPTOGGLE_TOGGLE
DECL|USB_INFO_ERR_CODE_MASK|macro|USB_INFO_ERR_CODE_MASK
DECL|USB_INFO_ERR_CODE_SHIFT|macro|USB_INFO_ERR_CODE_SHIFT
DECL|USB_INFO_ERR_CODE|macro|USB_INFO_ERR_CODE
DECL|USB_INFO_FRAME_NR_MASK|macro|USB_INFO_FRAME_NR_MASK
DECL|USB_INFO_FRAME_NR_SHIFT|macro|USB_INFO_FRAME_NR_SHIFT
DECL|USB_INFO_FRAME_NR|macro|USB_INFO_FRAME_NR
DECL|USB_INTEN_DEV_INT_EN_MASK|macro|USB_INTEN_DEV_INT_EN_MASK
DECL|USB_INTEN_DEV_INT_EN_SHIFT|macro|USB_INTEN_DEV_INT_EN_SHIFT
DECL|USB_INTEN_DEV_INT_EN|macro|USB_INTEN_DEV_INT_EN
DECL|USB_INTEN_EP_INT_EN_MASK|macro|USB_INTEN_EP_INT_EN_MASK
DECL|USB_INTEN_EP_INT_EN_SHIFT|macro|USB_INTEN_EP_INT_EN_SHIFT
DECL|USB_INTEN_EP_INT_EN|macro|USB_INTEN_EP_INT_EN
DECL|USB_INTEN_FRAME_INT_EN_MASK|macro|USB_INTEN_FRAME_INT_EN_MASK
DECL|USB_INTEN_FRAME_INT_EN_SHIFT|macro|USB_INTEN_FRAME_INT_EN_SHIFT
DECL|USB_INTEN_FRAME_INT_EN|macro|USB_INTEN_FRAME_INT_EN
DECL|USB_INTSETSTAT_DEV_SET_INT_MASK|macro|USB_INTSETSTAT_DEV_SET_INT_MASK
DECL|USB_INTSETSTAT_DEV_SET_INT_SHIFT|macro|USB_INTSETSTAT_DEV_SET_INT_SHIFT
DECL|USB_INTSETSTAT_DEV_SET_INT|macro|USB_INTSETSTAT_DEV_SET_INT
DECL|USB_INTSETSTAT_EP_SET_INT_MASK|macro|USB_INTSETSTAT_EP_SET_INT_MASK
DECL|USB_INTSETSTAT_EP_SET_INT_SHIFT|macro|USB_INTSETSTAT_EP_SET_INT_SHIFT
DECL|USB_INTSETSTAT_EP_SET_INT|macro|USB_INTSETSTAT_EP_SET_INT
DECL|USB_INTSETSTAT_FRAME_SET_INT_MASK|macro|USB_INTSETSTAT_FRAME_SET_INT_MASK
DECL|USB_INTSETSTAT_FRAME_SET_INT_SHIFT|macro|USB_INTSETSTAT_FRAME_SET_INT_SHIFT
DECL|USB_INTSETSTAT_FRAME_SET_INT|macro|USB_INTSETSTAT_FRAME_SET_INT
DECL|USB_INTSTAT_DEV_INT_MASK|macro|USB_INTSTAT_DEV_INT_MASK
DECL|USB_INTSTAT_DEV_INT_SHIFT|macro|USB_INTSTAT_DEV_INT_SHIFT
DECL|USB_INTSTAT_DEV_INT|macro|USB_INTSTAT_DEV_INT
DECL|USB_INTSTAT_EP0IN_MASK|macro|USB_INTSTAT_EP0IN_MASK
DECL|USB_INTSTAT_EP0IN_SHIFT|macro|USB_INTSTAT_EP0IN_SHIFT
DECL|USB_INTSTAT_EP0IN|macro|USB_INTSTAT_EP0IN
DECL|USB_INTSTAT_EP0OUT_MASK|macro|USB_INTSTAT_EP0OUT_MASK
DECL|USB_INTSTAT_EP0OUT_SHIFT|macro|USB_INTSTAT_EP0OUT_SHIFT
DECL|USB_INTSTAT_EP0OUT|macro|USB_INTSTAT_EP0OUT
DECL|USB_INTSTAT_EP1IN_MASK|macro|USB_INTSTAT_EP1IN_MASK
DECL|USB_INTSTAT_EP1IN_SHIFT|macro|USB_INTSTAT_EP1IN_SHIFT
DECL|USB_INTSTAT_EP1IN|macro|USB_INTSTAT_EP1IN
DECL|USB_INTSTAT_EP1OUT_MASK|macro|USB_INTSTAT_EP1OUT_MASK
DECL|USB_INTSTAT_EP1OUT_SHIFT|macro|USB_INTSTAT_EP1OUT_SHIFT
DECL|USB_INTSTAT_EP1OUT|macro|USB_INTSTAT_EP1OUT
DECL|USB_INTSTAT_EP2IN_MASK|macro|USB_INTSTAT_EP2IN_MASK
DECL|USB_INTSTAT_EP2IN_SHIFT|macro|USB_INTSTAT_EP2IN_SHIFT
DECL|USB_INTSTAT_EP2IN|macro|USB_INTSTAT_EP2IN
DECL|USB_INTSTAT_EP2OUT_MASK|macro|USB_INTSTAT_EP2OUT_MASK
DECL|USB_INTSTAT_EP2OUT_SHIFT|macro|USB_INTSTAT_EP2OUT_SHIFT
DECL|USB_INTSTAT_EP2OUT|macro|USB_INTSTAT_EP2OUT
DECL|USB_INTSTAT_EP3IN_MASK|macro|USB_INTSTAT_EP3IN_MASK
DECL|USB_INTSTAT_EP3IN_SHIFT|macro|USB_INTSTAT_EP3IN_SHIFT
DECL|USB_INTSTAT_EP3IN|macro|USB_INTSTAT_EP3IN
DECL|USB_INTSTAT_EP3OUT_MASK|macro|USB_INTSTAT_EP3OUT_MASK
DECL|USB_INTSTAT_EP3OUT_SHIFT|macro|USB_INTSTAT_EP3OUT_SHIFT
DECL|USB_INTSTAT_EP3OUT|macro|USB_INTSTAT_EP3OUT
DECL|USB_INTSTAT_EP4IN_MASK|macro|USB_INTSTAT_EP4IN_MASK
DECL|USB_INTSTAT_EP4IN_SHIFT|macro|USB_INTSTAT_EP4IN_SHIFT
DECL|USB_INTSTAT_EP4IN|macro|USB_INTSTAT_EP4IN
DECL|USB_INTSTAT_EP4OUT_MASK|macro|USB_INTSTAT_EP4OUT_MASK
DECL|USB_INTSTAT_EP4OUT_SHIFT|macro|USB_INTSTAT_EP4OUT_SHIFT
DECL|USB_INTSTAT_EP4OUT|macro|USB_INTSTAT_EP4OUT
DECL|USB_INTSTAT_FRAME_INT_MASK|macro|USB_INTSTAT_FRAME_INT_MASK
DECL|USB_INTSTAT_FRAME_INT_SHIFT|macro|USB_INTSTAT_FRAME_INT_SHIFT
DECL|USB_INTSTAT_FRAME_INT|macro|USB_INTSTAT_FRAME_INT
DECL|USB_IRQS|macro|USB_IRQS
DECL|USB_LPM_DATA_PENDING_MASK|macro|USB_LPM_DATA_PENDING_MASK
DECL|USB_LPM_DATA_PENDING_SHIFT|macro|USB_LPM_DATA_PENDING_SHIFT
DECL|USB_LPM_DATA_PENDING|macro|USB_LPM_DATA_PENDING
DECL|USB_LPM_HIRD_HW_MASK|macro|USB_LPM_HIRD_HW_MASK
DECL|USB_LPM_HIRD_HW_SHIFT|macro|USB_LPM_HIRD_HW_SHIFT
DECL|USB_LPM_HIRD_HW|macro|USB_LPM_HIRD_HW
DECL|USB_LPM_HIRD_SW_MASK|macro|USB_LPM_HIRD_SW_MASK
DECL|USB_LPM_HIRD_SW_SHIFT|macro|USB_LPM_HIRD_SW_SHIFT
DECL|USB_LPM_HIRD_SW|macro|USB_LPM_HIRD_SW
DECL|USB_NEEDCLK_IRQS|macro|USB_NEEDCLK_IRQS
DECL|USB_Type|typedef|} USB_Type;
DECL|USE2FS|member|__IO uint32_t USE2FS; /**< Use 2FS register, offset: 0xF10 */
DECL|UTICK0_BASE|macro|UTICK0_BASE
DECL|UTICK0_IRQn|enumerator|UTICK0_IRQn = 8, /**< Micro-tick Timer */
DECL|UTICK0|macro|UTICK0
DECL|UTICK_BASE_ADDRS|macro|UTICK_BASE_ADDRS
DECL|UTICK_BASE_PTRS|macro|UTICK_BASE_PTRS
DECL|UTICK_CAPCLR_CAPCLR0_MASK|macro|UTICK_CAPCLR_CAPCLR0_MASK
DECL|UTICK_CAPCLR_CAPCLR0_SHIFT|macro|UTICK_CAPCLR_CAPCLR0_SHIFT
DECL|UTICK_CAPCLR_CAPCLR0|macro|UTICK_CAPCLR_CAPCLR0
DECL|UTICK_CAPCLR_CAPCLR1_MASK|macro|UTICK_CAPCLR_CAPCLR1_MASK
DECL|UTICK_CAPCLR_CAPCLR1_SHIFT|macro|UTICK_CAPCLR_CAPCLR1_SHIFT
DECL|UTICK_CAPCLR_CAPCLR1|macro|UTICK_CAPCLR_CAPCLR1
DECL|UTICK_CAPCLR_CAPCLR2_MASK|macro|UTICK_CAPCLR_CAPCLR2_MASK
DECL|UTICK_CAPCLR_CAPCLR2_SHIFT|macro|UTICK_CAPCLR_CAPCLR2_SHIFT
DECL|UTICK_CAPCLR_CAPCLR2|macro|UTICK_CAPCLR_CAPCLR2
DECL|UTICK_CAPCLR_CAPCLR3_MASK|macro|UTICK_CAPCLR_CAPCLR3_MASK
DECL|UTICK_CAPCLR_CAPCLR3_SHIFT|macro|UTICK_CAPCLR_CAPCLR3_SHIFT
DECL|UTICK_CAPCLR_CAPCLR3|macro|UTICK_CAPCLR_CAPCLR3
DECL|UTICK_CAP_CAP_VALUE_MASK|macro|UTICK_CAP_CAP_VALUE_MASK
DECL|UTICK_CAP_CAP_VALUE_SHIFT|macro|UTICK_CAP_CAP_VALUE_SHIFT
DECL|UTICK_CAP_CAP_VALUE|macro|UTICK_CAP_CAP_VALUE
DECL|UTICK_CAP_COUNT|macro|UTICK_CAP_COUNT
DECL|UTICK_CAP_VALID_MASK|macro|UTICK_CAP_VALID_MASK
DECL|UTICK_CAP_VALID_SHIFT|macro|UTICK_CAP_VALID_SHIFT
DECL|UTICK_CAP_VALID|macro|UTICK_CAP_VALID
DECL|UTICK_CFG_CAPEN0_MASK|macro|UTICK_CFG_CAPEN0_MASK
DECL|UTICK_CFG_CAPEN0_SHIFT|macro|UTICK_CFG_CAPEN0_SHIFT
DECL|UTICK_CFG_CAPEN0|macro|UTICK_CFG_CAPEN0
DECL|UTICK_CFG_CAPEN1_MASK|macro|UTICK_CFG_CAPEN1_MASK
DECL|UTICK_CFG_CAPEN1_SHIFT|macro|UTICK_CFG_CAPEN1_SHIFT
DECL|UTICK_CFG_CAPEN1|macro|UTICK_CFG_CAPEN1
DECL|UTICK_CFG_CAPEN2_MASK|macro|UTICK_CFG_CAPEN2_MASK
DECL|UTICK_CFG_CAPEN2_SHIFT|macro|UTICK_CFG_CAPEN2_SHIFT
DECL|UTICK_CFG_CAPEN2|macro|UTICK_CFG_CAPEN2
DECL|UTICK_CFG_CAPEN3_MASK|macro|UTICK_CFG_CAPEN3_MASK
DECL|UTICK_CFG_CAPEN3_SHIFT|macro|UTICK_CFG_CAPEN3_SHIFT
DECL|UTICK_CFG_CAPEN3|macro|UTICK_CFG_CAPEN3
DECL|UTICK_CFG_CAPPOL0_MASK|macro|UTICK_CFG_CAPPOL0_MASK
DECL|UTICK_CFG_CAPPOL0_SHIFT|macro|UTICK_CFG_CAPPOL0_SHIFT
DECL|UTICK_CFG_CAPPOL0|macro|UTICK_CFG_CAPPOL0
DECL|UTICK_CFG_CAPPOL1_MASK|macro|UTICK_CFG_CAPPOL1_MASK
DECL|UTICK_CFG_CAPPOL1_SHIFT|macro|UTICK_CFG_CAPPOL1_SHIFT
DECL|UTICK_CFG_CAPPOL1|macro|UTICK_CFG_CAPPOL1
DECL|UTICK_CFG_CAPPOL2_MASK|macro|UTICK_CFG_CAPPOL2_MASK
DECL|UTICK_CFG_CAPPOL2_SHIFT|macro|UTICK_CFG_CAPPOL2_SHIFT
DECL|UTICK_CFG_CAPPOL2|macro|UTICK_CFG_CAPPOL2
DECL|UTICK_CFG_CAPPOL3_MASK|macro|UTICK_CFG_CAPPOL3_MASK
DECL|UTICK_CFG_CAPPOL3_SHIFT|macro|UTICK_CFG_CAPPOL3_SHIFT
DECL|UTICK_CFG_CAPPOL3|macro|UTICK_CFG_CAPPOL3
DECL|UTICK_CTRL_DELAYVAL_MASK|macro|UTICK_CTRL_DELAYVAL_MASK
DECL|UTICK_CTRL_DELAYVAL_SHIFT|macro|UTICK_CTRL_DELAYVAL_SHIFT
DECL|UTICK_CTRL_DELAYVAL|macro|UTICK_CTRL_DELAYVAL
DECL|UTICK_CTRL_REPEAT_MASK|macro|UTICK_CTRL_REPEAT_MASK
DECL|UTICK_CTRL_REPEAT_SHIFT|macro|UTICK_CTRL_REPEAT_SHIFT
DECL|UTICK_CTRL_REPEAT|macro|UTICK_CTRL_REPEAT
DECL|UTICK_IRQS|macro|UTICK_IRQS
DECL|UTICK_STAT_ACTIVE_MASK|macro|UTICK_STAT_ACTIVE_MASK
DECL|UTICK_STAT_ACTIVE_SHIFT|macro|UTICK_STAT_ACTIVE_SHIFT
DECL|UTICK_STAT_ACTIVE|macro|UTICK_STAT_ACTIVE
DECL|UTICK_STAT_INTR_MASK|macro|UTICK_STAT_INTR_MASK
DECL|UTICK_STAT_INTR_SHIFT|macro|UTICK_STAT_INTR_SHIFT
DECL|UTICK_STAT_INTR|macro|UTICK_STAT_INTR
DECL|UTICK_Type|typedef|} UTICK_Type;
DECL|WAKE|member|__IO uint32_t WAKE; /**< High-resolution/wake-up timer control register, offset: 0xC */
DECL|WARNINT|member|__IO uint32_t WARNINT; /**< Watchdog Warning Interrupt compare value., offset: 0x14 */
DECL|WDTOSCCTRL|member|__IO uint32_t WDTOSCCTRL; /**< Watchdog oscillator control, offset: 0x508 */
DECL|WDT_BOD_IRQn|enumerator|WDT_BOD_IRQn = 0, /**< Windowed watchdog timer, Brownout detect */
DECL|WINDOW|member|__IO uint32_t WINDOW; /**< Watchdog Window compare value., offset: 0x18 */
DECL|WR_DATA|member|__O uint32_t WR_DATA; /**< CRC data register, offset: 0x8 */
DECL|WWDT_BASE_ADDRS|macro|WWDT_BASE_ADDRS
DECL|WWDT_BASE_PTRS|macro|WWDT_BASE_PTRS
DECL|WWDT_BASE|macro|WWDT_BASE
DECL|WWDT_FEED_FEED_MASK|macro|WWDT_FEED_FEED_MASK
DECL|WWDT_FEED_FEED_SHIFT|macro|WWDT_FEED_FEED_SHIFT
DECL|WWDT_FEED_FEED|macro|WWDT_FEED_FEED
DECL|WWDT_IRQS|macro|WWDT_IRQS
DECL|WWDT_MOD_LOCK_MASK|macro|WWDT_MOD_LOCK_MASK
DECL|WWDT_MOD_LOCK_SHIFT|macro|WWDT_MOD_LOCK_SHIFT
DECL|WWDT_MOD_LOCK|macro|WWDT_MOD_LOCK
DECL|WWDT_MOD_WDEN_MASK|macro|WWDT_MOD_WDEN_MASK
DECL|WWDT_MOD_WDEN_SHIFT|macro|WWDT_MOD_WDEN_SHIFT
DECL|WWDT_MOD_WDEN|macro|WWDT_MOD_WDEN
DECL|WWDT_MOD_WDINT_MASK|macro|WWDT_MOD_WDINT_MASK
DECL|WWDT_MOD_WDINT_SHIFT|macro|WWDT_MOD_WDINT_SHIFT
DECL|WWDT_MOD_WDINT|macro|WWDT_MOD_WDINT
DECL|WWDT_MOD_WDPROTECT_MASK|macro|WWDT_MOD_WDPROTECT_MASK
DECL|WWDT_MOD_WDPROTECT_SHIFT|macro|WWDT_MOD_WDPROTECT_SHIFT
DECL|WWDT_MOD_WDPROTECT|macro|WWDT_MOD_WDPROTECT
DECL|WWDT_MOD_WDRESET_MASK|macro|WWDT_MOD_WDRESET_MASK
DECL|WWDT_MOD_WDRESET_SHIFT|macro|WWDT_MOD_WDRESET_SHIFT
DECL|WWDT_MOD_WDRESET|macro|WWDT_MOD_WDRESET
DECL|WWDT_MOD_WDTOF_MASK|macro|WWDT_MOD_WDTOF_MASK
DECL|WWDT_MOD_WDTOF_SHIFT|macro|WWDT_MOD_WDTOF_SHIFT
DECL|WWDT_MOD_WDTOF|macro|WWDT_MOD_WDTOF
DECL|WWDT_TC_COUNT_MASK|macro|WWDT_TC_COUNT_MASK
DECL|WWDT_TC_COUNT_SHIFT|macro|WWDT_TC_COUNT_SHIFT
DECL|WWDT_TC_COUNT|macro|WWDT_TC_COUNT
DECL|WWDT_TV_COUNT_MASK|macro|WWDT_TV_COUNT_MASK
DECL|WWDT_TV_COUNT_SHIFT|macro|WWDT_TV_COUNT_SHIFT
DECL|WWDT_TV_COUNT|macro|WWDT_TV_COUNT
DECL|WWDT_Type|typedef|} WWDT_Type;
DECL|WWDT_WARNINT_WARNINT_MASK|macro|WWDT_WARNINT_WARNINT_MASK
DECL|WWDT_WARNINT_WARNINT_SHIFT|macro|WWDT_WARNINT_WARNINT_SHIFT
DECL|WWDT_WARNINT_WARNINT|macro|WWDT_WARNINT_WARNINT
DECL|WWDT_WINDOW_WINDOW_MASK|macro|WWDT_WINDOW_WINDOW_MASK
DECL|WWDT_WINDOW_WINDOW_SHIFT|macro|WWDT_WINDOW_WINDOW_SHIFT
DECL|WWDT_WINDOW_WINDOW|macro|WWDT_WINDOW_WINDOW
DECL|WWDT|macro|WWDT
DECL|W|member|__IO uint32_t W[2][32]; /**< Word pin registers for all port 0 and 1 GPIO pins, array offset: 0x1000, array step: index*0x80, index2*0x4 */
DECL|XFERCFG|member|__IO uint32_t XFERCFG; /**< Transfer configuration register for DMA channel ., array offset: 0x408, array step: 0x10 */
DECL|_LPC54114_CM0PLUS_H_|macro|_LPC54114_CM0PLUS_H_
DECL|__CM0PLUS_REV|macro|__CM0PLUS_REV
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__VTOR_PRESENT|macro|__VTOR_PRESENT
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
