// Seed: 93428360
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    output uwire id_6,
    output uwire id_7,
    input wor id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    output wor id_13
);
  wire id_15, id_16, id_17;
  wire id_18 = id_15;
  assign id_16 = id_16;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    output tri id_3,
    output supply1 id_4,
    output wor id_5,
    output tri id_6,
    output uwire id_7
);
  assign id_3 = 1'b0;
  module_0(
      id_7, id_2, id_2, id_2, id_2, id_2, id_5, id_6, id_2, id_2, id_2, id_2, id_2, id_3
  );
endmodule
