<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MAIR0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">MAIR0, Memory Attribute Indirection Register 0</h1><p>The MAIR0 characteristics are:</p><h2>Purpose</h2>
          <p>Along with <a href="AArch32-mair1.html">MAIR1</a>, provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations.</p>
        
          <p>AttrIndx[2] indicates the MAIR register to be used:</p>
        
          <ul>
            <li>
              When AttrIndx[2] is 0, MAIR0 is used.
            </li>
            <li>
              When AttrIndx[2] is 1, <a href="AArch32-mair1.html">MAIR1</a> is used.
            </li>
          </ul>
        <p>This 
        register
       is part of the Virtual memory control registers functional group.</p><h2>Configuration</h2><p>AArch32 System register MAIR0
                is architecturally mapped to
              AArch64 System register <a href="AArch64-mair_el1.html">MAIR_EL1[31:0]
        </a> when TTBCR.EAE==1.
          </p>
          <p>MAIR0 and <a href="AArch32-prrr.html">PRRR</a> are the same register, with a different view depending on the value of <a href="AArch32-ttbcr.html">TTBCR</a>.EAE:</p>
        
          <ul>
            <li>
              When it is set to 0, the register is as described in <a href="AArch32-prrr.html">PRRR</a>.
            </li>
            <li>
              When it is set to 1, the register is as described in MAIR0.
            </li>
          </ul>
        
          <p>When EL3 is using AArch32, write access to MAIR0(S) is disabled when the CP15SDISABLE signal is asserted HIGH.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>MAIR0 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The MAIR0 bit assignments are:</p><h3>When TTBCR.EAE==1:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#TTBCR.EAE1_Attr&lt;n&gt;">Attr3</a></td><td class="lr" colspan="8"><a href="#TTBCR.EAE1_Attr&lt;n&gt;">Attr2</a></td><td class="lr" colspan="8"><a href="#TTBCR.EAE1_Attr&lt;n&gt;">Attr1</a></td><td class="lr" colspan="8"><a href="#TTBCR.EAE1_Attr&lt;n&gt;">Attr0</a></td></tr></tbody></table><h4 id="TTBCR.EAE1_Attr">Attr&lt;n&gt;, bits [8n+7:8n], for n = 0 to 3</h4>
              <p>The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</p>
            
              <ul>
                <li>
                  AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.
                </li>
                <li>
                  AttrIndx[2] defines which MAIR to access. Attr7 to Attr4 are in MAIR1, and Attr3 to Attr0 are in MAIR0.
                </li>
              </ul>
            
              <p>Bits [7:4] are encoded as follows:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>Attr&lt;n&gt;[7:4]</th>
                      <th>Meaning</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0000</span>
                      </td>
                      <td>Device memory. See encoding of Attr&lt;n&gt;[3:0] for the type of Device memory.</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">00RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>Normal memory, Outer Write-Through Transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0100</span>
                      </td>
                      <td>Normal memory, Outer Non-cacheable</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">01RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>Normal memory, Outer Write-Back Transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">10RW</span>
                      </td>
                      <td>Normal memory, Outer Write-Through Non-transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">11RW</span>
                      </td>
                      <td>Normal memory, Outer Write-Back Non-transient</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>R = Outer Read-Allocate policy, W = Outer Write-Allocate policy.</p>
            
              <p>The meaning of bits [3:0] depends on the value of bits [7:4]:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>Attr&lt;n&gt;[3:0]</th>
                      <th>Meaning when Attr&lt;n&gt;[7:4] is 0000</th>
                      <th>Meaning when Attr&lt;n&gt;[7:4] is not 0000</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0000</span>
                      </td>
                      <td>Device-nGnRnE memory</td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">00RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                      <td>Normal memory, Inner Write-Through Transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0100</span>
                      </td>
                      <td>Device-nGnRE memory</td>
                      <td>Normal memory, Inner Non-cacheable</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">01RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                      <td>Normal memory, Inner Write-Back Transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1000</span>
                      </td>
                      <td>Device-nGRE memory</td>
                      <td>Normal memory, Inner Write-Through Non-transient (RW=00)</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">10RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                      <td>Normal memory, Inner Write-Through Non-transient</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1100</span>
                      </td>
                      <td>Device-GRE memory</td>
                      <td>Normal memory, Inner Write-Back Non-transient (RW=00)</td>
                    </tr>
                    <tr>
                      <td><span class="binarynumber">11RW</span>, RW not <span class="binarynumber">00</span></td>
                      <td>
                        <span class="arm-defined-word">UNPREDICTABLE</span>
                      </td>
                      <td>Normal memory, Inner Write-Back Non-transient</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>R = Inner Read-Allocate policy, W = Inner Write-Allocate policy.</p>
            
              <p>The R and W bits in some Attr&lt;n&gt; fields have the following meanings:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>R or W</th>
                      <th>Meaning</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0</span>
                      </td>
                      <td>No Allocate</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1</span>
                      </td>
                      <td>Allocate</td>
                    </tr>
                  </tbody>
                
              </table>
            <div class="access_mechanisms"><h2>Accessing the MAIR0</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c10, c2, 0</td><td>000</td><td>000</td><td>1010</td><td>1111</td><td>0010</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">Configuration</th><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th><th rowspan="2">Instance</th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        n/a
      </td><td>
        n/a
      </td><td>RW</td><td>MAIR0_s</td></tr><tr><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>
        n/a
      </td><td>MAIR0</td></tr><tr><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>
        n/a
      </td><td>MAIR0</td></tr><tr><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>
        n/a
      </td><td>MAIR0</td></tr><tr><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>
        n/a
      </td><td>MAIR0</td></tr><tr><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>
        n/a
      </td><td>MAIR0</td></tr><tr><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>
        n/a
      </td><td>MAIR0</td></tr><tr><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>RW</td><td>MAIR0_ns</td></tr><tr><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td><td>MAIR0_ns</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p>
            <p>When EL3 is using AArch32, write access to MAIR0_s is <span class="arm-defined-word">UNDEFINED</span> when the CP15SDISABLE signal is asserted HIGH.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hcr.html">HCR</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
