{"vcs1":{"timestamp_begin":1750409029.186160804, "rt":1.19, "ut":0.47, "st":0.10}}
{"vcselab":{"timestamp_begin":1750409030.458969938, "rt":0.74, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1750409031.265641679, "rt":0.18, "ut":0.13, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750409028.819235463}
{"VCS_COMP_START_TIME": 1750409028.819235463}
{"VCS_COMP_END_TIME": 1750409039.182881119}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2480972}}
{"stitch_vcselab": {"peak_mem": 2481031}}
