Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:10:40 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -78.363    -2011.663                    610                 1677        0.159        0.000                      0                 1677        3.000        0.000                       0                   792  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -78.363    -2011.663                    610                 1677        0.159        0.000                      0                 1677        3.000        0.000                       0                   792  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          610  Failing Endpoints,  Worst Slack      -78.363ns,  Total Violation    -2011.663ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -78.363ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        85.325ns  (logic 58.671ns (68.762%)  route 26.654ns (31.238%))
  Logic Levels:           310  (CARRY4=283 LUT1=1 LUT3=26)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.973     0.973    div0/clk
    SLICE_X36Y38         FDRE                                         r  div0/ltmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  div0/ltmp_reg[4]/Q
                         net (fo=32, routed)          0.633     2.124    div0/ltmp[4]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.248 r  div0/out_tmp[31]_i_37/O
                         net (fo=1, routed)           0.000     2.248    div0/out_tmp[31]_i_37_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.761 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.761    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.878 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.878    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.995 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.995    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.112 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.112    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.229 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.229    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.346 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.346    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.463 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.463    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.717 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.987     4.704    div0/p_1_in[31]
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     5.527 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.527    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.641 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.641    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.755 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.755    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.869 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.869    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.983 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.983    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.097    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.211    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.503 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.025     7.528    div0/p_1_in[30]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.329     7.857 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.857    div0/out_tmp[29]_i_42_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.390 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.390    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.507    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.741    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.858    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.975    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.092    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.209    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.388 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.804    10.192    div0/p_1_in[29]
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.524 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.524    div0/out_tmp[28]_i_42_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.074 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.074    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.188 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.188    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.302 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.302    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.416 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.416    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.644    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.758    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.872    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.050 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.742    12.791    div0/p_1_in[28]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.120 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.120    div0/out_tmp[27]_i_42_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.670    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.784 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.784    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.898 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.012    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.126 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.126    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.240 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.240    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.354 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.354    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.468 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.468    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.625 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.988    15.613    div0/p_1_in[27]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.329    15.942 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.942    div0/out_tmp[26]_i_42_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.492    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.606    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.720    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.834    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.948    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.062    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.177    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.291 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.291    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.448 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          1.042    18.489    div0/p_1_in[26]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.818 r  div0/out_tmp[25]_i_38/O
                         net (fo=1, routed)           0.000    18.818    div0/out_tmp[25]_i_38_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.368 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.368    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.001    19.483    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.597 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.597    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.711 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.711    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.825    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.939    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.053 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.053    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.210 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.266    21.476    div0/p_1_in[25]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.276 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.276    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.393 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.393    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.510 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.510    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.627 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.627    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.744 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.744    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.861 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.861    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.978 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.001    22.979    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.096 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.096    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.253 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.836    24.089    div0/p_1_in[24]
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.332    24.421 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.421    div0/out_tmp[23]_i_42_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.971    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.085    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.199    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.313    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.427    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.541    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.655    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.769    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.926 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.062    26.988    div0/p_1_in[23]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    27.317 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.317    div0/out_tmp[22]_i_42_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.850 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.850    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.967    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.084 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.084    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.201 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    28.202    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.319 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.319    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.436 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.436    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.553 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.553    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.670 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.670    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.849 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.789    29.638    div0/p_1_in[22]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.332    29.970 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    29.970    div0/out_tmp[21]_i_42_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.520 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.520    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.634    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.748    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.862    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.976 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.976    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.090 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.090    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.204 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.204    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.318 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.318    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.496 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.855    32.351    div0/p_1_in[21]
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.329    32.680 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    32.680    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.213 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.213    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.330 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.330    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.447 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.447    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.564 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.564    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.681 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.681    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.798 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.798    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.915    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.032    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.211 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.902    35.113    div0/p_1_in[20]
    SLICE_X35Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.901 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.901    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.015    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.129    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.243    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.357 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.357    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.471    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.585    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.699    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    36.877 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.960    37.837    div0/p_1_in[19]
    SLICE_X33Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.622 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.622    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.736    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.964 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.964    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.078 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.078    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.192 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.192    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.306 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.306    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.420 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.420    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.598 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.913    40.511    div0/p_1_in[18]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.311 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.311    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.428 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.428    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.545 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.545    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.662 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.662    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.779 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.779    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.896 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.896    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.013 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.013    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.130 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.130    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.309 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.671    42.980    div0/p_1_in[17]
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.332    43.312 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.312    div0/out_tmp[16]_i_42_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.862 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.862    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.976    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.090    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.204 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.204    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.318 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.318    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.432 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.432    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.546 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.546    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.660 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.660    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.838 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.713    45.551    div0/p_1_in[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329    45.880 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.880    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.413 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.413    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.530 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.530    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.647 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.647    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.764 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.764    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.881 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    46.890    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.007 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.007    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.124 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.124    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.241 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.241    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.398 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.631    48.029    div0/p_1_in[15]
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.332    48.361 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.361    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.911 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.911    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.025 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.025    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.139 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.139    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.253    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.367    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.481    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.595    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.709    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.887 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.772    50.660    div0/p_1_in[14]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.329    50.989 r  div0/out_tmp[13]_i_39/O
                         net (fo=1, routed)           0.000    50.989    div0/out_tmp[13]_i_39_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.521 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.521    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.635 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.635    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.749 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.749    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.863 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.863    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.977 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.977    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.091 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.205 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.205    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.383 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.723    53.106    div0/p_1_in[13]
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.329    53.435 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.435    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.985 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.985    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.099 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.099    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.213 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.213    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.327 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.327    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.441 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.441    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.555 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.555    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.669 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.669    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.783 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.783    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    54.961 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.764    55.725    div0/p_1_in[12]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.329    56.054 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.054    div0/out_tmp[11]_i_42_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.587 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.587    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.704    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    56.821    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.938    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.055    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.172    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.289 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.289    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.406 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.406    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.585 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.940    58.525    div0/p_1_in[11]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.332    58.857 r  div0/out_tmp[10]_i_39/O
                         net (fo=1, routed)           0.000    58.857    div0/out_tmp[10]_i_39_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.389 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.389    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.503 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.503    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.617 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.617    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.731 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.731    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.845 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.845    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.959 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.959    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.073 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.073    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.251 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.657    60.908    div0/p_1_in[10]
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.329    61.237 r  div0/out_tmp[9]_i_38/O
                         net (fo=1, routed)           0.000    61.237    div0/out_tmp[9]_i_38_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.787 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.787    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.901 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.901    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.015 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.015    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.129 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.129    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.243 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.243    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.357    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.471    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    62.649 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.763    63.412    div0/p_1_in[9]
    SLICE_X40Y117        LUT3 (Prop_lut3_I0_O)        0.329    63.741 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.741    div0/out_tmp[8]_i_42_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.291 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.291    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.405 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.405    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.519 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.519    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.633 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.633    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.747    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.861    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.975    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    65.098    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.276 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.626    65.902    div0/p_1_in[8]
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.329    66.231 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.231    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.781 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.009    66.790    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.904 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.904    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.018 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.018    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.132 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.132    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.246 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.246    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.360 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.360    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.474 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.474    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.588 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.588    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.766 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.731    68.497    div0/p_1_in[7]
    SLICE_X40Y130        LUT3 (Prop_lut3_I0_O)        0.329    68.826 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.826    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.376 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.376    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.490 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.490    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.604 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.604    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.718 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.718    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.832 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.832    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.946 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.946    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.060 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.060    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.174 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.174    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.352 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.567    70.919    div0/p_1_in[6]
    SLICE_X41Y137        LUT3 (Prop_lut3_I0_O)        0.329    71.248 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.248    div0/out_tmp[5]_i_42_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.798 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.798    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.912 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.912    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.026 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.026    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.140 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.140    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.254 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.254    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.368 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.368    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.482 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.482    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.596 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.596    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.774 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.846    73.620    div0/p_1_in[5]
    SLICE_X39Y139        LUT3 (Prop_lut3_I0_O)        0.329    73.949 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    73.949    div0/out_tmp[4]_i_42_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.499 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.499    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.613 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.613    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.727 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.727    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.841    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.955    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.069    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.183 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.297    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    75.475 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.871    76.346    div0/p_1_in[4]
    SLICE_X38Y139        LUT3 (Prop_lut3_I0_O)        0.329    76.675 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    76.675    div0/out_tmp[3]_i_42_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.208 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.208    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.325 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.325    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.442 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.442    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.559 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.559    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.676 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.676    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.793 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.793    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.910 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.910    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.027 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.027    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    78.206 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.917    79.122    div0/p_1_in[3]
    SLICE_X40Y139        LUT3 (Prop_lut3_I0_O)        0.332    79.454 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    79.454    div0/out_tmp[2]_i_42_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.004 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.004    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.118 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.118    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.232 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.232    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.346 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.346    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.460 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.460    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.574 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.574    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.688 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.688    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.802 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.802    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X40Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    80.980 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.793    81.774    div0/p_1_in[2]
    SLICE_X43Y141        LUT3 (Prop_lut3_I0_O)        0.329    82.103 r  div0/out_tmp[1]_i_42/O
                         net (fo=1, routed)           0.000    82.103    div0/out_tmp[1]_i_42_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.653 r  div0/out_tmp_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.653    div0/out_tmp_reg[1]_i_35_n_0
    SLICE_X43Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.767 r  div0/out_tmp_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.767    div0/out_tmp_reg[1]_i_30_n_0
    SLICE_X43Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.881 r  div0/out_tmp_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.881    div0/out_tmp_reg[1]_i_25_n_0
    SLICE_X43Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.995 r  div0/out_tmp_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.995    div0/out_tmp_reg[1]_i_20_n_0
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  div0/out_tmp_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.109    div0/out_tmp_reg[1]_i_15_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  div0/out_tmp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.223    div0/out_tmp_reg[1]_i_10_n_0
    SLICE_X43Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  div0/out_tmp_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.337    div0/out_tmp_reg[1]_i_5_n_0
    SLICE_X43Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.451 r  div0/out_tmp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.451    div0/out_tmp_reg[1]_i_2_n_0
    SLICE_X43Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    83.629 r  div0/out_tmp_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.835    84.464    div0/p_1_in[1]
    SLICE_X44Y141        LUT3 (Prop_lut3_I0_O)        0.329    84.793 r  div0/out_tmp[0]_i_42/O
                         net (fo=1, routed)           0.000    84.793    div0/out_tmp[0]_i_42_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.343 r  div0/out_tmp_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.343    div0/out_tmp_reg[0]_i_35_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.457 r  div0/out_tmp_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.457    div0/out_tmp_reg[0]_i_30_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.571 r  div0/out_tmp_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.571    div0/out_tmp_reg[0]_i_25_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  div0/out_tmp_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.685    div0/out_tmp_reg[0]_i_20_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  div0/out_tmp_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.799    div0/out_tmp_reg[0]_i_15_n_0
    SLICE_X44Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  div0/out_tmp_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.913    div0/out_tmp_reg[0]_i_10_n_0
    SLICE_X44Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  div0/out_tmp_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.027    div0/out_tmp_reg[0]_i_5_n_0
    SLICE_X44Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  div0/out_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    86.141    div0/out_tmp_reg[0]_i_2_n_0
    SLICE_X44Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.298 r  div0/out_tmp_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.000    86.298    div0/p_1_in[0]
    SLICE_X44Y149        FDRE                                         r  div0/out_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=793, unset)          0.924     7.924    div0/clk
    SLICE_X44Y149        FDRE                                         r  div0/out_tmp_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)        0.046     7.935    div0/out_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                         -86.298    
  -------------------------------------------------------------------
                         slack                                -78.363    

Slack (VIOLATED) :        -75.723ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        82.656ns  (logic 56.837ns (68.763%)  route 25.819ns (31.237%))
  Logic Levels:           300  (CARRY4=274 LUT1=1 LUT3=25)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.973     0.973    div0/clk
    SLICE_X36Y38         FDRE                                         r  div0/ltmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  div0/ltmp_reg[4]/Q
                         net (fo=32, routed)          0.633     2.124    div0/ltmp[4]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.248 r  div0/out_tmp[31]_i_37/O
                         net (fo=1, routed)           0.000     2.248    div0/out_tmp[31]_i_37_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.761 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.761    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.878 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.878    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.995 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.995    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.112 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.112    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.229 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.229    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.346 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.346    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.463 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.463    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.717 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.987     4.704    div0/p_1_in[31]
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     5.527 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.527    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.641 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.641    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.755 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.755    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.869 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.869    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.983 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.983    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.097    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.211    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.503 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.025     7.528    div0/p_1_in[30]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.329     7.857 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.857    div0/out_tmp[29]_i_42_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.390 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.390    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.507    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.741    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.858    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.975    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.092    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.209    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.388 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.804    10.192    div0/p_1_in[29]
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.524 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.524    div0/out_tmp[28]_i_42_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.074 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.074    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.188 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.188    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.302 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.302    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.416 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.416    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.644    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.758    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.872    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.050 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.742    12.791    div0/p_1_in[28]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.120 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.120    div0/out_tmp[27]_i_42_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.670    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.784 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.784    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.898 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.012    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.126 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.126    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.240 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.240    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.354 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.354    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.468 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.468    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.625 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.988    15.613    div0/p_1_in[27]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.329    15.942 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.942    div0/out_tmp[26]_i_42_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.492    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.606    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.720    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.834    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.948    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.062    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.177    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.291 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.291    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.448 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          1.042    18.489    div0/p_1_in[26]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.818 r  div0/out_tmp[25]_i_38/O
                         net (fo=1, routed)           0.000    18.818    div0/out_tmp[25]_i_38_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.368 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.368    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.001    19.483    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.597 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.597    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.711 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.711    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.825    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.939    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.053 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.053    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.210 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.266    21.476    div0/p_1_in[25]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.276 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.276    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.393 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.393    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.510 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.510    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.627 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.627    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.744 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.744    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.861 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.861    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.978 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.001    22.979    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.096 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.096    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.253 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.836    24.089    div0/p_1_in[24]
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.332    24.421 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.421    div0/out_tmp[23]_i_42_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.971    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.085    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.199    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.313    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.427    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.541    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.655    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.769    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.926 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.062    26.988    div0/p_1_in[23]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    27.317 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.317    div0/out_tmp[22]_i_42_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.850 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.850    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.967    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.084 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.084    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.201 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    28.202    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.319 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.319    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.436 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.436    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.553 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.553    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.670 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.670    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.849 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.789    29.638    div0/p_1_in[22]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.332    29.970 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    29.970    div0/out_tmp[21]_i_42_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.520 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.520    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.634    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.748    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.862    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.976 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.976    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.090 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.090    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.204 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.204    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.318 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.318    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.496 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.855    32.351    div0/p_1_in[21]
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.329    32.680 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    32.680    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.213 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.213    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.330 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.330    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.447 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.447    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.564 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.564    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.681 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.681    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.798 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.798    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.915    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.032    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.211 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.902    35.113    div0/p_1_in[20]
    SLICE_X35Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.901 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.901    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.015    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.129    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.243    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.357 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.357    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.471    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.585    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.699    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    36.877 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.960    37.837    div0/p_1_in[19]
    SLICE_X33Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.622 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.622    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.736    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.964 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.964    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.078 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.078    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.192 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.192    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.306 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.306    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.420 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.420    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.598 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.913    40.511    div0/p_1_in[18]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.311 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.311    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.428 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.428    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.545 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.545    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.662 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.662    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.779 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.779    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.896 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.896    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.013 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.013    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.130 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.130    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.309 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.671    42.980    div0/p_1_in[17]
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.332    43.312 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.312    div0/out_tmp[16]_i_42_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.862 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.862    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.976    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.090    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.204 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.204    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.318 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.318    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.432 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.432    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.546 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.546    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.660 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.660    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.838 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.713    45.551    div0/p_1_in[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329    45.880 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.880    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.413 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.413    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.530 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.530    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.647 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.647    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.764 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.764    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.881 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    46.890    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.007 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.007    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.124 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.124    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.241 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.241    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.398 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.631    48.029    div0/p_1_in[15]
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.332    48.361 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.361    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.911 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.911    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.025 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.025    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.139 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.139    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.253    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.367    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.481    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.595    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.709    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.887 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.772    50.660    div0/p_1_in[14]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.329    50.989 r  div0/out_tmp[13]_i_39/O
                         net (fo=1, routed)           0.000    50.989    div0/out_tmp[13]_i_39_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.521 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.521    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.635 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.635    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.749 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.749    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.863 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.863    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.977 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.977    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.091 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.205 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.205    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.383 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.723    53.106    div0/p_1_in[13]
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.329    53.435 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.435    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.985 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.985    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.099 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.099    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.213 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.213    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.327 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.327    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.441 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.441    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.555 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.555    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.669 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.669    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.783 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.783    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    54.961 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.764    55.725    div0/p_1_in[12]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.329    56.054 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.054    div0/out_tmp[11]_i_42_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.587 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.587    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.704    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    56.821    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.938    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.055    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.172    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.289 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.289    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.406 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.406    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.585 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.940    58.525    div0/p_1_in[11]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.332    58.857 r  div0/out_tmp[10]_i_39/O
                         net (fo=1, routed)           0.000    58.857    div0/out_tmp[10]_i_39_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.389 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.389    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.503 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.503    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.617 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.617    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.731 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.731    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.845 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.845    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.959 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.959    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.073 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.073    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.251 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.657    60.908    div0/p_1_in[10]
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.329    61.237 r  div0/out_tmp[9]_i_38/O
                         net (fo=1, routed)           0.000    61.237    div0/out_tmp[9]_i_38_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.787 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.787    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.901 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.901    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.015 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.015    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.129 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.129    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.243 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.243    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.357    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.471    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    62.649 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.763    63.412    div0/p_1_in[9]
    SLICE_X40Y117        LUT3 (Prop_lut3_I0_O)        0.329    63.741 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.741    div0/out_tmp[8]_i_42_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.291 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.291    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.405 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.405    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.519 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.519    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.633 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.633    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.747    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.861    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.975    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    65.098    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.276 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.626    65.902    div0/p_1_in[8]
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.329    66.231 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.231    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.781 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.009    66.790    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.904 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.904    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.018 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.018    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.132 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.132    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.246 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.246    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.360 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.360    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.474 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.474    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.588 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.588    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.766 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.731    68.497    div0/p_1_in[7]
    SLICE_X40Y130        LUT3 (Prop_lut3_I0_O)        0.329    68.826 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.826    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.376 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.376    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.490 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.490    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.604 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.604    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.718 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.718    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.832 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.832    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.946 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.946    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.060 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.060    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.174 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.174    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.352 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.567    70.919    div0/p_1_in[6]
    SLICE_X41Y137        LUT3 (Prop_lut3_I0_O)        0.329    71.248 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.248    div0/out_tmp[5]_i_42_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.798 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.798    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.912 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.912    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.026 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.026    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.140 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.140    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.254 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.254    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.368 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.368    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.482 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.482    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.596 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.596    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.774 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.846    73.620    div0/p_1_in[5]
    SLICE_X39Y139        LUT3 (Prop_lut3_I0_O)        0.329    73.949 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    73.949    div0/out_tmp[4]_i_42_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.499 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.499    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.613 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.613    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.727 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.727    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.841    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.955    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.069    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.183 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.297    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    75.475 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.871    76.346    div0/p_1_in[4]
    SLICE_X38Y139        LUT3 (Prop_lut3_I0_O)        0.329    76.675 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    76.675    div0/out_tmp[3]_i_42_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.208 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.208    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.325 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.325    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.442 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.442    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.559 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.559    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.676 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.676    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.793 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.793    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.910 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.910    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.027 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.027    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    78.206 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.917    79.122    div0/p_1_in[3]
    SLICE_X40Y139        LUT3 (Prop_lut3_I0_O)        0.332    79.454 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    79.454    div0/out_tmp[2]_i_42_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.004 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.004    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.118 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.118    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.232 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.232    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.346 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.346    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.460 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.460    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.574 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.574    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.688 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.688    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.802 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.802    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X40Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    80.980 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.793    81.774    div0/p_1_in[2]
    SLICE_X43Y141        LUT3 (Prop_lut3_I0_O)        0.329    82.103 r  div0/out_tmp[1]_i_42/O
                         net (fo=1, routed)           0.000    82.103    div0/out_tmp[1]_i_42_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.653 r  div0/out_tmp_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.653    div0/out_tmp_reg[1]_i_35_n_0
    SLICE_X43Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.767 r  div0/out_tmp_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.767    div0/out_tmp_reg[1]_i_30_n_0
    SLICE_X43Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.881 r  div0/out_tmp_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.881    div0/out_tmp_reg[1]_i_25_n_0
    SLICE_X43Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.995 r  div0/out_tmp_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.995    div0/out_tmp_reg[1]_i_20_n_0
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.109 r  div0/out_tmp_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.109    div0/out_tmp_reg[1]_i_15_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.223 r  div0/out_tmp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.223    div0/out_tmp_reg[1]_i_10_n_0
    SLICE_X43Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.337 r  div0/out_tmp_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.337    div0/out_tmp_reg[1]_i_5_n_0
    SLICE_X43Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.451 r  div0/out_tmp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.451    div0/out_tmp_reg[1]_i_2_n_0
    SLICE_X43Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    83.629 r  div0/out_tmp_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.000    83.629    div0/p_1_in[1]
    SLICE_X43Y149        FDRE                                         r  div0/out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=793, unset)          0.924     7.924    div0/clk
    SLICE_X43Y149        FDRE                                         r  div0/out_tmp_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y149        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -83.629    
  -------------------------------------------------------------------
                         slack                                -75.723    

Slack (VIOLATED) :        -73.074ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        80.007ns  (logic 54.982ns (68.721%)  route 25.025ns (31.279%))
  Logic Levels:           290  (CARRY4=265 LUT1=1 LUT3=24)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.973     0.973    div0/clk
    SLICE_X36Y38         FDRE                                         r  div0/ltmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  div0/ltmp_reg[4]/Q
                         net (fo=32, routed)          0.633     2.124    div0/ltmp[4]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.248 r  div0/out_tmp[31]_i_37/O
                         net (fo=1, routed)           0.000     2.248    div0/out_tmp[31]_i_37_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.761 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.761    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.878 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.878    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.995 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.995    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.112 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.112    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.229 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.229    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.346 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.346    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.463 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.463    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.717 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.987     4.704    div0/p_1_in[31]
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     5.527 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.527    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.641 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.641    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.755 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.755    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.869 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.869    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.983 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.983    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.097    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.211    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.503 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.025     7.528    div0/p_1_in[30]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.329     7.857 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.857    div0/out_tmp[29]_i_42_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.390 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.390    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.507    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.741    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.858    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.975    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.092    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.209    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.388 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.804    10.192    div0/p_1_in[29]
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.524 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.524    div0/out_tmp[28]_i_42_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.074 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.074    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.188 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.188    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.302 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.302    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.416 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.416    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.644    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.758    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.872    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.050 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.742    12.791    div0/p_1_in[28]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.120 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.120    div0/out_tmp[27]_i_42_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.670    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.784 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.784    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.898 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.012    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.126 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.126    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.240 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.240    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.354 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.354    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.468 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.468    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.625 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.988    15.613    div0/p_1_in[27]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.329    15.942 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.942    div0/out_tmp[26]_i_42_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.492    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.606    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.720    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.834    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.948    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.062    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.177    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.291 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.291    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.448 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          1.042    18.489    div0/p_1_in[26]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.818 r  div0/out_tmp[25]_i_38/O
                         net (fo=1, routed)           0.000    18.818    div0/out_tmp[25]_i_38_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.368 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.368    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.001    19.483    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.597 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.597    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.711 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.711    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.825    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.939    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.053 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.053    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.210 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.266    21.476    div0/p_1_in[25]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.276 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.276    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.393 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.393    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.510 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.510    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.627 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.627    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.744 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.744    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.861 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.861    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.978 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.001    22.979    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.096 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.096    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.253 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.836    24.089    div0/p_1_in[24]
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.332    24.421 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.421    div0/out_tmp[23]_i_42_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.971    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.085    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.199    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.313    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.427    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.541    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.655    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.769    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.926 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.062    26.988    div0/p_1_in[23]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    27.317 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.317    div0/out_tmp[22]_i_42_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.850 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.850    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.967    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.084 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.084    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.201 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    28.202    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.319 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.319    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.436 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.436    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.553 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.553    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.670 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.670    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.849 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.789    29.638    div0/p_1_in[22]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.332    29.970 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    29.970    div0/out_tmp[21]_i_42_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.520 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.520    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.634    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.748    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.862    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.976 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.976    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.090 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.090    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.204 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.204    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.318 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.318    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.496 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.855    32.351    div0/p_1_in[21]
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.329    32.680 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    32.680    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.213 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.213    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.330 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.330    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.447 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.447    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.564 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.564    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.681 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.681    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.798 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.798    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.915    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.032    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.211 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.902    35.113    div0/p_1_in[20]
    SLICE_X35Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.901 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.901    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.015    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.129    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.243    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.357 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.357    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.471    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.585    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.699    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    36.877 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.960    37.837    div0/p_1_in[19]
    SLICE_X33Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.622 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.622    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.736    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.964 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.964    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.078 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.078    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.192 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.192    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.306 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.306    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.420 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.420    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.598 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.913    40.511    div0/p_1_in[18]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.311 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.311    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.428 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.428    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.545 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.545    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.662 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.662    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.779 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.779    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.896 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.896    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.013 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.013    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.130 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.130    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.309 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.671    42.980    div0/p_1_in[17]
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.332    43.312 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.312    div0/out_tmp[16]_i_42_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.862 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.862    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.976    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.090    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.204 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.204    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.318 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.318    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.432 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.432    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.546 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.546    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.660 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.660    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.838 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.713    45.551    div0/p_1_in[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329    45.880 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.880    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.413 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.413    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.530 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.530    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.647 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.647    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.764 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.764    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.881 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    46.890    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.007 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.007    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.124 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.124    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.241 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.241    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.398 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.631    48.029    div0/p_1_in[15]
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.332    48.361 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.361    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.911 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.911    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.025 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.025    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.139 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.139    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.253    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.367    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.481    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.595    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.709    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.887 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.772    50.660    div0/p_1_in[14]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.329    50.989 r  div0/out_tmp[13]_i_39/O
                         net (fo=1, routed)           0.000    50.989    div0/out_tmp[13]_i_39_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.521 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.521    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.635 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.635    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.749 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.749    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.863 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.863    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.977 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.977    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.091 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.205 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.205    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.383 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.723    53.106    div0/p_1_in[13]
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.329    53.435 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.435    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.985 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.985    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.099 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.099    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.213 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.213    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.327 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.327    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.441 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.441    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.555 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.555    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.669 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.669    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.783 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.783    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    54.961 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.764    55.725    div0/p_1_in[12]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.329    56.054 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.054    div0/out_tmp[11]_i_42_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.587 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.587    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.704    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    56.821    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.938    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.055    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.172    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.289 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.289    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.406 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.406    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.585 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.940    58.525    div0/p_1_in[11]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.332    58.857 r  div0/out_tmp[10]_i_39/O
                         net (fo=1, routed)           0.000    58.857    div0/out_tmp[10]_i_39_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.389 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.389    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.503 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.503    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.617 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.617    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.731 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.731    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.845 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.845    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.959 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.959    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.073 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.073    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.251 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.657    60.908    div0/p_1_in[10]
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.329    61.237 r  div0/out_tmp[9]_i_38/O
                         net (fo=1, routed)           0.000    61.237    div0/out_tmp[9]_i_38_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.787 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.787    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.901 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.901    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.015 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.015    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.129 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.129    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.243 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.243    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.357    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.471    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    62.649 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.763    63.412    div0/p_1_in[9]
    SLICE_X40Y117        LUT3 (Prop_lut3_I0_O)        0.329    63.741 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.741    div0/out_tmp[8]_i_42_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.291 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.291    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.405 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.405    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.519 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.519    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.633 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.633    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.747    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.861    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.975    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    65.098    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.276 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.626    65.902    div0/p_1_in[8]
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.329    66.231 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.231    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.781 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.009    66.790    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.904 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.904    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.018 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.018    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.132 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.132    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.246 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.246    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.360 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.360    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.474 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.474    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.588 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.588    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.766 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.731    68.497    div0/p_1_in[7]
    SLICE_X40Y130        LUT3 (Prop_lut3_I0_O)        0.329    68.826 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.826    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.376 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.376    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.490 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.490    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.604 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.604    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.718 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.718    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.832 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.832    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.946 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.946    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.060 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.060    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.174 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.174    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.352 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.567    70.919    div0/p_1_in[6]
    SLICE_X41Y137        LUT3 (Prop_lut3_I0_O)        0.329    71.248 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.248    div0/out_tmp[5]_i_42_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.798 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.798    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.912 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.912    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.026 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.026    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.140 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.140    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.254 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.254    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.368 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.368    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.482 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.482    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.596 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.596    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.774 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.846    73.620    div0/p_1_in[5]
    SLICE_X39Y139        LUT3 (Prop_lut3_I0_O)        0.329    73.949 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    73.949    div0/out_tmp[4]_i_42_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.499 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.499    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.613 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.613    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.727 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.727    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.841    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.955    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.069    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.183 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.297    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    75.475 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.871    76.346    div0/p_1_in[4]
    SLICE_X38Y139        LUT3 (Prop_lut3_I0_O)        0.329    76.675 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    76.675    div0/out_tmp[3]_i_42_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.208 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.208    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.325 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.325    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.442 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.442    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.559 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.559    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.676 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.676    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.793 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.793    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.910 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.910    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.027 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.027    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    78.206 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.917    79.122    div0/p_1_in[3]
    SLICE_X40Y139        LUT3 (Prop_lut3_I0_O)        0.332    79.454 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    79.454    div0/out_tmp[2]_i_42_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.004 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.004    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.118 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.118    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.232 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.232    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.346 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    80.346    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.460 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.460    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.574 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.574    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.688 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.688    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.802 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.802    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X40Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    80.980 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.000    80.980    div0/p_1_in[2]
    SLICE_X40Y147        FDRE                                         r  div0/out_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=793, unset)          0.924     7.924    div0/clk
    SLICE_X40Y147        FDRE                                         r  div0/out_tmp_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y147        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -80.980    
  -------------------------------------------------------------------
                         slack                                -73.074    

Slack (VIOLATED) :        -70.251ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        77.233ns  (logic 53.124ns (68.784%)  route 24.109ns (31.216%))
  Logic Levels:           280  (CARRY4=256 LUT1=1 LUT3=23)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.973     0.973    div0/clk
    SLICE_X36Y38         FDRE                                         r  div0/ltmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  div0/ltmp_reg[4]/Q
                         net (fo=32, routed)          0.633     2.124    div0/ltmp[4]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.248 r  div0/out_tmp[31]_i_37/O
                         net (fo=1, routed)           0.000     2.248    div0/out_tmp[31]_i_37_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.761 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.761    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.878 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.878    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.995 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.995    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.112 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.112    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.229 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.229    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.346 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.346    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.463 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.463    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.717 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.987     4.704    div0/p_1_in[31]
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     5.527 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.527    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.641 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.641    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.755 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.755    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.869 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.869    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.983 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.983    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.097    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.211    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.503 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.025     7.528    div0/p_1_in[30]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.329     7.857 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.857    div0/out_tmp[29]_i_42_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.390 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.390    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.507    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.741    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.858    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.975    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.092    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.209    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.388 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.804    10.192    div0/p_1_in[29]
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.524 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.524    div0/out_tmp[28]_i_42_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.074 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.074    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.188 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.188    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.302 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.302    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.416 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.416    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.644    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.758    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.872    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.050 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.742    12.791    div0/p_1_in[28]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.120 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.120    div0/out_tmp[27]_i_42_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.670    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.784 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.784    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.898 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.012    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.126 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.126    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.240 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.240    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.354 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.354    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.468 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.468    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.625 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.988    15.613    div0/p_1_in[27]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.329    15.942 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.942    div0/out_tmp[26]_i_42_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.492    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.606    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.720    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.834    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.948    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.062    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.177    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.291 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.291    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.448 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          1.042    18.489    div0/p_1_in[26]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.818 r  div0/out_tmp[25]_i_38/O
                         net (fo=1, routed)           0.000    18.818    div0/out_tmp[25]_i_38_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.368 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.368    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.001    19.483    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.597 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.597    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.711 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.711    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.825    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.939    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.053 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.053    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.210 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.266    21.476    div0/p_1_in[25]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.276 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.276    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.393 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.393    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.510 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.510    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.627 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.627    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.744 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.744    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.861 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.861    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.978 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.001    22.979    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.096 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.096    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.253 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.836    24.089    div0/p_1_in[24]
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.332    24.421 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.421    div0/out_tmp[23]_i_42_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.971    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.085    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.199    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.313    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.427    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.541    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.655    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.769    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.926 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.062    26.988    div0/p_1_in[23]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    27.317 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.317    div0/out_tmp[22]_i_42_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.850 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.850    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.967    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.084 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.084    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.201 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    28.202    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.319 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.319    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.436 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.436    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.553 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.553    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.670 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.670    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.849 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.789    29.638    div0/p_1_in[22]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.332    29.970 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    29.970    div0/out_tmp[21]_i_42_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.520 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.520    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.634    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.748    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.862    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.976 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.976    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.090 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.090    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.204 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.204    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.318 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.318    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.496 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.855    32.351    div0/p_1_in[21]
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.329    32.680 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    32.680    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.213 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.213    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.330 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.330    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.447 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.447    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.564 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.564    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.681 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.681    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.798 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.798    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.915    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.032    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.211 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.902    35.113    div0/p_1_in[20]
    SLICE_X35Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.901 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.901    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.015    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.129    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.243    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.357 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.357    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.471    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.585    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.699    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    36.877 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.960    37.837    div0/p_1_in[19]
    SLICE_X33Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.622 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.622    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.736    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.964 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.964    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.078 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.078    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.192 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.192    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.306 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.306    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.420 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.420    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.598 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.913    40.511    div0/p_1_in[18]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.311 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.311    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.428 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.428    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.545 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.545    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.662 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.662    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.779 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.779    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.896 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.896    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.013 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.013    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.130 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.130    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.309 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.671    42.980    div0/p_1_in[17]
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.332    43.312 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.312    div0/out_tmp[16]_i_42_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.862 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.862    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.976    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.090    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.204 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.204    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.318 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.318    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.432 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.432    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.546 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.546    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.660 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.660    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.838 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.713    45.551    div0/p_1_in[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329    45.880 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.880    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.413 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.413    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.530 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.530    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.647 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.647    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.764 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.764    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.881 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    46.890    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.007 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.007    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.124 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.124    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.241 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.241    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.398 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.631    48.029    div0/p_1_in[15]
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.332    48.361 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.361    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.911 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.911    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.025 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.025    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.139 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.139    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.253    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.367    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.481    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.595    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.709    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.887 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.772    50.660    div0/p_1_in[14]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.329    50.989 r  div0/out_tmp[13]_i_39/O
                         net (fo=1, routed)           0.000    50.989    div0/out_tmp[13]_i_39_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.521 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.521    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.635 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.635    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.749 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.749    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.863 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.863    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.977 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.977    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.091 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.205 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.205    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.383 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.723    53.106    div0/p_1_in[13]
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.329    53.435 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.435    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.985 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.985    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.099 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.099    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.213 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.213    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.327 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.327    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.441 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.441    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.555 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.555    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.669 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.669    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.783 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.783    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    54.961 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.764    55.725    div0/p_1_in[12]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.329    56.054 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.054    div0/out_tmp[11]_i_42_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.587 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.587    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.704    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    56.821    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.938    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.055    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.172    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.289 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.289    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.406 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.406    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.585 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.940    58.525    div0/p_1_in[11]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.332    58.857 r  div0/out_tmp[10]_i_39/O
                         net (fo=1, routed)           0.000    58.857    div0/out_tmp[10]_i_39_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.389 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.389    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.503 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.503    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.617 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.617    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.731 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.731    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.845 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.845    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.959 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.959    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.073 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.073    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.251 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.657    60.908    div0/p_1_in[10]
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.329    61.237 r  div0/out_tmp[9]_i_38/O
                         net (fo=1, routed)           0.000    61.237    div0/out_tmp[9]_i_38_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.787 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.787    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.901 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.901    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.015 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.015    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.129 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.129    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.243 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.243    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.357    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.471    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    62.649 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.763    63.412    div0/p_1_in[9]
    SLICE_X40Y117        LUT3 (Prop_lut3_I0_O)        0.329    63.741 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.741    div0/out_tmp[8]_i_42_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.291 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.291    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.405 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.405    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.519 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.519    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.633 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.633    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.747    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.861    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.975    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    65.098    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.276 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.626    65.902    div0/p_1_in[8]
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.329    66.231 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.231    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.781 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.009    66.790    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.904 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.904    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.018 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.018    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.132 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.132    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.246 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.246    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.360 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.360    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.474 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.474    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.588 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.588    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.766 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.731    68.497    div0/p_1_in[7]
    SLICE_X40Y130        LUT3 (Prop_lut3_I0_O)        0.329    68.826 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.826    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.376 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.376    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.490 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.490    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.604 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.604    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.718 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.718    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.832 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.832    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.946 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.946    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.060 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.060    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.174 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.174    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.352 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.567    70.919    div0/p_1_in[6]
    SLICE_X41Y137        LUT3 (Prop_lut3_I0_O)        0.329    71.248 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.248    div0/out_tmp[5]_i_42_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.798 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.798    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.912 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.912    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.026 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.026    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.140 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.140    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.254 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.254    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.368 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.368    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.482 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.482    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.596 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.596    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.774 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.846    73.620    div0/p_1_in[5]
    SLICE_X39Y139        LUT3 (Prop_lut3_I0_O)        0.329    73.949 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    73.949    div0/out_tmp[4]_i_42_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.499 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.499    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.613 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.613    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.727 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.727    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.841    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.955    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.069    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.183 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.297    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    75.475 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.871    76.346    div0/p_1_in[4]
    SLICE_X38Y139        LUT3 (Prop_lut3_I0_O)        0.329    76.675 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    76.675    div0/out_tmp[3]_i_42_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.208 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.208    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.325 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.325    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.442 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.442    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.559 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.559    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.676 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.676    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.793 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.793    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.910 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.910    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.027 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.027    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    78.206 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.000    78.206    div0/p_1_in[3]
    SLICE_X38Y147        FDRE                                         r  div0/out_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=793, unset)          0.924     7.924    div0/clk
    SLICE_X38Y147        FDRE                                         r  div0/out_tmp_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y147        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -78.206    
  -------------------------------------------------------------------
                         slack                                -70.251    

Slack (VIOLATED) :        -67.569ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        74.502ns  (logic 51.264ns (68.809%)  route 23.238ns (31.191%))
  Logic Levels:           270  (CARRY4=247 LUT1=1 LUT3=22)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.973     0.973    div0/clk
    SLICE_X36Y38         FDRE                                         r  div0/ltmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  div0/ltmp_reg[4]/Q
                         net (fo=32, routed)          0.633     2.124    div0/ltmp[4]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.248 r  div0/out_tmp[31]_i_37/O
                         net (fo=1, routed)           0.000     2.248    div0/out_tmp[31]_i_37_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.761 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.761    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.878 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.878    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.995 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.995    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.112 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.112    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.229 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.229    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.346 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.346    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.463 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.463    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.717 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.987     4.704    div0/p_1_in[31]
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     5.527 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.527    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.641 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.641    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.755 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.755    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.869 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.869    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.983 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.983    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.097    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.211    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.503 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.025     7.528    div0/p_1_in[30]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.329     7.857 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.857    div0/out_tmp[29]_i_42_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.390 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.390    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.507    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.741    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.858    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.975    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.092    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.209    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.388 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.804    10.192    div0/p_1_in[29]
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.524 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.524    div0/out_tmp[28]_i_42_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.074 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.074    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.188 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.188    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.302 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.302    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.416 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.416    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.644    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.758    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.872    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.050 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.742    12.791    div0/p_1_in[28]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.120 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.120    div0/out_tmp[27]_i_42_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.670    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.784 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.784    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.898 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.012    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.126 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.126    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.240 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.240    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.354 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.354    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.468 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.468    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.625 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.988    15.613    div0/p_1_in[27]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.329    15.942 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.942    div0/out_tmp[26]_i_42_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.492    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.606    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.720    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.834    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.948    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.062    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.177    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.291 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.291    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.448 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          1.042    18.489    div0/p_1_in[26]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.818 r  div0/out_tmp[25]_i_38/O
                         net (fo=1, routed)           0.000    18.818    div0/out_tmp[25]_i_38_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.368 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.368    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.001    19.483    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.597 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.597    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.711 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.711    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.825    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.939    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.053 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.053    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.210 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.266    21.476    div0/p_1_in[25]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.276 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.276    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.393 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.393    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.510 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.510    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.627 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.627    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.744 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.744    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.861 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.861    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.978 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.001    22.979    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.096 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.096    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.253 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.836    24.089    div0/p_1_in[24]
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.332    24.421 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.421    div0/out_tmp[23]_i_42_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.971    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.085    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.199    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.313    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.427    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.541    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.655    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.769    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.926 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.062    26.988    div0/p_1_in[23]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    27.317 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.317    div0/out_tmp[22]_i_42_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.850 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.850    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.967    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.084 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.084    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.201 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    28.202    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.319 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.319    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.436 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.436    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.553 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.553    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.670 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.670    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.849 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.789    29.638    div0/p_1_in[22]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.332    29.970 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    29.970    div0/out_tmp[21]_i_42_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.520 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.520    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.634    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.748    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.862    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.976 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.976    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.090 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.090    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.204 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.204    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.318 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.318    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.496 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.855    32.351    div0/p_1_in[21]
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.329    32.680 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    32.680    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.213 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.213    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.330 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.330    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.447 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.447    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.564 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.564    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.681 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.681    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.798 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.798    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.915    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.032    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.211 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.902    35.113    div0/p_1_in[20]
    SLICE_X35Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.901 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.901    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.015    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.129    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.243    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.357 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.357    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.471    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.585    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.699    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    36.877 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.960    37.837    div0/p_1_in[19]
    SLICE_X33Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.622 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.622    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.736    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.964 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.964    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.078 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.078    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.192 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.192    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.306 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.306    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.420 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.420    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.598 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.913    40.511    div0/p_1_in[18]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.311 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.311    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.428 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.428    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.545 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.545    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.662 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.662    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.779 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.779    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.896 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.896    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.013 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.013    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.130 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.130    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.309 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.671    42.980    div0/p_1_in[17]
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.332    43.312 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.312    div0/out_tmp[16]_i_42_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.862 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.862    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.976    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.090    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.204 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.204    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.318 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.318    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.432 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.432    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.546 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.546    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.660 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.660    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.838 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.713    45.551    div0/p_1_in[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329    45.880 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.880    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.413 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.413    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.530 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.530    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.647 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.647    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.764 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.764    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.881 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    46.890    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.007 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.007    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.124 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.124    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.241 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.241    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.398 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.631    48.029    div0/p_1_in[15]
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.332    48.361 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.361    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.911 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.911    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.025 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.025    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.139 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.139    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.253    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.367    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.481    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.595    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.709    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.887 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.772    50.660    div0/p_1_in[14]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.329    50.989 r  div0/out_tmp[13]_i_39/O
                         net (fo=1, routed)           0.000    50.989    div0/out_tmp[13]_i_39_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.521 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.521    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.635 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.635    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.749 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.749    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.863 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.863    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.977 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.977    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.091 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.205 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.205    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.383 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.723    53.106    div0/p_1_in[13]
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.329    53.435 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.435    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.985 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.985    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.099 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.099    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.213 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.213    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.327 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.327    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.441 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.441    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.555 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.555    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.669 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.669    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.783 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.783    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    54.961 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.764    55.725    div0/p_1_in[12]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.329    56.054 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.054    div0/out_tmp[11]_i_42_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.587 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.587    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.704    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    56.821    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.938    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.055    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.172    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.289 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.289    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.406 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.406    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.585 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.940    58.525    div0/p_1_in[11]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.332    58.857 r  div0/out_tmp[10]_i_39/O
                         net (fo=1, routed)           0.000    58.857    div0/out_tmp[10]_i_39_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.389 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.389    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.503 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.503    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.617 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.617    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.731 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.731    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.845 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.845    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.959 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.959    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.073 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.073    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.251 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.657    60.908    div0/p_1_in[10]
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.329    61.237 r  div0/out_tmp[9]_i_38/O
                         net (fo=1, routed)           0.000    61.237    div0/out_tmp[9]_i_38_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.787 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.787    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.901 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.901    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.015 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.015    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.129 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.129    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.243 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.243    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.357    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.471    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    62.649 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.763    63.412    div0/p_1_in[9]
    SLICE_X40Y117        LUT3 (Prop_lut3_I0_O)        0.329    63.741 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.741    div0/out_tmp[8]_i_42_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.291 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.291    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.405 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.405    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.519 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.519    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.633 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.633    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.747    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.861    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.975    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    65.098    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.276 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.626    65.902    div0/p_1_in[8]
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.329    66.231 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.231    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.781 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.009    66.790    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.904 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.904    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.018 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.018    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.132 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.132    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.246 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.246    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.360 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.360    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.474 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.474    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.588 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.588    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.766 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.731    68.497    div0/p_1_in[7]
    SLICE_X40Y130        LUT3 (Prop_lut3_I0_O)        0.329    68.826 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.826    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.376 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.376    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.490 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.490    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.604 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.604    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.718 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.718    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.832 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.832    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.946 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.946    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.060 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.060    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.174 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.174    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.352 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.567    70.919    div0/p_1_in[6]
    SLICE_X41Y137        LUT3 (Prop_lut3_I0_O)        0.329    71.248 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.248    div0/out_tmp[5]_i_42_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.798 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.798    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.912 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.912    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.026 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.026    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.140 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.140    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.254 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.254    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.368 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.368    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.482 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.482    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.596 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.596    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.774 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.846    73.620    div0/p_1_in[5]
    SLICE_X39Y139        LUT3 (Prop_lut3_I0_O)        0.329    73.949 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    73.949    div0/out_tmp[4]_i_42_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.499 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.499    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.613 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.613    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.727 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.727    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.841    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.955    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.069    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.183 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.297    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    75.475 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.000    75.475    div0/p_1_in[4]
    SLICE_X39Y147        FDRE                                         r  div0/out_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=793, unset)          0.924     7.924    div0/clk
    SLICE_X39Y147        FDRE                                         r  div0/out_tmp_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y147        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -75.475    
  -------------------------------------------------------------------
                         slack                                -67.569    

Slack (VIOLATED) :        -64.868ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        71.801ns  (logic 49.409ns (68.813%)  route 22.392ns (31.187%))
  Logic Levels:           260  (CARRY4=238 LUT1=1 LUT3=21)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.973     0.973    div0/clk
    SLICE_X36Y38         FDRE                                         r  div0/ltmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  div0/ltmp_reg[4]/Q
                         net (fo=32, routed)          0.633     2.124    div0/ltmp[4]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.248 r  div0/out_tmp[31]_i_37/O
                         net (fo=1, routed)           0.000     2.248    div0/out_tmp[31]_i_37_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.761 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.761    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.878 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.878    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.995 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.995    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.112 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.112    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.229 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.229    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.346 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.346    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.463 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.463    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.717 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.987     4.704    div0/p_1_in[31]
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     5.527 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.527    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.641 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.641    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.755 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.755    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.869 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.869    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.983 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.983    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.097    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.211    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.503 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.025     7.528    div0/p_1_in[30]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.329     7.857 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.857    div0/out_tmp[29]_i_42_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.390 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.390    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.507    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.741    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.858    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.975    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.092    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.209    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.388 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.804    10.192    div0/p_1_in[29]
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.524 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.524    div0/out_tmp[28]_i_42_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.074 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.074    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.188 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.188    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.302 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.302    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.416 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.416    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.644    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.758    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.872    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.050 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.742    12.791    div0/p_1_in[28]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.120 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.120    div0/out_tmp[27]_i_42_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.670    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.784 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.784    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.898 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.012    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.126 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.126    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.240 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.240    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.354 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.354    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.468 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.468    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.625 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.988    15.613    div0/p_1_in[27]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.329    15.942 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.942    div0/out_tmp[26]_i_42_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.492    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.606    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.720    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.834    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.948    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.062    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.177    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.291 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.291    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.448 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          1.042    18.489    div0/p_1_in[26]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.818 r  div0/out_tmp[25]_i_38/O
                         net (fo=1, routed)           0.000    18.818    div0/out_tmp[25]_i_38_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.368 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.368    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.001    19.483    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.597 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.597    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.711 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.711    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.825    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.939    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.053 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.053    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.210 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.266    21.476    div0/p_1_in[25]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.276 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.276    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.393 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.393    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.510 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.510    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.627 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.627    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.744 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.744    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.861 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.861    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.978 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.001    22.979    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.096 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.096    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.253 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.836    24.089    div0/p_1_in[24]
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.332    24.421 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.421    div0/out_tmp[23]_i_42_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.971    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.085    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.199    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.313    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.427    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.541    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.655    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.769    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.926 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.062    26.988    div0/p_1_in[23]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    27.317 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.317    div0/out_tmp[22]_i_42_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.850 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.850    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.967    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.084 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.084    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.201 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    28.202    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.319 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.319    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.436 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.436    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.553 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.553    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.670 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.670    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.849 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.789    29.638    div0/p_1_in[22]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.332    29.970 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    29.970    div0/out_tmp[21]_i_42_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.520 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.520    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.634    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.748    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.862    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.976 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.976    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.090 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.090    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.204 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.204    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.318 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.318    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.496 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.855    32.351    div0/p_1_in[21]
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.329    32.680 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    32.680    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.213 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.213    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.330 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.330    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.447 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.447    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.564 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.564    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.681 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.681    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.798 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.798    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.915    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.032    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.211 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.902    35.113    div0/p_1_in[20]
    SLICE_X35Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.901 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.901    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.015    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.129    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.243    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.357 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.357    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.471    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.585    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.699    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    36.877 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.960    37.837    div0/p_1_in[19]
    SLICE_X33Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.622 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.622    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.736    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.964 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.964    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.078 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.078    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.192 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.192    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.306 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.306    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.420 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.420    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.598 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.913    40.511    div0/p_1_in[18]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.311 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.311    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.428 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.428    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.545 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.545    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.662 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.662    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.779 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.779    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.896 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.896    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.013 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.013    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.130 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.130    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.309 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.671    42.980    div0/p_1_in[17]
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.332    43.312 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.312    div0/out_tmp[16]_i_42_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.862 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.862    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.976    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.090    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.204 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.204    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.318 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.318    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.432 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.432    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.546 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.546    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.660 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.660    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.838 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.713    45.551    div0/p_1_in[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329    45.880 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.880    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.413 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.413    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.530 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.530    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.647 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.647    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.764 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.764    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.881 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    46.890    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.007 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.007    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.124 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.124    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.241 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.241    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.398 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.631    48.029    div0/p_1_in[15]
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.332    48.361 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.361    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.911 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.911    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.025 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.025    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.139 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.139    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.253    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.367    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.481    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.595    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.709    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.887 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.772    50.660    div0/p_1_in[14]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.329    50.989 r  div0/out_tmp[13]_i_39/O
                         net (fo=1, routed)           0.000    50.989    div0/out_tmp[13]_i_39_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.521 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.521    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.635 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.635    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.749 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.749    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.863 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.863    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.977 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.977    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.091 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.205 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.205    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.383 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.723    53.106    div0/p_1_in[13]
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.329    53.435 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.435    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.985 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.985    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.099 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.099    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.213 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.213    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.327 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.327    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.441 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.441    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.555 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.555    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.669 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.669    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.783 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.783    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    54.961 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.764    55.725    div0/p_1_in[12]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.329    56.054 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.054    div0/out_tmp[11]_i_42_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.587 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.587    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.704    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    56.821    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.938    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.055    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.172    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.289 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.289    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.406 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.406    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.585 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.940    58.525    div0/p_1_in[11]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.332    58.857 r  div0/out_tmp[10]_i_39/O
                         net (fo=1, routed)           0.000    58.857    div0/out_tmp[10]_i_39_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.389 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.389    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.503 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.503    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.617 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.617    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.731 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.731    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.845 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.845    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.959 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.959    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.073 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.073    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.251 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.657    60.908    div0/p_1_in[10]
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.329    61.237 r  div0/out_tmp[9]_i_38/O
                         net (fo=1, routed)           0.000    61.237    div0/out_tmp[9]_i_38_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.787 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.787    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.901 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.901    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.015 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.015    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.129 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.129    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.243 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.243    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.357    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.471    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    62.649 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.763    63.412    div0/p_1_in[9]
    SLICE_X40Y117        LUT3 (Prop_lut3_I0_O)        0.329    63.741 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.741    div0/out_tmp[8]_i_42_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.291 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.291    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.405 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.405    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.519 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.519    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.633 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.633    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.747    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.861    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.975    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    65.098    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.276 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.626    65.902    div0/p_1_in[8]
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.329    66.231 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.231    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.781 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.009    66.790    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.904 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.904    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.018 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.018    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.132 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.132    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.246 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.246    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.360 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.360    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.474 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.474    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.588 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.588    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.766 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.731    68.497    div0/p_1_in[7]
    SLICE_X40Y130        LUT3 (Prop_lut3_I0_O)        0.329    68.826 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.826    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.376 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.376    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.490 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.490    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.604 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.604    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.718 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.718    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.832 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.832    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.946 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.946    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.060 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.060    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.174 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.174    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.352 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.567    70.919    div0/p_1_in[6]
    SLICE_X41Y137        LUT3 (Prop_lut3_I0_O)        0.329    71.248 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    71.248    div0/out_tmp[5]_i_42_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.798 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.798    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.912 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.912    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.026 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.026    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.140 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.140    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.254 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.254    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.368 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.368    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.482 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.482    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.596 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.596    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.774 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.000    72.774    div0/p_1_in[5]
    SLICE_X41Y145        FDRE                                         r  div0/out_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=793, unset)          0.924     7.924    div0/clk
    SLICE_X41Y145        FDRE                                         r  div0/out_tmp_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y145        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -72.774    
  -------------------------------------------------------------------
                         slack                                -64.868    

Slack (VIOLATED) :        -62.446ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        69.379ns  (logic 47.554ns (68.542%)  route 21.825ns (31.458%))
  Logic Levels:           250  (CARRY4=229 LUT1=1 LUT3=20)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.973     0.973    div0/clk
    SLICE_X36Y38         FDRE                                         r  div0/ltmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  div0/ltmp_reg[4]/Q
                         net (fo=32, routed)          0.633     2.124    div0/ltmp[4]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.248 r  div0/out_tmp[31]_i_37/O
                         net (fo=1, routed)           0.000     2.248    div0/out_tmp[31]_i_37_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.761 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.761    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.878 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.878    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.995 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.995    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.112 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.112    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.229 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.229    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.346 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.346    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.463 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.463    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.717 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.987     4.704    div0/p_1_in[31]
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     5.527 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.527    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.641 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.641    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.755 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.755    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.869 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.869    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.983 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.983    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.097    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.211    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.503 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.025     7.528    div0/p_1_in[30]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.329     7.857 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.857    div0/out_tmp[29]_i_42_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.390 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.390    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.507    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.741    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.858    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.975    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.092    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.209    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.388 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.804    10.192    div0/p_1_in[29]
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.524 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.524    div0/out_tmp[28]_i_42_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.074 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.074    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.188 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.188    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.302 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.302    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.416 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.416    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.644    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.758    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.872    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.050 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.742    12.791    div0/p_1_in[28]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.120 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.120    div0/out_tmp[27]_i_42_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.670    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.784 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.784    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.898 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.012    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.126 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.126    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.240 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.240    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.354 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.354    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.468 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.468    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.625 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.988    15.613    div0/p_1_in[27]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.329    15.942 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.942    div0/out_tmp[26]_i_42_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.492    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.606    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.720    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.834    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.948    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.062    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.177    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.291 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.291    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.448 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          1.042    18.489    div0/p_1_in[26]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.818 r  div0/out_tmp[25]_i_38/O
                         net (fo=1, routed)           0.000    18.818    div0/out_tmp[25]_i_38_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.368 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.368    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.001    19.483    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.597 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.597    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.711 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.711    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.825    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.939    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.053 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.053    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.210 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.266    21.476    div0/p_1_in[25]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.276 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.276    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.393 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.393    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.510 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.510    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.627 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.627    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.744 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.744    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.861 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.861    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.978 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.001    22.979    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.096 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.096    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.253 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.836    24.089    div0/p_1_in[24]
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.332    24.421 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.421    div0/out_tmp[23]_i_42_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.971    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.085    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.199    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.313    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.427    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.541    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.655    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.769    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.926 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.062    26.988    div0/p_1_in[23]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    27.317 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.317    div0/out_tmp[22]_i_42_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.850 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.850    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.967    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.084 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.084    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.201 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    28.202    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.319 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.319    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.436 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.436    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.553 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.553    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.670 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.670    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.849 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.789    29.638    div0/p_1_in[22]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.332    29.970 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    29.970    div0/out_tmp[21]_i_42_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.520 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.520    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.634    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.748    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.862    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.976 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.976    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.090 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.090    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.204 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.204    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.318 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.318    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.496 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.855    32.351    div0/p_1_in[21]
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.329    32.680 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    32.680    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.213 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.213    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.330 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.330    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.447 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.447    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.564 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.564    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.681 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.681    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.798 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.798    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.915    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.032    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.211 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.902    35.113    div0/p_1_in[20]
    SLICE_X35Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.901 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.901    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.015    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.129    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.243    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.357 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.357    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.471    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.585    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.699    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    36.877 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.960    37.837    div0/p_1_in[19]
    SLICE_X33Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.622 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.622    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.736    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.964 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.964    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.078 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.078    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.192 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.192    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.306 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.306    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.420 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.420    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.598 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.913    40.511    div0/p_1_in[18]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.311 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.311    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.428 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.428    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.545 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.545    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.662 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.662    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.779 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.779    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.896 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.896    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.013 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.013    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.130 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.130    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.309 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.671    42.980    div0/p_1_in[17]
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.332    43.312 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.312    div0/out_tmp[16]_i_42_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.862 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.862    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.976    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.090    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.204 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.204    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.318 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.318    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.432 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.432    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.546 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.546    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.660 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.660    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.838 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.713    45.551    div0/p_1_in[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329    45.880 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.880    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.413 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.413    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.530 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.530    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.647 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.647    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.764 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.764    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.881 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    46.890    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.007 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.007    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.124 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.124    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.241 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.241    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.398 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.631    48.029    div0/p_1_in[15]
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.332    48.361 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.361    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.911 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.911    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.025 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.025    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.139 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.139    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.253    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.367    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.481    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.595    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.709    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.887 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.772    50.660    div0/p_1_in[14]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.329    50.989 r  div0/out_tmp[13]_i_39/O
                         net (fo=1, routed)           0.000    50.989    div0/out_tmp[13]_i_39_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.521 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.521    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.635 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.635    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.749 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.749    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.863 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.863    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.977 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.977    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.091 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.205 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.205    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.383 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.723    53.106    div0/p_1_in[13]
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.329    53.435 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.435    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.985 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.985    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.099 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.099    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.213 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.213    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.327 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.327    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.441 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.441    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.555 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.555    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.669 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.669    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.783 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.783    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    54.961 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.764    55.725    div0/p_1_in[12]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.329    56.054 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.054    div0/out_tmp[11]_i_42_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.587 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.587    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.704    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    56.821    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.938    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.055    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.172    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.289 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.289    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.406 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.406    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.585 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.940    58.525    div0/p_1_in[11]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.332    58.857 r  div0/out_tmp[10]_i_39/O
                         net (fo=1, routed)           0.000    58.857    div0/out_tmp[10]_i_39_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.389 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.389    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.503 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.503    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.617 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.617    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.731 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.731    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.845 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.845    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.959 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.959    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.073 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.073    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.251 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.657    60.908    div0/p_1_in[10]
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.329    61.237 r  div0/out_tmp[9]_i_38/O
                         net (fo=1, routed)           0.000    61.237    div0/out_tmp[9]_i_38_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.787 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.787    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.901 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.901    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.015 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.015    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.129 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.129    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.243 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.243    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.357    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.471    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    62.649 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.763    63.412    div0/p_1_in[9]
    SLICE_X40Y117        LUT3 (Prop_lut3_I0_O)        0.329    63.741 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.741    div0/out_tmp[8]_i_42_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.291 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.291    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.405 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.405    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.519 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.519    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.633 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.633    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.747    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.861    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.975    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    65.098    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.276 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.626    65.902    div0/p_1_in[8]
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.329    66.231 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.231    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.781 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.009    66.790    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.904 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.904    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.018 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.018    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.132 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.132    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.246 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.246    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.360 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.360    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.474 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.474    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.588 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.588    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.766 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.731    68.497    div0/p_1_in[7]
    SLICE_X40Y130        LUT3 (Prop_lut3_I0_O)        0.329    68.826 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    68.826    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.376 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.376    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.490 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.490    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.604 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.604    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.718 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.718    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.832 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.832    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.946 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.946    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.060 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.060    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.174 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.174    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.352 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.000    70.352    div0/p_1_in[6]
    SLICE_X40Y138        FDRE                                         r  div0/out_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=793, unset)          0.924     7.924    div0/clk
    SLICE_X40Y138        FDRE                                         r  div0/out_tmp_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y138        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -70.352    
  -------------------------------------------------------------------
                         slack                                -62.446    

Slack (VIOLATED) :        -59.860ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        66.793ns  (logic 45.699ns (68.419%)  route 21.094ns (31.581%))
  Logic Levels:           240  (CARRY4=220 LUT1=1 LUT3=19)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.973     0.973    div0/clk
    SLICE_X36Y38         FDRE                                         r  div0/ltmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  div0/ltmp_reg[4]/Q
                         net (fo=32, routed)          0.633     2.124    div0/ltmp[4]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.248 r  div0/out_tmp[31]_i_37/O
                         net (fo=1, routed)           0.000     2.248    div0/out_tmp[31]_i_37_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.761 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.761    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.878 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.878    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.995 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.995    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.112 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.112    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.229 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.229    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.346 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.346    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.463 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.463    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.717 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.987     4.704    div0/p_1_in[31]
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     5.527 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.527    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.641 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.641    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.755 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.755    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.869 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.869    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.983 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.983    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.097    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.211    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.503 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.025     7.528    div0/p_1_in[30]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.329     7.857 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.857    div0/out_tmp[29]_i_42_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.390 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.390    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.507    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.741    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.858    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.975    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.092    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.209    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.388 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.804    10.192    div0/p_1_in[29]
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.524 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.524    div0/out_tmp[28]_i_42_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.074 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.074    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.188 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.188    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.302 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.302    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.416 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.416    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.644    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.758    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.872    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.050 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.742    12.791    div0/p_1_in[28]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.120 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.120    div0/out_tmp[27]_i_42_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.670    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.784 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.784    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.898 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.012    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.126 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.126    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.240 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.240    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.354 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.354    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.468 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.468    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.625 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.988    15.613    div0/p_1_in[27]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.329    15.942 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.942    div0/out_tmp[26]_i_42_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.492    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.606    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.720    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.834    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.948    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.062    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.177    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.291 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.291    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.448 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          1.042    18.489    div0/p_1_in[26]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.818 r  div0/out_tmp[25]_i_38/O
                         net (fo=1, routed)           0.000    18.818    div0/out_tmp[25]_i_38_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.368 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.368    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.001    19.483    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.597 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.597    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.711 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.711    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.825    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.939    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.053 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.053    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.210 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.266    21.476    div0/p_1_in[25]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.276 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.276    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.393 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.393    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.510 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.510    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.627 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.627    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.744 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.744    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.861 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.861    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.978 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.001    22.979    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.096 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.096    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.253 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.836    24.089    div0/p_1_in[24]
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.332    24.421 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.421    div0/out_tmp[23]_i_42_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.971    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.085    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.199    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.313    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.427    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.541    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.655    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.769    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.926 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.062    26.988    div0/p_1_in[23]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    27.317 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.317    div0/out_tmp[22]_i_42_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.850 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.850    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.967    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.084 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.084    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.201 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    28.202    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.319 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.319    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.436 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.436    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.553 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.553    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.670 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.670    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.849 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.789    29.638    div0/p_1_in[22]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.332    29.970 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    29.970    div0/out_tmp[21]_i_42_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.520 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.520    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.634    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.748    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.862    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.976 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.976    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.090 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.090    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.204 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.204    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.318 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.318    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.496 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.855    32.351    div0/p_1_in[21]
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.329    32.680 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    32.680    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.213 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.213    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.330 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.330    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.447 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.447    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.564 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.564    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.681 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.681    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.798 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.798    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.915    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.032    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.211 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.902    35.113    div0/p_1_in[20]
    SLICE_X35Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.901 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.901    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.015    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.129    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.243    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.357 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.357    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.471    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.585    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.699    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    36.877 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.960    37.837    div0/p_1_in[19]
    SLICE_X33Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.622 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.622    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.736    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.964 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.964    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.078 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.078    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.192 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.192    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.306 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.306    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.420 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.420    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.598 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.913    40.511    div0/p_1_in[18]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.311 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.311    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.428 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.428    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.545 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.545    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.662 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.662    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.779 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.779    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.896 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.896    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.013 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.013    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.130 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.130    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.309 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.671    42.980    div0/p_1_in[17]
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.332    43.312 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.312    div0/out_tmp[16]_i_42_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.862 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.862    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.976    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.090    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.204 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.204    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.318 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.318    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.432 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.432    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.546 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.546    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.660 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.660    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.838 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.713    45.551    div0/p_1_in[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329    45.880 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.880    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.413 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.413    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.530 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.530    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.647 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.647    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.764 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.764    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.881 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    46.890    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.007 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.007    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.124 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.124    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.241 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.241    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.398 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.631    48.029    div0/p_1_in[15]
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.332    48.361 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.361    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.911 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.911    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.025 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.025    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.139 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.139    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.253    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.367    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.481    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.595    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.709    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.887 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.772    50.660    div0/p_1_in[14]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.329    50.989 r  div0/out_tmp[13]_i_39/O
                         net (fo=1, routed)           0.000    50.989    div0/out_tmp[13]_i_39_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.521 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.521    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.635 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.635    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.749 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.749    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.863 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.863    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.977 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.977    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.091 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.205 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.205    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.383 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.723    53.106    div0/p_1_in[13]
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.329    53.435 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.435    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.985 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.985    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.099 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.099    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.213 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.213    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.327 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.327    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.441 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.441    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.555 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.555    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.669 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.669    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.783 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.783    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    54.961 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.764    55.725    div0/p_1_in[12]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.329    56.054 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.054    div0/out_tmp[11]_i_42_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.587 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.587    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.704    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    56.821    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.938    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.055    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.172    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.289 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.289    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.406 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.406    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.585 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.940    58.525    div0/p_1_in[11]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.332    58.857 r  div0/out_tmp[10]_i_39/O
                         net (fo=1, routed)           0.000    58.857    div0/out_tmp[10]_i_39_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.389 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.389    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.503 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.503    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.617 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.617    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.731 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.731    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.845 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.845    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.959 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.959    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.073 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.073    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.251 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.657    60.908    div0/p_1_in[10]
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.329    61.237 r  div0/out_tmp[9]_i_38/O
                         net (fo=1, routed)           0.000    61.237    div0/out_tmp[9]_i_38_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.787 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.787    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.901 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.901    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.015 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.015    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.129 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.129    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.243 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.243    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.357    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.471    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    62.649 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.763    63.412    div0/p_1_in[9]
    SLICE_X40Y117        LUT3 (Prop_lut3_I0_O)        0.329    63.741 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.741    div0/out_tmp[8]_i_42_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.291 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.291    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.405 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.405    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.519 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.519    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.633 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.633    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.747    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.861    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.975    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    65.098    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.276 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.626    65.902    div0/p_1_in[8]
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.329    66.231 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    66.231    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.781 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.009    66.790    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.904 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.904    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.018 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.018    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.132 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.132    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.246 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.246    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.360 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.360    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.474 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.474    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.588 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.588    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    67.766 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.000    67.766    div0/p_1_in[7]
    SLICE_X39Y132        FDRE                                         r  div0/out_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=793, unset)          0.924     7.924    div0/clk
    SLICE_X39Y132        FDRE                                         r  div0/out_tmp_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y132        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -67.766    
  -------------------------------------------------------------------
                         slack                                -59.860    

Slack (VIOLATED) :        -57.370ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        64.303ns  (logic 43.844ns (68.184%)  route 20.459ns (31.816%))
  Logic Levels:           230  (CARRY4=211 LUT1=1 LUT3=18)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.973     0.973    div0/clk
    SLICE_X36Y38         FDRE                                         r  div0/ltmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  div0/ltmp_reg[4]/Q
                         net (fo=32, routed)          0.633     2.124    div0/ltmp[4]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.248 r  div0/out_tmp[31]_i_37/O
                         net (fo=1, routed)           0.000     2.248    div0/out_tmp[31]_i_37_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.761 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.761    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.878 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.878    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.995 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.995    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.112 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.112    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.229 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.229    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.346 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.346    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.463 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.463    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.717 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.987     4.704    div0/p_1_in[31]
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     5.527 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.527    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.641 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.641    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.755 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.755    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.869 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.869    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.983 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.983    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.097    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.211    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.503 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.025     7.528    div0/p_1_in[30]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.329     7.857 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.857    div0/out_tmp[29]_i_42_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.390 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.390    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.507    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.741    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.858    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.975    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.092    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.209    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.388 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.804    10.192    div0/p_1_in[29]
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.524 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.524    div0/out_tmp[28]_i_42_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.074 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.074    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.188 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.188    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.302 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.302    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.416 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.416    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.644    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.758    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.872    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.050 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.742    12.791    div0/p_1_in[28]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.120 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.120    div0/out_tmp[27]_i_42_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.670    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.784 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.784    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.898 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.012    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.126 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.126    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.240 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.240    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.354 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.354    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.468 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.468    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.625 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.988    15.613    div0/p_1_in[27]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.329    15.942 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.942    div0/out_tmp[26]_i_42_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.492    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.606    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.720    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.834    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.948    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.062    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.177    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.291 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.291    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.448 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          1.042    18.489    div0/p_1_in[26]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.818 r  div0/out_tmp[25]_i_38/O
                         net (fo=1, routed)           0.000    18.818    div0/out_tmp[25]_i_38_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.368 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.368    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.001    19.483    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.597 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.597    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.711 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.711    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.825    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.939    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.053 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.053    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.210 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.266    21.476    div0/p_1_in[25]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.276 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.276    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.393 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.393    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.510 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.510    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.627 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.627    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.744 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.744    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.861 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.861    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.978 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.001    22.979    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.096 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.096    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.253 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.836    24.089    div0/p_1_in[24]
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.332    24.421 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.421    div0/out_tmp[23]_i_42_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.971    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.085    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.199    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.313    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.427    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.541    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.655    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.769    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.926 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.062    26.988    div0/p_1_in[23]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    27.317 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.317    div0/out_tmp[22]_i_42_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.850 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.850    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.967    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.084 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.084    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.201 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    28.202    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.319 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.319    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.436 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.436    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.553 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.553    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.670 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.670    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.849 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.789    29.638    div0/p_1_in[22]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.332    29.970 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    29.970    div0/out_tmp[21]_i_42_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.520 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.520    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.634    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.748    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.862    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.976 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.976    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.090 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.090    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.204 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.204    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.318 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.318    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.496 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.855    32.351    div0/p_1_in[21]
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.329    32.680 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    32.680    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.213 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.213    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.330 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.330    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.447 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.447    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.564 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.564    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.681 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.681    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.798 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.798    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.915    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.032    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.211 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.902    35.113    div0/p_1_in[20]
    SLICE_X35Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.901 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.901    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.015    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.129    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.243    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.357 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.357    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.471    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.585    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.699    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    36.877 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.960    37.837    div0/p_1_in[19]
    SLICE_X33Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.622 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.622    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.736    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.964 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.964    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.078 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.078    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.192 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.192    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.306 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.306    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.420 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.420    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.598 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.913    40.511    div0/p_1_in[18]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.311 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.311    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.428 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.428    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.545 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.545    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.662 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.662    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.779 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.779    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.896 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.896    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.013 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.013    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.130 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.130    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.309 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.671    42.980    div0/p_1_in[17]
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.332    43.312 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.312    div0/out_tmp[16]_i_42_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.862 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.862    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.976    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.090    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.204 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.204    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.318 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.318    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.432 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.432    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.546 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.546    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.660 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.660    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.838 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.713    45.551    div0/p_1_in[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329    45.880 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.880    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.413 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.413    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.530 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.530    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.647 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.647    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.764 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.764    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.881 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    46.890    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.007 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.007    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.124 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.124    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.241 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.241    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.398 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.631    48.029    div0/p_1_in[15]
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.332    48.361 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.361    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.911 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.911    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.025 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.025    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.139 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.139    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.253    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.367    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.481    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.595    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.709    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.887 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.772    50.660    div0/p_1_in[14]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.329    50.989 r  div0/out_tmp[13]_i_39/O
                         net (fo=1, routed)           0.000    50.989    div0/out_tmp[13]_i_39_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.521 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.521    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.635 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.635    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.749 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.749    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.863 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.863    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.977 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.977    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.091 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.205 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.205    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.383 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.723    53.106    div0/p_1_in[13]
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.329    53.435 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.435    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.985 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.985    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.099 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.099    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.213 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.213    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.327 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.327    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.441 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.441    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.555 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.555    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.669 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.669    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.783 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.783    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    54.961 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.764    55.725    div0/p_1_in[12]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.329    56.054 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.054    div0/out_tmp[11]_i_42_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.587 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.587    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.704    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    56.821    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.938    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.055    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.172    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.289 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.289    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.406 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.406    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.585 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.940    58.525    div0/p_1_in[11]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.332    58.857 r  div0/out_tmp[10]_i_39/O
                         net (fo=1, routed)           0.000    58.857    div0/out_tmp[10]_i_39_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.389 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.389    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.503 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.503    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.617 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.617    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.731 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.731    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.845 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.845    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.959 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.959    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.073 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.073    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.251 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.657    60.908    div0/p_1_in[10]
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.329    61.237 r  div0/out_tmp[9]_i_38/O
                         net (fo=1, routed)           0.000    61.237    div0/out_tmp[9]_i_38_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.787 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.787    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.901 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.901    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.015 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.015    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.129 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.129    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.243 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.243    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.357    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.471    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    62.649 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.763    63.412    div0/p_1_in[9]
    SLICE_X40Y117        LUT3 (Prop_lut3_I0_O)        0.329    63.741 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    63.741    div0/out_tmp[8]_i_42_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.291 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.291    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.405 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.405    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.519 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.519    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.633 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.633    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.747    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.861    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.975    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    65.098    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    65.276 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.000    65.276    div0/p_1_in[8]
    SLICE_X40Y125        FDRE                                         r  div0/out_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=793, unset)          0.924     7.924    div0/clk
    SLICE_X40Y125        FDRE                                         r  div0/out_tmp_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y125        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -65.276    
  -------------------------------------------------------------------
                         slack                                -57.370    

Slack (VIOLATED) :        -54.743ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        61.676ns  (logic 41.989ns (68.080%)  route 19.687ns (31.920%))
  Logic Levels:           220  (CARRY4=202 LUT1=1 LUT3=17)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.973     0.973    div0/clk
    SLICE_X36Y38         FDRE                                         r  div0/ltmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  div0/ltmp_reg[4]/Q
                         net (fo=32, routed)          0.633     2.124    div0/ltmp[4]
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.248 r  div0/out_tmp[31]_i_37/O
                         net (fo=1, routed)           0.000     2.248    div0/out_tmp[31]_i_37_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.761 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.761    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.878 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.878    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.995 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.995    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.112 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.112    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.229 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.229    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.346 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.346    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.463 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.463    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.717 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.987     4.704    div0/p_1_in[31]
    SLICE_X40Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     5.527 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.527    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.641 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.641    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.755 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.755    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.869 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.869    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.983 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.983    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.097    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.211    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     6.503 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.025     7.528    div0/p_1_in[30]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.329     7.857 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.857    div0/out_tmp[29]_i_42_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.390 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.390    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.507    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.624    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.741    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.858    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.975    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.092    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.209    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.388 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.804    10.192    div0/p_1_in[29]
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.524 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.524    div0/out_tmp[28]_i_42_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.074 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.074    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.188 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.188    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.302 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.302    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.416 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.416    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.530 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.644    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.758    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.872 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.872    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.050 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.742    12.791    div0/p_1_in[28]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.329    13.120 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.120    div0/out_tmp[27]_i_42_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.670    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.784 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.784    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.898 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.898    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.012    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.126 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.126    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.240 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.240    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.354 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.354    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.468 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.468    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.625 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.988    15.613    div0/p_1_in[27]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.329    15.942 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.942    div0/out_tmp[26]_i_42_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.492    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.606    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.720    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.834    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.948 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.948    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.062 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.062    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.001    17.177    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.291 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.291    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.448 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          1.042    18.489    div0/p_1_in[26]
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.818 r  div0/out_tmp[25]_i_38/O
                         net (fo=1, routed)           0.000    18.818    div0/out_tmp[25]_i_38_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.368 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.368    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.001    19.483    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.597 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.597    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.711 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.711    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.825 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.825    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.939 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.939    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.053 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.053    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.210 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.266    21.476    div0/p_1_in[25]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.276 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.276    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.393 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.393    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.510 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.510    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.627 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.627    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.744 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.744    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.861 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.861    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.978 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.001    22.979    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.096 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.096    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.253 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.836    24.089    div0/p_1_in[24]
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.332    24.421 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.421    div0/out_tmp[23]_i_42_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.971 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.971    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.085 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.085    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.199 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.199    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.313    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.427    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.001    25.541    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.655    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.769    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.926 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.062    26.988    div0/p_1_in[23]
    SLICE_X38Y46         LUT3 (Prop_lut3_I0_O)        0.329    27.317 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    27.317    div0/out_tmp[22]_i_42_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.850 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.850    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.967    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.084 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.084    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.201 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    28.202    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.319 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.319    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.436 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.436    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.553 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.553    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.670 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.670    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    28.849 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.789    29.638    div0/p_1_in[22]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.332    29.970 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    29.970    div0/out_tmp[21]_i_42_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.520 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.520    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.634    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.748    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.862    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.976 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.976    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.090 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.090    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.204 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.204    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.318 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.318    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.496 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.855    32.351    div0/p_1_in[21]
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.329    32.680 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    32.680    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.213 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.213    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.330 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.330    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.447 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.447    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.564 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.564    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.681 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.681    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.798 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.798    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.915 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.915    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.032 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.032    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    34.211 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.902    35.113    div0/p_1_in[20]
    SLICE_X35Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.901 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.901    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.015    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.129    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.243    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.357 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.357    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.471    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.585    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.699    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    36.877 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.960    37.837    div0/p_1_in[19]
    SLICE_X33Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.622 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.622    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.736    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.964 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.964    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.078 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.078    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.192 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.192    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.306 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.306    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.420 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.420    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.598 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.913    40.511    div0/p_1_in[18]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    41.311 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.311    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.428 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.428    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.545 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.545    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.662 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.662    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.779 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.779    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.896 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.896    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.013 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.013    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.130 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.130    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.309 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.671    42.980    div0/p_1_in[17]
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.332    43.312 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    43.312    div0/out_tmp[16]_i_42_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.862 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.862    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.976    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.090    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.204 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.204    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.318 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.318    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.432 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.432    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.546 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.546    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.660 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.660    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.838 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.713    45.551    div0/p_1_in[16]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.329    45.880 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    45.880    div0/out_tmp[15]_i_42_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.413 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.413    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.530 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.530    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.647 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.647    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.764 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.764    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.881 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    46.890    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.007 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.007    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.124 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.124    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.241 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.241    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.398 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.631    48.029    div0/p_1_in[15]
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.332    48.361 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    48.361    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.911 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.911    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.025 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.025    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.139 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.139    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.253 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.253    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.367 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.367    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.481 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.481    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.595 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.595    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.709 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.709    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.887 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.772    50.660    div0/p_1_in[14]
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.329    50.989 r  div0/out_tmp[13]_i_39/O
                         net (fo=1, routed)           0.000    50.989    div0/out_tmp[13]_i_39_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.521 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.521    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.635 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.635    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.749 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.749    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.863 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.863    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.977 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.977    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.091 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.091    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.205 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.205    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.383 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.723    53.106    div0/p_1_in[13]
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.329    53.435 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    53.435    div0/out_tmp[12]_i_42_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.985 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.985    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.099 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.099    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.213 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.213    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.327 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.327    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.441 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.441    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.555 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.555    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.669 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.669    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.783 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.783    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    54.961 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.764    55.725    div0/p_1_in[12]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.329    56.054 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.054    div0/out_tmp[11]_i_42_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.587 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.587    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.704    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    56.821    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    56.938    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.055    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.172    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.289 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.289    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.406 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.406    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.585 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.940    58.525    div0/p_1_in[11]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.332    58.857 r  div0/out_tmp[10]_i_39/O
                         net (fo=1, routed)           0.000    58.857    div0/out_tmp[10]_i_39_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.389 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.389    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.503 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    59.503    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.617 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.617    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.731 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.731    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.845 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.845    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.959 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.959    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.073 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.073    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.251 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.657    60.908    div0/p_1_in[10]
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.329    61.237 r  div0/out_tmp[9]_i_38/O
                         net (fo=1, routed)           0.000    61.237    div0/out_tmp[9]_i_38_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.787 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.787    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.901 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.901    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.015 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.015    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.129 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.129    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.243 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.243    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.357    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.471    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    62.649 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.000    62.649    div0/p_1_in[9]
    SLICE_X39Y118        FDRE                                         r  div0/out_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=793, unset)          0.924     7.924    div0/clk
    SLICE_X39Y118        FDRE                                         r  div0/out_tmp_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y118        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -62.649    
  -------------------------------------------------------------------
                         slack                                -54.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X40Y100        FDRE                                         r  A_j_j0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_j_j0/out_reg[10]/Q
                         net (fo=1, routed)           0.086     0.637    A_j_j0/out_reg_n_0_[10]
    SLICE_X41Y100        LUT2 (Prop_lut2_I0_O)        0.045     0.682 r  A_j_j0/rtmp[10]_i_1/O
                         net (fo=1, routed)           0.000     0.682    div0/div0_right[10]
    SLICE_X41Y100        FDRE                                         r  div0/rtmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.432     0.432    div0/clk
    SLICE_X41Y100        FDRE                                         r  div0/rtmp_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.091     0.523    div0/rtmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X40Y112        FDRE                                         r  A_j_j0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_j_j0/out_reg[8]/Q
                         net (fo=1, routed)           0.086     0.637    A_j_j0/out_reg_n_0_[8]
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.045     0.682 r  A_j_j0/rtmp[8]_i_1/O
                         net (fo=1, routed)           0.000     0.682    div0/div0_right[8]
    SLICE_X41Y112        FDRE                                         r  div0/rtmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.432     0.432    div0/clk
    SLICE_X41Y112        FDRE                                         r  div0/rtmp_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.091     0.523    div0/rtmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.410     0.410    mult0/clk
    SLICE_X33Y96         FDRE                                         r  mult0/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.113     0.664    mult0/p_1_in[2]
    SLICE_X33Y96         FDRE                                         r  mult0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.432     0.432    mult0/clk
    SLICE_X33Y96         FDRE                                         r  mult0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.410     0.410    mult1/clk
    SLICE_X37Y100        FDRE                                         r  mult1/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.116     0.667    mult1/p_1_in[0]
    SLICE_X37Y100        FDRE                                         r  mult1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.432     0.432    mult1/clk
    SLICE_X37Y100        FDRE                                         r  mult1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.410     0.410    mult1/clk
    SLICE_X39Y100        FDRE                                         r  mult1/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.053     0.592    mult1/p_1_in[4]
    SLICE_X39Y100        FDRE                                         r  mult1/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.432     0.432    mult1/clk
    SLICE_X39Y100        FDRE                                         r  mult1/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)        -0.007     0.425    mult1/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X36Y139        FDRE                                         r  A_j_j0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y139        FDRE (Prop_fdre_C_Q)         0.164     0.574 r  A_j_j0/out_reg[5]/Q
                         net (fo=1, routed)           0.083     0.657    A_j_j0/out_reg_n_0_[5]
    SLICE_X37Y139        LUT2 (Prop_lut2_I0_O)        0.049     0.706 r  A_j_j0/rtmp[5]_i_1/O
                         net (fo=1, routed)           0.000     0.706    div0/div0_right[5]
    SLICE_X37Y139        FDRE                                         r  div0/rtmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.432     0.432    div0/clk
    SLICE_X37Y139        FDRE                                         r  div0/rtmp_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y139        FDRE (Hold_fdre_C_D)         0.107     0.539    div0/rtmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 div0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.410     0.410    div0/clk
    SLICE_X36Y109        FDRE                                         r  div0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y109        FDRE (Prop_fdre_C_Q)         0.164     0.574 r  div0/out_reg[10]/Q
                         net (fo=1, routed)           0.099     0.673    AWrite10/out[10]
    SLICE_X39Y108        FDRE                                         r  AWrite10/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.432     0.432    AWrite10/clk
    SLICE_X39Y108        FDRE                                         r  AWrite10/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y108        FDRE (Hold_fdre_C_D)         0.070     0.502    AWrite10/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 A_i_i0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite20/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.410     0.410    A_i_i0/clk
    SLICE_X39Y104        FDRE                                         r  A_i_i0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_i_i0/out_reg[31]/Q
                         net (fo=1, routed)           0.080     0.631    A_i_i0/out_reg_n_0_[31]
    SLICE_X38Y104        LUT3 (Prop_lut3_I0_O)        0.045     0.676 r  A_i_i0/out[31]_i_9__1/O
                         net (fo=1, routed)           0.000     0.676    A_i_i0/out[31]_i_9__1_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  A_i_i0/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.740    AWrite20/out[31]
    SLICE_X38Y104        FDRE                                         r  AWrite20/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.432     0.432    AWrite20/clk
    SLICE_X38Y104        FDRE                                         r  AWrite20/out_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y104        FDRE (Hold_fdre_C_D)         0.134     0.566    AWrite20/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 A_i_i0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite20/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.410     0.410    A_i_i0/clk
    SLICE_X39Y97         FDRE                                         r  A_i_i0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_i_i0/out_reg[3]/Q
                         net (fo=2, routed)           0.080     0.631    A_i_i0/out_reg_n_0_[3]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.045     0.676 r  A_i_i0/out[3]_i_6__3/O
                         net (fo=1, routed)           0.000     0.676    A_i_i0/out[3]_i_6__3_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  A_i_i0/out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.740    AWrite20/out[3]
    SLICE_X38Y97         FDRE                                         r  AWrite20/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.432     0.432    AWrite20/clk
    SLICE_X38Y97         FDRE                                         r  AWrite20/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.134     0.566    AWrite20/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 div0/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.410     0.410    div0/clk
    SLICE_X37Y109        FDRE                                         r  div0/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.116     0.667    div0/out_tmp[10]
    SLICE_X36Y109        FDRE                                         r  div0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=793, unset)          0.432     0.432    div0/clk
    SLICE_X36Y109        FDRE                                         r  div0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y109        FDRE (Hold_fdre_C_D)         0.059     0.491    div0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y36   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y43   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y42   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y39   mult0/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y95  AWrite00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y97  AWrite00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y97  AWrite00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y98  AWrite00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y98  AWrite00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y98  AWrite00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y95  AWrite00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y97  AWrite00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y97  AWrite00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y98  AWrite00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y98  AWrite00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y98  AWrite00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y98  AWrite00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y99  AWrite00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y99  AWrite00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y99  AWrite00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y95  AWrite00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y97  AWrite00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y97  AWrite00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y98  AWrite00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y98  AWrite00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y98  AWrite00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y98  AWrite00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y99  AWrite00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y99  AWrite00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y99  AWrite00/out_reg[18]/C



