
blower.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006508  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080066e0  080066e0  000076e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066f0  080066f0  0000800c  2**0
                  CONTENTS
  4 .ARM          00000000  080066f0  080066f0  0000800c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080066f0  080066f0  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066f0  080066f0  000076f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080066f4  080066f4  000076f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080066f8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  2000000c  08006704  0000800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e8  08006704  000082e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001587e  00000000  00000000  0000803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036b6  00000000  00000000  0001d8ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001550  00000000  00000000  00020f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001029  00000000  00000000  000224c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021a39  00000000  00000000  000234e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019f29  00000000  00000000  00044f22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df684  00000000  00000000  0005ee4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013e4cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005848  00000000  00000000  0013e514  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  00143d5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080066c8 	.word	0x080066c8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	080066c8 	.word	0x080066c8

08000218 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b092      	sub	sp, #72	@ 0x48
 800021c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800021e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000222:	2200      	movs	r2, #0
 8000224:	601a      	str	r2, [r3, #0]
 8000226:	605a      	str	r2, [r3, #4]
 8000228:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800022a:	463b      	mov	r3, r7
 800022c:	223c      	movs	r2, #60	@ 0x3c
 800022e:	2100      	movs	r1, #0
 8000230:	4618      	mov	r0, r3
 8000232:	f006 fa1d 	bl	8006670 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000236:	4b50      	ldr	r3, [pc, #320]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000238:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800023c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800023e:	4b4e      	ldr	r3, [pc, #312]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000240:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000244:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000246:	4b4c      	ldr	r3, [pc, #304]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000248:	2200      	movs	r2, #0
 800024a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800024c:	4b4a      	ldr	r3, [pc, #296]	@ (8000378 <MX_ADC1_Init+0x160>)
 800024e:	2200      	movs	r2, #0
 8000250:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000252:	4b49      	ldr	r3, [pc, #292]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000254:	2200      	movs	r2, #0
 8000256:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000258:	4b47      	ldr	r3, [pc, #284]	@ (8000378 <MX_ADC1_Init+0x160>)
 800025a:	2201      	movs	r2, #1
 800025c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800025e:	4b46      	ldr	r3, [pc, #280]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000260:	2204      	movs	r2, #4
 8000262:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000264:	4b44      	ldr	r3, [pc, #272]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000266:	2200      	movs	r2, #0
 8000268:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800026a:	4b43      	ldr	r3, [pc, #268]	@ (8000378 <MX_ADC1_Init+0x160>)
 800026c:	2200      	movs	r2, #0
 800026e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000270:	4b41      	ldr	r3, [pc, #260]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000272:	2201      	movs	r2, #1
 8000274:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000276:	4b40      	ldr	r3, [pc, #256]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000278:	2200      	movs	r2, #0
 800027a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800027e:	4b3e      	ldr	r3, [pc, #248]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000280:	2200      	movs	r2, #0
 8000282:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000286:	4b3c      	ldr	r3, [pc, #240]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000288:	2200      	movs	r2, #0
 800028a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800028c:	4b3a      	ldr	r3, [pc, #232]	@ (8000378 <MX_ADC1_Init+0x160>)
 800028e:	2200      	movs	r2, #0
 8000290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000294:	4838      	ldr	r0, [pc, #224]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000296:	f001 f9ad 	bl	80015f4 <HAL_ADC_Init>
 800029a:	4603      	mov	r3, r0
 800029c:	2b00      	cmp	r3, #0
 800029e:	d001      	beq.n	80002a4 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80002a0:	f000 fc54 	bl	8000b4c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_INJECSIMULT;
 80002a4:	2305      	movs	r3, #5
 80002a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 80002a8:	2300      	movs	r3, #0
 80002aa:	643b      	str	r3, [r7, #64]	@ 0x40
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 80002ac:	2300      	movs	r3, #0
 80002ae:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80002b0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80002b4:	4619      	mov	r1, r3
 80002b6:	4830      	ldr	r0, [pc, #192]	@ (8000378 <MX_ADC1_Init+0x160>)
 80002b8:	f002 fdf6 	bl	8002ea8 <HAL_ADCEx_MultiModeConfigChannel>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80002c2:	f000 fc43 	bl	8000b4c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 80002c6:	4b2d      	ldr	r3, [pc, #180]	@ (800037c <MX_ADC1_Init+0x164>)
 80002c8:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80002ca:	2309      	movs	r3, #9
 80002cc:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80002ce:	2302      	movs	r3, #2
 80002d0:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80002d2:	237f      	movs	r3, #127	@ 0x7f
 80002d4:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80002d6:	2304      	movs	r3, #4
 80002d8:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 80002da:	2300      	movs	r3, #0
 80002dc:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 4;
 80002de:	2304      	movs	r3, #4
 80002e0:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80002e2:	2300      	movs	r3, #0
 80002e4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 80002e8:	2300      	movs	r3, #0
 80002ea:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 80002ee:	2300      	movs	r3, #0
 80002f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T8_TRGO2;
 80002f4:	23a8      	movs	r3, #168	@ 0xa8
 80002f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80002f8:	2380      	movs	r3, #128	@ 0x80
 80002fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80002fc:	2300      	movs	r3, #0
 80002fe:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000302:	463b      	mov	r3, r7
 8000304:	4619      	mov	r1, r3
 8000306:	481c      	ldr	r0, [pc, #112]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000308:	f002 f8ee 	bl	80024e8 <HAL_ADCEx_InjectedConfigChannel>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000312:	f000 fc1b 	bl	8000b4c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_11;
 8000316:	4b1a      	ldr	r3, [pc, #104]	@ (8000380 <MX_ADC1_Init+0x168>)
 8000318:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800031a:	f240 130f 	movw	r3, #271	@ 0x10f
 800031e:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000320:	463b      	mov	r3, r7
 8000322:	4619      	mov	r1, r3
 8000324:	4814      	ldr	r0, [pc, #80]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000326:	f002 f8df 	bl	80024e8 <HAL_ADCEx_InjectedConfigChannel>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	d001      	beq.n	8000334 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000330:	f000 fc0c 	bl	8000b4c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000334:	4b13      	ldr	r3, [pc, #76]	@ (8000384 <MX_ADC1_Init+0x16c>)
 8000336:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000338:	f240 2315 	movw	r3, #533	@ 0x215
 800033c:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800033e:	463b      	mov	r3, r7
 8000340:	4619      	mov	r1, r3
 8000342:	480d      	ldr	r0, [pc, #52]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000344:	f002 f8d0 	bl	80024e8 <HAL_ADCEx_InjectedConfigChannel>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 800034e:	f000 fbfd 	bl	8000b4c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000352:	4b0d      	ldr	r3, [pc, #52]	@ (8000388 <MX_ADC1_Init+0x170>)
 8000354:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8000356:	f240 331b 	movw	r3, #795	@ 0x31b
 800035a:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800035c:	463b      	mov	r3, r7
 800035e:	4619      	mov	r1, r3
 8000360:	4805      	ldr	r0, [pc, #20]	@ (8000378 <MX_ADC1_Init+0x160>)
 8000362:	f002 f8c1 	bl	80024e8 <HAL_ADCEx_InjectedConfigChannel>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <MX_ADC1_Init+0x158>
  {
    Error_Handler();
 800036c:	f000 fbee 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000370:	bf00      	nop
 8000372:	3748      	adds	r7, #72	@ 0x48
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}
 8000378:	20000028 	.word	0x20000028
 800037c:	0c900008 	.word	0x0c900008
 8000380:	2e300800 	.word	0x2e300800
 8000384:	04300002 	.word	0x04300002
 8000388:	14f00020 	.word	0x14f00020

0800038c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b090      	sub	sp, #64	@ 0x40
 8000390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	223c      	movs	r2, #60	@ 0x3c
 8000396:	2100      	movs	r1, #0
 8000398:	4618      	mov	r0, r3
 800039a:	f006 f969 	bl	8006670 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800039e:	4b36      	ldr	r3, [pc, #216]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003a0:	4a36      	ldr	r2, [pc, #216]	@ (800047c <MX_ADC2_Init+0xf0>)
 80003a2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80003a4:	4b34      	ldr	r3, [pc, #208]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003a6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80003aa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80003ac:	4b32      	ldr	r3, [pc, #200]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003b2:	4b31      	ldr	r3, [pc, #196]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80003b8:	4b2f      	ldr	r3, [pc, #188]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80003be:	4b2e      	ldr	r3, [pc, #184]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003c0:	2201      	movs	r2, #1
 80003c2:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003c6:	2204      	movs	r2, #4
 80003c8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80003ca:	4b2b      	ldr	r3, [pc, #172]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80003d0:	4b29      	ldr	r3, [pc, #164]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80003d6:	4b28      	ldr	r3, [pc, #160]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003d8:	2201      	movs	r2, #1
 80003da:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80003dc:	4b26      	ldr	r3, [pc, #152]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003de:	2200      	movs	r2, #0
 80003e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80003e4:	4b24      	ldr	r3, [pc, #144]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003ec:	4b22      	ldr	r3, [pc, #136]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80003f2:	4b21      	ldr	r3, [pc, #132]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80003fa:	481f      	ldr	r0, [pc, #124]	@ (8000478 <MX_ADC2_Init+0xec>)
 80003fc:	f001 f8fa 	bl	80015f4 <HAL_ADC_Init>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8000406:	f000 fba1 	bl	8000b4c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 800040a:	4b1d      	ldr	r3, [pc, #116]	@ (8000480 <MX_ADC2_Init+0xf4>)
 800040c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800040e:	2309      	movs	r3, #9
 8000410:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8000412:	2302      	movs	r3, #2
 8000414:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000416:	237f      	movs	r3, #127	@ 0x7f
 8000418:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 800041a:	2304      	movs	r3, #4
 800041c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 800041e:	2300      	movs	r3, #0
 8000420:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000422:	2302      	movs	r3, #2
 8000424:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000426:	2300      	movs	r3, #0
 8000428:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 800042c:	2300      	movs	r3, #0
 800042e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000432:	2300      	movs	r3, #0
 8000434:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000438:	2300      	movs	r3, #0
 800043a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800043e:	1d3b      	adds	r3, r7, #4
 8000440:	4619      	mov	r1, r3
 8000442:	480d      	ldr	r0, [pc, #52]	@ (8000478 <MX_ADC2_Init+0xec>)
 8000444:	f002 f850 	bl	80024e8 <HAL_ADCEx_InjectedConfigChannel>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <MX_ADC2_Init+0xc6>
  {
    Error_Handler();
 800044e:	f000 fb7d 	bl	8000b4c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8000452:	4b0c      	ldr	r3, [pc, #48]	@ (8000484 <MX_ADC2_Init+0xf8>)
 8000454:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000456:	f240 130f 	movw	r3, #271	@ 0x10f
 800045a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800045c:	1d3b      	adds	r3, r7, #4
 800045e:	4619      	mov	r1, r3
 8000460:	4805      	ldr	r0, [pc, #20]	@ (8000478 <MX_ADC2_Init+0xec>)
 8000462:	f002 f841 	bl	80024e8 <HAL_ADCEx_InjectedConfigChannel>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d001      	beq.n	8000470 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 800046c:	f000 fb6e 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000470:	bf00      	nop
 8000472:	3740      	adds	r7, #64	@ 0x40
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	20000094 	.word	0x20000094
 800047c:	50000100 	.word	0x50000100
 8000480:	0c900008 	.word	0x0c900008
 8000484:	32601000 	.word	0x32601000

08000488 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b09e      	sub	sp, #120	@ 0x78
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000490:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000494:	2200      	movs	r2, #0
 8000496:	601a      	str	r2, [r3, #0]
 8000498:	605a      	str	r2, [r3, #4]
 800049a:	609a      	str	r2, [r3, #8]
 800049c:	60da      	str	r2, [r3, #12]
 800049e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004a0:	f107 0320 	add.w	r3, r7, #32
 80004a4:	2244      	movs	r2, #68	@ 0x44
 80004a6:	2100      	movs	r1, #0
 80004a8:	4618      	mov	r0, r3
 80004aa:	f006 f8e1 	bl	8006670 <memset>
  if(adcHandle->Instance==ADC1)
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80004b6:	d15f      	bne.n	8000578 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80004b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80004bc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80004be:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80004c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004c4:	f107 0320 	add.w	r3, r7, #32
 80004c8:	4618      	mov	r0, r3
 80004ca:	f004 fa51 	bl	8004970 <HAL_RCCEx_PeriphCLKConfig>
 80004ce:	4603      	mov	r3, r0
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d001      	beq.n	80004d8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80004d4:	f000 fb3a 	bl	8000b4c <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80004d8:	4b5b      	ldr	r3, [pc, #364]	@ (8000648 <HAL_ADC_MspInit+0x1c0>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	3301      	adds	r3, #1
 80004de:	4a5a      	ldr	r2, [pc, #360]	@ (8000648 <HAL_ADC_MspInit+0x1c0>)
 80004e0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80004e2:	4b59      	ldr	r3, [pc, #356]	@ (8000648 <HAL_ADC_MspInit+0x1c0>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	2b01      	cmp	r3, #1
 80004e8:	d10b      	bne.n	8000502 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80004ea:	4b58      	ldr	r3, [pc, #352]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 80004ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ee:	4a57      	ldr	r2, [pc, #348]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 80004f0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80004f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004f6:	4b55      	ldr	r3, [pc, #340]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 80004f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80004fe:	61fb      	str	r3, [r7, #28]
 8000500:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000502:	4b52      	ldr	r3, [pc, #328]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 8000504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000506:	4a51      	ldr	r2, [pc, #324]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 8000508:	f043 0301 	orr.w	r3, r3, #1
 800050c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800050e:	4b4f      	ldr	r3, [pc, #316]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 8000510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000512:	f003 0301 	and.w	r3, r3, #1
 8000516:	61bb      	str	r3, [r7, #24]
 8000518:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800051a:	4b4c      	ldr	r3, [pc, #304]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 800051c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800051e:	4a4b      	ldr	r2, [pc, #300]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 8000520:	f043 0302 	orr.w	r3, r3, #2
 8000524:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000526:	4b49      	ldr	r3, [pc, #292]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 8000528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800052a:	f003 0302 	and.w	r3, r3, #2
 800052e:	617b      	str	r3, [r7, #20]
 8000530:	697b      	ldr	r3, [r7, #20]
    PA0     ------> ADC1_IN1
    PA2     ------> ADC1_IN3
    PB12     ------> ADC1_IN11
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8000532:	2305      	movs	r3, #5
 8000534:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000536:	2303      	movs	r3, #3
 8000538:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053a:	2300      	movs	r3, #0
 800053c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800053e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000542:	4619      	mov	r1, r3
 8000544:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000548:	f003 f9f2 	bl	8003930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 800054c:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8000550:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000552:	2303      	movs	r3, #3
 8000554:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000556:	2300      	movs	r3, #0
 8000558:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800055a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800055e:	4619      	mov	r1, r3
 8000560:	483b      	ldr	r0, [pc, #236]	@ (8000650 <HAL_ADC_MspInit+0x1c8>)
 8000562:	f003 f9e5 	bl	8003930 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000566:	2200      	movs	r2, #0
 8000568:	2100      	movs	r1, #0
 800056a:	2012      	movs	r0, #18
 800056c:	f002 ffd1 	bl	8003512 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000570:	2012      	movs	r0, #18
 8000572:	f002 ffe8 	bl	8003546 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000576:	e062      	b.n	800063e <HAL_ADC_MspInit+0x1b6>
  else if(adcHandle->Instance==ADC2)
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a35      	ldr	r2, [pc, #212]	@ (8000654 <HAL_ADC_MspInit+0x1cc>)
 800057e:	4293      	cmp	r3, r2
 8000580:	d15d      	bne.n	800063e <HAL_ADC_MspInit+0x1b6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000582:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000586:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000588:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800058c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800058e:	f107 0320 	add.w	r3, r7, #32
 8000592:	4618      	mov	r0, r3
 8000594:	f004 f9ec 	bl	8004970 <HAL_RCCEx_PeriphCLKConfig>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <HAL_ADC_MspInit+0x11a>
      Error_Handler();
 800059e:	f000 fad5 	bl	8000b4c <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80005a2:	4b29      	ldr	r3, [pc, #164]	@ (8000648 <HAL_ADC_MspInit+0x1c0>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	3301      	adds	r3, #1
 80005a8:	4a27      	ldr	r2, [pc, #156]	@ (8000648 <HAL_ADC_MspInit+0x1c0>)
 80005aa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80005ac:	4b26      	ldr	r3, [pc, #152]	@ (8000648 <HAL_ADC_MspInit+0x1c0>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	2b01      	cmp	r3, #1
 80005b2:	d10b      	bne.n	80005cc <HAL_ADC_MspInit+0x144>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80005b4:	4b25      	ldr	r3, [pc, #148]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 80005b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b8:	4a24      	ldr	r2, [pc, #144]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 80005ba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80005be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005c0:	4b22      	ldr	r3, [pc, #136]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 80005c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80005c8:	613b      	str	r3, [r7, #16]
 80005ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005cc:	4b1f      	ldr	r3, [pc, #124]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 80005ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005d0:	4a1e      	ldr	r2, [pc, #120]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 80005d2:	f043 0301 	orr.w	r3, r3, #1
 80005d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005d8:	4b1c      	ldr	r3, [pc, #112]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 80005da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005dc:	f003 0301 	and.w	r3, r3, #1
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e4:	4b19      	ldr	r3, [pc, #100]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 80005e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e8:	4a18      	ldr	r2, [pc, #96]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 80005ea:	f043 0302 	orr.w	r3, r3, #2
 80005ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005f0:	4b16      	ldr	r3, [pc, #88]	@ (800064c <HAL_ADC_MspInit+0x1c4>)
 80005f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f4:	f003 0302 	and.w	r3, r3, #2
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80005fc:	2340      	movs	r3, #64	@ 0x40
 80005fe:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000600:	2303      	movs	r3, #3
 8000602:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000604:	2300      	movs	r3, #0
 8000606:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000608:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800060c:	4619      	mov	r1, r3
 800060e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000612:	f003 f98d 	bl	8003930 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000616:	2304      	movs	r3, #4
 8000618:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800061a:	2303      	movs	r3, #3
 800061c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061e:	2300      	movs	r3, #0
 8000620:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000622:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000626:	4619      	mov	r1, r3
 8000628:	4809      	ldr	r0, [pc, #36]	@ (8000650 <HAL_ADC_MspInit+0x1c8>)
 800062a:	f003 f981 	bl	8003930 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800062e:	2200      	movs	r2, #0
 8000630:	2100      	movs	r1, #0
 8000632:	2012      	movs	r0, #18
 8000634:	f002 ff6d 	bl	8003512 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000638:	2012      	movs	r0, #18
 800063a:	f002 ff84 	bl	8003546 <HAL_NVIC_EnableIRQ>
}
 800063e:	bf00      	nop
 8000640:	3778      	adds	r7, #120	@ 0x78
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	20000100 	.word	0x20000100
 800064c:	40021000 	.word	0x40021000
 8000650:	48000400 	.word	0x48000400
 8000654:	50000100 	.word	0x50000100

08000658 <MX_COMP4_Init>:

COMP_HandleTypeDef hcomp4;

/* COMP4 init function */
void MX_COMP4_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 800065c:	4b10      	ldr	r3, [pc, #64]	@ (80006a0 <MX_COMP4_Init+0x48>)
 800065e:	4a11      	ldr	r2, [pc, #68]	@ (80006a4 <MX_COMP4_Init+0x4c>)
 8000660:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000662:	4b0f      	ldr	r3, [pc, #60]	@ (80006a0 <MX_COMP4_Init+0x48>)
 8000664:	2200      	movs	r2, #0
 8000666:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000668:	4b0d      	ldr	r3, [pc, #52]	@ (80006a0 <MX_COMP4_Init+0x48>)
 800066a:	2240      	movs	r2, #64	@ 0x40
 800066c:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800066e:	4b0c      	ldr	r3, [pc, #48]	@ (80006a0 <MX_COMP4_Init+0x48>)
 8000670:	2200      	movs	r2, #0
 8000672:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_70MV;
 8000674:	4b0a      	ldr	r3, [pc, #40]	@ (80006a0 <MX_COMP4_Init+0x48>)
 8000676:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800067a:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_TIM8_OC5_COMP4;
 800067c:	4b08      	ldr	r3, [pc, #32]	@ (80006a0 <MX_COMP4_Init+0x48>)
 800067e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000682:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000684:	4b06      	ldr	r3, [pc, #24]	@ (80006a0 <MX_COMP4_Init+0x48>)
 8000686:	2200      	movs	r2, #0
 8000688:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 800068a:	4805      	ldr	r0, [pc, #20]	@ (80006a0 <MX_COMP4_Init+0x48>)
 800068c:	f002 fd58 	bl	8003140 <HAL_COMP_Init>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <MX_COMP4_Init+0x42>
  {
    Error_Handler();
 8000696:	f000 fa59 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 800069a:	bf00      	nop
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	20000104 	.word	0x20000104
 80006a4:	4001020c 	.word	0x4001020c

080006a8 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b088      	sub	sp, #32
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP4)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a0f      	ldr	r2, [pc, #60]	@ (8000704 <HAL_COMP_MspInit+0x5c>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d117      	bne.n	80006fa <HAL_COMP_MspInit+0x52>
  {
  /* USER CODE BEGIN COMP4_MspInit 0 */

  /* USER CODE END COMP4_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000708 <HAL_COMP_MspInit+0x60>)
 80006cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ce:	4a0e      	ldr	r2, [pc, #56]	@ (8000708 <HAL_COMP_MspInit+0x60>)
 80006d0:	f043 0302 	orr.w	r3, r3, #2
 80006d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000708 <HAL_COMP_MspInit+0x60>)
 80006d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006da:	f003 0302 	and.w	r3, r3, #2
 80006de:	60bb      	str	r3, [r7, #8]
 80006e0:	68bb      	ldr	r3, [r7, #8]
    /**COMP4 GPIO Configuration
    PB0     ------> COMP4_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006e2:	2301      	movs	r3, #1
 80006e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006e6:	2303      	movs	r3, #3
 80006e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ea:	2300      	movs	r3, #0
 80006ec:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ee:	f107 030c 	add.w	r3, r7, #12
 80006f2:	4619      	mov	r1, r3
 80006f4:	4805      	ldr	r0, [pc, #20]	@ (800070c <HAL_COMP_MspInit+0x64>)
 80006f6:	f003 f91b 	bl	8003930 <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP4_MspInit 1 */

  /* USER CODE END COMP4_MspInit 1 */
  }
}
 80006fa:	bf00      	nop
 80006fc:	3720      	adds	r7, #32
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	4001020c 	.word	0x4001020c
 8000708:	40021000 	.word	0x40021000
 800070c:	48000400 	.word	0x48000400

08000710 <MX_CORDIC_Init>:

CORDIC_HandleTypeDef hcordic;

/* CORDIC init function */
void MX_CORDIC_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8000714:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <MX_CORDIC_Init+0x20>)
 8000716:	4a07      	ldr	r2, [pc, #28]	@ (8000734 <MX_CORDIC_Init+0x24>)
 8000718:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 800071a:	4805      	ldr	r0, [pc, #20]	@ (8000730 <MX_CORDIC_Init+0x20>)
 800071c:	f002 fdec 	bl	80032f8 <HAL_CORDIC_Init>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8000726:	f000 fa11 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	20000128 	.word	0x20000128
 8000734:	40020c00 	.word	0x40020c00

08000738 <HAL_CORDIC_MspInit>:

void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* cordicHandle)
{
 8000738:	b480      	push	{r7}
 800073a:	b085      	sub	sp, #20
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]

  if(cordicHandle->Instance==CORDIC)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a0a      	ldr	r2, [pc, #40]	@ (8000770 <HAL_CORDIC_MspInit+0x38>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d10b      	bne.n	8000762 <HAL_CORDIC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* CORDIC clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800074a:	4b0a      	ldr	r3, [pc, #40]	@ (8000774 <HAL_CORDIC_MspInit+0x3c>)
 800074c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800074e:	4a09      	ldr	r2, [pc, #36]	@ (8000774 <HAL_CORDIC_MspInit+0x3c>)
 8000750:	f043 0308 	orr.w	r3, r3, #8
 8000754:	6493      	str	r3, [r2, #72]	@ 0x48
 8000756:	4b07      	ldr	r3, [pc, #28]	@ (8000774 <HAL_CORDIC_MspInit+0x3c>)
 8000758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800075a:	f003 0308 	and.w	r3, r3, #8
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }
}
 8000762:	bf00      	nop
 8000764:	3714      	adds	r7, #20
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	40020c00 	.word	0x40020c00
 8000774:	40021000 	.word	0x40021000

08000778 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DAC_HandleTypeDef hdac3;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b08c      	sub	sp, #48	@ 0x30
 800077c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800077e:	463b      	mov	r3, r7
 8000780:	2230      	movs	r2, #48	@ 0x30
 8000782:	2100      	movs	r1, #0
 8000784:	4618      	mov	r0, r3
 8000786:	f005 ff73 	bl	8006670 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800078a:	4b16      	ldr	r3, [pc, #88]	@ (80007e4 <MX_DAC1_Init+0x6c>)
 800078c:	4a16      	ldr	r2, [pc, #88]	@ (80007e8 <MX_DAC1_Init+0x70>)
 800078e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000790:	4814      	ldr	r0, [pc, #80]	@ (80007e4 <MX_DAC1_Init+0x6c>)
 8000792:	f002 fef2 	bl	800357a <HAL_DAC_Init>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800079c:	f000 f9d6 	bl	8000b4c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80007a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007a4:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80007a6:	2300      	movs	r3, #0
 80007a8:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80007aa:	2300      	movs	r3, #0
 80007ac:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80007ae:	2300      	movs	r3, #0
 80007b0:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80007b2:	2300      	movs	r3, #0
 80007b4:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80007b6:	2300      	movs	r3, #0
 80007b8:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007ba:	2300      	movs	r3, #0
 80007bc:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80007be:	2301      	movs	r3, #1
 80007c0:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80007c2:	2300      	movs	r3, #0
 80007c4:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007c6:	463b      	mov	r3, r7
 80007c8:	2200      	movs	r2, #0
 80007ca:	4619      	mov	r1, r3
 80007cc:	4805      	ldr	r0, [pc, #20]	@ (80007e4 <MX_DAC1_Init+0x6c>)
 80007ce:	f002 fef7 	bl	80035c0 <HAL_DAC_ConfigChannel>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 80007d8:	f000 f9b8 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80007dc:	bf00      	nop
 80007de:	3730      	adds	r7, #48	@ 0x30
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	20000150 	.word	0x20000150
 80007e8:	50000800 	.word	0x50000800

080007ec <MX_DAC3_Init>:
/* DAC3 init function */
void MX_DAC3_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b08c      	sub	sp, #48	@ 0x30
 80007f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80007f2:	463b      	mov	r3, r7
 80007f4:	2230      	movs	r2, #48	@ 0x30
 80007f6:	2100      	movs	r1, #0
 80007f8:	4618      	mov	r0, r3
 80007fa:	f005 ff39 	bl	8006670 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 80007fe:	4b16      	ldr	r3, [pc, #88]	@ (8000858 <MX_DAC3_Init+0x6c>)
 8000800:	4a16      	ldr	r2, [pc, #88]	@ (800085c <MX_DAC3_Init+0x70>)
 8000802:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000804:	4814      	ldr	r0, [pc, #80]	@ (8000858 <MX_DAC3_Init+0x6c>)
 8000806:	f002 feb8 	bl	800357a <HAL_DAC_Init>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8000810:	f000 f99c 	bl	8000b4c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000814:	2302      	movs	r3, #2
 8000816:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000818:	2300      	movs	r3, #0
 800081a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800081c:	2300      	movs	r3, #0
 800081e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000820:	2300      	movs	r3, #0
 8000822:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000824:	2300      	movs	r3, #0
 8000826:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000828:	2300      	movs	r3, #0
 800082a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800082c:	2302      	movs	r3, #2
 800082e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000830:	2302      	movs	r3, #2
 8000832:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000834:	2300      	movs	r3, #0
 8000836:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000838:	463b      	mov	r3, r7
 800083a:	2210      	movs	r2, #16
 800083c:	4619      	mov	r1, r3
 800083e:	4806      	ldr	r0, [pc, #24]	@ (8000858 <MX_DAC3_Init+0x6c>)
 8000840:	f002 febe 	bl	80035c0 <HAL_DAC_ConfigChannel>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 800084a:	f000 f97f 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 800084e:	bf00      	nop
 8000850:	3730      	adds	r7, #48	@ 0x30
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	20000164 	.word	0x20000164
 800085c:	50001000 	.word	0x50001000

08000860 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b08a      	sub	sp, #40	@ 0x28
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000868:	f107 0314 	add.w	r3, r7, #20
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	605a      	str	r2, [r3, #4]
 8000872:	609a      	str	r2, [r3, #8]
 8000874:	60da      	str	r2, [r3, #12]
 8000876:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a1e      	ldr	r2, [pc, #120]	@ (80008f8 <HAL_DAC_MspInit+0x98>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d125      	bne.n	80008ce <HAL_DAC_MspInit+0x6e>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000882:	4b1e      	ldr	r3, [pc, #120]	@ (80008fc <HAL_DAC_MspInit+0x9c>)
 8000884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000886:	4a1d      	ldr	r2, [pc, #116]	@ (80008fc <HAL_DAC_MspInit+0x9c>)
 8000888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800088c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800088e:	4b1b      	ldr	r3, [pc, #108]	@ (80008fc <HAL_DAC_MspInit+0x9c>)
 8000890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000892:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000896:	613b      	str	r3, [r7, #16]
 8000898:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800089a:	4b18      	ldr	r3, [pc, #96]	@ (80008fc <HAL_DAC_MspInit+0x9c>)
 800089c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089e:	4a17      	ldr	r2, [pc, #92]	@ (80008fc <HAL_DAC_MspInit+0x9c>)
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a6:	4b15      	ldr	r3, [pc, #84]	@ (80008fc <HAL_DAC_MspInit+0x9c>)
 80008a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80008b2:	2310      	movs	r3, #16
 80008b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008b6:	2303      	movs	r3, #3
 80008b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	f107 0314 	add.w	r3, r7, #20
 80008c2:	4619      	mov	r1, r3
 80008c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008c8:	f003 f832 	bl	8003930 <HAL_GPIO_Init>
    __HAL_RCC_DAC3_CLK_ENABLE();
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }
}
 80008cc:	e010      	b.n	80008f0 <HAL_DAC_MspInit+0x90>
  else if(dacHandle->Instance==DAC3)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	4a0b      	ldr	r2, [pc, #44]	@ (8000900 <HAL_DAC_MspInit+0xa0>)
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d10b      	bne.n	80008f0 <HAL_DAC_MspInit+0x90>
    __HAL_RCC_DAC3_CLK_ENABLE();
 80008d8:	4b08      	ldr	r3, [pc, #32]	@ (80008fc <HAL_DAC_MspInit+0x9c>)
 80008da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008dc:	4a07      	ldr	r2, [pc, #28]	@ (80008fc <HAL_DAC_MspInit+0x9c>)
 80008de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80008e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008e4:	4b05      	ldr	r3, [pc, #20]	@ (80008fc <HAL_DAC_MspInit+0x9c>)
 80008e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	68bb      	ldr	r3, [r7, #8]
}
 80008f0:	bf00      	nop
 80008f2:	3728      	adds	r7, #40	@ 0x28
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	50000800 	.word	0x50000800
 80008fc:	40021000 	.word	0x40021000
 8000900:	50001000 	.word	0x50001000

08000904 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	@ 0x28
 8000908:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	605a      	str	r2, [r3, #4]
 8000914:	609a      	str	r2, [r3, #8]
 8000916:	60da      	str	r2, [r3, #12]
 8000918:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800091a:	4b3d      	ldr	r3, [pc, #244]	@ (8000a10 <MX_GPIO_Init+0x10c>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091e:	4a3c      	ldr	r2, [pc, #240]	@ (8000a10 <MX_GPIO_Init+0x10c>)
 8000920:	f043 0304 	orr.w	r3, r3, #4
 8000924:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000926:	4b3a      	ldr	r3, [pc, #232]	@ (8000a10 <MX_GPIO_Init+0x10c>)
 8000928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092a:	f003 0304 	and.w	r3, r3, #4
 800092e:	613b      	str	r3, [r7, #16]
 8000930:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000932:	4b37      	ldr	r3, [pc, #220]	@ (8000a10 <MX_GPIO_Init+0x10c>)
 8000934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000936:	4a36      	ldr	r2, [pc, #216]	@ (8000a10 <MX_GPIO_Init+0x10c>)
 8000938:	f043 0320 	orr.w	r3, r3, #32
 800093c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800093e:	4b34      	ldr	r3, [pc, #208]	@ (8000a10 <MX_GPIO_Init+0x10c>)
 8000940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000942:	f003 0320 	and.w	r3, r3, #32
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800094a:	4b31      	ldr	r3, [pc, #196]	@ (8000a10 <MX_GPIO_Init+0x10c>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094e:	4a30      	ldr	r2, [pc, #192]	@ (8000a10 <MX_GPIO_Init+0x10c>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000956:	4b2e      	ldr	r3, [pc, #184]	@ (8000a10 <MX_GPIO_Init+0x10c>)
 8000958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	60bb      	str	r3, [r7, #8]
 8000960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000962:	4b2b      	ldr	r3, [pc, #172]	@ (8000a10 <MX_GPIO_Init+0x10c>)
 8000964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000966:	4a2a      	ldr	r2, [pc, #168]	@ (8000a10 <MX_GPIO_Init+0x10c>)
 8000968:	f043 0302 	orr.w	r3, r3, #2
 800096c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800096e:	4b28      	ldr	r3, [pc, #160]	@ (8000a10 <MX_GPIO_Init+0x10c>)
 8000970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000972:	f003 0302 	and.w	r3, r3, #2
 8000976:	607b      	str	r3, [r7, #4]
 8000978:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800097a:	2200      	movs	r2, #0
 800097c:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000980:	4824      	ldr	r0, [pc, #144]	@ (8000a14 <MX_GPIO_Init+0x110>)
 8000982:	f003 f957 	bl	8003c34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000986:	2200      	movs	r2, #0
 8000988:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800098c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000990:	f003 f950 	bl	8003c34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000994:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000998:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099a:	2301      	movs	r3, #1
 800099c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a2:	2300      	movs	r3, #0
 80009a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009a6:	f107 0314 	add.w	r3, r7, #20
 80009aa:	4619      	mov	r1, r3
 80009ac:	4819      	ldr	r0, [pc, #100]	@ (8000a14 <MX_GPIO_Init+0x110>)
 80009ae:	f002 ffbf 	bl	8003930 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009b2:	2301      	movs	r3, #1
 80009b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b6:	2300      	movs	r3, #0
 80009b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80009be:	f107 0314 	add.w	r3, r7, #20
 80009c2:	4619      	mov	r1, r3
 80009c4:	4814      	ldr	r0, [pc, #80]	@ (8000a18 <MX_GPIO_Init+0x114>)
 80009c6:	f002 ffb3 	bl	8003930 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80009ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d0:	2301      	movs	r3, #1
 80009d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d8:	2300      	movs	r3, #0
 80009da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009dc:	f107 0314 	add.w	r3, r7, #20
 80009e0:	4619      	mov	r1, r3
 80009e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009e6:	f002 ffa3 	bl	8003930 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80009ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f0:	2300      	movs	r3, #0
 80009f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	4619      	mov	r1, r3
 80009fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a02:	f002 ff95 	bl	8003930 <HAL_GPIO_Init>

}
 8000a06:	bf00      	nop
 8000a08:	3728      	adds	r7, #40	@ 0x28
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	40021000 	.word	0x40021000
 8000a14:	48000800 	.word	0x48000800
 8000a18:	48001400 	.word	0x48001400

08000a1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a20:	f000 fc79 	bl	8001316 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a24:	f000 f826 	bl	8000a74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a28:	f7ff ff6c 	bl	8000904 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a2c:	f7ff fbf4 	bl	8000218 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000a30:	f7ff fea2 	bl	8000778 <MX_DAC1_Init>
  MX_OPAMP1_Init();
 8000a34:	f000 f890 	bl	8000b58 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8000a38:	f000 f8b6 	bl	8000ba8 <MX_OPAMP2_Init>
  MX_TIM1_Init();
 8000a3c:	f000 f9f2 	bl	8000e24 <MX_TIM1_Init>
  MX_DAC3_Init();
 8000a40:	f7ff fed4 	bl	80007ec <MX_DAC3_Init>
  MX_COMP4_Init();
 8000a44:	f7ff fe08 	bl	8000658 <MX_COMP4_Init>
  MX_OPAMP3_Init();
 8000a48:	f000 f8d6 	bl	8000bf8 <MX_OPAMP3_Init>
  MX_TIM8_Init();
 8000a4c:	f000 fa62 	bl	8000f14 <MX_TIM8_Init>
  MX_ADC2_Init();
 8000a50:	f7ff fc9c 	bl	800038c <MX_ADC2_Init>
  MX_CORDIC_Init();
 8000a54:	f7ff fe5c 	bl	8000710 <MX_CORDIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8000a58:	4804      	ldr	r0, [pc, #16]	@ (8000a6c <main+0x50>)
 8000a5a:	f001 fc37 	bl	80022cc <HAL_ADCEx_InjectedStart_IT>
  HAL_ADCEx_InjectedStart(&hadc2);
 8000a5e:	4804      	ldr	r0, [pc, #16]	@ (8000a70 <main+0x54>)
 8000a60:	f001 fb84 	bl	800216c <HAL_ADCEx_InjectedStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    userMain();
 8000a64:	f005 fd44 	bl	80064f0 <userMain>
 8000a68:	e7fc      	b.n	8000a64 <main+0x48>
 8000a6a:	bf00      	nop
 8000a6c:	20000028 	.word	0x20000028
 8000a70:	20000094 	.word	0x20000094

08000a74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b094      	sub	sp, #80	@ 0x50
 8000a78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7a:	f107 0318 	add.w	r3, r7, #24
 8000a7e:	2238      	movs	r2, #56	@ 0x38
 8000a80:	2100      	movs	r1, #0
 8000a82:	4618      	mov	r0, r3
 8000a84:	f005 fdf4 	bl	8006670 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	605a      	str	r2, [r3, #4]
 8000a90:	609a      	str	r2, [r3, #8]
 8000a92:	60da      	str	r2, [r3, #12]
 8000a94:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000a96:	2000      	movs	r0, #0
 8000a98:	f003 f9b4 	bl	8003e04 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aa6:	2340      	movs	r3, #64	@ 0x40
 8000aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000ab6:	2328      	movs	r3, #40	@ 0x28
 8000ab8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000aba:	2302      	movs	r3, #2
 8000abc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ac6:	f107 0318 	add.w	r3, r7, #24
 8000aca:	4618      	mov	r0, r3
 8000acc:	f003 fa4e 	bl	8003f6c <HAL_RCC_OscConfig>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000ad6:	f000 f839 	bl	8000b4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ada:	230f      	movs	r3, #15
 8000adc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ade:	2303      	movs	r3, #3
 8000ae0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aea:	2300      	movs	r3, #0
 8000aec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	2104      	movs	r1, #4
 8000af2:	4618      	mov	r0, r3
 8000af4:	f003 fd4c 	bl	8004590 <HAL_RCC_ClockConfig>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000afe:	f000 f825 	bl	8000b4c <Error_Handler>
  }
}
 8000b02:	bf00      	nop
 8000b04:	3750      	adds	r7, #80	@ 0x50
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
	...

08000b0c <HAL_ADCEx_InjectedConvCpltCallback>:

/* USER CODE BEGIN 4 */
void dealPerMs();
void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  if (hadc == &hadc1)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	4a0b      	ldr	r2, [pc, #44]	@ (8000b44 <HAL_ADCEx_InjectedConvCpltCallback+0x38>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d10e      	bne.n	8000b3a <HAL_ADCEx_InjectedConvCpltCallback+0x2e>
  {

    static unsigned char cnt;

    if (++cnt >= 25)
 8000b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b48 <HAL_ADCEx_InjectedConvCpltCallback+0x3c>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	3301      	adds	r3, #1
 8000b22:	b2da      	uxtb	r2, r3
 8000b24:	4b08      	ldr	r3, [pc, #32]	@ (8000b48 <HAL_ADCEx_InjectedConvCpltCallback+0x3c>)
 8000b26:	701a      	strb	r2, [r3, #0]
 8000b28:	4b07      	ldr	r3, [pc, #28]	@ (8000b48 <HAL_ADCEx_InjectedConvCpltCallback+0x3c>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	2b18      	cmp	r3, #24
 8000b2e:	d904      	bls.n	8000b3a <HAL_ADCEx_InjectedConvCpltCallback+0x2e>
    {
      cnt = 0;
 8000b30:	4b05      	ldr	r3, [pc, #20]	@ (8000b48 <HAL_ADCEx_InjectedConvCpltCallback+0x3c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
      dealPerMs();
 8000b36:	f005 fce1 	bl	80064fc <dealPerMs>
  }

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8000b3a:	bf00      	nop
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	20000028 	.word	0x20000028
 8000b48:	20000178 	.word	0x20000178

08000b4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b50:	b672      	cpsid	i
}
 8000b52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <Error_Handler+0x8>

08000b58 <MX_OPAMP1_Init>:
OPAMP_HandleTypeDef hopamp2;
OPAMP_HandleTypeDef hopamp3;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8000b5c:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <MX_OPAMP1_Init+0x48>)
 8000b5e:	4a11      	ldr	r2, [pc, #68]	@ (8000ba4 <MX_OPAMP1_Init+0x4c>)
 8000b60:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8000b62:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba0 <MX_OPAMP1_Init+0x48>)
 8000b64:	2280      	movs	r2, #128	@ 0x80
 8000b66:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_STANDALONE_MODE;
 8000b68:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba0 <MX_OPAMP1_Init+0x48>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	609a      	str	r2, [r3, #8]
  hopamp1.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba0 <MX_OPAMP1_Init+0x48>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	60da      	str	r2, [r3, #12]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000b74:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba0 <MX_OPAMP1_Init+0x48>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8000b7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ba0 <MX_OPAMP1_Init+0x48>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000b80:	4b07      	ldr	r3, [pc, #28]	@ (8000ba0 <MX_OPAMP1_Init+0x48>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	619a      	str	r2, [r3, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000b86:	4b06      	ldr	r3, [pc, #24]	@ (8000ba0 <MX_OPAMP1_Init+0x48>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8000b8c:	4804      	ldr	r0, [pc, #16]	@ (8000ba0 <MX_OPAMP1_Init+0x48>)
 8000b8e:	f003 f869 	bl	8003c64 <HAL_OPAMP_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_OPAMP1_Init+0x44>
  {
    Error_Handler();
 8000b98:	f7ff ffd8 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	2000017c 	.word	0x2000017c
 8000ba4:	40010300 	.word	0x40010300

08000ba8 <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8000bac:	4b10      	ldr	r3, [pc, #64]	@ (8000bf0 <MX_OPAMP2_Init+0x48>)
 8000bae:	4a11      	ldr	r2, [pc, #68]	@ (8000bf4 <MX_OPAMP2_Init+0x4c>)
 8000bb0:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8000bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf0 <MX_OPAMP2_Init+0x48>)
 8000bb4:	2280      	movs	r2, #128	@ 0x80
 8000bb6:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_STANDALONE_MODE;
 8000bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf0 <MX_OPAMP2_Init+0x48>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  hopamp2.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <MX_OPAMP2_Init+0x48>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	60da      	str	r2, [r3, #12]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf0 <MX_OPAMP2_Init+0x48>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 8000bca:	4b09      	ldr	r3, [pc, #36]	@ (8000bf0 <MX_OPAMP2_Init+0x48>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000bd0:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <MX_OPAMP2_Init+0x48>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	619a      	str	r2, [r3, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000bd6:	4b06      	ldr	r3, [pc, #24]	@ (8000bf0 <MX_OPAMP2_Init+0x48>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8000bdc:	4804      	ldr	r0, [pc, #16]	@ (8000bf0 <MX_OPAMP2_Init+0x48>)
 8000bde:	f003 f841 	bl	8003c64 <HAL_OPAMP_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_OPAMP2_Init+0x44>
  {
    Error_Handler();
 8000be8:	f7ff ffb0 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	200001b8 	.word	0x200001b8
 8000bf4:	40010304 	.word	0x40010304

08000bf8 <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8000bfc:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <MX_OPAMP3_Init+0x50>)
 8000bfe:	4a13      	ldr	r2, [pc, #76]	@ (8000c4c <MX_OPAMP3_Init+0x54>)
 8000c00:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8000c02:	4b11      	ldr	r3, [pc, #68]	@ (8000c48 <MX_OPAMP3_Init+0x50>)
 8000c04:	2280      	movs	r2, #128	@ 0x80
 8000c06:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8000c08:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_OPAMP3_Init+0x50>)
 8000c0a:	2240      	movs	r2, #64	@ 0x40
 8000c0c:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO1;
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <MX_OPAMP3_Init+0x50>)
 8000c10:	2204      	movs	r2, #4
 8000c12:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = DISABLE;
 8000c14:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <MX_OPAMP3_Init+0x50>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c48 <MX_OPAMP3_Init+0x50>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 8000c20:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <MX_OPAMP3_Init+0x50>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_2_OR_MINUS_1;
 8000c26:	4b08      	ldr	r3, [pc, #32]	@ (8000c48 <MX_OPAMP3_Init+0x50>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <MX_OPAMP3_Init+0x50>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8000c32:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <MX_OPAMP3_Init+0x50>)
 8000c34:	f003 f816 	bl	8003c64 <HAL_OPAMP_Init>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_OPAMP3_Init+0x4a>
  {
    Error_Handler();
 8000c3e:	f7ff ff85 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	200001f4 	.word	0x200001f4
 8000c4c:	40010308 	.word	0x40010308

08000c50 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08a      	sub	sp, #40	@ 0x28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a2e      	ldr	r2, [pc, #184]	@ (8000d28 <HAL_OPAMP_MspInit+0xd8>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d119      	bne.n	8000ca6 <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c72:	4b2e      	ldr	r3, [pc, #184]	@ (8000d2c <HAL_OPAMP_MspInit+0xdc>)
 8000c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c76:	4a2d      	ldr	r2, [pc, #180]	@ (8000d2c <HAL_OPAMP_MspInit+0xdc>)
 8000c78:	f043 0301 	orr.w	r3, r3, #1
 8000c7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c7e:	4b2b      	ldr	r3, [pc, #172]	@ (8000d2c <HAL_OPAMP_MspInit+0xdc>)
 8000c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	613b      	str	r3, [r7, #16]
 8000c88:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA2     ------> OPAMP1_VOUT
    PA3     ------> OPAMP1_VINM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000c8a:	230e      	movs	r3, #14
 8000c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c96:	f107 0314 	add.w	r3, r7, #20
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ca0:	f002 fe46 	bl	8003930 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 8000ca4:	e03c      	b.n	8000d20 <HAL_OPAMP_MspInit+0xd0>
  else if(opampHandle->Instance==OPAMP2)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a21      	ldr	r2, [pc, #132]	@ (8000d30 <HAL_OPAMP_MspInit+0xe0>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d119      	bne.n	8000ce4 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb0:	4b1e      	ldr	r3, [pc, #120]	@ (8000d2c <HAL_OPAMP_MspInit+0xdc>)
 8000cb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8000d2c <HAL_OPAMP_MspInit+0xdc>)
 8000cb6:	f043 0301 	orr.w	r3, r3, #1
 8000cba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d2c <HAL_OPAMP_MspInit+0xdc>)
 8000cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cc0:	f003 0301 	and.w	r3, r3, #1
 8000cc4:	60fb      	str	r3, [r7, #12]
 8000cc6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000cc8:	23e0      	movs	r3, #224	@ 0xe0
 8000cca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ccc:	2303      	movs	r3, #3
 8000cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd4:	f107 0314 	add.w	r3, r7, #20
 8000cd8:	4619      	mov	r1, r3
 8000cda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cde:	f002 fe27 	bl	8003930 <HAL_GPIO_Init>
}
 8000ce2:	e01d      	b.n	8000d20 <HAL_OPAMP_MspInit+0xd0>
  else if(opampHandle->Instance==OPAMP3)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a12      	ldr	r2, [pc, #72]	@ (8000d34 <HAL_OPAMP_MspInit+0xe4>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d118      	bne.n	8000d20 <HAL_OPAMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cee:	4b0f      	ldr	r3, [pc, #60]	@ (8000d2c <HAL_OPAMP_MspInit+0xdc>)
 8000cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf2:	4a0e      	ldr	r2, [pc, #56]	@ (8000d2c <HAL_OPAMP_MspInit+0xdc>)
 8000cf4:	f043 0302 	orr.w	r3, r3, #2
 8000cf8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <HAL_OPAMP_MspInit+0xdc>)
 8000cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfe:	f003 0302 	and.w	r3, r3, #2
 8000d02:	60bb      	str	r3, [r7, #8]
 8000d04:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13;
 8000d06:	f242 0302 	movw	r3, #8194	@ 0x2002
 8000d0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d0c:	2303      	movs	r3, #3
 8000d0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	2300      	movs	r3, #0
 8000d12:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d14:	f107 0314 	add.w	r3, r7, #20
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4807      	ldr	r0, [pc, #28]	@ (8000d38 <HAL_OPAMP_MspInit+0xe8>)
 8000d1c:	f002 fe08 	bl	8003930 <HAL_GPIO_Init>
}
 8000d20:	bf00      	nop
 8000d22:	3728      	adds	r7, #40	@ 0x28
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40010300 	.word	0x40010300
 8000d2c:	40021000 	.word	0x40021000
 8000d30:	40010304 	.word	0x40010304
 8000d34:	40010308 	.word	0x40010308
 8000d38:	48000400 	.word	0x48000400

08000d3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d42:	4b0f      	ldr	r3, [pc, #60]	@ (8000d80 <HAL_MspInit+0x44>)
 8000d44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d46:	4a0e      	ldr	r2, [pc, #56]	@ (8000d80 <HAL_MspInit+0x44>)
 8000d48:	f043 0301 	orr.w	r3, r3, #1
 8000d4c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d80 <HAL_MspInit+0x44>)
 8000d50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5a:	4b09      	ldr	r3, [pc, #36]	@ (8000d80 <HAL_MspInit+0x44>)
 8000d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d5e:	4a08      	ldr	r2, [pc, #32]	@ (8000d80 <HAL_MspInit+0x44>)
 8000d60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d64:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d66:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <HAL_MspInit+0x44>)
 8000d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d6e:	603b      	str	r3, [r7, #0]
 8000d70:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d72:	f003 f8eb 	bl	8003f4c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d76:	bf00      	nop
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	40021000 	.word	0x40021000

08000d84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <NMI_Handler+0x4>

08000d8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <HardFault_Handler+0x4>

08000d94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d98:	bf00      	nop
 8000d9a:	e7fd      	b.n	8000d98 <MemManage_Handler+0x4>

08000d9c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000da0:	bf00      	nop
 8000da2:	e7fd      	b.n	8000da0 <BusFault_Handler+0x4>

08000da4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000da8:	bf00      	nop
 8000daa:	e7fd      	b.n	8000da8 <UsageFault_Handler+0x4>

08000dac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000db0:	bf00      	nop
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr

08000dc8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dcc:	bf00      	nop
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr

08000dd6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dda:	f000 faef 	bl	80013bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}
	...

08000de4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000de8:	4803      	ldr	r0, [pc, #12]	@ (8000df8 <ADC1_2_IRQHandler+0x14>)
 8000dea:	f000 fd87 	bl	80018fc <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8000dee:	4803      	ldr	r0, [pc, #12]	@ (8000dfc <ADC1_2_IRQHandler+0x18>)
 8000df0:	f000 fd84 	bl	80018fc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000df4:	bf00      	nop
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	20000028 	.word	0x20000028
 8000dfc:	20000094 	.word	0x20000094

08000e00 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e04:	4b06      	ldr	r3, [pc, #24]	@ (8000e20 <SystemInit+0x20>)
 8000e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e0a:	4a05      	ldr	r2, [pc, #20]	@ (8000e20 <SystemInit+0x20>)
 8000e0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	e000ed00 	.word	0xe000ed00

08000e24 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b08c      	sub	sp, #48	@ 0x30
 8000e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e2a:	f107 0320 	add.w	r3, r7, #32
 8000e2e:	2200      	movs	r2, #0
 8000e30:	601a      	str	r2, [r3, #0]
 8000e32:	605a      	str	r2, [r3, #4]
 8000e34:	609a      	str	r2, [r3, #8]
 8000e36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e38:	f107 0314 	add.w	r3, r7, #20
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000e44:	1d3b      	adds	r3, r7, #4
 8000e46:	2200      	movs	r2, #0
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	605a      	str	r2, [r3, #4]
 8000e4c:	609a      	str	r2, [r3, #8]
 8000e4e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e50:	4b2e      	ldr	r3, [pc, #184]	@ (8000f0c <MX_TIM1_Init+0xe8>)
 8000e52:	4a2f      	ldr	r2, [pc, #188]	@ (8000f10 <MX_TIM1_Init+0xec>)
 8000e54:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 39;
 8000e56:	4b2d      	ldr	r3, [pc, #180]	@ (8000f0c <MX_TIM1_Init+0xe8>)
 8000e58:	2227      	movs	r2, #39	@ 0x27
 8000e5a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e5c:	4b2b      	ldr	r3, [pc, #172]	@ (8000f0c <MX_TIM1_Init+0xe8>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000e62:	4b2a      	ldr	r3, [pc, #168]	@ (8000f0c <MX_TIM1_Init+0xe8>)
 8000e64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e68:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000e6a:	4b28      	ldr	r3, [pc, #160]	@ (8000f0c <MX_TIM1_Init+0xe8>)
 8000e6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e70:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e72:	4b26      	ldr	r3, [pc, #152]	@ (8000f0c <MX_TIM1_Init+0xe8>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e78:	4b24      	ldr	r3, [pc, #144]	@ (8000f0c <MX_TIM1_Init+0xe8>)
 8000e7a:	2280      	movs	r2, #128	@ 0x80
 8000e7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e7e:	4823      	ldr	r0, [pc, #140]	@ (8000f0c <MX_TIM1_Init+0xe8>)
 8000e80:	f003 ff66 	bl	8004d50 <HAL_TIM_Base_Init>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8000e8a:	f7ff fe5f 	bl	8000b4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e92:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e94:	f107 0320 	add.w	r3, r7, #32
 8000e98:	4619      	mov	r1, r3
 8000e9a:	481c      	ldr	r0, [pc, #112]	@ (8000f0c <MX_TIM1_Init+0xe8>)
 8000e9c:	f004 fafc 	bl	8005498 <HAL_TIM_ConfigClockSource>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_TIM1_Init+0x86>
  {
    Error_Handler();
 8000ea6:	f7ff fe51 	bl	8000b4c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8000eaa:	4818      	ldr	r0, [pc, #96]	@ (8000f0c <MX_TIM1_Init+0xe8>)
 8000eac:	f004 f869 	bl	8004f82 <HAL_TIM_IC_Init>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000eb6:	f7ff fe49 	bl	8000b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ec6:	f107 0314 	add.w	r3, r7, #20
 8000eca:	4619      	mov	r1, r3
 8000ecc:	480f      	ldr	r0, [pc, #60]	@ (8000f0c <MX_TIM1_Init+0xe8>)
 8000ece:	f005 f929 	bl	8006124 <HAL_TIMEx_MasterConfigSynchronization>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8000ed8:	f7ff fe38 	bl	8000b4c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000edc:	230a      	movs	r3, #10
 8000ede:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 15;
 8000ee8:	230f      	movs	r3, #15
 8000eea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000eec:	1d3b      	adds	r3, r7, #4
 8000eee:	2204      	movs	r2, #4
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4806      	ldr	r0, [pc, #24]	@ (8000f0c <MX_TIM1_Init+0xe8>)
 8000ef4:	f004 f920 	bl	8005138 <HAL_TIM_IC_ConfigChannel>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8000efe:	f7ff fe25 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000f02:	bf00      	nop
 8000f04:	3730      	adds	r7, #48	@ 0x30
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	20000230 	.word	0x20000230
 8000f10:	40012c00 	.word	0x40012c00

08000f14 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b09e      	sub	sp, #120	@ 0x78
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f1a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]
 8000f26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f28:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
 8000f30:	605a      	str	r2, [r3, #4]
 8000f32:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8000f34:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f40:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	60da      	str	r2, [r3, #12]
 8000f4e:	611a      	str	r2, [r3, #16]
 8000f50:	615a      	str	r2, [r3, #20]
 8000f52:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f54:	463b      	mov	r3, r7
 8000f56:	2234      	movs	r2, #52	@ 0x34
 8000f58:	2100      	movs	r1, #0
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f005 fb88 	bl	8006670 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000f60:	4b6f      	ldr	r3, [pc, #444]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8000f62:	4a70      	ldr	r2, [pc, #448]	@ (8001124 <MX_TIM8_Init+0x210>)
 8000f64:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000f66:	4b6e      	ldr	r3, [pc, #440]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000f6c:	4b6c      	ldr	r3, [pc, #432]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8000f6e:	2220      	movs	r2, #32
 8000f70:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 3199;
 8000f72:	4b6b      	ldr	r3, [pc, #428]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8000f74:	f640 427f 	movw	r2, #3199	@ 0xc7f
 8000f78:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000f7a:	4b69      	ldr	r3, [pc, #420]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8000f7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f80:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000f82:	4b67      	ldr	r3, [pc, #412]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f88:	4b65      	ldr	r3, [pc, #404]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8000f8a:	2280      	movs	r2, #128	@ 0x80
 8000f8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000f8e:	4864      	ldr	r0, [pc, #400]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8000f90:	f003 fede 	bl	8004d50 <HAL_TIM_Base_Init>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8000f9a:	f7ff fdd7 	bl	8000b4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fa2:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000fa4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000fa8:	4619      	mov	r1, r3
 8000faa:	485d      	ldr	r0, [pc, #372]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8000fac:	f004 fa74 	bl	8005498 <HAL_TIM_ConfigClockSource>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8000fb6:	f7ff fdc9 	bl	8000b4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000fba:	4859      	ldr	r0, [pc, #356]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8000fbc:	f003 ff80 	bl	8004ec0 <HAL_TIM_PWM_Init>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 8000fc6:	f7ff fdc1 	bl	8000b4c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8000fca:	4855      	ldr	r0, [pc, #340]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8000fcc:	f003 ff17 	bl	8004dfe <HAL_TIM_OC_Init>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 8000fd6:	f7ff fdb9 	bl	8000b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_OC4REF;
 8000fde:	f44f 03e0 	mov.w	r3, #7340032	@ 0x700000
 8000fe2:	663b      	str	r3, [r7, #96]	@ 0x60
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000fe8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000fec:	4619      	mov	r1, r3
 8000fee:	484c      	ldr	r0, [pc, #304]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8000ff0:	f005 f898 	bl	8006124 <HAL_TIMEx_MasterConfigSynchronization>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_TIM8_Init+0xea>
  {
    Error_Handler();
 8000ffa:	f7ff fda7 	bl	8000b4c <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 8000ffe:	2310      	movs	r3, #16
 8001000:	653b      	str	r3, [r7, #80]	@ 0x50
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8001002:	2301      	movs	r3, #1
 8001004:	657b      	str	r3, [r7, #84]	@ 0x54
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 8001006:	2301      	movs	r3, #1
 8001008:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_ConfigBreakInput(&htim8, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 800100a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800100e:	461a      	mov	r2, r3
 8001010:	2101      	movs	r1, #1
 8001012:	4843      	ldr	r0, [pc, #268]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8001014:	f005 f994 	bl	8006340 <HAL_TIMEx_ConfigBreakInput>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 800101e:	f7ff fd95 	bl	8000b4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001022:	2360      	movs	r3, #96	@ 0x60
 8001024:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001026:	2300      	movs	r3, #0
 8001028:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800102a:	2300      	movs	r3, #0
 800102c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800102e:	2300      	movs	r3, #0
 8001030:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001032:	2300      	movs	r3, #0
 8001034:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001036:	2300      	movs	r3, #0
 8001038:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800103a:	2300      	movs	r3, #0
 800103c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800103e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001042:	2200      	movs	r2, #0
 8001044:	4619      	mov	r1, r3
 8001046:	4836      	ldr	r0, [pc, #216]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8001048:	f004 f912 	bl	8005270 <HAL_TIM_PWM_ConfigChannel>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001052:	f7ff fd7b 	bl	8000b4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001056:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800105a:	2204      	movs	r2, #4
 800105c:	4619      	mov	r1, r3
 800105e:	4830      	ldr	r0, [pc, #192]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8001060:	f004 f906 	bl	8005270 <HAL_TIM_PWM_ConfigChannel>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 800106a:	f7ff fd6f 	bl	8000b4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800106e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001072:	2208      	movs	r2, #8
 8001074:	4619      	mov	r1, r3
 8001076:	482a      	ldr	r0, [pc, #168]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8001078:	f004 f8fa 	bl	8005270 <HAL_TIM_PWM_ConfigChannel>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 8001082:	f7ff fd63 	bl	8000b4c <Error_Handler>
  }
  sConfigOC.Pulse = 3198;
 8001086:	f640 437e 	movw	r3, #3198	@ 0xc7e
 800108a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800108c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001090:	220c      	movs	r2, #12
 8001092:	4619      	mov	r1, r3
 8001094:	4822      	ldr	r0, [pc, #136]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8001096:	f004 f8eb 	bl	8005270 <HAL_TIM_PWM_ConfigChannel>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_TIM8_Init+0x190>
  {
    Error_Handler();
 80010a0:	f7ff fd54 	bl	8000b4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80010a4:	2300      	movs	r3, #0
 80010a6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 80010ac:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80010b0:	2210      	movs	r2, #16
 80010b2:	4619      	mov	r1, r3
 80010b4:	481a      	ldr	r0, [pc, #104]	@ (8001120 <MX_TIM8_Init+0x20c>)
 80010b6:	f003 ffc5 	bl	8005044 <HAL_TIM_OC_ConfigChannel>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM8_Init+0x1b0>
  {
    Error_Handler();
 80010c0:	f7ff fd44 	bl	8000b4c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010c4:	2300      	movs	r3, #0
 80010c6:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0xA0;
 80010d0:	23a0      	movs	r3, #160	@ 0xa0
 80010d2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 80010d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010d8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010de:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 14;
 80010e0:	230e      	movs	r3, #14
 80010e2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010e8:	2300      	movs	r3, #0
 80010ea:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80010f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 14;
 80010f2:	230e      	movs	r3, #14
 80010f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80010f6:	2300      	movs	r3, #0
 80010f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80010fe:	463b      	mov	r3, r7
 8001100:	4619      	mov	r1, r3
 8001102:	4807      	ldr	r0, [pc, #28]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8001104:	f005 f890 	bl	8006228 <HAL_TIMEx_ConfigBreakDeadTime>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_TIM8_Init+0x1fe>
  {
    Error_Handler();
 800110e:	f7ff fd1d 	bl	8000b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001112:	4803      	ldr	r0, [pc, #12]	@ (8001120 <MX_TIM8_Init+0x20c>)
 8001114:	f000 f860 	bl	80011d8 <HAL_TIM_MspPostInit>

}
 8001118:	bf00      	nop
 800111a:	3778      	adds	r7, #120	@ 0x78
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	2000027c 	.word	0x2000027c
 8001124:	40013400 	.word	0x40013400

08001128 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08a      	sub	sp, #40	@ 0x28
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a21      	ldr	r2, [pc, #132]	@ (80011cc <HAL_TIM_Base_MspInit+0xa4>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d12a      	bne.n	80011a0 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800114a:	4b21      	ldr	r3, [pc, #132]	@ (80011d0 <HAL_TIM_Base_MspInit+0xa8>)
 800114c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800114e:	4a20      	ldr	r2, [pc, #128]	@ (80011d0 <HAL_TIM_Base_MspInit+0xa8>)
 8001150:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001154:	6613      	str	r3, [r2, #96]	@ 0x60
 8001156:	4b1e      	ldr	r3, [pc, #120]	@ (80011d0 <HAL_TIM_Base_MspInit+0xa8>)
 8001158:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800115a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001162:	4b1b      	ldr	r3, [pc, #108]	@ (80011d0 <HAL_TIM_Base_MspInit+0xa8>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	4a1a      	ldr	r2, [pc, #104]	@ (80011d0 <HAL_TIM_Base_MspInit+0xa8>)
 8001168:	f043 0301 	orr.w	r3, r3, #1
 800116c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116e:	4b18      	ldr	r3, [pc, #96]	@ (80011d0 <HAL_TIM_Base_MspInit+0xa8>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800117a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800117e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001180:	2302      	movs	r3, #2
 8001182:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001188:	2300      	movs	r3, #0
 800118a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800118c:	2306      	movs	r3, #6
 800118e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001190:	f107 0314 	add.w	r3, r7, #20
 8001194:	4619      	mov	r1, r3
 8001196:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800119a:	f002 fbc9 	bl	8003930 <HAL_GPIO_Init>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800119e:	e010      	b.n	80011c2 <HAL_TIM_Base_MspInit+0x9a>
  else if(tim_baseHandle->Instance==TIM8)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a0b      	ldr	r2, [pc, #44]	@ (80011d4 <HAL_TIM_Base_MspInit+0xac>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d10b      	bne.n	80011c2 <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80011aa:	4b09      	ldr	r3, [pc, #36]	@ (80011d0 <HAL_TIM_Base_MspInit+0xa8>)
 80011ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ae:	4a08      	ldr	r2, [pc, #32]	@ (80011d0 <HAL_TIM_Base_MspInit+0xa8>)
 80011b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80011b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80011b6:	4b06      	ldr	r3, [pc, #24]	@ (80011d0 <HAL_TIM_Base_MspInit+0xa8>)
 80011b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011be:	60bb      	str	r3, [r7, #8]
 80011c0:	68bb      	ldr	r3, [r7, #8]
}
 80011c2:	bf00      	nop
 80011c4:	3728      	adds	r7, #40	@ 0x28
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40012c00 	.word	0x40012c00
 80011d0:	40021000 	.word	0x40021000
 80011d4:	40013400 	.word	0x40013400

080011d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	@ 0x28
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a30      	ldr	r2, [pc, #192]	@ (80012b8 <HAL_TIM_MspPostInit+0xe0>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d15a      	bne.n	80012b0 <HAL_TIM_MspPostInit+0xd8>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fa:	4b30      	ldr	r3, [pc, #192]	@ (80012bc <HAL_TIM_MspPostInit+0xe4>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fe:	4a2f      	ldr	r2, [pc, #188]	@ (80012bc <HAL_TIM_MspPostInit+0xe4>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001206:	4b2d      	ldr	r3, [pc, #180]	@ (80012bc <HAL_TIM_MspPostInit+0xe4>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	613b      	str	r3, [r7, #16]
 8001210:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001212:	4b2a      	ldr	r3, [pc, #168]	@ (80012bc <HAL_TIM_MspPostInit+0xe4>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	4a29      	ldr	r2, [pc, #164]	@ (80012bc <HAL_TIM_MspPostInit+0xe4>)
 8001218:	f043 0302 	orr.w	r3, r3, #2
 800121c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121e:	4b27      	ldr	r3, [pc, #156]	@ (80012bc <HAL_TIM_MspPostInit+0xe4>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
    PB4     ------> TIM8_CH2N
    PB5     ------> TIM8_CH3N
    PB8-BOOT0     ------> TIM8_CH2
    PB9     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800122a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800122e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001230:	2302      	movs	r3, #2
 8001232:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 800123c:	2302      	movs	r3, #2
 800123e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001240:	f107 0314 	add.w	r3, r7, #20
 8001244:	4619      	mov	r1, r3
 8001246:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800124a:	f002 fb71 	bl	8003930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800124e:	2318      	movs	r3, #24
 8001250:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001252:	2302      	movs	r3, #2
 8001254:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125a:	2300      	movs	r3, #0
 800125c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800125e:	2304      	movs	r3, #4
 8001260:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	4619      	mov	r1, r3
 8001268:	4815      	ldr	r0, [pc, #84]	@ (80012c0 <HAL_TIM_MspPostInit+0xe8>)
 800126a:	f002 fb61 	bl	8003930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800126e:	2320      	movs	r3, #32
 8001270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001272:	2302      	movs	r3, #2
 8001274:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127a:	2300      	movs	r3, #0
 800127c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800127e:	2303      	movs	r3, #3
 8001280:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001282:	f107 0314 	add.w	r3, r7, #20
 8001286:	4619      	mov	r1, r3
 8001288:	480d      	ldr	r0, [pc, #52]	@ (80012c0 <HAL_TIM_MspPostInit+0xe8>)
 800128a:	f002 fb51 	bl	8003930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800128e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001292:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001294:	2302      	movs	r3, #2
 8001296:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129c:	2300      	movs	r3, #0
 800129e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 80012a0:	230a      	movs	r3, #10
 80012a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	4619      	mov	r1, r3
 80012aa:	4805      	ldr	r0, [pc, #20]	@ (80012c0 <HAL_TIM_MspPostInit+0xe8>)
 80012ac:	f002 fb40 	bl	8003930 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80012b0:	bf00      	nop
 80012b2:	3728      	adds	r7, #40	@ 0x28
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40013400 	.word	0x40013400
 80012bc:	40021000 	.word	0x40021000
 80012c0:	48000400 	.word	0x48000400

080012c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012c4:	480d      	ldr	r0, [pc, #52]	@ (80012fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012c6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80012c8:	f7ff fd9a 	bl	8000e00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012cc:	480c      	ldr	r0, [pc, #48]	@ (8001300 <LoopForever+0x6>)
  ldr r1, =_edata
 80012ce:	490d      	ldr	r1, [pc, #52]	@ (8001304 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001308 <LoopForever+0xe>)
  movs r3, #0
 80012d2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80012d4:	e002      	b.n	80012dc <LoopCopyDataInit>

080012d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012da:	3304      	adds	r3, #4

080012dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e0:	d3f9      	bcc.n	80012d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012e2:	4a0a      	ldr	r2, [pc, #40]	@ (800130c <LoopForever+0x12>)
  ldr r4, =_ebss
 80012e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001310 <LoopForever+0x16>)
  movs r3, #0
 80012e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e8:	e001      	b.n	80012ee <LoopFillZerobss>

080012ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012ec:	3204      	adds	r2, #4

080012ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f0:	d3fb      	bcc.n	80012ea <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80012f2:	f005 f9c5 	bl	8006680 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012f6:	f7ff fb91 	bl	8000a1c <main>

080012fa <LoopForever>:

LoopForever:
    b LoopForever
 80012fa:	e7fe      	b.n	80012fa <LoopForever>
  ldr   r0, =_estack
 80012fc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001300:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001304:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001308:	080066f8 	.word	0x080066f8
  ldr r2, =_sbss
 800130c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001310:	200002e8 	.word	0x200002e8

08001314 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001314:	e7fe      	b.n	8001314 <COMP1_2_3_IRQHandler>

08001316 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b082      	sub	sp, #8
 800131a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800131c:	2300      	movs	r3, #0
 800131e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001320:	2003      	movs	r0, #3
 8001322:	f002 f8eb 	bl	80034fc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001326:	200f      	movs	r0, #15
 8001328:	f000 f80e 	bl	8001348 <HAL_InitTick>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d002      	beq.n	8001338 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	71fb      	strb	r3, [r7, #7]
 8001336:	e001      	b.n	800133c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001338:	f7ff fd00 	bl	8000d3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800133c:	79fb      	ldrb	r3, [r7, #7]

}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
	...

08001348 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001350:	2300      	movs	r3, #0
 8001352:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001354:	4b16      	ldr	r3, [pc, #88]	@ (80013b0 <HAL_InitTick+0x68>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d022      	beq.n	80013a2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800135c:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <HAL_InitTick+0x6c>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4b13      	ldr	r3, [pc, #76]	@ (80013b0 <HAL_InitTick+0x68>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001368:	fbb1 f3f3 	udiv	r3, r1, r3
 800136c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001370:	4618      	mov	r0, r3
 8001372:	f002 f8f6 	bl	8003562 <HAL_SYSTICK_Config>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d10f      	bne.n	800139c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2b0f      	cmp	r3, #15
 8001380:	d809      	bhi.n	8001396 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001382:	2200      	movs	r2, #0
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	f04f 30ff 	mov.w	r0, #4294967295
 800138a:	f002 f8c2 	bl	8003512 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800138e:	4a0a      	ldr	r2, [pc, #40]	@ (80013b8 <HAL_InitTick+0x70>)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6013      	str	r3, [r2, #0]
 8001394:	e007      	b.n	80013a6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	73fb      	strb	r3, [r7, #15]
 800139a:	e004      	b.n	80013a6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	73fb      	strb	r3, [r7, #15]
 80013a0:	e001      	b.n	80013a6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3710      	adds	r7, #16
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	20000008 	.word	0x20000008
 80013b4:	20000000 	.word	0x20000000
 80013b8:	20000004 	.word	0x20000004

080013bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <HAL_IncTick+0x1c>)
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <HAL_IncTick+0x20>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4413      	add	r3, r2
 80013ca:	4a03      	ldr	r2, [pc, #12]	@ (80013d8 <HAL_IncTick+0x1c>)
 80013cc:	6013      	str	r3, [r2, #0]
}
 80013ce:	bf00      	nop
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	200002c8 	.word	0x200002c8
 80013dc:	20000008 	.word	0x20000008

080013e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  return uwTick;
 80013e4:	4b03      	ldr	r3, [pc, #12]	@ (80013f4 <HAL_GetTick+0x14>)
 80013e6:	681b      	ldr	r3, [r3, #0]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	200002c8 	.word	0x200002c8

080013f8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	431a      	orrs	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	609a      	str	r2, [r3, #8]
}
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800141e:	b480      	push	{r7}
 8001420:	b083      	sub	sp, #12
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800142e:	4618      	mov	r0, r3
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr

0800143a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800143a:	b480      	push	{r7}
 800143c:	b083      	sub	sp, #12
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800144a:	2b00      	cmp	r3, #0
 800144c:	d101      	bne.n	8001452 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800144e:	2301      	movs	r3, #1
 8001450:	e000      	b.n	8001454 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001470:	2b00      	cmp	r3, #0
 8001472:	d101      	bne.n	8001478 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001474:	2301      	movs	r3, #1
 8001476:	e000      	b.n	800147a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	370c      	adds	r7, #12
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr

08001486 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001486:	b480      	push	{r7}
 8001488:	b083      	sub	sp, #12
 800148a:	af00      	add	r7, sp, #0
 800148c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	f003 031f 	and.w	r3, r3, #31
}
 8001496:	4618      	mov	r0, r3
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014a2:	b480      	push	{r7}
 80014a4:	b083      	sub	sp, #12
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80014be:	b480      	push	{r7}
 80014c0:	b083      	sub	sp, #12
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80014ce:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	6093      	str	r3, [r2, #8]
}
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr

080014e2 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80014e2:	b480      	push	{r7}
 80014e4:	b083      	sub	sp, #12
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80014f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80014f6:	d101      	bne.n	80014fc <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80014f8:	2301      	movs	r3, #1
 80014fa:	e000      	b.n	80014fe <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800150a:	b480      	push	{r7}
 800150c:	b083      	sub	sp, #12
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800151a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800151e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001532:	b480      	push	{r7}
 8001534:	b083      	sub	sp, #12
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001542:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001546:	d101      	bne.n	800154c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001548:	2301      	movs	r3, #1
 800154a:	e000      	b.n	800154e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr

0800155a <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800155a:	b480      	push	{r7}
 800155c:	b083      	sub	sp, #12
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800156a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800156e:	f043 0201 	orr.w	r2, r3, #1
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001576:	bf00      	nop
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001582:	b480      	push	{r7}
 8001584:	b083      	sub	sp, #12
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	2b01      	cmp	r3, #1
 8001594:	d101      	bne.n	800159a <LL_ADC_IsEnabled+0x18>
 8001596:	2301      	movs	r3, #1
 8001598:	e000      	b.n	800159c <LL_ADC_IsEnabled+0x1a>
 800159a:	2300      	movs	r3, #0
}
 800159c:	4618      	mov	r0, r3
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	f003 0304 	and.w	r3, r3, #4
 80015b8:	2b04      	cmp	r3, #4
 80015ba:	d101      	bne.n	80015c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80015bc:	2301      	movs	r3, #1
 80015be:	e000      	b.n	80015c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80015c0:	2300      	movs	r3, #0
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80015ce:	b480      	push	{r7}
 80015d0:	b083      	sub	sp, #12
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	f003 0308 	and.w	r3, r3, #8
 80015de:	2b08      	cmp	r3, #8
 80015e0:	d101      	bne.n	80015e6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80015e2:	2301      	movs	r3, #1
 80015e4:	e000      	b.n	80015e8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80015e6:	2300      	movs	r3, #0
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80015f4:	b590      	push	{r4, r7, lr}
 80015f6:	b089      	sub	sp, #36	@ 0x24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015fc:	2300      	movs	r3, #0
 80015fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001600:	2300      	movs	r3, #0
 8001602:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d101      	bne.n	800160e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e167      	b.n	80018de <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	695b      	ldr	r3, [r3, #20]
 8001612:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001618:	2b00      	cmp	r3, #0
 800161a:	d109      	bne.n	8001630 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7fe ff33 	bl	8000488 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2200      	movs	r2, #0
 800162c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff ff54 	bl	80014e2 <LL_ADC_IsDeepPowerDownEnabled>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d004      	beq.n	800164a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff ff3a 	bl	80014be <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff ff6f 	bl	8001532 <LL_ADC_IsInternalRegulatorEnabled>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d115      	bne.n	8001686 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff ff53 	bl	800150a <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001664:	4ba0      	ldr	r3, [pc, #640]	@ (80018e8 <HAL_ADC_Init+0x2f4>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	099b      	lsrs	r3, r3, #6
 800166a:	4aa0      	ldr	r2, [pc, #640]	@ (80018ec <HAL_ADC_Init+0x2f8>)
 800166c:	fba2 2303 	umull	r2, r3, r2, r3
 8001670:	099b      	lsrs	r3, r3, #6
 8001672:	3301      	adds	r3, #1
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001678:	e002      	b.n	8001680 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	3b01      	subs	r3, #1
 800167e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1f9      	bne.n	800167a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4618      	mov	r0, r3
 800168c:	f7ff ff51 	bl	8001532 <LL_ADC_IsInternalRegulatorEnabled>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d10d      	bne.n	80016b2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800169a:	f043 0210 	orr.w	r2, r3, #16
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016a6:	f043 0201 	orr.w	r2, r3, #1
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff ff76 	bl	80015a8 <LL_ADC_REG_IsConversionOngoing>
 80016bc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016c2:	f003 0310 	and.w	r3, r3, #16
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	f040 8100 	bne.w	80018cc <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	f040 80fc 	bne.w	80018cc <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016d8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80016dc:	f043 0202 	orr.w	r2, r3, #2
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff ff4a 	bl	8001582 <LL_ADC_IsEnabled>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d111      	bne.n	8001718 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80016f4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80016f8:	f7ff ff43 	bl	8001582 <LL_ADC_IsEnabled>
 80016fc:	4604      	mov	r4, r0
 80016fe:	487c      	ldr	r0, [pc, #496]	@ (80018f0 <HAL_ADC_Init+0x2fc>)
 8001700:	f7ff ff3f 	bl	8001582 <LL_ADC_IsEnabled>
 8001704:	4603      	mov	r3, r0
 8001706:	4323      	orrs	r3, r4
 8001708:	2b00      	cmp	r3, #0
 800170a:	d105      	bne.n	8001718 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	4619      	mov	r1, r3
 8001712:	4878      	ldr	r0, [pc, #480]	@ (80018f4 <HAL_ADC_Init+0x300>)
 8001714:	f7ff fe70 	bl	80013f8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	7f5b      	ldrb	r3, [r3, #29]
 800171c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001722:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001728:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800172e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001736:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001738:	4313      	orrs	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001742:	2b01      	cmp	r3, #1
 8001744:	d106      	bne.n	8001754 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800174a:	3b01      	subs	r3, #1
 800174c:	045b      	lsls	r3, r3, #17
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	4313      	orrs	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001758:	2b00      	cmp	r3, #0
 800175a:	d009      	beq.n	8001770 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001760:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001768:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	4313      	orrs	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	68da      	ldr	r2, [r3, #12]
 8001776:	4b60      	ldr	r3, [pc, #384]	@ (80018f8 <HAL_ADC_Init+0x304>)
 8001778:	4013      	ands	r3, r2
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	6812      	ldr	r2, [r2, #0]
 800177e:	69b9      	ldr	r1, [r7, #24]
 8001780:	430b      	orrs	r3, r1
 8001782:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	691b      	ldr	r3, [r3, #16]
 800178a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	430a      	orrs	r2, r1
 8001798:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff ff15 	bl	80015ce <LL_ADC_INJ_IsConversionOngoing>
 80017a4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d16d      	bne.n	8001888 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d16a      	bne.n	8001888 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80017b6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80017be:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80017c0:	4313      	orrs	r3, r2
 80017c2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	68db      	ldr	r3, [r3, #12]
 80017ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80017ce:	f023 0302 	bic.w	r3, r3, #2
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	6812      	ldr	r2, [r2, #0]
 80017d6:	69b9      	ldr	r1, [r7, #24]
 80017d8:	430b      	orrs	r3, r1
 80017da:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d017      	beq.n	8001814 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	691a      	ldr	r2, [r3, #16]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80017f2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80017fc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001800:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	6911      	ldr	r1, [r2, #16]
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	6812      	ldr	r2, [r2, #0]
 800180c:	430b      	orrs	r3, r1
 800180e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001812:	e013      	b.n	800183c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	691a      	ldr	r2, [r3, #16]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001822:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	6812      	ldr	r2, [r2, #0]
 8001830:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001834:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001838:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001842:	2b01      	cmp	r3, #1
 8001844:	d118      	bne.n	8001878 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	691b      	ldr	r3, [r3, #16]
 800184c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001850:	f023 0304 	bic.w	r3, r3, #4
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800185c:	4311      	orrs	r1, r2
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001862:	4311      	orrs	r1, r2
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001868:	430a      	orrs	r2, r1
 800186a:	431a      	orrs	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f042 0201 	orr.w	r2, r2, #1
 8001874:	611a      	str	r2, [r3, #16]
 8001876:	e007      	b.n	8001888 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	691a      	ldr	r2, [r3, #16]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f022 0201 	bic.w	r2, r2, #1
 8001886:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	695b      	ldr	r3, [r3, #20]
 800188c:	2b01      	cmp	r3, #1
 800188e:	d10c      	bne.n	80018aa <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	f023 010f 	bic.w	r1, r3, #15
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a1b      	ldr	r3, [r3, #32]
 800189e:	1e5a      	subs	r2, r3, #1
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	430a      	orrs	r2, r1
 80018a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80018a8:	e007      	b.n	80018ba <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f022 020f 	bic.w	r2, r2, #15
 80018b8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018be:	f023 0303 	bic.w	r3, r3, #3
 80018c2:	f043 0201 	orr.w	r2, r3, #1
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018ca:	e007      	b.n	80018dc <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018d0:	f043 0210 	orr.w	r2, r3, #16
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80018dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3724      	adds	r7, #36	@ 0x24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd90      	pop	{r4, r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20000000 	.word	0x20000000
 80018ec:	053e2d63 	.word	0x053e2d63
 80018f0:	50000100 	.word	0x50000100
 80018f4:	50000300 	.word	0x50000300
 80018f8:	fff04007 	.word	0xfff04007

080018fc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08a      	sub	sp, #40	@ 0x28
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001904:	2300      	movs	r3, #0
 8001906:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001918:	4883      	ldr	r0, [pc, #524]	@ (8001b28 <HAL_ADC_IRQHandler+0x22c>)
 800191a:	f7ff fdb4 	bl	8001486 <LL_ADC_GetMultimode>
 800191e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	f003 0302 	and.w	r3, r3, #2
 8001926:	2b00      	cmp	r3, #0
 8001928:	d017      	beq.n	800195a <HAL_ADC_IRQHandler+0x5e>
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	f003 0302 	and.w	r3, r3, #2
 8001930:	2b00      	cmp	r3, #0
 8001932:	d012      	beq.n	800195a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001938:	f003 0310 	and.w	r3, r3, #16
 800193c:	2b00      	cmp	r3, #0
 800193e:	d105      	bne.n	800194c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001944:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f000 fdc1 	bl	80024d4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2202      	movs	r2, #2
 8001958:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	f003 0304 	and.w	r3, r3, #4
 8001960:	2b00      	cmp	r3, #0
 8001962:	d004      	beq.n	800196e <HAL_ADC_IRQHandler+0x72>
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	f003 0304 	and.w	r3, r3, #4
 800196a:	2b00      	cmp	r3, #0
 800196c:	d10a      	bne.n	8001984 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001974:	2b00      	cmp	r3, #0
 8001976:	f000 8085 	beq.w	8001a84 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	f003 0308 	and.w	r3, r3, #8
 8001980:	2b00      	cmp	r3, #0
 8001982:	d07f      	beq.n	8001a84 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001988:	f003 0310 	and.w	r3, r3, #16
 800198c:	2b00      	cmp	r3, #0
 800198e:	d105      	bne.n	800199c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001994:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff fd4a 	bl	800143a <LL_ADC_REG_IsTriggerSourceSWStart>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d064      	beq.n	8001a76 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a5e      	ldr	r2, [pc, #376]	@ (8001b2c <HAL_ADC_IRQHandler+0x230>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d002      	beq.n	80019bc <HAL_ADC_IRQHandler+0xc0>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	e001      	b.n	80019c0 <HAL_ADC_IRQHandler+0xc4>
 80019bc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d008      	beq.n	80019da <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d005      	beq.n	80019da <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	2b05      	cmp	r3, #5
 80019d2:	d002      	beq.n	80019da <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	2b09      	cmp	r3, #9
 80019d8:	d104      	bne.n	80019e4 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	623b      	str	r3, [r7, #32]
 80019e2:	e00d      	b.n	8001a00 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a50      	ldr	r2, [pc, #320]	@ (8001b2c <HAL_ADC_IRQHandler+0x230>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d002      	beq.n	80019f4 <HAL_ADC_IRQHandler+0xf8>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	e001      	b.n	80019f8 <HAL_ADC_IRQHandler+0xfc>
 80019f4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80019f8:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	68db      	ldr	r3, [r3, #12]
 80019fe:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001a00:	6a3b      	ldr	r3, [r7, #32]
 8001a02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d135      	bne.n	8001a76 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0308 	and.w	r3, r3, #8
 8001a14:	2b08      	cmp	r3, #8
 8001a16:	d12e      	bne.n	8001a76 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff fdc3 	bl	80015a8 <LL_ADC_REG_IsConversionOngoing>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d11a      	bne.n	8001a5e <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	685a      	ldr	r2, [r3, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f022 020c 	bic.w	r2, r2, #12
 8001a36:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d112      	bne.n	8001a76 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a54:	f043 0201 	orr.w	r2, r3, #1
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001a5c:	e00b      	b.n	8001a76 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a62:	f043 0210 	orr.w	r2, r3, #16
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a6e:	f043 0201 	orr.w	r2, r3, #1
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f000 f95a 	bl	8001d30 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	220c      	movs	r2, #12
 8001a82:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	f003 0320 	and.w	r3, r3, #32
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d004      	beq.n	8001a98 <HAL_ADC_IRQHandler+0x19c>
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	f003 0320 	and.w	r3, r3, #32
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d10b      	bne.n	8001ab0 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f000 809e 	beq.w	8001be0 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f000 8098 	beq.w	8001be0 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ab4:	f003 0310 	and.w	r3, r3, #16
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d105      	bne.n	8001ac8 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ac0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff fcc7 	bl	8001460 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001ad2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff fcae 	bl	800143a <LL_ADC_REG_IsTriggerSourceSWStart>
 8001ade:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a11      	ldr	r2, [pc, #68]	@ (8001b2c <HAL_ADC_IRQHandler+0x230>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d002      	beq.n	8001af0 <HAL_ADC_IRQHandler+0x1f4>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	e001      	b.n	8001af4 <HAL_ADC_IRQHandler+0x1f8>
 8001af0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d008      	beq.n	8001b0e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d005      	beq.n	8001b0e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	2b06      	cmp	r3, #6
 8001b06:	d002      	beq.n	8001b0e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	2b07      	cmp	r3, #7
 8001b0c:	d104      	bne.n	8001b18 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	623b      	str	r3, [r7, #32]
 8001b16:	e011      	b.n	8001b3c <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a03      	ldr	r2, [pc, #12]	@ (8001b2c <HAL_ADC_IRQHandler+0x230>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d006      	beq.n	8001b30 <HAL_ADC_IRQHandler+0x234>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	e005      	b.n	8001b34 <HAL_ADC_IRQHandler+0x238>
 8001b28:	50000300 	.word	0x50000300
 8001b2c:	50000100 	.word	0x50000100
 8001b30:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001b34:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d047      	beq.n	8001bd2 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001b42:	6a3b      	ldr	r3, [r7, #32]
 8001b44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d007      	beq.n	8001b5c <HAL_ADC_IRQHandler+0x260>
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d03f      	beq.n	8001bd2 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001b52:	6a3b      	ldr	r3, [r7, #32]
 8001b54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d13a      	bne.n	8001bd2 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b66:	2b40      	cmp	r3, #64	@ 0x40
 8001b68:	d133      	bne.n	8001bd2 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001b6a:	6a3b      	ldr	r3, [r7, #32]
 8001b6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d12e      	bne.n	8001bd2 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fd28 	bl	80015ce <LL_ADC_INJ_IsConversionOngoing>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d11a      	bne.n	8001bba <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	685a      	ldr	r2, [r3, #4]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001b92:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b98:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ba4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d112      	bne.n	8001bd2 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bb0:	f043 0201 	orr.w	r2, r3, #1
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001bb8:	e00b      	b.n	8001bd2 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bbe:	f043 0210 	orr.w	r2, r3, #16
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bca:	f043 0201 	orr.w	r2, r3, #1
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7fe ff9a 	bl	8000b0c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2260      	movs	r2, #96	@ 0x60
 8001bde:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d011      	beq.n	8001c0e <HAL_ADC_IRQHandler+0x312>
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d00c      	beq.n	8001c0e <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bf8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f000 f89f 	bl	8001d44 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2280      	movs	r2, #128	@ 0x80
 8001c0c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d012      	beq.n	8001c3e <HAL_ADC_IRQHandler+0x342>
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d00d      	beq.n	8001c3e <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c26:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 fc3c 	bl	80024ac <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c3c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d012      	beq.n	8001c6e <HAL_ADC_IRQHandler+0x372>
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d00d      	beq.n	8001c6e <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c56:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 fc2e 	bl	80024c0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c6c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	f003 0310 	and.w	r3, r3, #16
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d036      	beq.n	8001ce6 <HAL_ADC_IRQHandler+0x3ea>
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	f003 0310 	and.w	r3, r3, #16
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d031      	beq.n	8001ce6 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d102      	bne.n	8001c90 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c8e:	e014      	b.n	8001cba <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d008      	beq.n	8001ca8 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001c96:	4825      	ldr	r0, [pc, #148]	@ (8001d2c <HAL_ADC_IRQHandler+0x430>)
 8001c98:	f7ff fc03 	bl	80014a2 <LL_ADC_GetMultiDMATransfer>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d00b      	beq.n	8001cba <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ca6:	e008      	b.n	8001cba <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8001cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d10e      	bne.n	8001cde <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cc4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cd0:	f043 0202 	orr.w	r2, r3, #2
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f000 f83d 	bl	8001d58 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2210      	movs	r2, #16
 8001ce4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d018      	beq.n	8001d22 <HAL_ADC_IRQHandler+0x426>
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d013      	beq.n	8001d22 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cfe:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d0a:	f043 0208 	orr.w	r2, r3, #8
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d1a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f000 fbbb 	bl	8002498 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001d22:	bf00      	nop
 8001d24:	3728      	adds	r7, #40	@ 0x28
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	50000300 	.word	0x50000300

08001d30 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d60:	bf00      	nop
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff fc00 	bl	8001582 <LL_ADC_IsEnabled>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d169      	bne.n	8001e5c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	689a      	ldr	r2, [r3, #8]
 8001d8e:	4b36      	ldr	r3, [pc, #216]	@ (8001e68 <ADC_Enable+0xfc>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00d      	beq.n	8001db2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9a:	f043 0210 	orr.w	r2, r3, #16
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001da6:	f043 0201 	orr.w	r2, r3, #1
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e055      	b.n	8001e5e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff fbcf 	bl	800155a <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001dbc:	482b      	ldr	r0, [pc, #172]	@ (8001e6c <ADC_Enable+0x100>)
 8001dbe:	f7ff fb2e 	bl	800141e <LL_ADC_GetCommonPathInternalCh>
 8001dc2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001dc4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d013      	beq.n	8001df4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001dcc:	4b28      	ldr	r3, [pc, #160]	@ (8001e70 <ADC_Enable+0x104>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	099b      	lsrs	r3, r3, #6
 8001dd2:	4a28      	ldr	r2, [pc, #160]	@ (8001e74 <ADC_Enable+0x108>)
 8001dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd8:	099b      	lsrs	r3, r3, #6
 8001dda:	1c5a      	adds	r2, r3, #1
 8001ddc:	4613      	mov	r3, r2
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	4413      	add	r3, r2
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001de6:	e002      	b.n	8001dee <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	3b01      	subs	r3, #1
 8001dec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1f9      	bne.n	8001de8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001df4:	f7ff faf4 	bl	80013e0 <HAL_GetTick>
 8001df8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001dfa:	e028      	b.n	8001e4e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff fbbe 	bl	8001582 <LL_ADC_IsEnabled>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d104      	bne.n	8001e16 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7ff fba2 	bl	800155a <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001e16:	f7ff fae3 	bl	80013e0 <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d914      	bls.n	8001e4e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d00d      	beq.n	8001e4e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e36:	f043 0210 	orr.w	r2, r3, #16
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e42:	f043 0201 	orr.w	r2, r3, #1
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e007      	b.n	8001e5e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d1cf      	bne.n	8001dfc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	8000003f 	.word	0x8000003f
 8001e6c:	50000300 	.word	0x50000300
 8001e70:	20000000 	.word	0x20000000
 8001e74:	053e2d63 	.word	0x053e2d63

08001e78 <LL_ADC_SetCommonPathInternalCh>:
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	431a      	orrs	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	609a      	str	r2, [r3, #8]
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <LL_ADC_GetCommonPathInternalCh>:
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b083      	sub	sp, #12
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
	...

08001ebc <LL_ADC_SetOffset>:
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b087      	sub	sp, #28
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
 8001ec8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	3360      	adds	r3, #96	@ 0x60
 8001ece:	461a      	mov	r2, r3
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4413      	add	r3, r2
 8001ed6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	4b08      	ldr	r3, [pc, #32]	@ (8001f00 <LL_ADC_SetOffset+0x44>)
 8001ede:	4013      	ands	r3, r2
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	4313      	orrs	r3, r2
 8001eec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	601a      	str	r2, [r3, #0]
}
 8001ef4:	bf00      	nop
 8001ef6:	371c      	adds	r7, #28
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	03fff000 	.word	0x03fff000

08001f04 <LL_ADC_GetOffsetChannel>:
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	3360      	adds	r3, #96	@ 0x60
 8001f12:	461a      	mov	r2, r3
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <LL_ADC_SetOffsetState>:
{
 8001f30:	b480      	push	{r7}
 8001f32:	b087      	sub	sp, #28
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	3360      	adds	r3, #96	@ 0x60
 8001f40:	461a      	mov	r2, r3
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4413      	add	r3, r2
 8001f48:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	431a      	orrs	r2, r3
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	601a      	str	r2, [r3, #0]
}
 8001f5a:	bf00      	nop
 8001f5c:	371c      	adds	r7, #28
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr

08001f66 <LL_ADC_SetOffsetSign>:
{
 8001f66:	b480      	push	{r7}
 8001f68:	b087      	sub	sp, #28
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	60f8      	str	r0, [r7, #12]
 8001f6e:	60b9      	str	r1, [r7, #8]
 8001f70:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	3360      	adds	r3, #96	@ 0x60
 8001f76:	461a      	mov	r2, r3
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4413      	add	r3, r2
 8001f7e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	431a      	orrs	r2, r3
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	601a      	str	r2, [r3, #0]
}
 8001f90:	bf00      	nop
 8001f92:	371c      	adds	r7, #28
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <LL_ADC_SetOffsetSaturation>:
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b087      	sub	sp, #28
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	3360      	adds	r3, #96	@ 0x60
 8001fac:	461a      	mov	r2, r3
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	431a      	orrs	r2, r3
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	601a      	str	r2, [r3, #0]
}
 8001fc6:	bf00      	nop
 8001fc8:	371c      	adds	r7, #28
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr

08001fd2 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
 8001fda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	695b      	ldr	r3, [r3, #20]
 8001fe0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	431a      	orrs	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	615a      	str	r2, [r3, #20]
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <LL_ADC_INJ_GetTrigAuto>:
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 8002008:	4618      	mov	r0, r3
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <LL_ADC_SetChannelSamplingTime>:
{
 8002014:	b480      	push	{r7}
 8002016:	b087      	sub	sp, #28
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	3314      	adds	r3, #20
 8002024:	461a      	mov	r2, r3
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	0e5b      	lsrs	r3, r3, #25
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	f003 0304 	and.w	r3, r3, #4
 8002030:	4413      	add	r3, r2
 8002032:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	0d1b      	lsrs	r3, r3, #20
 800203c:	f003 031f 	and.w	r3, r3, #31
 8002040:	2107      	movs	r1, #7
 8002042:	fa01 f303 	lsl.w	r3, r1, r3
 8002046:	43db      	mvns	r3, r3
 8002048:	401a      	ands	r2, r3
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	0d1b      	lsrs	r3, r3, #20
 800204e:	f003 031f 	and.w	r3, r3, #31
 8002052:	6879      	ldr	r1, [r7, #4]
 8002054:	fa01 f303 	lsl.w	r3, r1, r3
 8002058:	431a      	orrs	r2, r3
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	601a      	str	r2, [r3, #0]
}
 800205e:	bf00      	nop
 8002060:	371c      	adds	r7, #28
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
	...

0800206c <LL_ADC_SetChannelSingleDiff>:
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002084:	43db      	mvns	r3, r3
 8002086:	401a      	ands	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f003 0318 	and.w	r3, r3, #24
 800208e:	4908      	ldr	r1, [pc, #32]	@ (80020b0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002090:	40d9      	lsrs	r1, r3
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	400b      	ands	r3, r1
 8002096:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800209a:	431a      	orrs	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 80020a2:	bf00      	nop
 80020a4:	3714      	adds	r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	0007ffff 	.word	0x0007ffff

080020b4 <LL_ADC_GetMultimode>:
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f003 031f 	and.w	r3, r3, #31
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <LL_ADC_IsEnabled>:
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f003 0301 	and.w	r3, r3, #1
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d101      	bne.n	80020e8 <LL_ADC_IsEnabled+0x18>
 80020e4:	2301      	movs	r3, #1
 80020e6:	e000      	b.n	80020ea <LL_ADC_IsEnabled+0x1a>
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <LL_ADC_REG_IsConversionOngoing>:
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f003 0304 	and.w	r3, r3, #4
 8002106:	2b04      	cmp	r3, #4
 8002108:	d101      	bne.n	800210e <LL_ADC_REG_IsConversionOngoing+0x18>
 800210a:	2301      	movs	r3, #1
 800210c:	e000      	b.n	8002110 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800210e:	2300      	movs	r3, #0
}
 8002110:	4618      	mov	r0, r3
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <LL_ADC_INJ_StartConversion>:
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800212c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002130:	f043 0208 	orr.w	r2, r3, #8
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	609a      	str	r2, [r3, #8]
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <LL_ADC_INJ_IsConversionOngoing>:
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f003 0308 	and.w	r3, r3, #8
 8002154:	2b08      	cmp	r3, #8
 8002156:	d101      	bne.n	800215c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002158:	2301      	movs	r3, #1
 800215a:	e000      	b.n	800215e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
	...

0800216c <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002174:	4853      	ldr	r0, [pc, #332]	@ (80022c4 <HAL_ADCEx_InjectedStart+0x158>)
 8002176:	f7ff ff9d 	bl	80020b4 <LL_ADC_GetMultimode>
 800217a:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4618      	mov	r0, r3
 8002182:	f7ff ffdf 	bl	8002144 <LL_ADC_INJ_IsConversionOngoing>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <HAL_ADCEx_InjectedStart+0x24>
  {
    return HAL_BUSY;
 800218c:	2302      	movs	r3, #2
 800218e:	e094      	b.n	80022ba <HAL_ADCEx_InjectedStart+0x14e>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800219a:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d10a      	bne.n	80021c0 <HAL_ADCEx_InjectedStart+0x54>
        && (tmp_config_injected_queue == 0UL)
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d107      	bne.n	80021c0 <HAL_ADCEx_InjectedStart+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b4:	f043 0220 	orr.w	r2, r3, #32
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e07c      	b.n	80022ba <HAL_ADCEx_InjectedStart+0x14e>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d101      	bne.n	80021ce <HAL_ADCEx_InjectedStart+0x62>
 80021ca:	2302      	movs	r3, #2
 80021cc:	e075      	b.n	80022ba <HAL_ADCEx_InjectedStart+0x14e>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2201      	movs	r2, #1
 80021d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7ff fdc8 	bl	8001d6c <ADC_Enable>
 80021dc:	4603      	mov	r3, r0
 80021de:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80021e0:	7bfb      	ldrb	r3, [r7, #15]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d164      	bne.n	80022b0 <HAL_ADCEx_InjectedStart+0x144>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d006      	beq.n	8002200 <HAL_ADCEx_InjectedStart+0x94>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021f6:	f023 0208 	bic.w	r2, r3, #8
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	661a      	str	r2, [r3, #96]	@ 0x60
 80021fe:	e002      	b.n	8002206 <HAL_ADCEx_InjectedStart+0x9a>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800220a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800220e:	f023 0301 	bic.w	r3, r3, #1
 8002212:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a2a      	ldr	r2, [pc, #168]	@ (80022c8 <HAL_ADCEx_InjectedStart+0x15c>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d002      	beq.n	800222a <HAL_ADCEx_InjectedStart+0xbe>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	e001      	b.n	800222e <HAL_ADCEx_InjectedStart+0xc2>
 800222a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	6812      	ldr	r2, [r2, #0]
 8002232:	4293      	cmp	r3, r2
 8002234:	d002      	beq.n	800223c <HAL_ADCEx_InjectedStart+0xd0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d105      	bne.n	8002248 <HAL_ADCEx_InjectedStart+0xdc>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002240:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2260      	movs	r2, #96	@ 0x60
 800224e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a1a      	ldr	r2, [pc, #104]	@ (80022c8 <HAL_ADCEx_InjectedStart+0x15c>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d002      	beq.n	8002268 <HAL_ADCEx_InjectedStart+0xfc>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	e001      	b.n	800226c <HAL_ADCEx_InjectedStart+0x100>
 8002268:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	6812      	ldr	r2, [r2, #0]
 8002270:	4293      	cmp	r3, r2
 8002272:	d008      	beq.n	8002286 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d005      	beq.n	8002286 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	2b06      	cmp	r3, #6
 800227e:	d002      	beq.n	8002286 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	2b07      	cmp	r3, #7
 8002284:	d10d      	bne.n	80022a2 <HAL_ADCEx_InjectedStart+0x136>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff feb4 	bl	8001ff8 <LL_ADC_INJ_GetTrigAuto>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d110      	bne.n	80022b8 <HAL_ADCEx_InjectedStart+0x14c>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff ff3e 	bl	800211c <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80022a0:	e00a      	b.n	80022b8 <HAL_ADCEx_InjectedStart+0x14c>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022ae:	e003      	b.n	80022b8 <HAL_ADCEx_InjectedStart+0x14c>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2200      	movs	r2, #0
 80022b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 80022b8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3718      	adds	r7, #24
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	50000300 	.word	0x50000300
 80022c8:	50000100 	.word	0x50000100

080022cc <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022d4:	486e      	ldr	r0, [pc, #440]	@ (8002490 <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 80022d6:	f7ff feed 	bl	80020b4 <LL_ADC_GetMultimode>
 80022da:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff ff2f 	bl	8002144 <LL_ADC_INJ_IsConversionOngoing>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 80022ec:	2302      	movs	r3, #2
 80022ee:	e0ca      	b.n	8002486 <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80022fa:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002302:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10a      	bne.n	8002320 <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d107      	bne.n	8002320 <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002314:	f043 0220 	orr.w	r2, r3, #32
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e0b2      	b.n	8002486 <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002326:	2b01      	cmp	r3, #1
 8002328:	d101      	bne.n	800232e <HAL_ADCEx_InjectedStart_IT+0x62>
 800232a:	2302      	movs	r3, #2
 800232c:	e0ab      	b.n	8002486 <HAL_ADCEx_InjectedStart_IT+0x1ba>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2201      	movs	r2, #1
 8002332:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7ff fd18 	bl	8001d6c <ADC_Enable>
 800233c:	4603      	mov	r3, r0
 800233e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002340:	7bfb      	ldrb	r3, [r7, #15]
 8002342:	2b00      	cmp	r3, #0
 8002344:	f040 809a 	bne.w	800247c <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800234c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002350:	2b00      	cmp	r3, #0
 8002352:	d006      	beq.n	8002362 <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002358:	f023 0208 	bic.w	r2, r3, #8
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	661a      	str	r2, [r3, #96]	@ 0x60
 8002360:	e002      	b.n	8002368 <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800236c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002370:	f023 0301 	bic.w	r3, r3, #1
 8002374:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a44      	ldr	r2, [pc, #272]	@ (8002494 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d002      	beq.n	800238c <HAL_ADCEx_InjectedStart_IT+0xc0>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	e001      	b.n	8002390 <HAL_ADCEx_InjectedStart_IT+0xc4>
 800238c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	6812      	ldr	r2, [r2, #0]
 8002394:	4293      	cmp	r3, r2
 8002396:	d002      	beq.n	800239e <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d105      	bne.n	80023aa <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023a2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2260      	movs	r2, #96	@ 0x60
 80023b0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d007      	beq.n	80023d8 <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	685a      	ldr	r2, [r3, #4]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80023d6:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	2b08      	cmp	r3, #8
 80023de:	d110      	bne.n	8002402 <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	685a      	ldr	r2, [r3, #4]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f022 0220 	bic.w	r2, r2, #32
 80023ee:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	685a      	ldr	r2, [r3, #4]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80023fe:	605a      	str	r2, [r3, #4]
          break;
 8002400:	e010      	b.n	8002424 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	685a      	ldr	r2, [r3, #4]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002410:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	685a      	ldr	r2, [r3, #4]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f042 0220 	orr.w	r2, r2, #32
 8002420:	605a      	str	r2, [r3, #4]
          break;
 8002422:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a1a      	ldr	r2, [pc, #104]	@ (8002494 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d002      	beq.n	8002434 <HAL_ADCEx_InjectedStart_IT+0x168>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	e001      	b.n	8002438 <HAL_ADCEx_InjectedStart_IT+0x16c>
 8002434:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	6812      	ldr	r2, [r2, #0]
 800243c:	4293      	cmp	r3, r2
 800243e:	d008      	beq.n	8002452 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d005      	beq.n	8002452 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	2b06      	cmp	r3, #6
 800244a:	d002      	beq.n	8002452 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	2b07      	cmp	r3, #7
 8002450:	d10d      	bne.n	800246e <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fdce 	bl	8001ff8 <LL_ADC_INJ_GetTrigAuto>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d110      	bne.n	8002484 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff fe58 	bl	800211c <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800246c:	e00a      	b.n	8002484 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002472:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	65da      	str	r2, [r3, #92]	@ 0x5c
 800247a:	e003      	b.n	8002484 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8002484:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002486:	4618      	mov	r0, r3
 8002488:	3718      	adds	r7, #24
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	50000300 	.word	0x50000300
 8002494:	50000100 	.word	0x50000100

08002498 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b0b6      	sub	sp, #216	@ 0xd8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024f2:	2300      	movs	r3, #0
 80024f4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 80024fc:	2300      	movs	r3, #0
 80024fe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002508:	2b01      	cmp	r3, #1
 800250a:	d102      	bne.n	8002512 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 800250c:	2302      	movs	r3, #2
 800250e:	f000 bcb5 	b.w	8002e7c <HAL_ADCEx_InjectedConfigChannel+0x994>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2201      	movs	r2, #1
 8002516:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	695b      	ldr	r3, [r3, #20]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d003      	beq.n	800252a <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002526:	2b01      	cmp	r3, #1
 8002528:	d130      	bne.n	800258c <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	2b09      	cmp	r3, #9
 8002530:	d179      	bne.n	8002626 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002536:	2b00      	cmp	r3, #0
 8002538:	d010      	beq.n	800255c <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	0e9b      	lsrs	r3, r3, #26
 8002540:	025b      	lsls	r3, r3, #9
 8002542:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800254a:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800254e:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8002554:	4313      	orrs	r3, r2
 8002556:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800255a:	e007      	b.n	800256c <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	0e9b      	lsrs	r3, r3, #26
 8002562:	025b      	lsls	r3, r3, #9
 8002564:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8002568:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002572:	4b84      	ldr	r3, [pc, #528]	@ (8002784 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8002574:	4013      	ands	r3, r2
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	6812      	ldr	r2, [r2, #0]
 800257a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800257e:	430b      	orrs	r3, r1
 8002580:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002588:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800258a:	e04c      	b.n	8002626 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002590:	2b00      	cmp	r3, #0
 8002592:	d11d      	bne.n	80025d0 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	6a1a      	ldr	r2, [r3, #32]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00d      	beq.n	80025c6 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	6a1b      	ldr	r3, [r3, #32]
 80025ae:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b4:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80025b8:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80025be:	4313      	orrs	r3, r2
 80025c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80025c4:	e004      	b.n	80025d0 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	6a1b      	ldr	r3, [r3, #32]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	0e9b      	lsrs	r3, r3, #26
 80025d6:	f003 021f 	and.w	r2, r3, #31
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f003 031f 	and.w	r3, r3, #31
 80025e2:	fa02 f303 	lsl.w	r3, r2, r3
 80025e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80025ea:	4313      	orrs	r3, r2
 80025ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80025f4:	1e5a      	subs	r2, r3, #1
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80025fe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800260c:	2b00      	cmp	r3, #0
 800260e:	d10a      	bne.n	8002626 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002616:	4b5b      	ldr	r3, [pc, #364]	@ (8002784 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8002618:	4013      	ands	r3, r2
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6812      	ldr	r2, [r2, #0]
 8002622:	430b      	orrs	r3, r1
 8002624:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff fd8a 	bl	8002144 <LL_ADC_INJ_IsConversionOngoing>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d124      	bne.n	8002680 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800263c:	2b00      	cmp	r3, #0
 800263e:	d112      	bne.n	8002666 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8002650:	055a      	lsls	r2, r3, #21
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002658:	051b      	lsls	r3, r3, #20
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	430a      	orrs	r2, r1
 8002662:	60da      	str	r2, [r3, #12]
 8002664:	e00c      	b.n	8002680 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8002676:	055a      	lsls	r2, r3, #21
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	430a      	orrs	r2, r1
 800267e:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff fd36 	bl	80020f6 <LL_ADC_REG_IsConversionOngoing>
 800268a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff fd56 	bl	8002144 <LL_ADC_INJ_IsConversionOngoing>
 8002698:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800269c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f040 822e 	bne.w	8002b02 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80026a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f040 8229 	bne.w	8002b02 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d003      	beq.n	80026c0 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d116      	bne.n	80026ee <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d108      	bne.n	80026dc <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68da      	ldr	r2, [r3, #12]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80026d8:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80026da:	e01f      	b.n	800271c <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	68da      	ldr	r2, [r3, #12]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80026ea:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80026ec:	e016      	b.n	800271c <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d109      	bne.n	800270c <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026fc:	f043 0220 	orr.w	r2, r3, #32
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800270a:	e007      	b.n	800271c <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	68da      	ldr	r2, [r3, #12]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800271a:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002722:	2b01      	cmp	r3, #1
 8002724:	d110      	bne.n	8002748 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	691b      	ldr	r3, [r3, #16]
 800272c:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002738:	430b      	orrs	r3, r1
 800273a:	431a      	orrs	r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f042 0202 	orr.w	r2, r2, #2
 8002744:	611a      	str	r2, [r3, #16]
 8002746:	e007      	b.n	8002758 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	691a      	ldr	r2, [r3, #16]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f022 0202 	bic.w	r2, r2, #2
 8002756:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002760:	d112      	bne.n	8002788 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6818      	ldr	r0, [r3, #0]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	2200      	movs	r2, #0
 800276c:	4619      	mov	r1, r3
 800276e:	f7ff fc51 	bl	8002014 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff fc29 	bl	8001fd2 <LL_ADC_SetSamplingTimeCommonConfig>
 8002780:	e011      	b.n	80027a6 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8002782:	bf00      	nop
 8002784:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6818      	ldr	r0, [r3, #0]
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8002794:	461a      	mov	r2, r3
 8002796:	f7ff fc3d 	bl	8002014 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2100      	movs	r1, #0
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff fc16 	bl	8001fd2 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	695a      	ldr	r2, [r3, #20]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	08db      	lsrs	r3, r3, #3
 80027b2:	f003 0303 	and.w	r3, r3, #3
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	691b      	ldr	r3, [r3, #16]
 80027c4:	2b04      	cmp	r3, #4
 80027c6:	d022      	beq.n	800280e <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6818      	ldr	r0, [r3, #0]
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	6919      	ldr	r1, [r3, #16]
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027d8:	f7ff fb70 	bl	8001ebc <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6818      	ldr	r0, [r3, #0]
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	6919      	ldr	r1, [r3, #16]
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	461a      	mov	r2, r3
 80027ea:	f7ff fbbc 	bl	8001f66 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6818      	ldr	r0, [r3, #0]
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d102      	bne.n	8002804 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 80027fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002802:	e000      	b.n	8002806 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8002804:	2300      	movs	r3, #0
 8002806:	461a      	mov	r2, r3
 8002808:	f7ff fbc8 	bl	8001f9c <LL_ADC_SetOffsetSaturation>
 800280c:	e179      	b.n	8002b02 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2100      	movs	r1, #0
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff fb75 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 800281a:	4603      	mov	r3, r0
 800281c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002820:	2b00      	cmp	r3, #0
 8002822:	d10a      	bne.n	800283a <HAL_ADCEx_InjectedConfigChannel+0x352>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2100      	movs	r1, #0
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fb6a 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002830:	4603      	mov	r3, r0
 8002832:	0e9b      	lsrs	r3, r3, #26
 8002834:	f003 021f 	and.w	r2, r3, #31
 8002838:	e01e      	b.n	8002878 <HAL_ADCEx_InjectedConfigChannel+0x390>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2100      	movs	r1, #0
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff fb5f 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002846:	4603      	mov	r3, r0
 8002848:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002850:	fa93 f3a3 	rbit	r3, r3
 8002854:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002858:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800285c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002860:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002864:	2b00      	cmp	r3, #0
 8002866:	d101      	bne.n	800286c <HAL_ADCEx_InjectedConfigChannel+0x384>
  {
    return 32U;
 8002868:	2320      	movs	r3, #32
 800286a:	e004      	b.n	8002876 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  }
  return __builtin_clz(value);
 800286c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002870:	fab3 f383 	clz	r3, r3
 8002874:	b2db      	uxtb	r3, r3
 8002876:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002880:	2b00      	cmp	r3, #0
 8002882:	d105      	bne.n	8002890 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	0e9b      	lsrs	r3, r3, #26
 800288a:	f003 031f 	and.w	r3, r3, #31
 800288e:	e018      	b.n	80028c2 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002898:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800289c:	fa93 f3a3 	rbit	r3, r3
 80028a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80028a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80028a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80028ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 80028b4:	2320      	movs	r3, #32
 80028b6:	e004      	b.n	80028c2 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 80028b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80028bc:	fab3 f383 	clz	r3, r3
 80028c0:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d106      	bne.n	80028d4 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2200      	movs	r2, #0
 80028cc:	2100      	movs	r1, #0
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7ff fb2e 	bl	8001f30 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2101      	movs	r1, #1
 80028da:	4618      	mov	r0, r3
 80028dc:	f7ff fb12 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 80028e0:	4603      	mov	r3, r0
 80028e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d10a      	bne.n	8002900 <HAL_ADCEx_InjectedConfigChannel+0x418>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2101      	movs	r1, #1
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff fb07 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 80028f6:	4603      	mov	r3, r0
 80028f8:	0e9b      	lsrs	r3, r3, #26
 80028fa:	f003 021f 	and.w	r2, r3, #31
 80028fe:	e01e      	b.n	800293e <HAL_ADCEx_InjectedConfigChannel+0x456>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2101      	movs	r1, #1
 8002906:	4618      	mov	r0, r3
 8002908:	f7ff fafc 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 800290c:	4603      	mov	r3, r0
 800290e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002912:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002916:	fa93 f3a3 	rbit	r3, r3
 800291a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800291e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002922:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002926:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 800292e:	2320      	movs	r3, #32
 8002930:	e004      	b.n	800293c <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8002932:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002936:	fab3 f383 	clz	r3, r3
 800293a:	b2db      	uxtb	r3, r3
 800293c:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002946:	2b00      	cmp	r3, #0
 8002948:	d105      	bne.n	8002956 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	0e9b      	lsrs	r3, r3, #26
 8002950:	f003 031f 	and.w	r3, r3, #31
 8002954:	e018      	b.n	8002988 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002962:	fa93 f3a3 	rbit	r3, r3
 8002966:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800296a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800296e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002972:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 800297a:	2320      	movs	r3, #32
 800297c:	e004      	b.n	8002988 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 800297e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002982:	fab3 f383 	clz	r3, r3
 8002986:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002988:	429a      	cmp	r2, r3
 800298a:	d106      	bne.n	800299a <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2200      	movs	r2, #0
 8002992:	2101      	movs	r1, #1
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff facb 	bl	8001f30 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2102      	movs	r1, #2
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff faaf 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 80029a6:	4603      	mov	r3, r0
 80029a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10a      	bne.n	80029c6 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2102      	movs	r1, #2
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff faa4 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 80029bc:	4603      	mov	r3, r0
 80029be:	0e9b      	lsrs	r3, r3, #26
 80029c0:	f003 021f 	and.w	r2, r3, #31
 80029c4:	e01e      	b.n	8002a04 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2102      	movs	r1, #2
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff fa99 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 80029d2:	4603      	mov	r3, r0
 80029d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029dc:	fa93 f3a3 	rbit	r3, r3
 80029e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80029e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80029ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d101      	bne.n	80029f8 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 80029f4:	2320      	movs	r3, #32
 80029f6:	e004      	b.n	8002a02 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 80029f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029fc:	fab3 f383 	clz	r3, r3
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d105      	bne.n	8002a1c <HAL_ADCEx_InjectedConfigChannel+0x534>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	0e9b      	lsrs	r3, r3, #26
 8002a16:	f003 031f 	and.w	r3, r3, #31
 8002a1a:	e014      	b.n	8002a46 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a24:	fa93 f3a3 	rbit	r3, r3
 8002a28:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002a2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002a30:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8002a38:	2320      	movs	r3, #32
 8002a3a:	e004      	b.n	8002a46 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8002a3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a40:	fab3 f383 	clz	r3, r3
 8002a44:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d106      	bne.n	8002a58 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	2102      	movs	r1, #2
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7ff fa6c 	bl	8001f30 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2103      	movs	r1, #3
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff fa50 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002a64:	4603      	mov	r3, r0
 8002a66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10a      	bne.n	8002a84 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2103      	movs	r1, #3
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff fa45 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	0e9b      	lsrs	r3, r3, #26
 8002a7e:	f003 021f 	and.w	r2, r3, #31
 8002a82:	e017      	b.n	8002ab4 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2103      	movs	r1, #3
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff fa3a 	bl	8001f04 <LL_ADC_GetOffsetChannel>
 8002a90:	4603      	mov	r3, r0
 8002a92:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a96:	fa93 f3a3 	rbit	r3, r3
 8002a9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002a9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a9e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002aa0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8002aa6:	2320      	movs	r3, #32
 8002aa8:	e003      	b.n	8002ab2 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8002aaa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002aac:	fab3 f383 	clz	r3, r3
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d105      	bne.n	8002acc <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	0e9b      	lsrs	r3, r3, #26
 8002ac6:	f003 031f 	and.w	r3, r3, #31
 8002aca:	e011      	b.n	8002af0 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ad4:	fa93 f3a3 	rbit	r3, r3
 8002ad8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002ada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002adc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002ade:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d101      	bne.n	8002ae8 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8002ae4:	2320      	movs	r3, #32
 8002ae6:	e003      	b.n	8002af0 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8002ae8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002aea:	fab3 f383 	clz	r3, r3
 8002aee:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d106      	bne.n	8002b02 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2200      	movs	r2, #0
 8002afa:	2103      	movs	r1, #3
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff fa17 	bl	8001f30 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7ff fae2 	bl	80020d0 <LL_ADC_IsEnabled>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f040 8140 	bne.w	8002d94 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6818      	ldr	r0, [r3, #0]
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	6819      	ldr	r1, [r3, #0]
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	461a      	mov	r2, r3
 8002b22:	f7ff faa3 	bl	800206c <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	4a8f      	ldr	r2, [pc, #572]	@ (8002d68 <HAL_ADCEx_InjectedConfigChannel+0x880>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	f040 8131 	bne.w	8002d94 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d10b      	bne.n	8002b5a <HAL_ADCEx_InjectedConfigChannel+0x672>
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	0e9b      	lsrs	r3, r3, #26
 8002b48:	3301      	adds	r3, #1
 8002b4a:	f003 031f 	and.w	r3, r3, #31
 8002b4e:	2b09      	cmp	r3, #9
 8002b50:	bf94      	ite	ls
 8002b52:	2301      	movls	r3, #1
 8002b54:	2300      	movhi	r3, #0
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	e019      	b.n	8002b8e <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b62:	fa93 f3a3 	rbit	r3, r3
 8002b66:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002b68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002b6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8002b72:	2320      	movs	r3, #32
 8002b74:	e003      	b.n	8002b7e <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8002b76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b78:	fab3 f383 	clz	r3, r3
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	3301      	adds	r3, #1
 8002b80:	f003 031f 	and.w	r3, r3, #31
 8002b84:	2b09      	cmp	r3, #9
 8002b86:	bf94      	ite	ls
 8002b88:	2301      	movls	r3, #1
 8002b8a:	2300      	movhi	r3, #0
 8002b8c:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d079      	beq.n	8002c86 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d107      	bne.n	8002bae <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	0e9b      	lsrs	r3, r3, #26
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	069b      	lsls	r3, r3, #26
 8002ba8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002bac:	e015      	b.n	8002bda <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bb6:	fa93 f3a3 	rbit	r3, r3
 8002bba:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002bbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bbe:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002bc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8002bc6:	2320      	movs	r3, #32
 8002bc8:	e003      	b.n	8002bd2 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8002bca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002bcc:	fab3 f383 	clz	r3, r3
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	069b      	lsls	r3, r3, #26
 8002bd6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d109      	bne.n	8002bfa <HAL_ADCEx_InjectedConfigChannel+0x712>
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	0e9b      	lsrs	r3, r3, #26
 8002bec:	3301      	adds	r3, #1
 8002bee:	f003 031f 	and.w	r3, r3, #31
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf8:	e017      	b.n	8002c2a <HAL_ADCEx_InjectedConfigChannel+0x742>
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c02:	fa93 f3a3 	rbit	r3, r3
 8002c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002c08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c0a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002c0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8002c12:	2320      	movs	r3, #32
 8002c14:	e003      	b.n	8002c1e <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8002c16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c18:	fab3 f383 	clz	r3, r3
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	3301      	adds	r3, #1
 8002c20:	f003 031f 	and.w	r3, r3, #31
 8002c24:	2101      	movs	r1, #1
 8002c26:	fa01 f303 	lsl.w	r3, r1, r3
 8002c2a:	ea42 0103 	orr.w	r1, r2, r3
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d10a      	bne.n	8002c50 <HAL_ADCEx_InjectedConfigChannel+0x768>
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	0e9b      	lsrs	r3, r3, #26
 8002c40:	3301      	adds	r3, #1
 8002c42:	f003 021f 	and.w	r2, r3, #31
 8002c46:	4613      	mov	r3, r2
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	4413      	add	r3, r2
 8002c4c:	051b      	lsls	r3, r3, #20
 8002c4e:	e018      	b.n	8002c82 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c58:	fa93 f3a3 	rbit	r3, r3
 8002c5c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c60:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d101      	bne.n	8002c6c <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8002c68:	2320      	movs	r3, #32
 8002c6a:	e003      	b.n	8002c74 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8002c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c6e:	fab3 f383 	clz	r3, r3
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	3301      	adds	r3, #1
 8002c76:	f003 021f 	and.w	r2, r3, #31
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	4413      	add	r3, r2
 8002c80:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c82:	430b      	orrs	r3, r1
 8002c84:	e081      	b.n	8002d8a <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d107      	bne.n	8002ca2 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	0e9b      	lsrs	r3, r3, #26
 8002c98:	3301      	adds	r3, #1
 8002c9a:	069b      	lsls	r3, r3, #26
 8002c9c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ca0:	e015      	b.n	8002cce <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002caa:	fa93 f3a3 	rbit	r3, r3
 8002cae:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8002cba:	2320      	movs	r3, #32
 8002cbc:	e003      	b.n	8002cc6 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8002cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cc0:	fab3 f383 	clz	r3, r3
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	069b      	lsls	r3, r3, #26
 8002cca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d109      	bne.n	8002cee <HAL_ADCEx_InjectedConfigChannel+0x806>
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	0e9b      	lsrs	r3, r3, #26
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	f003 031f 	and.w	r3, r3, #31
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cec:	e017      	b.n	8002d1e <HAL_ADCEx_InjectedConfigChannel+0x836>
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	fa93 f3a3 	rbit	r3, r3
 8002cfa:	61bb      	str	r3, [r7, #24]
  return result;
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002d00:	6a3b      	ldr	r3, [r7, #32]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8002d06:	2320      	movs	r3, #32
 8002d08:	e003      	b.n	8002d12 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8002d0a:	6a3b      	ldr	r3, [r7, #32]
 8002d0c:	fab3 f383 	clz	r3, r3
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	3301      	adds	r3, #1
 8002d14:	f003 031f 	and.w	r3, r3, #31
 8002d18:	2101      	movs	r1, #1
 8002d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1e:	ea42 0103 	orr.w	r1, r2, r3
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d10d      	bne.n	8002d4a <HAL_ADCEx_InjectedConfigChannel+0x862>
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	0e9b      	lsrs	r3, r3, #26
 8002d34:	3301      	adds	r3, #1
 8002d36:	f003 021f 	and.w	r2, r3, #31
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	4413      	add	r3, r2
 8002d40:	3b1e      	subs	r3, #30
 8002d42:	051b      	lsls	r3, r3, #20
 8002d44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d48:	e01e      	b.n	8002d88 <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	fa93 f3a3 	rbit	r3, r3
 8002d56:	60fb      	str	r3, [r7, #12]
  return result;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d104      	bne.n	8002d6c <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 8002d62:	2320      	movs	r3, #32
 8002d64:	e006      	b.n	8002d74 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 8002d66:	bf00      	nop
 8002d68:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	fab3 f383 	clz	r3, r3
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	3301      	adds	r3, #1
 8002d76:	f003 021f 	and.w	r2, r3, #31
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	4413      	add	r3, r2
 8002d80:	3b1e      	subs	r3, #30
 8002d82:	051b      	lsls	r3, r3, #20
 8002d84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d88:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8002d8a:	683a      	ldr	r2, [r7, #0]
 8002d8c:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d8e:	4619      	mov	r1, r3
 8002d90:	f7ff f940 	bl	8002014 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	4b3a      	ldr	r3, [pc, #232]	@ (8002e84 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d067      	beq.n	8002e70 <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002da0:	4839      	ldr	r0, [pc, #228]	@ (8002e88 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8002da2:	f7ff f87c 	bl	8001e9e <LL_ADC_GetCommonPathInternalCh>
 8002da6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a37      	ldr	r2, [pc, #220]	@ (8002e8c <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d004      	beq.n	8002dbe <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a35      	ldr	r2, [pc, #212]	@ (8002e90 <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d127      	bne.n	8002e0e <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002dbe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002dc2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d121      	bne.n	8002e0e <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002dd2:	d14d      	bne.n	8002e70 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dd4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002dd8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ddc:	4619      	mov	r1, r3
 8002dde:	482a      	ldr	r0, [pc, #168]	@ (8002e88 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8002de0:	f7ff f84a 	bl	8001e78 <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8002de4:	4b2b      	ldr	r3, [pc, #172]	@ (8002e94 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	099b      	lsrs	r3, r3, #6
 8002dea:	4a2b      	ldr	r2, [pc, #172]	@ (8002e98 <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 8002dec:	fba2 2303 	umull	r2, r3, r2, r3
 8002df0:	099a      	lsrs	r2, r3, #6
 8002df2:	4613      	mov	r3, r2
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	4413      	add	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8002dfc:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8002dfe:	e002      	b.n	8002e06 <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	3b01      	subs	r3, #1
 8002e04:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d1f9      	bne.n	8002e00 <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e0c:	e030      	b.n	8002e70 <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a22      	ldr	r2, [pc, #136]	@ (8002e9c <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d113      	bne.n	8002e40 <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002e18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e1c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d10d      	bne.n	8002e40 <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea0 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d020      	beq.n	8002e70 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e2e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e36:	4619      	mov	r1, r3
 8002e38:	4813      	ldr	r0, [pc, #76]	@ (8002e88 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8002e3a:	f7ff f81d 	bl	8001e78 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e3e:	e017      	b.n	8002e70 <HAL_ADCEx_InjectedConfigChannel+0x988>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a17      	ldr	r2, [pc, #92]	@ (8002ea4 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d112      	bne.n	8002e70 <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002e4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d10c      	bne.n	8002e70 <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a11      	ldr	r2, [pc, #68]	@ (8002ea0 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d007      	beq.n	8002e70 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e64:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4807      	ldr	r0, [pc, #28]	@ (8002e88 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8002e6c:	f7ff f804 	bl	8001e78 <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002e78:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	37d8      	adds	r7, #216	@ 0xd8
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	80080000 	.word	0x80080000
 8002e88:	50000300 	.word	0x50000300
 8002e8c:	c3210000 	.word	0xc3210000
 8002e90:	90c00010 	.word	0x90c00010
 8002e94:	20000000 	.word	0x20000000
 8002e98:	053e2d63 	.word	0x053e2d63
 8002e9c:	c7520000 	.word	0xc7520000
 8002ea0:	50000100 	.word	0x50000100
 8002ea4:	cb840000 	.word	0xcb840000

08002ea8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002ea8:	b590      	push	{r4, r7, lr}
 8002eaa:	b0a1      	sub	sp, #132	@ 0x84
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d101      	bne.n	8002ec6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	e08b      	b.n	8002fde <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002ece:	2300      	movs	r3, #0
 8002ed0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ede:	d102      	bne.n	8002ee6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002ee0:	4b41      	ldr	r3, [pc, #260]	@ (8002fe8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002ee2:	60bb      	str	r3, [r7, #8]
 8002ee4:	e001      	b.n	8002eea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d10b      	bne.n	8002f08 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef4:	f043 0220 	orr.w	r2, r3, #32
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e06a      	b.n	8002fde <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7ff f8f3 	bl	80020f6 <LL_ADC_REG_IsConversionOngoing>
 8002f10:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7ff f8ed 	bl	80020f6 <LL_ADC_REG_IsConversionOngoing>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d14c      	bne.n	8002fbc <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002f22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d149      	bne.n	8002fbc <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002f28:	4b30      	ldr	r3, [pc, #192]	@ (8002fec <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002f2a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d028      	beq.n	8002f86 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002f34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	6859      	ldr	r1, [r3, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002f46:	035b      	lsls	r3, r3, #13
 8002f48:	430b      	orrs	r3, r1
 8002f4a:	431a      	orrs	r2, r3
 8002f4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f4e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f50:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002f54:	f7ff f8bc 	bl	80020d0 <LL_ADC_IsEnabled>
 8002f58:	4604      	mov	r4, r0
 8002f5a:	4823      	ldr	r0, [pc, #140]	@ (8002fe8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002f5c:	f7ff f8b8 	bl	80020d0 <LL_ADC_IsEnabled>
 8002f60:	4603      	mov	r3, r0
 8002f62:	4323      	orrs	r3, r4
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d133      	bne.n	8002fd0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002f68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f70:	f023 030f 	bic.w	r3, r3, #15
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	6811      	ldr	r1, [r2, #0]
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	6892      	ldr	r2, [r2, #8]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	431a      	orrs	r2, r3
 8002f80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f82:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f84:	e024      	b.n	8002fd0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f90:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f92:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002f96:	f7ff f89b 	bl	80020d0 <LL_ADC_IsEnabled>
 8002f9a:	4604      	mov	r4, r0
 8002f9c:	4812      	ldr	r0, [pc, #72]	@ (8002fe8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002f9e:	f7ff f897 	bl	80020d0 <LL_ADC_IsEnabled>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	4323      	orrs	r3, r4
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d112      	bne.n	8002fd0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002faa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002fb2:	f023 030f 	bic.w	r3, r3, #15
 8002fb6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002fb8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002fba:	e009      	b.n	8002fd0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc0:	f043 0220 	orr.w	r2, r3, #32
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002fce:	e000      	b.n	8002fd2 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002fd0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002fda:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3784      	adds	r7, #132	@ 0x84
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd90      	pop	{r4, r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	50000100 	.word	0x50000100
 8002fec:	50000300 	.word	0x50000300

08002ff0 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002ff8:	4b05      	ldr	r3, [pc, #20]	@ (8003010 <LL_EXTI_EnableIT_0_31+0x20>)
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	4904      	ldr	r1, [pc, #16]	@ (8003010 <LL_EXTI_EnableIT_0_31+0x20>)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4313      	orrs	r3, r2
 8003002:	600b      	str	r3, [r1, #0]
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr
 8003010:	40010400 	.word	0x40010400

08003014 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800301c:	4b06      	ldr	r3, [pc, #24]	@ (8003038 <LL_EXTI_DisableIT_0_31+0x24>)
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	43db      	mvns	r3, r3
 8003024:	4904      	ldr	r1, [pc, #16]	@ (8003038 <LL_EXTI_DisableIT_0_31+0x24>)
 8003026:	4013      	ands	r3, r2
 8003028:	600b      	str	r3, [r1, #0]
}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	40010400 	.word	0x40010400

0800303c <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003044:	4b05      	ldr	r3, [pc, #20]	@ (800305c <LL_EXTI_EnableEvent_0_31+0x20>)
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	4904      	ldr	r1, [pc, #16]	@ (800305c <LL_EXTI_EnableEvent_0_31+0x20>)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4313      	orrs	r3, r2
 800304e:	604b      	str	r3, [r1, #4]

}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	40010400 	.word	0x40010400

08003060 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003068:	4b06      	ldr	r3, [pc, #24]	@ (8003084 <LL_EXTI_DisableEvent_0_31+0x24>)
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	43db      	mvns	r3, r3
 8003070:	4904      	ldr	r1, [pc, #16]	@ (8003084 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003072:	4013      	ands	r3, r2
 8003074:	604b      	str	r3, [r1, #4]
}
 8003076:	bf00      	nop
 8003078:	370c      	adds	r7, #12
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	40010400 	.word	0x40010400

08003088 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003090:	4b05      	ldr	r3, [pc, #20]	@ (80030a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	4904      	ldr	r1, [pc, #16]	@ (80030a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4313      	orrs	r3, r2
 800309a:	608b      	str	r3, [r1, #8]

}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	40010400 	.word	0x40010400

080030ac <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80030b4:	4b06      	ldr	r3, [pc, #24]	@ (80030d0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	43db      	mvns	r3, r3
 80030bc:	4904      	ldr	r1, [pc, #16]	@ (80030d0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80030be:	4013      	ands	r3, r2
 80030c0:	608b      	str	r3, [r1, #8]

}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40010400 	.word	0x40010400

080030d4 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80030dc:	4b05      	ldr	r3, [pc, #20]	@ (80030f4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80030de:	68da      	ldr	r2, [r3, #12]
 80030e0:	4904      	ldr	r1, [pc, #16]	@ (80030f4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	60cb      	str	r3, [r1, #12]
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr
 80030f4:	40010400 	.word	0x40010400

080030f8 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003100:	4b06      	ldr	r3, [pc, #24]	@ (800311c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003102:	68da      	ldr	r2, [r3, #12]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	43db      	mvns	r3, r3
 8003108:	4904      	ldr	r1, [pc, #16]	@ (800311c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800310a:	4013      	ands	r3, r2
 800310c:	60cb      	str	r3, [r1, #12]
}
 800310e:	bf00      	nop
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	40010400 	.word	0x40010400

08003120 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003128:	4a04      	ldr	r2, [pc, #16]	@ (800313c <LL_EXTI_ClearFlag_0_31+0x1c>)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6153      	str	r3, [r2, #20]
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	40010400 	.word	0x40010400

08003140 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b088      	sub	sp, #32
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003148:	2300      	movs	r3, #0
 800314a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800314c:	2300      	movs	r3, #0
 800314e:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d102      	bne.n	800315c <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	77fb      	strb	r3, [r7, #31]
 800315a:	e0bc      	b.n	80032d6 <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003166:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800316a:	d102      	bne.n	8003172 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	77fb      	strb	r3, [r7, #31]
 8003170:	e0b1      	b.n	80032d6 <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	7f5b      	ldrb	r3, [r3, #29]
 8003176:	b2db      	uxtb	r3, r3
 8003178:	2b00      	cmp	r3, #0
 800317a:	d108      	bne.n	800318e <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f7fd fa8d 	bl	80006a8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003198:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 80031b4:	4313      	orrs	r3, r2
 80031b6:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	4b48      	ldr	r3, [pc, #288]	@ (80032e0 <HAL_COMP_Init+0x1a0>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	6812      	ldr	r2, [r2, #0]
 80031c6:	6979      	ldr	r1, [r7, #20]
 80031c8:	430b      	orrs	r3, r1
 80031ca:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d016      	beq.n	8003208 <HAL_COMP_Init+0xc8>
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d113      	bne.n	8003208 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031e0:	4b40      	ldr	r3, [pc, #256]	@ (80032e4 <HAL_COMP_Init+0x1a4>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	099b      	lsrs	r3, r3, #6
 80031e6:	4a40      	ldr	r2, [pc, #256]	@ (80032e8 <HAL_COMP_Init+0x1a8>)
 80031e8:	fba2 2303 	umull	r2, r3, r2, r3
 80031ec:	099b      	lsrs	r3, r3, #6
 80031ee:	1c5a      	adds	r2, r3, #1
 80031f0:	4613      	mov	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	4413      	add	r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80031fa:	e002      	b.n	8003202 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	3b01      	subs	r3, #1
 8003200:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1f9      	bne.n	80031fc <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a37      	ldr	r2, [pc, #220]	@ (80032ec <HAL_COMP_Init+0x1ac>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d012      	beq.n	8003238 <HAL_COMP_Init+0xf8>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a36      	ldr	r2, [pc, #216]	@ (80032f0 <HAL_COMP_Init+0x1b0>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d00a      	beq.n	8003232 <HAL_COMP_Init+0xf2>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a34      	ldr	r2, [pc, #208]	@ (80032f4 <HAL_COMP_Init+0x1b4>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d102      	bne.n	800322c <HAL_COMP_Init+0xec>
 8003226:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800322a:	e007      	b.n	800323c <HAL_COMP_Init+0xfc>
 800322c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003230:	e004      	b.n	800323c <HAL_COMP_Init+0xfc>
 8003232:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003236:	e001      	b.n	800323c <HAL_COMP_Init+0xfc>
 8003238:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800323c:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	f003 0303 	and.w	r3, r3, #3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d037      	beq.n	80032ba <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	f003 0310 	and.w	r3, r3, #16
 8003252:	2b00      	cmp	r3, #0
 8003254:	d003      	beq.n	800325e <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003256:	6938      	ldr	r0, [r7, #16]
 8003258:	f7ff ff16 	bl	8003088 <LL_EXTI_EnableRisingTrig_0_31>
 800325c:	e002      	b.n	8003264 <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800325e:	6938      	ldr	r0, [r7, #16]
 8003260:	f7ff ff24 	bl	80030ac <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	699b      	ldr	r3, [r3, #24]
 8003268:	f003 0320 	and.w	r3, r3, #32
 800326c:	2b00      	cmp	r3, #0
 800326e:	d003      	beq.n	8003278 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003270:	6938      	ldr	r0, [r7, #16]
 8003272:	f7ff ff2f 	bl	80030d4 <LL_EXTI_EnableFallingTrig_0_31>
 8003276:	e002      	b.n	800327e <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003278:	6938      	ldr	r0, [r7, #16]
 800327a:	f7ff ff3d 	bl	80030f8 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 800327e:	6938      	ldr	r0, [r7, #16]
 8003280:	f7ff ff4e 	bl	8003120 <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d003      	beq.n	8003298 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8003290:	6938      	ldr	r0, [r7, #16]
 8003292:	f7ff fed3 	bl	800303c <LL_EXTI_EnableEvent_0_31>
 8003296:	e002      	b.n	800329e <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003298:	6938      	ldr	r0, [r7, #16]
 800329a:	f7ff fee1 	bl	8003060 <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	699b      	ldr	r3, [r3, #24]
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 80032aa:	6938      	ldr	r0, [r7, #16]
 80032ac:	f7ff fea0 	bl	8002ff0 <LL_EXTI_EnableIT_0_31>
 80032b0:	e009      	b.n	80032c6 <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 80032b2:	6938      	ldr	r0, [r7, #16]
 80032b4:	f7ff feae 	bl	8003014 <LL_EXTI_DisableIT_0_31>
 80032b8:	e005      	b.n	80032c6 <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 80032ba:	6938      	ldr	r0, [r7, #16]
 80032bc:	f7ff fed0 	bl	8003060 <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 80032c0:	6938      	ldr	r0, [r7, #16]
 80032c2:	f7ff fea7 	bl	8003014 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	7f5b      	ldrb	r3, [r3, #29]
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d102      	bne.n	80032d6 <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80032d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3720      	adds	r7, #32
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	ff007e0f 	.word	0xff007e0f
 80032e4:	20000000 	.word	0x20000000
 80032e8:	053e2d63 	.word	0x053e2d63
 80032ec:	40010200 	.word	0x40010200
 80032f0:	40010204 	.word	0x40010204
 80032f4:	40010208 	.word	0x40010208

080032f8 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e023      	b.n	8003352 <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d106      	bne.n	8003324 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f7fd fa0a 	bl	8000738 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
	...

0800335c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f003 0307 	and.w	r3, r3, #7
 800336a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800336c:	4b0c      	ldr	r3, [pc, #48]	@ (80033a0 <__NVIC_SetPriorityGrouping+0x44>)
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003378:	4013      	ands	r3, r2
 800337a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003384:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003388:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800338c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800338e:	4a04      	ldr	r2, [pc, #16]	@ (80033a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	60d3      	str	r3, [r2, #12]
}
 8003394:	bf00      	nop
 8003396:	3714      	adds	r7, #20
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr
 80033a0:	e000ed00 	.word	0xe000ed00

080033a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033a8:	4b04      	ldr	r3, [pc, #16]	@ (80033bc <__NVIC_GetPriorityGrouping+0x18>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	0a1b      	lsrs	r3, r3, #8
 80033ae:	f003 0307 	and.w	r3, r3, #7
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr
 80033bc:	e000ed00 	.word	0xe000ed00

080033c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	db0b      	blt.n	80033ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033d2:	79fb      	ldrb	r3, [r7, #7]
 80033d4:	f003 021f 	and.w	r2, r3, #31
 80033d8:	4907      	ldr	r1, [pc, #28]	@ (80033f8 <__NVIC_EnableIRQ+0x38>)
 80033da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033de:	095b      	lsrs	r3, r3, #5
 80033e0:	2001      	movs	r0, #1
 80033e2:	fa00 f202 	lsl.w	r2, r0, r2
 80033e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033ea:	bf00      	nop
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	e000e100 	.word	0xe000e100

080033fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	4603      	mov	r3, r0
 8003404:	6039      	str	r1, [r7, #0]
 8003406:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340c:	2b00      	cmp	r3, #0
 800340e:	db0a      	blt.n	8003426 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	b2da      	uxtb	r2, r3
 8003414:	490c      	ldr	r1, [pc, #48]	@ (8003448 <__NVIC_SetPriority+0x4c>)
 8003416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341a:	0112      	lsls	r2, r2, #4
 800341c:	b2d2      	uxtb	r2, r2
 800341e:	440b      	add	r3, r1
 8003420:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003424:	e00a      	b.n	800343c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	b2da      	uxtb	r2, r3
 800342a:	4908      	ldr	r1, [pc, #32]	@ (800344c <__NVIC_SetPriority+0x50>)
 800342c:	79fb      	ldrb	r3, [r7, #7]
 800342e:	f003 030f 	and.w	r3, r3, #15
 8003432:	3b04      	subs	r3, #4
 8003434:	0112      	lsls	r2, r2, #4
 8003436:	b2d2      	uxtb	r2, r2
 8003438:	440b      	add	r3, r1
 800343a:	761a      	strb	r2, [r3, #24]
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr
 8003448:	e000e100 	.word	0xe000e100
 800344c:	e000ed00 	.word	0xe000ed00

08003450 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003450:	b480      	push	{r7}
 8003452:	b089      	sub	sp, #36	@ 0x24
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f003 0307 	and.w	r3, r3, #7
 8003462:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	f1c3 0307 	rsb	r3, r3, #7
 800346a:	2b04      	cmp	r3, #4
 800346c:	bf28      	it	cs
 800346e:	2304      	movcs	r3, #4
 8003470:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	3304      	adds	r3, #4
 8003476:	2b06      	cmp	r3, #6
 8003478:	d902      	bls.n	8003480 <NVIC_EncodePriority+0x30>
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	3b03      	subs	r3, #3
 800347e:	e000      	b.n	8003482 <NVIC_EncodePriority+0x32>
 8003480:	2300      	movs	r3, #0
 8003482:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003484:	f04f 32ff 	mov.w	r2, #4294967295
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	fa02 f303 	lsl.w	r3, r2, r3
 800348e:	43da      	mvns	r2, r3
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	401a      	ands	r2, r3
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003498:	f04f 31ff 	mov.w	r1, #4294967295
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	fa01 f303 	lsl.w	r3, r1, r3
 80034a2:	43d9      	mvns	r1, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034a8:	4313      	orrs	r3, r2
         );
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3724      	adds	r7, #36	@ 0x24
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
	...

080034b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	3b01      	subs	r3, #1
 80034c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034c8:	d301      	bcc.n	80034ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034ca:	2301      	movs	r3, #1
 80034cc:	e00f      	b.n	80034ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034ce:	4a0a      	ldr	r2, [pc, #40]	@ (80034f8 <SysTick_Config+0x40>)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	3b01      	subs	r3, #1
 80034d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034d6:	210f      	movs	r1, #15
 80034d8:	f04f 30ff 	mov.w	r0, #4294967295
 80034dc:	f7ff ff8e 	bl	80033fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034e0:	4b05      	ldr	r3, [pc, #20]	@ (80034f8 <SysTick_Config+0x40>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034e6:	4b04      	ldr	r3, [pc, #16]	@ (80034f8 <SysTick_Config+0x40>)
 80034e8:	2207      	movs	r2, #7
 80034ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3708      	adds	r7, #8
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	e000e010 	.word	0xe000e010

080034fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f7ff ff29 	bl	800335c <__NVIC_SetPriorityGrouping>
}
 800350a:	bf00      	nop
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b086      	sub	sp, #24
 8003516:	af00      	add	r7, sp, #0
 8003518:	4603      	mov	r3, r0
 800351a:	60b9      	str	r1, [r7, #8]
 800351c:	607a      	str	r2, [r7, #4]
 800351e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003520:	f7ff ff40 	bl	80033a4 <__NVIC_GetPriorityGrouping>
 8003524:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	68b9      	ldr	r1, [r7, #8]
 800352a:	6978      	ldr	r0, [r7, #20]
 800352c:	f7ff ff90 	bl	8003450 <NVIC_EncodePriority>
 8003530:	4602      	mov	r2, r0
 8003532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003536:	4611      	mov	r1, r2
 8003538:	4618      	mov	r0, r3
 800353a:	f7ff ff5f 	bl	80033fc <__NVIC_SetPriority>
}
 800353e:	bf00      	nop
 8003540:	3718      	adds	r7, #24
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}

08003546 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	b082      	sub	sp, #8
 800354a:	af00      	add	r7, sp, #0
 800354c:	4603      	mov	r3, r0
 800354e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003554:	4618      	mov	r0, r3
 8003556:	f7ff ff33 	bl	80033c0 <__NVIC_EnableIRQ>
}
 800355a:	bf00      	nop
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b082      	sub	sp, #8
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f7ff ffa4 	bl	80034b8 <SysTick_Config>
 8003570:	4603      	mov	r3, r0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b082      	sub	sp, #8
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d101      	bne.n	800358c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e014      	b.n	80035b6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	791b      	ldrb	r3, [r3, #4]
 8003590:	b2db      	uxtb	r3, r3
 8003592:	2b00      	cmp	r3, #0
 8003594:	d105      	bne.n	80035a2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f7fd f95f 	bl	8000860 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2202      	movs	r2, #2
 80035a6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
	...

080035c0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b08a      	sub	sp, #40	@ 0x28
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035cc:	2300      	movs	r3, #0
 80035ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d002      	beq.n	80035dc <HAL_DAC_ConfigChannel+0x1c>
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d101      	bne.n	80035e0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e19e      	b.n	800391e <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	795b      	ldrb	r3, [r3, #5]
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d101      	bne.n	80035ec <HAL_DAC_ConfigChannel+0x2c>
 80035e8:	2302      	movs	r3, #2
 80035ea:	e198      	b.n	800391e <HAL_DAC_ConfigChannel+0x35e>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2201      	movs	r2, #1
 80035f0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2202      	movs	r2, #2
 80035f6:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	2b04      	cmp	r3, #4
 80035fe:	d17a      	bne.n	80036f6 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003600:	f7fd feee 	bl	80013e0 <HAL_GetTick>
 8003604:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d13d      	bne.n	8003688 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800360c:	e018      	b.n	8003640 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800360e:	f7fd fee7 	bl	80013e0 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	2b01      	cmp	r3, #1
 800361a:	d911      	bls.n	8003640 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003622:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00a      	beq.n	8003640 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	f043 0208 	orr.w	r2, r3, #8
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2203      	movs	r2, #3
 800363a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800363c:	2303      	movs	r3, #3
 800363e:	e16e      	b.n	800391e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003646:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1df      	bne.n	800360e <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003656:	641a      	str	r2, [r3, #64]	@ 0x40
 8003658:	e020      	b.n	800369c <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800365a:	f7fd fec1 	bl	80013e0 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b01      	cmp	r3, #1
 8003666:	d90f      	bls.n	8003688 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800366e:	2b00      	cmp	r3, #0
 8003670:	da0a      	bge.n	8003688 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	f043 0208 	orr.w	r2, r3, #8
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2203      	movs	r2, #3
 8003682:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e14a      	b.n	800391e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800368e:	2b00      	cmp	r3, #0
 8003690:	dbe3      	blt.n	800365a <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800369a:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f003 0310 	and.w	r3, r3, #16
 80036a8:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80036ac:	fa01 f303 	lsl.w	r3, r1, r3
 80036b0:	43db      	mvns	r3, r3
 80036b2:	ea02 0103 	and.w	r1, r2, r3
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f003 0310 	and.w	r3, r3, #16
 80036c0:	409a      	lsls	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f003 0310 	and.w	r3, r3, #16
 80036d6:	21ff      	movs	r1, #255	@ 0xff
 80036d8:	fa01 f303 	lsl.w	r3, r1, r3
 80036dc:	43db      	mvns	r3, r3
 80036de:	ea02 0103 	and.w	r1, r2, r3
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f003 0310 	and.w	r3, r3, #16
 80036ec:	409a      	lsls	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	69db      	ldr	r3, [r3, #28]
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d11d      	bne.n	800373a <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003704:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f003 0310 	and.w	r3, r3, #16
 800370c:	221f      	movs	r2, #31
 800370e:	fa02 f303 	lsl.w	r3, r2, r3
 8003712:	43db      	mvns	r3, r3
 8003714:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003716:	4013      	ands	r3, r2
 8003718:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f003 0310 	and.w	r3, r3, #16
 8003726:	697a      	ldr	r2, [r7, #20]
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800372e:	4313      	orrs	r3, r2
 8003730:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003738:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003740:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f003 0310 	and.w	r3, r3, #16
 8003748:	2207      	movs	r2, #7
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	43db      	mvns	r3, r3
 8003750:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003752:	4013      	ands	r3, r2
 8003754:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d102      	bne.n	8003764 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 800375e:	2300      	movs	r3, #0
 8003760:	623b      	str	r3, [r7, #32]
 8003762:	e00f      	b.n	8003784 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	2b02      	cmp	r3, #2
 800376a:	d102      	bne.n	8003772 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800376c:	2301      	movs	r3, #1
 800376e:	623b      	str	r3, [r7, #32]
 8003770:	e008      	b.n	8003784 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d102      	bne.n	8003780 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800377a:	2301      	movs	r3, #1
 800377c:	623b      	str	r3, [r7, #32]
 800377e:	e001      	b.n	8003784 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003780:	2300      	movs	r3, #0
 8003782:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	689a      	ldr	r2, [r3, #8]
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	695b      	ldr	r3, [r3, #20]
 800378c:	4313      	orrs	r3, r2
 800378e:	6a3a      	ldr	r2, [r7, #32]
 8003790:	4313      	orrs	r3, r2
 8003792:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f003 0310 	and.w	r3, r3, #16
 800379a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800379e:	fa02 f303 	lsl.w	r3, r2, r3
 80037a2:	43db      	mvns	r3, r3
 80037a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037a6:	4013      	ands	r3, r2
 80037a8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	791b      	ldrb	r3, [r3, #4]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d102      	bne.n	80037b8 <HAL_DAC_ConfigChannel+0x1f8>
 80037b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037b6:	e000      	b.n	80037ba <HAL_DAC_ConfigChannel+0x1fa>
 80037b8:	2300      	movs	r3, #0
 80037ba:	697a      	ldr	r2, [r7, #20]
 80037bc:	4313      	orrs	r3, r2
 80037be:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f003 0310 	and.w	r3, r3, #16
 80037c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037ca:	fa02 f303 	lsl.w	r3, r2, r3
 80037ce:	43db      	mvns	r3, r3
 80037d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037d2:	4013      	ands	r3, r2
 80037d4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	795b      	ldrb	r3, [r3, #5]
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d102      	bne.n	80037e4 <HAL_DAC_ConfigChannel+0x224>
 80037de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80037e2:	e000      	b.n	80037e6 <HAL_DAC_ConfigChannel+0x226>
 80037e4:	2300      	movs	r3, #0
 80037e6:	697a      	ldr	r2, [r7, #20]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80037ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ee:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80037f2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d114      	bne.n	8003826 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80037fc:	f001 f866 	bl	80048cc <HAL_RCC_GetHCLKFreq>
 8003800:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	4a48      	ldr	r2, [pc, #288]	@ (8003928 <HAL_DAC_ConfigChannel+0x368>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d904      	bls.n	8003814 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800380a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003810:	627b      	str	r3, [r7, #36]	@ 0x24
 8003812:	e00f      	b.n	8003834 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	4a45      	ldr	r2, [pc, #276]	@ (800392c <HAL_DAC_ConfigChannel+0x36c>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d90a      	bls.n	8003832 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800381c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003822:	627b      	str	r3, [r7, #36]	@ 0x24
 8003824:	e006      	b.n	8003834 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800382c:	4313      	orrs	r3, r2
 800382e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003830:	e000      	b.n	8003834 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8003832:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f003 0310 	and.w	r3, r3, #16
 800383a:	697a      	ldr	r2, [r7, #20]
 800383c:	fa02 f303 	lsl.w	r3, r2, r3
 8003840:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003842:	4313      	orrs	r3, r2
 8003844:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800384c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6819      	ldr	r1, [r3, #0]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f003 0310 	and.w	r3, r3, #16
 800385a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800385e:	fa02 f303 	lsl.w	r3, r2, r3
 8003862:	43da      	mvns	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	400a      	ands	r2, r1
 800386a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f003 0310 	and.w	r3, r3, #16
 800387a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	43db      	mvns	r3, r3
 8003884:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003886:	4013      	ands	r3, r2
 8003888:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f003 0310 	and.w	r3, r3, #16
 8003896:	697a      	ldr	r2, [r7, #20]
 8003898:	fa02 f303 	lsl.w	r3, r2, r3
 800389c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800389e:	4313      	orrs	r3, r2
 80038a0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038a8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	6819      	ldr	r1, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f003 0310 	and.w	r3, r3, #16
 80038b6:	22c0      	movs	r2, #192	@ 0xc0
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	43da      	mvns	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	400a      	ands	r2, r1
 80038c4:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	089b      	lsrs	r3, r3, #2
 80038cc:	f003 030f 	and.w	r3, r3, #15
 80038d0:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	089b      	lsrs	r3, r3, #2
 80038d8:	021b      	lsls	r3, r3, #8
 80038da:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80038de:	697a      	ldr	r2, [r7, #20]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f003 0310 	and.w	r3, r3, #16
 80038f0:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80038f4:	fa01 f303 	lsl.w	r3, r1, r3
 80038f8:	43db      	mvns	r3, r3
 80038fa:	ea02 0103 	and.w	r1, r2, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f003 0310 	and.w	r3, r3, #16
 8003904:	697a      	ldr	r2, [r7, #20]
 8003906:	409a      	lsls	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	430a      	orrs	r2, r1
 800390e:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2201      	movs	r2, #1
 8003914:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2200      	movs	r2, #0
 800391a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800391c:	7ffb      	ldrb	r3, [r7, #31]
}
 800391e:	4618      	mov	r0, r3
 8003920:	3728      	adds	r7, #40	@ 0x28
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	09896800 	.word	0x09896800
 800392c:	04c4b400 	.word	0x04c4b400

08003930 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003930:	b480      	push	{r7}
 8003932:	b087      	sub	sp, #28
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800393a:	2300      	movs	r3, #0
 800393c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800393e:	e15a      	b.n	8003bf6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	2101      	movs	r1, #1
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	fa01 f303 	lsl.w	r3, r1, r3
 800394c:	4013      	ands	r3, r2
 800394e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 814c 	beq.w	8003bf0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f003 0303 	and.w	r3, r3, #3
 8003960:	2b01      	cmp	r3, #1
 8003962:	d005      	beq.n	8003970 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800396c:	2b02      	cmp	r3, #2
 800396e:	d130      	bne.n	80039d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	2203      	movs	r2, #3
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	43db      	mvns	r3, r3
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	4013      	ands	r3, r2
 8003986:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	68da      	ldr	r2, [r3, #12]
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	693a      	ldr	r2, [r7, #16]
 8003996:	4313      	orrs	r3, r2
 8003998:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	693a      	ldr	r2, [r7, #16]
 800399e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039a6:	2201      	movs	r2, #1
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	43db      	mvns	r3, r3
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4013      	ands	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	091b      	lsrs	r3, r3, #4
 80039bc:	f003 0201 	and.w	r2, r3, #1
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f003 0303 	and.w	r3, r3, #3
 80039da:	2b03      	cmp	r3, #3
 80039dc:	d017      	beq.n	8003a0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	005b      	lsls	r3, r3, #1
 80039e8:	2203      	movs	r2, #3
 80039ea:	fa02 f303 	lsl.w	r3, r2, r3
 80039ee:	43db      	mvns	r3, r3
 80039f0:	693a      	ldr	r2, [r7, #16]
 80039f2:	4013      	ands	r3, r2
 80039f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	689a      	ldr	r2, [r3, #8]
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	693a      	ldr	r2, [r7, #16]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d123      	bne.n	8003a62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	08da      	lsrs	r2, r3, #3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	3208      	adds	r2, #8
 8003a22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	f003 0307 	and.w	r3, r3, #7
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	220f      	movs	r2, #15
 8003a32:	fa02 f303 	lsl.w	r3, r2, r3
 8003a36:	43db      	mvns	r3, r3
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	691a      	ldr	r2, [r3, #16]
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	08da      	lsrs	r2, r3, #3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	3208      	adds	r2, #8
 8003a5c:	6939      	ldr	r1, [r7, #16]
 8003a5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	2203      	movs	r2, #3
 8003a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a72:	43db      	mvns	r3, r3
 8003a74:	693a      	ldr	r2, [r7, #16]
 8003a76:	4013      	ands	r3, r2
 8003a78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f003 0203 	and.w	r2, r3, #3
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	005b      	lsls	r3, r3, #1
 8003a86:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8a:	693a      	ldr	r2, [r7, #16]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f000 80a6 	beq.w	8003bf0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aa4:	4b5b      	ldr	r3, [pc, #364]	@ (8003c14 <HAL_GPIO_Init+0x2e4>)
 8003aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aa8:	4a5a      	ldr	r2, [pc, #360]	@ (8003c14 <HAL_GPIO_Init+0x2e4>)
 8003aaa:	f043 0301 	orr.w	r3, r3, #1
 8003aae:	6613      	str	r3, [r2, #96]	@ 0x60
 8003ab0:	4b58      	ldr	r3, [pc, #352]	@ (8003c14 <HAL_GPIO_Init+0x2e4>)
 8003ab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ab4:	f003 0301 	and.w	r3, r3, #1
 8003ab8:	60bb      	str	r3, [r7, #8]
 8003aba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003abc:	4a56      	ldr	r2, [pc, #344]	@ (8003c18 <HAL_GPIO_Init+0x2e8>)
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	089b      	lsrs	r3, r3, #2
 8003ac2:	3302      	adds	r3, #2
 8003ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	f003 0303 	and.w	r3, r3, #3
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	220f      	movs	r2, #15
 8003ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad8:	43db      	mvns	r3, r3
 8003ada:	693a      	ldr	r2, [r7, #16]
 8003adc:	4013      	ands	r3, r2
 8003ade:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003ae6:	d01f      	beq.n	8003b28 <HAL_GPIO_Init+0x1f8>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a4c      	ldr	r2, [pc, #304]	@ (8003c1c <HAL_GPIO_Init+0x2ec>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d019      	beq.n	8003b24 <HAL_GPIO_Init+0x1f4>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4a4b      	ldr	r2, [pc, #300]	@ (8003c20 <HAL_GPIO_Init+0x2f0>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d013      	beq.n	8003b20 <HAL_GPIO_Init+0x1f0>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	4a4a      	ldr	r2, [pc, #296]	@ (8003c24 <HAL_GPIO_Init+0x2f4>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d00d      	beq.n	8003b1c <HAL_GPIO_Init+0x1ec>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	4a49      	ldr	r2, [pc, #292]	@ (8003c28 <HAL_GPIO_Init+0x2f8>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d007      	beq.n	8003b18 <HAL_GPIO_Init+0x1e8>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4a48      	ldr	r2, [pc, #288]	@ (8003c2c <HAL_GPIO_Init+0x2fc>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d101      	bne.n	8003b14 <HAL_GPIO_Init+0x1e4>
 8003b10:	2305      	movs	r3, #5
 8003b12:	e00a      	b.n	8003b2a <HAL_GPIO_Init+0x1fa>
 8003b14:	2306      	movs	r3, #6
 8003b16:	e008      	b.n	8003b2a <HAL_GPIO_Init+0x1fa>
 8003b18:	2304      	movs	r3, #4
 8003b1a:	e006      	b.n	8003b2a <HAL_GPIO_Init+0x1fa>
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e004      	b.n	8003b2a <HAL_GPIO_Init+0x1fa>
 8003b20:	2302      	movs	r3, #2
 8003b22:	e002      	b.n	8003b2a <HAL_GPIO_Init+0x1fa>
 8003b24:	2301      	movs	r3, #1
 8003b26:	e000      	b.n	8003b2a <HAL_GPIO_Init+0x1fa>
 8003b28:	2300      	movs	r3, #0
 8003b2a:	697a      	ldr	r2, [r7, #20]
 8003b2c:	f002 0203 	and.w	r2, r2, #3
 8003b30:	0092      	lsls	r2, r2, #2
 8003b32:	4093      	lsls	r3, r2
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b3a:	4937      	ldr	r1, [pc, #220]	@ (8003c18 <HAL_GPIO_Init+0x2e8>)
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	089b      	lsrs	r3, r3, #2
 8003b40:	3302      	adds	r3, #2
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b48:	4b39      	ldr	r3, [pc, #228]	@ (8003c30 <HAL_GPIO_Init+0x300>)
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	43db      	mvns	r3, r3
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	4013      	ands	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d003      	beq.n	8003b6c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b6c:	4a30      	ldr	r2, [pc, #192]	@ (8003c30 <HAL_GPIO_Init+0x300>)
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b72:	4b2f      	ldr	r3, [pc, #188]	@ (8003c30 <HAL_GPIO_Init+0x300>)
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	43db      	mvns	r3, r3
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	4013      	ands	r3, r2
 8003b80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d003      	beq.n	8003b96 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003b8e:	693a      	ldr	r2, [r7, #16]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b96:	4a26      	ldr	r2, [pc, #152]	@ (8003c30 <HAL_GPIO_Init+0x300>)
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003b9c:	4b24      	ldr	r3, [pc, #144]	@ (8003c30 <HAL_GPIO_Init+0x300>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	43db      	mvns	r3, r3
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	4013      	ands	r3, r2
 8003baa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d003      	beq.n	8003bc0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8003c30 <HAL_GPIO_Init+0x300>)
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003bc6:	4b1a      	ldr	r3, [pc, #104]	@ (8003c30 <HAL_GPIO_Init+0x300>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	43db      	mvns	r3, r3
 8003bd0:	693a      	ldr	r2, [r7, #16]
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003be2:	693a      	ldr	r2, [r7, #16]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003bea:	4a11      	ldr	r2, [pc, #68]	@ (8003c30 <HAL_GPIO_Init+0x300>)
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	f47f ae9d 	bne.w	8003940 <HAL_GPIO_Init+0x10>
  }
}
 8003c06:	bf00      	nop
 8003c08:	bf00      	nop
 8003c0a:	371c      	adds	r7, #28
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr
 8003c14:	40021000 	.word	0x40021000
 8003c18:	40010000 	.word	0x40010000
 8003c1c:	48000400 	.word	0x48000400
 8003c20:	48000800 	.word	0x48000800
 8003c24:	48000c00 	.word	0x48000c00
 8003c28:	48001000 	.word	0x48001000
 8003c2c:	48001400 	.word	0x48001400
 8003c30:	40010400 	.word	0x40010400

08003c34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	807b      	strh	r3, [r7, #2]
 8003c40:	4613      	mov	r3, r2
 8003c42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c44:	787b      	ldrb	r3, [r7, #1]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d003      	beq.n	8003c52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c4a:	887a      	ldrh	r2, [r7, #2]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c50:	e002      	b.n	8003c58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c52:	887a      	ldrh	r2, [r7, #2]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e0bb      	b.n	8003df2 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b05      	cmp	r3, #5
 8003c84:	d101      	bne.n	8003c8a <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e0b3      	b.n	8003df2 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d101      	bne.n	8003c9a <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e0ab      	b.n	8003df2 <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c9a:	4b58      	ldr	r3, [pc, #352]	@ (8003dfc <HAL_OPAMP_Init+0x198>)
 8003c9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c9e:	4a57      	ldr	r2, [pc, #348]	@ (8003dfc <HAL_OPAMP_Init+0x198>)
 8003ca0:	f043 0301 	orr.w	r3, r3, #1
 8003ca4:	6613      	str	r3, [r2, #96]	@ 0x60
 8003ca6:	4b55      	ldr	r3, [pc, #340]	@ (8003dfc <HAL_OPAMP_Init+0x198>)
 8003ca8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	60bb      	str	r3, [r7, #8]
 8003cb0:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d103      	bne.n	8003cc6 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7fc ffc2 	bl	8000c50 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	2b40      	cmp	r3, #64	@ 0x40
 8003cd2:	d003      	beq.n	8003cdc <HAL_OPAMP_Init+0x78>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	2b60      	cmp	r3, #96	@ 0x60
 8003cda:	d133      	bne.n	8003d44 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f023 0110 	bic.w	r1, r3, #16
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	4b41      	ldr	r3, [pc, #260]	@ (8003e00 <HAL_OPAMP_Init+0x19c>)
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6851      	ldr	r1, [r2, #4]
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6892      	ldr	r2, [r2, #8]
 8003d04:	4311      	orrs	r1, r2
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	6912      	ldr	r2, [r2, #16]
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	6879      	ldr	r1, [r7, #4]
 8003d0e:	7d09      	ldrb	r1, [r1, #20]
 8003d10:	2901      	cmp	r1, #1
 8003d12:	d102      	bne.n	8003d1a <HAL_OPAMP_Init+0xb6>
 8003d14:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d18:	e000      	b.n	8003d1c <HAL_OPAMP_Init+0xb8>
 8003d1a:	2100      	movs	r1, #0
 8003d1c:	4311      	orrs	r1, r2
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d22:	4311      	orrs	r1, r2
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003d28:	4311      	orrs	r1, r2
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d2e:	04d2      	lsls	r2, r2, #19
 8003d30:	4311      	orrs	r1, r2
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d36:	0612      	lsls	r2, r2, #24
 8003d38:	4311      	orrs	r1, r2
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6812      	ldr	r2, [r2, #0]
 8003d3e:	430b      	orrs	r3, r1
 8003d40:	6013      	str	r3, [r2, #0]
 8003d42:	e035      	b.n	8003db0 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f023 0110 	bic.w	r1, r3, #16
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	4b27      	ldr	r3, [pc, #156]	@ (8003e00 <HAL_OPAMP_Init+0x19c>)
 8003d62:	4013      	ands	r3, r2
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	6851      	ldr	r1, [r2, #4]
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	6892      	ldr	r2, [r2, #8]
 8003d6c:	4311      	orrs	r1, r2
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	68d2      	ldr	r2, [r2, #12]
 8003d72:	4311      	orrs	r1, r2
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	6912      	ldr	r2, [r2, #16]
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	6879      	ldr	r1, [r7, #4]
 8003d7c:	7d09      	ldrb	r1, [r1, #20]
 8003d7e:	2901      	cmp	r1, #1
 8003d80:	d102      	bne.n	8003d88 <HAL_OPAMP_Init+0x124>
 8003d82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d86:	e000      	b.n	8003d8a <HAL_OPAMP_Init+0x126>
 8003d88:	2100      	movs	r1, #0
 8003d8a:	4311      	orrs	r1, r2
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d90:	4311      	orrs	r1, r2
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003d96:	4311      	orrs	r1, r2
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d9c:	04d2      	lsls	r2, r2, #19
 8003d9e:	4311      	orrs	r1, r2
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003da4:	0612      	lsls	r2, r2, #24
 8003da6:	4311      	orrs	r1, r2
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	6812      	ldr	r2, [r2, #0]
 8003dac:	430b      	orrs	r3, r1
 8003dae:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	db10      	blt.n	8003ddc <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	699a      	ldr	r2, [r3, #24]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	69db      	ldr	r3, [r3, #28]
 8003dcc:	431a      	orrs	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d103      	bne.n	8003df0 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40021000 	.word	0x40021000
 8003e00:	e0003e11 	.word	0xe0003e11

08003e04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b085      	sub	sp, #20
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d141      	bne.n	8003e96 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e12:	4b4b      	ldr	r3, [pc, #300]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e1e:	d131      	bne.n	8003e84 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e20:	4b47      	ldr	r3, [pc, #284]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e26:	4a46      	ldr	r2, [pc, #280]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e30:	4b43      	ldr	r3, [pc, #268]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e38:	4a41      	ldr	r2, [pc, #260]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e40:	4b40      	ldr	r3, [pc, #256]	@ (8003f44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2232      	movs	r2, #50	@ 0x32
 8003e46:	fb02 f303 	mul.w	r3, r2, r3
 8003e4a:	4a3f      	ldr	r2, [pc, #252]	@ (8003f48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e50:	0c9b      	lsrs	r3, r3, #18
 8003e52:	3301      	adds	r3, #1
 8003e54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e56:	e002      	b.n	8003e5e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e5e:	4b38      	ldr	r3, [pc, #224]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e6a:	d102      	bne.n	8003e72 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1f2      	bne.n	8003e58 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e72:	4b33      	ldr	r3, [pc, #204]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e7e:	d158      	bne.n	8003f32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e057      	b.n	8003f34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e84:	4b2e      	ldr	r3, [pc, #184]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e8a:	4a2d      	ldr	r2, [pc, #180]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003e94:	e04d      	b.n	8003f32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e9c:	d141      	bne.n	8003f22 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e9e:	4b28      	ldr	r3, [pc, #160]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003ea6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eaa:	d131      	bne.n	8003f10 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003eac:	4b24      	ldr	r3, [pc, #144]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003eb2:	4a23      	ldr	r2, [pc, #140]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ebc:	4b20      	ldr	r3, [pc, #128]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003ec4:	4a1e      	ldr	r2, [pc, #120]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ec6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003eca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ecc:	4b1d      	ldr	r3, [pc, #116]	@ (8003f44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2232      	movs	r2, #50	@ 0x32
 8003ed2:	fb02 f303 	mul.w	r3, r2, r3
 8003ed6:	4a1c      	ldr	r2, [pc, #112]	@ (8003f48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8003edc:	0c9b      	lsrs	r3, r3, #18
 8003ede:	3301      	adds	r3, #1
 8003ee0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ee2:	e002      	b.n	8003eea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003eea:	4b15      	ldr	r3, [pc, #84]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ef2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ef6:	d102      	bne.n	8003efe <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d1f2      	bne.n	8003ee4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003efe:	4b10      	ldr	r3, [pc, #64]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f0a:	d112      	bne.n	8003f32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e011      	b.n	8003f34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f10:	4b0b      	ldr	r3, [pc, #44]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f16:	4a0a      	ldr	r2, [pc, #40]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003f20:	e007      	b.n	8003f32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f22:	4b07      	ldr	r3, [pc, #28]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f2a:	4a05      	ldr	r2, [pc, #20]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f2c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f30:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3714      	adds	r7, #20
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr
 8003f40:	40007000 	.word	0x40007000
 8003f44:	20000000 	.word	0x20000000
 8003f48:	431bde83 	.word	0x431bde83

08003f4c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003f50:	4b05      	ldr	r3, [pc, #20]	@ (8003f68 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	4a04      	ldr	r2, [pc, #16]	@ (8003f68 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003f56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f5a:	6093      	str	r3, [r2, #8]
}
 8003f5c:	bf00      	nop
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr
 8003f66:	bf00      	nop
 8003f68:	40007000 	.word	0x40007000

08003f6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b088      	sub	sp, #32
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e2fe      	b.n	800457c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d075      	beq.n	8004076 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f8a:	4b97      	ldr	r3, [pc, #604]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f003 030c 	and.w	r3, r3, #12
 8003f92:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f94:	4b94      	ldr	r3, [pc, #592]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	f003 0303 	and.w	r3, r3, #3
 8003f9c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	2b0c      	cmp	r3, #12
 8003fa2:	d102      	bne.n	8003faa <HAL_RCC_OscConfig+0x3e>
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	2b03      	cmp	r3, #3
 8003fa8:	d002      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x44>
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	2b08      	cmp	r3, #8
 8003fae:	d10b      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb0:	4b8d      	ldr	r3, [pc, #564]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d05b      	beq.n	8004074 <HAL_RCC_OscConfig+0x108>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d157      	bne.n	8004074 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e2d9      	b.n	800457c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd0:	d106      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x74>
 8003fd2:	4b85      	ldr	r3, [pc, #532]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a84      	ldr	r2, [pc, #528]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8003fd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	e01d      	b.n	800401c <HAL_RCC_OscConfig+0xb0>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fe8:	d10c      	bne.n	8004004 <HAL_RCC_OscConfig+0x98>
 8003fea:	4b7f      	ldr	r3, [pc, #508]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a7e      	ldr	r2, [pc, #504]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8003ff0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ff4:	6013      	str	r3, [r2, #0]
 8003ff6:	4b7c      	ldr	r3, [pc, #496]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a7b      	ldr	r2, [pc, #492]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8003ffc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004000:	6013      	str	r3, [r2, #0]
 8004002:	e00b      	b.n	800401c <HAL_RCC_OscConfig+0xb0>
 8004004:	4b78      	ldr	r3, [pc, #480]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a77      	ldr	r2, [pc, #476]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 800400a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800400e:	6013      	str	r3, [r2, #0]
 8004010:	4b75      	ldr	r3, [pc, #468]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a74      	ldr	r2, [pc, #464]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8004016:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800401a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d013      	beq.n	800404c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004024:	f7fd f9dc 	bl	80013e0 <HAL_GetTick>
 8004028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800402c:	f7fd f9d8 	bl	80013e0 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b64      	cmp	r3, #100	@ 0x64
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e29e      	b.n	800457c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800403e:	4b6a      	ldr	r3, [pc, #424]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d0f0      	beq.n	800402c <HAL_RCC_OscConfig+0xc0>
 800404a:	e014      	b.n	8004076 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800404c:	f7fd f9c8 	bl	80013e0 <HAL_GetTick>
 8004050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004052:	e008      	b.n	8004066 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004054:	f7fd f9c4 	bl	80013e0 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b64      	cmp	r3, #100	@ 0x64
 8004060:	d901      	bls.n	8004066 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e28a      	b.n	800457c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004066:	4b60      	ldr	r3, [pc, #384]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1f0      	bne.n	8004054 <HAL_RCC_OscConfig+0xe8>
 8004072:	e000      	b.n	8004076 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004074:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d075      	beq.n	800416e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004082:	4b59      	ldr	r3, [pc, #356]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 030c 	and.w	r3, r3, #12
 800408a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800408c:	4b56      	ldr	r3, [pc, #344]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	f003 0303 	and.w	r3, r3, #3
 8004094:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	2b0c      	cmp	r3, #12
 800409a:	d102      	bne.n	80040a2 <HAL_RCC_OscConfig+0x136>
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d002      	beq.n	80040a8 <HAL_RCC_OscConfig+0x13c>
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	2b04      	cmp	r3, #4
 80040a6:	d11f      	bne.n	80040e8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040a8:	4b4f      	ldr	r3, [pc, #316]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d005      	beq.n	80040c0 <HAL_RCC_OscConfig+0x154>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d101      	bne.n	80040c0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e25d      	b.n	800457c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040c0:	4b49      	ldr	r3, [pc, #292]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	061b      	lsls	r3, r3, #24
 80040ce:	4946      	ldr	r1, [pc, #280]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 80040d0:	4313      	orrs	r3, r2
 80040d2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80040d4:	4b45      	ldr	r3, [pc, #276]	@ (80041ec <HAL_RCC_OscConfig+0x280>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4618      	mov	r0, r3
 80040da:	f7fd f935 	bl	8001348 <HAL_InitTick>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d043      	beq.n	800416c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e249      	b.n	800457c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d023      	beq.n	8004138 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040f0:	4b3d      	ldr	r3, [pc, #244]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a3c      	ldr	r2, [pc, #240]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 80040f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040fc:	f7fd f970 	bl	80013e0 <HAL_GetTick>
 8004100:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004102:	e008      	b.n	8004116 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004104:	f7fd f96c 	bl	80013e0 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b02      	cmp	r3, #2
 8004110:	d901      	bls.n	8004116 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e232      	b.n	800457c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004116:	4b34      	ldr	r3, [pc, #208]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800411e:	2b00      	cmp	r3, #0
 8004120:	d0f0      	beq.n	8004104 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004122:	4b31      	ldr	r3, [pc, #196]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	061b      	lsls	r3, r3, #24
 8004130:	492d      	ldr	r1, [pc, #180]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8004132:	4313      	orrs	r3, r2
 8004134:	604b      	str	r3, [r1, #4]
 8004136:	e01a      	b.n	800416e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004138:	4b2b      	ldr	r3, [pc, #172]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a2a      	ldr	r2, [pc, #168]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 800413e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004142:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004144:	f7fd f94c 	bl	80013e0 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800414c:	f7fd f948 	bl	80013e0 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e20e      	b.n	800457c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800415e:	4b22      	ldr	r3, [pc, #136]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1f0      	bne.n	800414c <HAL_RCC_OscConfig+0x1e0>
 800416a:	e000      	b.n	800416e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800416c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0308 	and.w	r3, r3, #8
 8004176:	2b00      	cmp	r3, #0
 8004178:	d041      	beq.n	80041fe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	695b      	ldr	r3, [r3, #20]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d01c      	beq.n	80041bc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004182:	4b19      	ldr	r3, [pc, #100]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 8004184:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004188:	4a17      	ldr	r2, [pc, #92]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 800418a:	f043 0301 	orr.w	r3, r3, #1
 800418e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004192:	f7fd f925 	bl	80013e0 <HAL_GetTick>
 8004196:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004198:	e008      	b.n	80041ac <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800419a:	f7fd f921 	bl	80013e0 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d901      	bls.n	80041ac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e1e7      	b.n	800457c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041ac:	4b0e      	ldr	r3, [pc, #56]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 80041ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d0ef      	beq.n	800419a <HAL_RCC_OscConfig+0x22e>
 80041ba:	e020      	b.n	80041fe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041bc:	4b0a      	ldr	r3, [pc, #40]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 80041be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041c2:	4a09      	ldr	r2, [pc, #36]	@ (80041e8 <HAL_RCC_OscConfig+0x27c>)
 80041c4:	f023 0301 	bic.w	r3, r3, #1
 80041c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041cc:	f7fd f908 	bl	80013e0 <HAL_GetTick>
 80041d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041d2:	e00d      	b.n	80041f0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041d4:	f7fd f904 	bl	80013e0 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d906      	bls.n	80041f0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e1ca      	b.n	800457c <HAL_RCC_OscConfig+0x610>
 80041e6:	bf00      	nop
 80041e8:	40021000 	.word	0x40021000
 80041ec:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041f0:	4b8c      	ldr	r3, [pc, #560]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80041f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041f6:	f003 0302 	and.w	r3, r3, #2
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1ea      	bne.n	80041d4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0304 	and.w	r3, r3, #4
 8004206:	2b00      	cmp	r3, #0
 8004208:	f000 80a6 	beq.w	8004358 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800420c:	2300      	movs	r3, #0
 800420e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004210:	4b84      	ldr	r3, [pc, #528]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 8004212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004214:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d101      	bne.n	8004220 <HAL_RCC_OscConfig+0x2b4>
 800421c:	2301      	movs	r3, #1
 800421e:	e000      	b.n	8004222 <HAL_RCC_OscConfig+0x2b6>
 8004220:	2300      	movs	r3, #0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00d      	beq.n	8004242 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004226:	4b7f      	ldr	r3, [pc, #508]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 8004228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422a:	4a7e      	ldr	r2, [pc, #504]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 800422c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004230:	6593      	str	r3, [r2, #88]	@ 0x58
 8004232:	4b7c      	ldr	r3, [pc, #496]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 8004234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004236:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800423a:	60fb      	str	r3, [r7, #12]
 800423c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800423e:	2301      	movs	r3, #1
 8004240:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004242:	4b79      	ldr	r3, [pc, #484]	@ (8004428 <HAL_RCC_OscConfig+0x4bc>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800424a:	2b00      	cmp	r3, #0
 800424c:	d118      	bne.n	8004280 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800424e:	4b76      	ldr	r3, [pc, #472]	@ (8004428 <HAL_RCC_OscConfig+0x4bc>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a75      	ldr	r2, [pc, #468]	@ (8004428 <HAL_RCC_OscConfig+0x4bc>)
 8004254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004258:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800425a:	f7fd f8c1 	bl	80013e0 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004260:	e008      	b.n	8004274 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004262:	f7fd f8bd 	bl	80013e0 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b02      	cmp	r3, #2
 800426e:	d901      	bls.n	8004274 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e183      	b.n	800457c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004274:	4b6c      	ldr	r3, [pc, #432]	@ (8004428 <HAL_RCC_OscConfig+0x4bc>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427c:	2b00      	cmp	r3, #0
 800427e:	d0f0      	beq.n	8004262 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d108      	bne.n	800429a <HAL_RCC_OscConfig+0x32e>
 8004288:	4b66      	ldr	r3, [pc, #408]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 800428a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800428e:	4a65      	ldr	r2, [pc, #404]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 8004290:	f043 0301 	orr.w	r3, r3, #1
 8004294:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004298:	e024      	b.n	80042e4 <HAL_RCC_OscConfig+0x378>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	2b05      	cmp	r3, #5
 80042a0:	d110      	bne.n	80042c4 <HAL_RCC_OscConfig+0x358>
 80042a2:	4b60      	ldr	r3, [pc, #384]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80042a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042a8:	4a5e      	ldr	r2, [pc, #376]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80042aa:	f043 0304 	orr.w	r3, r3, #4
 80042ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042b2:	4b5c      	ldr	r3, [pc, #368]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80042b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042b8:	4a5a      	ldr	r2, [pc, #360]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80042ba:	f043 0301 	orr.w	r3, r3, #1
 80042be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042c2:	e00f      	b.n	80042e4 <HAL_RCC_OscConfig+0x378>
 80042c4:	4b57      	ldr	r3, [pc, #348]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80042c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ca:	4a56      	ldr	r2, [pc, #344]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80042cc:	f023 0301 	bic.w	r3, r3, #1
 80042d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042d4:	4b53      	ldr	r3, [pc, #332]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80042d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042da:	4a52      	ldr	r2, [pc, #328]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80042dc:	f023 0304 	bic.w	r3, r3, #4
 80042e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d016      	beq.n	800431a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ec:	f7fd f878 	bl	80013e0 <HAL_GetTick>
 80042f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042f2:	e00a      	b.n	800430a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042f4:	f7fd f874 	bl	80013e0 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004302:	4293      	cmp	r3, r2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e138      	b.n	800457c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800430a:	4b46      	ldr	r3, [pc, #280]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 800430c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d0ed      	beq.n	80042f4 <HAL_RCC_OscConfig+0x388>
 8004318:	e015      	b.n	8004346 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800431a:	f7fd f861 	bl	80013e0 <HAL_GetTick>
 800431e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004320:	e00a      	b.n	8004338 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004322:	f7fd f85d 	bl	80013e0 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004330:	4293      	cmp	r3, r2
 8004332:	d901      	bls.n	8004338 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e121      	b.n	800457c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004338:	4b3a      	ldr	r3, [pc, #232]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 800433a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1ed      	bne.n	8004322 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004346:	7ffb      	ldrb	r3, [r7, #31]
 8004348:	2b01      	cmp	r3, #1
 800434a:	d105      	bne.n	8004358 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800434c:	4b35      	ldr	r3, [pc, #212]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 800434e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004350:	4a34      	ldr	r2, [pc, #208]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 8004352:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004356:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0320 	and.w	r3, r3, #32
 8004360:	2b00      	cmp	r3, #0
 8004362:	d03c      	beq.n	80043de <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	699b      	ldr	r3, [r3, #24]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d01c      	beq.n	80043a6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800436c:	4b2d      	ldr	r3, [pc, #180]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 800436e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004372:	4a2c      	ldr	r2, [pc, #176]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 8004374:	f043 0301 	orr.w	r3, r3, #1
 8004378:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800437c:	f7fd f830 	bl	80013e0 <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004382:	e008      	b.n	8004396 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004384:	f7fd f82c 	bl	80013e0 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e0f2      	b.n	800457c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004396:	4b23      	ldr	r3, [pc, #140]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 8004398:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0ef      	beq.n	8004384 <HAL_RCC_OscConfig+0x418>
 80043a4:	e01b      	b.n	80043de <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80043a6:	4b1f      	ldr	r3, [pc, #124]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80043a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043ac:	4a1d      	ldr	r2, [pc, #116]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80043ae:	f023 0301 	bic.w	r3, r3, #1
 80043b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043b6:	f7fd f813 	bl	80013e0 <HAL_GetTick>
 80043ba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80043bc:	e008      	b.n	80043d0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043be:	f7fd f80f 	bl	80013e0 <HAL_GetTick>
 80043c2:	4602      	mov	r2, r0
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d901      	bls.n	80043d0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	e0d5      	b.n	800457c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80043d0:	4b14      	ldr	r3, [pc, #80]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80043d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1ef      	bne.n	80043be <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	69db      	ldr	r3, [r3, #28]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f000 80c9 	beq.w	800457a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043e8:	4b0e      	ldr	r3, [pc, #56]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f003 030c 	and.w	r3, r3, #12
 80043f0:	2b0c      	cmp	r3, #12
 80043f2:	f000 8083 	beq.w	80044fc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	69db      	ldr	r3, [r3, #28]
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d15e      	bne.n	80044bc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043fe:	4b09      	ldr	r3, [pc, #36]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a08      	ldr	r2, [pc, #32]	@ (8004424 <HAL_RCC_OscConfig+0x4b8>)
 8004404:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004408:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800440a:	f7fc ffe9 	bl	80013e0 <HAL_GetTick>
 800440e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004410:	e00c      	b.n	800442c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004412:	f7fc ffe5 	bl	80013e0 <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	2b02      	cmp	r3, #2
 800441e:	d905      	bls.n	800442c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e0ab      	b.n	800457c <HAL_RCC_OscConfig+0x610>
 8004424:	40021000 	.word	0x40021000
 8004428:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800442c:	4b55      	ldr	r3, [pc, #340]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1ec      	bne.n	8004412 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004438:	4b52      	ldr	r3, [pc, #328]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 800443a:	68da      	ldr	r2, [r3, #12]
 800443c:	4b52      	ldr	r3, [pc, #328]	@ (8004588 <HAL_RCC_OscConfig+0x61c>)
 800443e:	4013      	ands	r3, r2
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6a11      	ldr	r1, [r2, #32]
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004448:	3a01      	subs	r2, #1
 800444a:	0112      	lsls	r2, r2, #4
 800444c:	4311      	orrs	r1, r2
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004452:	0212      	lsls	r2, r2, #8
 8004454:	4311      	orrs	r1, r2
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800445a:	0852      	lsrs	r2, r2, #1
 800445c:	3a01      	subs	r2, #1
 800445e:	0552      	lsls	r2, r2, #21
 8004460:	4311      	orrs	r1, r2
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004466:	0852      	lsrs	r2, r2, #1
 8004468:	3a01      	subs	r2, #1
 800446a:	0652      	lsls	r2, r2, #25
 800446c:	4311      	orrs	r1, r2
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004472:	06d2      	lsls	r2, r2, #27
 8004474:	430a      	orrs	r2, r1
 8004476:	4943      	ldr	r1, [pc, #268]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 8004478:	4313      	orrs	r3, r2
 800447a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800447c:	4b41      	ldr	r3, [pc, #260]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a40      	ldr	r2, [pc, #256]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 8004482:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004486:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004488:	4b3e      	ldr	r3, [pc, #248]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	4a3d      	ldr	r2, [pc, #244]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 800448e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004492:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004494:	f7fc ffa4 	bl	80013e0 <HAL_GetTick>
 8004498:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800449a:	e008      	b.n	80044ae <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800449c:	f7fc ffa0 	bl	80013e0 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	2b02      	cmp	r3, #2
 80044a8:	d901      	bls.n	80044ae <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e066      	b.n	800457c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044ae:	4b35      	ldr	r3, [pc, #212]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d0f0      	beq.n	800449c <HAL_RCC_OscConfig+0x530>
 80044ba:	e05e      	b.n	800457a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044bc:	4b31      	ldr	r3, [pc, #196]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a30      	ldr	r2, [pc, #192]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 80044c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c8:	f7fc ff8a 	bl	80013e0 <HAL_GetTick>
 80044cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044ce:	e008      	b.n	80044e2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044d0:	f7fc ff86 	bl	80013e0 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e04c      	b.n	800457c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044e2:	4b28      	ldr	r3, [pc, #160]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1f0      	bne.n	80044d0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80044ee:	4b25      	ldr	r3, [pc, #148]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 80044f0:	68da      	ldr	r2, [r3, #12]
 80044f2:	4924      	ldr	r1, [pc, #144]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 80044f4:	4b25      	ldr	r3, [pc, #148]	@ (800458c <HAL_RCC_OscConfig+0x620>)
 80044f6:	4013      	ands	r3, r2
 80044f8:	60cb      	str	r3, [r1, #12]
 80044fa:	e03e      	b.n	800457a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	69db      	ldr	r3, [r3, #28]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d101      	bne.n	8004508 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e039      	b.n	800457c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004508:	4b1e      	ldr	r3, [pc, #120]	@ (8004584 <HAL_RCC_OscConfig+0x618>)
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	f003 0203 	and.w	r2, r3, #3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a1b      	ldr	r3, [r3, #32]
 8004518:	429a      	cmp	r2, r3
 800451a:	d12c      	bne.n	8004576 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004526:	3b01      	subs	r3, #1
 8004528:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800452a:	429a      	cmp	r2, r3
 800452c:	d123      	bne.n	8004576 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004538:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800453a:	429a      	cmp	r2, r3
 800453c:	d11b      	bne.n	8004576 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004548:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800454a:	429a      	cmp	r2, r3
 800454c:	d113      	bne.n	8004576 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004558:	085b      	lsrs	r3, r3, #1
 800455a:	3b01      	subs	r3, #1
 800455c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800455e:	429a      	cmp	r2, r3
 8004560:	d109      	bne.n	8004576 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800456c:	085b      	lsrs	r3, r3, #1
 800456e:	3b01      	subs	r3, #1
 8004570:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004572:	429a      	cmp	r2, r3
 8004574:	d001      	beq.n	800457a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e000      	b.n	800457c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3720      	adds	r7, #32
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}
 8004584:	40021000 	.word	0x40021000
 8004588:	019f800c 	.word	0x019f800c
 800458c:	feeefffc 	.word	0xfeeefffc

08004590 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800459a:	2300      	movs	r3, #0
 800459c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d101      	bne.n	80045a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e11e      	b.n	80047e6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045a8:	4b91      	ldr	r3, [pc, #580]	@ (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 030f 	and.w	r3, r3, #15
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d910      	bls.n	80045d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045b6:	4b8e      	ldr	r3, [pc, #568]	@ (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f023 020f 	bic.w	r2, r3, #15
 80045be:	498c      	ldr	r1, [pc, #560]	@ (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045c6:	4b8a      	ldr	r3, [pc, #552]	@ (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	683a      	ldr	r2, [r7, #0]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d001      	beq.n	80045d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e106      	b.n	80047e6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0301 	and.w	r3, r3, #1
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d073      	beq.n	80046cc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	2b03      	cmp	r3, #3
 80045ea:	d129      	bne.n	8004640 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045ec:	4b81      	ldr	r3, [pc, #516]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d101      	bne.n	80045fc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e0f4      	b.n	80047e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80045fc:	f000 f972 	bl	80048e4 <RCC_GetSysClockFreqFromPLLSource>
 8004600:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	4a7c      	ldr	r2, [pc, #496]	@ (80047f8 <HAL_RCC_ClockConfig+0x268>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d93f      	bls.n	800468a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800460a:	4b7a      	ldr	r3, [pc, #488]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d009      	beq.n	800462a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800461e:	2b00      	cmp	r3, #0
 8004620:	d033      	beq.n	800468a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004626:	2b00      	cmp	r3, #0
 8004628:	d12f      	bne.n	800468a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800462a:	4b72      	ldr	r3, [pc, #456]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004632:	4a70      	ldr	r2, [pc, #448]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 8004634:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004638:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800463a:	2380      	movs	r3, #128	@ 0x80
 800463c:	617b      	str	r3, [r7, #20]
 800463e:	e024      	b.n	800468a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2b02      	cmp	r3, #2
 8004646:	d107      	bne.n	8004658 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004648:	4b6a      	ldr	r3, [pc, #424]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d109      	bne.n	8004668 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e0c6      	b.n	80047e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004658:	4b66      	ldr	r3, [pc, #408]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e0be      	b.n	80047e6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004668:	f000 f8ce 	bl	8004808 <HAL_RCC_GetSysClockFreq>
 800466c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	4a61      	ldr	r2, [pc, #388]	@ (80047f8 <HAL_RCC_ClockConfig+0x268>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d909      	bls.n	800468a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004676:	4b5f      	ldr	r3, [pc, #380]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800467e:	4a5d      	ldr	r2, [pc, #372]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 8004680:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004684:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004686:	2380      	movs	r3, #128	@ 0x80
 8004688:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800468a:	4b5a      	ldr	r3, [pc, #360]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f023 0203 	bic.w	r2, r3, #3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	4957      	ldr	r1, [pc, #348]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 8004698:	4313      	orrs	r3, r2
 800469a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800469c:	f7fc fea0 	bl	80013e0 <HAL_GetTick>
 80046a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046a2:	e00a      	b.n	80046ba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046a4:	f7fc fe9c 	bl	80013e0 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e095      	b.n	80047e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ba:	4b4e      	ldr	r3, [pc, #312]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f003 020c 	and.w	r2, r3, #12
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d1eb      	bne.n	80046a4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d023      	beq.n	8004720 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0304 	and.w	r3, r3, #4
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d005      	beq.n	80046f0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046e4:	4b43      	ldr	r3, [pc, #268]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	4a42      	ldr	r2, [pc, #264]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 80046ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80046ee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0308 	and.w	r3, r3, #8
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d007      	beq.n	800470c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80046fc:	4b3d      	ldr	r3, [pc, #244]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004704:	4a3b      	ldr	r2, [pc, #236]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 8004706:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800470a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800470c:	4b39      	ldr	r3, [pc, #228]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	4936      	ldr	r1, [pc, #216]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 800471a:	4313      	orrs	r3, r2
 800471c:	608b      	str	r3, [r1, #8]
 800471e:	e008      	b.n	8004732 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	2b80      	cmp	r3, #128	@ 0x80
 8004724:	d105      	bne.n	8004732 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004726:	4b33      	ldr	r3, [pc, #204]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	4a32      	ldr	r2, [pc, #200]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 800472c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004730:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004732:	4b2f      	ldr	r3, [pc, #188]	@ (80047f0 <HAL_RCC_ClockConfig+0x260>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 030f 	and.w	r3, r3, #15
 800473a:	683a      	ldr	r2, [r7, #0]
 800473c:	429a      	cmp	r2, r3
 800473e:	d21d      	bcs.n	800477c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004740:	4b2b      	ldr	r3, [pc, #172]	@ (80047f0 <HAL_RCC_ClockConfig+0x260>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f023 020f 	bic.w	r2, r3, #15
 8004748:	4929      	ldr	r1, [pc, #164]	@ (80047f0 <HAL_RCC_ClockConfig+0x260>)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	4313      	orrs	r3, r2
 800474e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004750:	f7fc fe46 	bl	80013e0 <HAL_GetTick>
 8004754:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004756:	e00a      	b.n	800476e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004758:	f7fc fe42 	bl	80013e0 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004766:	4293      	cmp	r3, r2
 8004768:	d901      	bls.n	800476e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e03b      	b.n	80047e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800476e:	4b20      	ldr	r3, [pc, #128]	@ (80047f0 <HAL_RCC_ClockConfig+0x260>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 030f 	and.w	r3, r3, #15
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	429a      	cmp	r2, r3
 800477a:	d1ed      	bne.n	8004758 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 0304 	and.w	r3, r3, #4
 8004784:	2b00      	cmp	r3, #0
 8004786:	d008      	beq.n	800479a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004788:	4b1a      	ldr	r3, [pc, #104]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	4917      	ldr	r1, [pc, #92]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 8004796:	4313      	orrs	r3, r2
 8004798:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0308 	and.w	r3, r3, #8
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d009      	beq.n	80047ba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047a6:	4b13      	ldr	r3, [pc, #76]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	00db      	lsls	r3, r3, #3
 80047b4:	490f      	ldr	r1, [pc, #60]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 80047b6:	4313      	orrs	r3, r2
 80047b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047ba:	f000 f825 	bl	8004808 <HAL_RCC_GetSysClockFreq>
 80047be:	4602      	mov	r2, r0
 80047c0:	4b0c      	ldr	r3, [pc, #48]	@ (80047f4 <HAL_RCC_ClockConfig+0x264>)
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	091b      	lsrs	r3, r3, #4
 80047c6:	f003 030f 	and.w	r3, r3, #15
 80047ca:	490c      	ldr	r1, [pc, #48]	@ (80047fc <HAL_RCC_ClockConfig+0x26c>)
 80047cc:	5ccb      	ldrb	r3, [r1, r3]
 80047ce:	f003 031f 	and.w	r3, r3, #31
 80047d2:	fa22 f303 	lsr.w	r3, r2, r3
 80047d6:	4a0a      	ldr	r2, [pc, #40]	@ (8004800 <HAL_RCC_ClockConfig+0x270>)
 80047d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80047da:	4b0a      	ldr	r3, [pc, #40]	@ (8004804 <HAL_RCC_ClockConfig+0x274>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4618      	mov	r0, r3
 80047e0:	f7fc fdb2 	bl	8001348 <HAL_InitTick>
 80047e4:	4603      	mov	r3, r0
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3718      	adds	r7, #24
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	40022000 	.word	0x40022000
 80047f4:	40021000 	.word	0x40021000
 80047f8:	04c4b400 	.word	0x04c4b400
 80047fc:	080066e0 	.word	0x080066e0
 8004800:	20000000 	.word	0x20000000
 8004804:	20000004 	.word	0x20000004

08004808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004808:	b480      	push	{r7}
 800480a:	b087      	sub	sp, #28
 800480c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800480e:	4b2c      	ldr	r3, [pc, #176]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f003 030c 	and.w	r3, r3, #12
 8004816:	2b04      	cmp	r3, #4
 8004818:	d102      	bne.n	8004820 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800481a:	4b2a      	ldr	r3, [pc, #168]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800481c:	613b      	str	r3, [r7, #16]
 800481e:	e047      	b.n	80048b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004820:	4b27      	ldr	r3, [pc, #156]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f003 030c 	and.w	r3, r3, #12
 8004828:	2b08      	cmp	r3, #8
 800482a:	d102      	bne.n	8004832 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800482c:	4b26      	ldr	r3, [pc, #152]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800482e:	613b      	str	r3, [r7, #16]
 8004830:	e03e      	b.n	80048b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004832:	4b23      	ldr	r3, [pc, #140]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 030c 	and.w	r3, r3, #12
 800483a:	2b0c      	cmp	r3, #12
 800483c:	d136      	bne.n	80048ac <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800483e:	4b20      	ldr	r3, [pc, #128]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	f003 0303 	and.w	r3, r3, #3
 8004846:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004848:	4b1d      	ldr	r3, [pc, #116]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	091b      	lsrs	r3, r3, #4
 800484e:	f003 030f 	and.w	r3, r3, #15
 8004852:	3301      	adds	r3, #1
 8004854:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2b03      	cmp	r3, #3
 800485a:	d10c      	bne.n	8004876 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800485c:	4a1a      	ldr	r2, [pc, #104]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	fbb2 f3f3 	udiv	r3, r2, r3
 8004864:	4a16      	ldr	r2, [pc, #88]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004866:	68d2      	ldr	r2, [r2, #12]
 8004868:	0a12      	lsrs	r2, r2, #8
 800486a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800486e:	fb02 f303 	mul.w	r3, r2, r3
 8004872:	617b      	str	r3, [r7, #20]
      break;
 8004874:	e00c      	b.n	8004890 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004876:	4a13      	ldr	r2, [pc, #76]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	fbb2 f3f3 	udiv	r3, r2, r3
 800487e:	4a10      	ldr	r2, [pc, #64]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004880:	68d2      	ldr	r2, [r2, #12]
 8004882:	0a12      	lsrs	r2, r2, #8
 8004884:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004888:	fb02 f303 	mul.w	r3, r2, r3
 800488c:	617b      	str	r3, [r7, #20]
      break;
 800488e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004890:	4b0b      	ldr	r3, [pc, #44]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	0e5b      	lsrs	r3, r3, #25
 8004896:	f003 0303 	and.w	r3, r3, #3
 800489a:	3301      	adds	r3, #1
 800489c:	005b      	lsls	r3, r3, #1
 800489e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80048a0:	697a      	ldr	r2, [r7, #20]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a8:	613b      	str	r3, [r7, #16]
 80048aa:	e001      	b.n	80048b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80048ac:	2300      	movs	r3, #0
 80048ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80048b0:	693b      	ldr	r3, [r7, #16]
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	371c      	adds	r7, #28
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	40021000 	.word	0x40021000
 80048c4:	00f42400 	.word	0x00f42400
 80048c8:	007a1200 	.word	0x007a1200

080048cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048cc:	b480      	push	{r7}
 80048ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048d0:	4b03      	ldr	r3, [pc, #12]	@ (80048e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80048d2:	681b      	ldr	r3, [r3, #0]
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	20000000 	.word	0x20000000

080048e4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b087      	sub	sp, #28
 80048e8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80048ea:	4b1e      	ldr	r3, [pc, #120]	@ (8004964 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	f003 0303 	and.w	r3, r3, #3
 80048f2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80048f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004964 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	091b      	lsrs	r3, r3, #4
 80048fa:	f003 030f 	and.w	r3, r3, #15
 80048fe:	3301      	adds	r3, #1
 8004900:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	2b03      	cmp	r3, #3
 8004906:	d10c      	bne.n	8004922 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004908:	4a17      	ldr	r2, [pc, #92]	@ (8004968 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004910:	4a14      	ldr	r2, [pc, #80]	@ (8004964 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004912:	68d2      	ldr	r2, [r2, #12]
 8004914:	0a12      	lsrs	r2, r2, #8
 8004916:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800491a:	fb02 f303 	mul.w	r3, r2, r3
 800491e:	617b      	str	r3, [r7, #20]
    break;
 8004920:	e00c      	b.n	800493c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004922:	4a12      	ldr	r2, [pc, #72]	@ (800496c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	fbb2 f3f3 	udiv	r3, r2, r3
 800492a:	4a0e      	ldr	r2, [pc, #56]	@ (8004964 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800492c:	68d2      	ldr	r2, [r2, #12]
 800492e:	0a12      	lsrs	r2, r2, #8
 8004930:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004934:	fb02 f303 	mul.w	r3, r2, r3
 8004938:	617b      	str	r3, [r7, #20]
    break;
 800493a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800493c:	4b09      	ldr	r3, [pc, #36]	@ (8004964 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	0e5b      	lsrs	r3, r3, #25
 8004942:	f003 0303 	and.w	r3, r3, #3
 8004946:	3301      	adds	r3, #1
 8004948:	005b      	lsls	r3, r3, #1
 800494a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800494c:	697a      	ldr	r2, [r7, #20]
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	fbb2 f3f3 	udiv	r3, r2, r3
 8004954:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004956:	687b      	ldr	r3, [r7, #4]
}
 8004958:	4618      	mov	r0, r3
 800495a:	371c      	adds	r7, #28
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	40021000 	.word	0x40021000
 8004968:	007a1200 	.word	0x007a1200
 800496c:	00f42400 	.word	0x00f42400

08004970 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b086      	sub	sp, #24
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004978:	2300      	movs	r3, #0
 800497a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800497c:	2300      	movs	r3, #0
 800497e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004988:	2b00      	cmp	r3, #0
 800498a:	f000 8098 	beq.w	8004abe <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800498e:	2300      	movs	r3, #0
 8004990:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004992:	4b43      	ldr	r3, [pc, #268]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d10d      	bne.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800499e:	4b40      	ldr	r3, [pc, #256]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049a2:	4a3f      	ldr	r2, [pc, #252]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80049aa:	4b3d      	ldr	r3, [pc, #244]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049b2:	60bb      	str	r3, [r7, #8]
 80049b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049b6:	2301      	movs	r3, #1
 80049b8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049ba:	4b3a      	ldr	r3, [pc, #232]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a39      	ldr	r2, [pc, #228]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80049c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80049c6:	f7fc fd0b 	bl	80013e0 <HAL_GetTick>
 80049ca:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80049cc:	e009      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049ce:	f7fc fd07 	bl	80013e0 <HAL_GetTick>
 80049d2:	4602      	mov	r2, r0
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d902      	bls.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	74fb      	strb	r3, [r7, #19]
        break;
 80049e0:	e005      	b.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80049e2:	4b30      	ldr	r3, [pc, #192]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d0ef      	beq.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80049ee:	7cfb      	ldrb	r3, [r7, #19]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d159      	bne.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80049f4:	4b2a      	ldr	r3, [pc, #168]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049fe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d01e      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d019      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a10:	4b23      	ldr	r3, [pc, #140]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a1a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a1c:	4b20      	ldr	r3, [pc, #128]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a22:	4a1f      	ldr	r2, [pc, #124]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a32:	4a1b      	ldr	r2, [pc, #108]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a3c:	4a18      	ldr	r2, [pc, #96]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d016      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a4e:	f7fc fcc7 	bl	80013e0 <HAL_GetTick>
 8004a52:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a54:	e00b      	b.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a56:	f7fc fcc3 	bl	80013e0 <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d902      	bls.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	74fb      	strb	r3, [r7, #19]
            break;
 8004a6c:	e006      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d0ec      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004a7c:	7cfb      	ldrb	r3, [r7, #19]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10b      	bne.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a82:	4b07      	ldr	r3, [pc, #28]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a90:	4903      	ldr	r1, [pc, #12]	@ (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a92:	4313      	orrs	r3, r2
 8004a94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004a98:	e008      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004a9a:	7cfb      	ldrb	r3, [r7, #19]
 8004a9c:	74bb      	strb	r3, [r7, #18]
 8004a9e:	e005      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004aa0:	40021000 	.word	0x40021000
 8004aa4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aa8:	7cfb      	ldrb	r3, [r7, #19]
 8004aaa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004aac:	7c7b      	ldrb	r3, [r7, #17]
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d105      	bne.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ab2:	4ba6      	ldr	r3, [pc, #664]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab6:	4aa5      	ldr	r2, [pc, #660]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ab8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004abc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00a      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004aca:	4ba0      	ldr	r3, [pc, #640]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad0:	f023 0203 	bic.w	r2, r3, #3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	499c      	ldr	r1, [pc, #624]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0302 	and.w	r3, r3, #2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d00a      	beq.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004aec:	4b97      	ldr	r3, [pc, #604]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af2:	f023 020c 	bic.w	r2, r3, #12
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	4994      	ldr	r1, [pc, #592]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004afc:	4313      	orrs	r3, r2
 8004afe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 0304 	and.w	r3, r3, #4
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00a      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b0e:	4b8f      	ldr	r3, [pc, #572]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b14:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	498b      	ldr	r1, [pc, #556]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 0308 	and.w	r3, r3, #8
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d00a      	beq.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b30:	4b86      	ldr	r3, [pc, #536]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b36:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	4983      	ldr	r1, [pc, #524]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0320 	and.w	r3, r3, #32
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00a      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b52:	4b7e      	ldr	r3, [pc, #504]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b58:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	695b      	ldr	r3, [r3, #20]
 8004b60:	497a      	ldr	r1, [pc, #488]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b62:	4313      	orrs	r3, r2
 8004b64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d00a      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b74:	4b75      	ldr	r3, [pc, #468]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b7a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	4972      	ldr	r1, [pc, #456]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00a      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b96:	4b6d      	ldr	r3, [pc, #436]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b9c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	69db      	ldr	r3, [r3, #28]
 8004ba4:	4969      	ldr	r1, [pc, #420]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d00a      	beq.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004bb8:	4b64      	ldr	r3, [pc, #400]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bbe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	4961      	ldr	r1, [pc, #388]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00a      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bda:	4b5c      	ldr	r3, [pc, #368]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004be0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be8:	4958      	ldr	r1, [pc, #352]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bea:	4313      	orrs	r3, r2
 8004bec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d015      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004bfc:	4b53      	ldr	r3, [pc, #332]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c02:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0a:	4950      	ldr	r1, [pc, #320]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c1a:	d105      	bne.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c1c:	4b4b      	ldr	r3, [pc, #300]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	4a4a      	ldr	r2, [pc, #296]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c26:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d015      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c34:	4b45      	ldr	r3, [pc, #276]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c3a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c42:	4942      	ldr	r1, [pc, #264]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c52:	d105      	bne.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c54:	4b3d      	ldr	r3, [pc, #244]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	4a3c      	ldr	r2, [pc, #240]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c5e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d015      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004c6c:	4b37      	ldr	r3, [pc, #220]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c72:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7a:	4934      	ldr	r1, [pc, #208]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c8a:	d105      	bne.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c8c:	4b2f      	ldr	r3, [pc, #188]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	4a2e      	ldr	r2, [pc, #184]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c96:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d015      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ca4:	4b29      	ldr	r3, [pc, #164]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004caa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cb2:	4926      	ldr	r1, [pc, #152]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cbe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cc2:	d105      	bne.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cc4:	4b21      	ldr	r3, [pc, #132]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	4a20      	ldr	r2, [pc, #128]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004cce:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d015      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ce2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cea:	4918      	ldr	r1, [pc, #96]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cfa:	d105      	bne.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cfc:	4b13      	ldr	r3, [pc, #76]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	4a12      	ldr	r2, [pc, #72]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d06:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d015      	beq.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004d14:	4b0d      	ldr	r3, [pc, #52]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d1a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d22:	490a      	ldr	r1, [pc, #40]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d24:	4313      	orrs	r3, r2
 8004d26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d32:	d105      	bne.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004d34:	4b05      	ldr	r3, [pc, #20]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	4a04      	ldr	r2, [pc, #16]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d3e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004d40:	7cbb      	ldrb	r3, [r7, #18]
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3718      	adds	r7, #24
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	40021000 	.word	0x40021000

08004d50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d101      	bne.n	8004d62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e049      	b.n	8004df6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d106      	bne.n	8004d7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f7fc f9d6 	bl	8001128 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2202      	movs	r2, #2
 8004d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	3304      	adds	r3, #4
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	4610      	mov	r0, r2
 8004d90:	f000 fc7c 	bl	800568c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004df4:	2300      	movs	r3, #0
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3708      	adds	r7, #8
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}

08004dfe <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004dfe:	b580      	push	{r7, lr}
 8004e00:	b082      	sub	sp, #8
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d101      	bne.n	8004e10 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e049      	b.n	8004ea4 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d106      	bne.n	8004e2a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 f841 	bl	8004eac <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2202      	movs	r2, #2
 8004e2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	3304      	adds	r3, #4
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	4610      	mov	r0, r2
 8004e3e:	f000 fc25 	bl	800568c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2201      	movs	r2, #1
 8004e56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2201      	movs	r2, #1
 8004e66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2201      	movs	r2, #1
 8004e76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2201      	movs	r2, #1
 8004e86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ea2:	2300      	movs	r3, #0
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3708      	adds	r7, #8
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e049      	b.n	8004f66 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d106      	bne.n	8004eec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 f841 	bl	8004f6e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2202      	movs	r2, #2
 8004ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	3304      	adds	r3, #4
 8004efc:	4619      	mov	r1, r3
 8004efe:	4610      	mov	r0, r2
 8004f00:	f000 fbc4 	bl	800568c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f6e:	b480      	push	{r7}
 8004f70:	b083      	sub	sp, #12
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f76:	bf00      	nop
 8004f78:	370c      	adds	r7, #12
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f80:	4770      	bx	lr

08004f82 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004f82:	b580      	push	{r7, lr}
 8004f84:	b082      	sub	sp, #8
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d101      	bne.n	8004f94 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e049      	b.n	8005028 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d106      	bne.n	8004fae <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 f841 	bl	8005030 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2202      	movs	r2, #2
 8004fb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	3304      	adds	r3, #4
 8004fbe:	4619      	mov	r1, r3
 8004fc0:	4610      	mov	r0, r2
 8004fc2:	f000 fb63 	bl	800568c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2201      	movs	r2, #1
 8004fca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2201      	movs	r2, #1
 8005022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005026:	2300      	movs	r3, #0
}
 8005028:	4618      	mov	r0, r3
 800502a:	3708      	adds	r7, #8
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005038:	bf00      	nop
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b086      	sub	sp, #24
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005050:	2300      	movs	r3, #0
 8005052:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800505a:	2b01      	cmp	r3, #1
 800505c:	d101      	bne.n	8005062 <HAL_TIM_OC_ConfigChannel+0x1e>
 800505e:	2302      	movs	r3, #2
 8005060:	e066      	b.n	8005130 <HAL_TIM_OC_ConfigChannel+0xec>
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2201      	movs	r2, #1
 8005066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b14      	cmp	r3, #20
 800506e:	d857      	bhi.n	8005120 <HAL_TIM_OC_ConfigChannel+0xdc>
 8005070:	a201      	add	r2, pc, #4	@ (adr r2, 8005078 <HAL_TIM_OC_ConfigChannel+0x34>)
 8005072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005076:	bf00      	nop
 8005078:	080050cd 	.word	0x080050cd
 800507c:	08005121 	.word	0x08005121
 8005080:	08005121 	.word	0x08005121
 8005084:	08005121 	.word	0x08005121
 8005088:	080050db 	.word	0x080050db
 800508c:	08005121 	.word	0x08005121
 8005090:	08005121 	.word	0x08005121
 8005094:	08005121 	.word	0x08005121
 8005098:	080050e9 	.word	0x080050e9
 800509c:	08005121 	.word	0x08005121
 80050a0:	08005121 	.word	0x08005121
 80050a4:	08005121 	.word	0x08005121
 80050a8:	080050f7 	.word	0x080050f7
 80050ac:	08005121 	.word	0x08005121
 80050b0:	08005121 	.word	0x08005121
 80050b4:	08005121 	.word	0x08005121
 80050b8:	08005105 	.word	0x08005105
 80050bc:	08005121 	.word	0x08005121
 80050c0:	08005121 	.word	0x08005121
 80050c4:	08005121 	.word	0x08005121
 80050c8:	08005113 	.word	0x08005113
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	68b9      	ldr	r1, [r7, #8]
 80050d2:	4618      	mov	r0, r3
 80050d4:	f000 fb76 	bl	80057c4 <TIM_OC1_SetConfig>
      break;
 80050d8:	e025      	b.n	8005126 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68b9      	ldr	r1, [r7, #8]
 80050e0:	4618      	mov	r0, r3
 80050e2:	f000 fbff 	bl	80058e4 <TIM_OC2_SetConfig>
      break;
 80050e6:	e01e      	b.n	8005126 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	68b9      	ldr	r1, [r7, #8]
 80050ee:	4618      	mov	r0, r3
 80050f0:	f000 fc82 	bl	80059f8 <TIM_OC3_SetConfig>
      break;
 80050f4:	e017      	b.n	8005126 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68b9      	ldr	r1, [r7, #8]
 80050fc:	4618      	mov	r0, r3
 80050fe:	f000 fd03 	bl	8005b08 <TIM_OC4_SetConfig>
      break;
 8005102:	e010      	b.n	8005126 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68b9      	ldr	r1, [r7, #8]
 800510a:	4618      	mov	r0, r3
 800510c:	f000 fd86 	bl	8005c1c <TIM_OC5_SetConfig>
      break;
 8005110:	e009      	b.n	8005126 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68b9      	ldr	r1, [r7, #8]
 8005118:	4618      	mov	r0, r3
 800511a:	f000 fde3 	bl	8005ce4 <TIM_OC6_SetConfig>
      break;
 800511e:	e002      	b.n	8005126 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	75fb      	strb	r3, [r7, #23]
      break;
 8005124:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800512e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005130:	4618      	mov	r0, r3
 8005132:	3718      	adds	r7, #24
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b086      	sub	sp, #24
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005144:	2300      	movs	r3, #0
 8005146:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800514e:	2b01      	cmp	r3, #1
 8005150:	d101      	bne.n	8005156 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005152:	2302      	movs	r3, #2
 8005154:	e088      	b.n	8005268 <HAL_TIM_IC_ConfigChannel+0x130>
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d11b      	bne.n	800519c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005174:	f000 fe1c 	bl	8005db0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	699a      	ldr	r2, [r3, #24]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f022 020c 	bic.w	r2, r2, #12
 8005186:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6999      	ldr	r1, [r3, #24]
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	689a      	ldr	r2, [r3, #8]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	430a      	orrs	r2, r1
 8005198:	619a      	str	r2, [r3, #24]
 800519a:	e060      	b.n	800525e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b04      	cmp	r3, #4
 80051a0:	d11c      	bne.n	80051dc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80051b2:	f000 fe94 	bl	8005ede <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	699a      	ldr	r2, [r3, #24]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80051c4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	6999      	ldr	r1, [r3, #24]
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	021a      	lsls	r2, r3, #8
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	430a      	orrs	r2, r1
 80051d8:	619a      	str	r2, [r3, #24]
 80051da:	e040      	b.n	800525e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2b08      	cmp	r3, #8
 80051e0:	d11b      	bne.n	800521a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80051f2:	f000 fee1 	bl	8005fb8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	69da      	ldr	r2, [r3, #28]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f022 020c 	bic.w	r2, r2, #12
 8005204:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	69d9      	ldr	r1, [r3, #28]
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	689a      	ldr	r2, [r3, #8]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	430a      	orrs	r2, r1
 8005216:	61da      	str	r2, [r3, #28]
 8005218:	e021      	b.n	800525e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2b0c      	cmp	r3, #12
 800521e:	d11c      	bne.n	800525a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005230:	f000 fefe 	bl	8006030 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	69da      	ldr	r2, [r3, #28]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005242:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	69d9      	ldr	r1, [r3, #28]
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	021a      	lsls	r2, r3, #8
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	430a      	orrs	r2, r1
 8005256:	61da      	str	r2, [r3, #28]
 8005258:	e001      	b.n	800525e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005266:	7dfb      	ldrb	r3, [r7, #23]
}
 8005268:	4618      	mov	r0, r3
 800526a:	3718      	adds	r7, #24
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800527c:	2300      	movs	r3, #0
 800527e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005286:	2b01      	cmp	r3, #1
 8005288:	d101      	bne.n	800528e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800528a:	2302      	movs	r3, #2
 800528c:	e0ff      	b.n	800548e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2b14      	cmp	r3, #20
 800529a:	f200 80f0 	bhi.w	800547e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800529e:	a201      	add	r2, pc, #4	@ (adr r2, 80052a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80052a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a4:	080052f9 	.word	0x080052f9
 80052a8:	0800547f 	.word	0x0800547f
 80052ac:	0800547f 	.word	0x0800547f
 80052b0:	0800547f 	.word	0x0800547f
 80052b4:	08005339 	.word	0x08005339
 80052b8:	0800547f 	.word	0x0800547f
 80052bc:	0800547f 	.word	0x0800547f
 80052c0:	0800547f 	.word	0x0800547f
 80052c4:	0800537b 	.word	0x0800537b
 80052c8:	0800547f 	.word	0x0800547f
 80052cc:	0800547f 	.word	0x0800547f
 80052d0:	0800547f 	.word	0x0800547f
 80052d4:	080053bb 	.word	0x080053bb
 80052d8:	0800547f 	.word	0x0800547f
 80052dc:	0800547f 	.word	0x0800547f
 80052e0:	0800547f 	.word	0x0800547f
 80052e4:	080053fd 	.word	0x080053fd
 80052e8:	0800547f 	.word	0x0800547f
 80052ec:	0800547f 	.word	0x0800547f
 80052f0:	0800547f 	.word	0x0800547f
 80052f4:	0800543d 	.word	0x0800543d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68b9      	ldr	r1, [r7, #8]
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 fa60 	bl	80057c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	699a      	ldr	r2, [r3, #24]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f042 0208 	orr.w	r2, r2, #8
 8005312:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	699a      	ldr	r2, [r3, #24]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f022 0204 	bic.w	r2, r2, #4
 8005322:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	6999      	ldr	r1, [r3, #24]
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	691a      	ldr	r2, [r3, #16]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	430a      	orrs	r2, r1
 8005334:	619a      	str	r2, [r3, #24]
      break;
 8005336:	e0a5      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68b9      	ldr	r1, [r7, #8]
 800533e:	4618      	mov	r0, r3
 8005340:	f000 fad0 	bl	80058e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	699a      	ldr	r2, [r3, #24]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005352:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699a      	ldr	r2, [r3, #24]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005362:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	6999      	ldr	r1, [r3, #24]
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	021a      	lsls	r2, r3, #8
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	430a      	orrs	r2, r1
 8005376:	619a      	str	r2, [r3, #24]
      break;
 8005378:	e084      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68b9      	ldr	r1, [r7, #8]
 8005380:	4618      	mov	r0, r3
 8005382:	f000 fb39 	bl	80059f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	69da      	ldr	r2, [r3, #28]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f042 0208 	orr.w	r2, r2, #8
 8005394:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	69da      	ldr	r2, [r3, #28]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 0204 	bic.w	r2, r2, #4
 80053a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	69d9      	ldr	r1, [r3, #28]
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	691a      	ldr	r2, [r3, #16]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	430a      	orrs	r2, r1
 80053b6:	61da      	str	r2, [r3, #28]
      break;
 80053b8:	e064      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68b9      	ldr	r1, [r7, #8]
 80053c0:	4618      	mov	r0, r3
 80053c2:	f000 fba1 	bl	8005b08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	69da      	ldr	r2, [r3, #28]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	69da      	ldr	r2, [r3, #28]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	69d9      	ldr	r1, [r3, #28]
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	021a      	lsls	r2, r3, #8
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	61da      	str	r2, [r3, #28]
      break;
 80053fa:	e043      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68b9      	ldr	r1, [r7, #8]
 8005402:	4618      	mov	r0, r3
 8005404:	f000 fc0a 	bl	8005c1c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f042 0208 	orr.w	r2, r2, #8
 8005416:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f022 0204 	bic.w	r2, r2, #4
 8005426:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	691a      	ldr	r2, [r3, #16]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	430a      	orrs	r2, r1
 8005438:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800543a:	e023      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68b9      	ldr	r1, [r7, #8]
 8005442:	4618      	mov	r0, r3
 8005444:	f000 fc4e 	bl	8005ce4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005456:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005466:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	021a      	lsls	r2, r3, #8
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	430a      	orrs	r2, r1
 800547a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800547c:	e002      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	75fb      	strb	r3, [r7, #23]
      break;
 8005482:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800548c:	7dfb      	ldrb	r3, [r7, #23]
}
 800548e:	4618      	mov	r0, r3
 8005490:	3718      	adds	r7, #24
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop

08005498 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054a2:	2300      	movs	r3, #0
 80054a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d101      	bne.n	80054b4 <HAL_TIM_ConfigClockSource+0x1c>
 80054b0:	2302      	movs	r3, #2
 80054b2:	e0de      	b.n	8005672 <HAL_TIM_ConfigClockSource+0x1da>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2201      	movs	r2, #1
 80054b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80054d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80054d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a63      	ldr	r2, [pc, #396]	@ (800567c <HAL_TIM_ConfigClockSource+0x1e4>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	f000 80a9 	beq.w	8005646 <HAL_TIM_ConfigClockSource+0x1ae>
 80054f4:	4a61      	ldr	r2, [pc, #388]	@ (800567c <HAL_TIM_ConfigClockSource+0x1e4>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	f200 80ae 	bhi.w	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 80054fc:	4a60      	ldr	r2, [pc, #384]	@ (8005680 <HAL_TIM_ConfigClockSource+0x1e8>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	f000 80a1 	beq.w	8005646 <HAL_TIM_ConfigClockSource+0x1ae>
 8005504:	4a5e      	ldr	r2, [pc, #376]	@ (8005680 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005506:	4293      	cmp	r3, r2
 8005508:	f200 80a6 	bhi.w	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 800550c:	4a5d      	ldr	r2, [pc, #372]	@ (8005684 <HAL_TIM_ConfigClockSource+0x1ec>)
 800550e:	4293      	cmp	r3, r2
 8005510:	f000 8099 	beq.w	8005646 <HAL_TIM_ConfigClockSource+0x1ae>
 8005514:	4a5b      	ldr	r2, [pc, #364]	@ (8005684 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005516:	4293      	cmp	r3, r2
 8005518:	f200 809e 	bhi.w	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 800551c:	4a5a      	ldr	r2, [pc, #360]	@ (8005688 <HAL_TIM_ConfigClockSource+0x1f0>)
 800551e:	4293      	cmp	r3, r2
 8005520:	f000 8091 	beq.w	8005646 <HAL_TIM_ConfigClockSource+0x1ae>
 8005524:	4a58      	ldr	r2, [pc, #352]	@ (8005688 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005526:	4293      	cmp	r3, r2
 8005528:	f200 8096 	bhi.w	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 800552c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005530:	f000 8089 	beq.w	8005646 <HAL_TIM_ConfigClockSource+0x1ae>
 8005534:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005538:	f200 808e 	bhi.w	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 800553c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005540:	d03e      	beq.n	80055c0 <HAL_TIM_ConfigClockSource+0x128>
 8005542:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005546:	f200 8087 	bhi.w	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 800554a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800554e:	f000 8086 	beq.w	800565e <HAL_TIM_ConfigClockSource+0x1c6>
 8005552:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005556:	d87f      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 8005558:	2b70      	cmp	r3, #112	@ 0x70
 800555a:	d01a      	beq.n	8005592 <HAL_TIM_ConfigClockSource+0xfa>
 800555c:	2b70      	cmp	r3, #112	@ 0x70
 800555e:	d87b      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 8005560:	2b60      	cmp	r3, #96	@ 0x60
 8005562:	d050      	beq.n	8005606 <HAL_TIM_ConfigClockSource+0x16e>
 8005564:	2b60      	cmp	r3, #96	@ 0x60
 8005566:	d877      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 8005568:	2b50      	cmp	r3, #80	@ 0x50
 800556a:	d03c      	beq.n	80055e6 <HAL_TIM_ConfigClockSource+0x14e>
 800556c:	2b50      	cmp	r3, #80	@ 0x50
 800556e:	d873      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 8005570:	2b40      	cmp	r3, #64	@ 0x40
 8005572:	d058      	beq.n	8005626 <HAL_TIM_ConfigClockSource+0x18e>
 8005574:	2b40      	cmp	r3, #64	@ 0x40
 8005576:	d86f      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 8005578:	2b30      	cmp	r3, #48	@ 0x30
 800557a:	d064      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x1ae>
 800557c:	2b30      	cmp	r3, #48	@ 0x30
 800557e:	d86b      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 8005580:	2b20      	cmp	r3, #32
 8005582:	d060      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x1ae>
 8005584:	2b20      	cmp	r3, #32
 8005586:	d867      	bhi.n	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
 8005588:	2b00      	cmp	r3, #0
 800558a:	d05c      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x1ae>
 800558c:	2b10      	cmp	r3, #16
 800558e:	d05a      	beq.n	8005646 <HAL_TIM_ConfigClockSource+0x1ae>
 8005590:	e062      	b.n	8005658 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055a2:	f000 fd9f 	bl	80060e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80055b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68ba      	ldr	r2, [r7, #8]
 80055bc:	609a      	str	r2, [r3, #8]
      break;
 80055be:	e04f      	b.n	8005660 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055d0:	f000 fd88 	bl	80060e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689a      	ldr	r2, [r3, #8]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055e2:	609a      	str	r2, [r3, #8]
      break;
 80055e4:	e03c      	b.n	8005660 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055f2:	461a      	mov	r2, r3
 80055f4:	f000 fc44 	bl	8005e80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2150      	movs	r1, #80	@ 0x50
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 fd53 	bl	80060aa <TIM_ITRx_SetConfig>
      break;
 8005604:	e02c      	b.n	8005660 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005612:	461a      	mov	r2, r3
 8005614:	f000 fca0 	bl	8005f58 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	2160      	movs	r1, #96	@ 0x60
 800561e:	4618      	mov	r0, r3
 8005620:	f000 fd43 	bl	80060aa <TIM_ITRx_SetConfig>
      break;
 8005624:	e01c      	b.n	8005660 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005632:	461a      	mov	r2, r3
 8005634:	f000 fc24 	bl	8005e80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2140      	movs	r1, #64	@ 0x40
 800563e:	4618      	mov	r0, r3
 8005640:	f000 fd33 	bl	80060aa <TIM_ITRx_SetConfig>
      break;
 8005644:	e00c      	b.n	8005660 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4619      	mov	r1, r3
 8005650:	4610      	mov	r0, r2
 8005652:	f000 fd2a 	bl	80060aa <TIM_ITRx_SetConfig>
      break;
 8005656:	e003      	b.n	8005660 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	73fb      	strb	r3, [r7, #15]
      break;
 800565c:	e000      	b.n	8005660 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800565e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005670:	7bfb      	ldrb	r3, [r7, #15]
}
 8005672:	4618      	mov	r0, r3
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	00100070 	.word	0x00100070
 8005680:	00100040 	.word	0x00100040
 8005684:	00100030 	.word	0x00100030
 8005688:	00100020 	.word	0x00100020

0800568c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800568c:	b480      	push	{r7}
 800568e:	b085      	sub	sp, #20
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a42      	ldr	r2, [pc, #264]	@ (80057a8 <TIM_Base_SetConfig+0x11c>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d00f      	beq.n	80056c4 <TIM_Base_SetConfig+0x38>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056aa:	d00b      	beq.n	80056c4 <TIM_Base_SetConfig+0x38>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a3f      	ldr	r2, [pc, #252]	@ (80057ac <TIM_Base_SetConfig+0x120>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d007      	beq.n	80056c4 <TIM_Base_SetConfig+0x38>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	4a3e      	ldr	r2, [pc, #248]	@ (80057b0 <TIM_Base_SetConfig+0x124>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d003      	beq.n	80056c4 <TIM_Base_SetConfig+0x38>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a3d      	ldr	r2, [pc, #244]	@ (80057b4 <TIM_Base_SetConfig+0x128>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d108      	bne.n	80056d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a33      	ldr	r2, [pc, #204]	@ (80057a8 <TIM_Base_SetConfig+0x11c>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d01b      	beq.n	8005716 <TIM_Base_SetConfig+0x8a>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056e4:	d017      	beq.n	8005716 <TIM_Base_SetConfig+0x8a>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a30      	ldr	r2, [pc, #192]	@ (80057ac <TIM_Base_SetConfig+0x120>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d013      	beq.n	8005716 <TIM_Base_SetConfig+0x8a>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a2f      	ldr	r2, [pc, #188]	@ (80057b0 <TIM_Base_SetConfig+0x124>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d00f      	beq.n	8005716 <TIM_Base_SetConfig+0x8a>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a2e      	ldr	r2, [pc, #184]	@ (80057b4 <TIM_Base_SetConfig+0x128>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d00b      	beq.n	8005716 <TIM_Base_SetConfig+0x8a>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a2d      	ldr	r2, [pc, #180]	@ (80057b8 <TIM_Base_SetConfig+0x12c>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d007      	beq.n	8005716 <TIM_Base_SetConfig+0x8a>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a2c      	ldr	r2, [pc, #176]	@ (80057bc <TIM_Base_SetConfig+0x130>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d003      	beq.n	8005716 <TIM_Base_SetConfig+0x8a>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a2b      	ldr	r2, [pc, #172]	@ (80057c0 <TIM_Base_SetConfig+0x134>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d108      	bne.n	8005728 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800571c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	4313      	orrs	r3, r2
 8005726:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	4313      	orrs	r3, r2
 8005734:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	689a      	ldr	r2, [r3, #8]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a16      	ldr	r2, [pc, #88]	@ (80057a8 <TIM_Base_SetConfig+0x11c>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d00f      	beq.n	8005774 <TIM_Base_SetConfig+0xe8>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a17      	ldr	r2, [pc, #92]	@ (80057b4 <TIM_Base_SetConfig+0x128>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d00b      	beq.n	8005774 <TIM_Base_SetConfig+0xe8>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4a16      	ldr	r2, [pc, #88]	@ (80057b8 <TIM_Base_SetConfig+0x12c>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d007      	beq.n	8005774 <TIM_Base_SetConfig+0xe8>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a15      	ldr	r2, [pc, #84]	@ (80057bc <TIM_Base_SetConfig+0x130>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d003      	beq.n	8005774 <TIM_Base_SetConfig+0xe8>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a14      	ldr	r2, [pc, #80]	@ (80057c0 <TIM_Base_SetConfig+0x134>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d103      	bne.n	800577c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	691a      	ldr	r2, [r3, #16]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	691b      	ldr	r3, [r3, #16]
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b01      	cmp	r3, #1
 800578c:	d105      	bne.n	800579a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	691b      	ldr	r3, [r3, #16]
 8005792:	f023 0201 	bic.w	r2, r3, #1
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	611a      	str	r2, [r3, #16]
  }
}
 800579a:	bf00      	nop
 800579c:	3714      	adds	r7, #20
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop
 80057a8:	40012c00 	.word	0x40012c00
 80057ac:	40000400 	.word	0x40000400
 80057b0:	40000800 	.word	0x40000800
 80057b4:	40013400 	.word	0x40013400
 80057b8:	40014000 	.word	0x40014000
 80057bc:	40014400 	.word	0x40014400
 80057c0:	40014800 	.word	0x40014800

080057c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b087      	sub	sp, #28
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a1b      	ldr	r3, [r3, #32]
 80057d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6a1b      	ldr	r3, [r3, #32]
 80057d8:	f023 0201 	bic.w	r2, r3, #1
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	699b      	ldr	r3, [r3, #24]
 80057ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f023 0303 	bic.w	r3, r3, #3
 80057fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	4313      	orrs	r3, r2
 8005808:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	f023 0302 	bic.w	r3, r3, #2
 8005810:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	697a      	ldr	r2, [r7, #20]
 8005818:	4313      	orrs	r3, r2
 800581a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a2c      	ldr	r2, [pc, #176]	@ (80058d0 <TIM_OC1_SetConfig+0x10c>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d00f      	beq.n	8005844 <TIM_OC1_SetConfig+0x80>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	4a2b      	ldr	r2, [pc, #172]	@ (80058d4 <TIM_OC1_SetConfig+0x110>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d00b      	beq.n	8005844 <TIM_OC1_SetConfig+0x80>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a2a      	ldr	r2, [pc, #168]	@ (80058d8 <TIM_OC1_SetConfig+0x114>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d007      	beq.n	8005844 <TIM_OC1_SetConfig+0x80>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4a29      	ldr	r2, [pc, #164]	@ (80058dc <TIM_OC1_SetConfig+0x118>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d003      	beq.n	8005844 <TIM_OC1_SetConfig+0x80>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a28      	ldr	r2, [pc, #160]	@ (80058e0 <TIM_OC1_SetConfig+0x11c>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d10c      	bne.n	800585e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	f023 0308 	bic.w	r3, r3, #8
 800584a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	697a      	ldr	r2, [r7, #20]
 8005852:	4313      	orrs	r3, r2
 8005854:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f023 0304 	bic.w	r3, r3, #4
 800585c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a1b      	ldr	r2, [pc, #108]	@ (80058d0 <TIM_OC1_SetConfig+0x10c>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d00f      	beq.n	8005886 <TIM_OC1_SetConfig+0xc2>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a1a      	ldr	r2, [pc, #104]	@ (80058d4 <TIM_OC1_SetConfig+0x110>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d00b      	beq.n	8005886 <TIM_OC1_SetConfig+0xc2>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a19      	ldr	r2, [pc, #100]	@ (80058d8 <TIM_OC1_SetConfig+0x114>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d007      	beq.n	8005886 <TIM_OC1_SetConfig+0xc2>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a18      	ldr	r2, [pc, #96]	@ (80058dc <TIM_OC1_SetConfig+0x118>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d003      	beq.n	8005886 <TIM_OC1_SetConfig+0xc2>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a17      	ldr	r2, [pc, #92]	@ (80058e0 <TIM_OC1_SetConfig+0x11c>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d111      	bne.n	80058aa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800588c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005894:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	695b      	ldr	r3, [r3, #20]
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	4313      	orrs	r3, r2
 800589e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	693a      	ldr	r2, [r7, #16]
 80058ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	685a      	ldr	r2, [r3, #4]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	697a      	ldr	r2, [r7, #20]
 80058c2:	621a      	str	r2, [r3, #32]
}
 80058c4:	bf00      	nop
 80058c6:	371c      	adds	r7, #28
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr
 80058d0:	40012c00 	.word	0x40012c00
 80058d4:	40013400 	.word	0x40013400
 80058d8:	40014000 	.word	0x40014000
 80058dc:	40014400 	.word	0x40014400
 80058e0:	40014800 	.word	0x40014800

080058e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b087      	sub	sp, #28
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a1b      	ldr	r3, [r3, #32]
 80058f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a1b      	ldr	r3, [r3, #32]
 80058f8:	f023 0210 	bic.w	r2, r3, #16
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	699b      	ldr	r3, [r3, #24]
 800590a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005912:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005916:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800591e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	021b      	lsls	r3, r3, #8
 8005926:	68fa      	ldr	r2, [r7, #12]
 8005928:	4313      	orrs	r3, r2
 800592a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	f023 0320 	bic.w	r3, r3, #32
 8005932:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	011b      	lsls	r3, r3, #4
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	4313      	orrs	r3, r2
 800593e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a28      	ldr	r2, [pc, #160]	@ (80059e4 <TIM_OC2_SetConfig+0x100>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d003      	beq.n	8005950 <TIM_OC2_SetConfig+0x6c>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a27      	ldr	r2, [pc, #156]	@ (80059e8 <TIM_OC2_SetConfig+0x104>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d10d      	bne.n	800596c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005956:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	011b      	lsls	r3, r3, #4
 800595e:	697a      	ldr	r2, [r7, #20]
 8005960:	4313      	orrs	r3, r2
 8005962:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800596a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a1d      	ldr	r2, [pc, #116]	@ (80059e4 <TIM_OC2_SetConfig+0x100>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d00f      	beq.n	8005994 <TIM_OC2_SetConfig+0xb0>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a1c      	ldr	r2, [pc, #112]	@ (80059e8 <TIM_OC2_SetConfig+0x104>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d00b      	beq.n	8005994 <TIM_OC2_SetConfig+0xb0>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a1b      	ldr	r2, [pc, #108]	@ (80059ec <TIM_OC2_SetConfig+0x108>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d007      	beq.n	8005994 <TIM_OC2_SetConfig+0xb0>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a1a      	ldr	r2, [pc, #104]	@ (80059f0 <TIM_OC2_SetConfig+0x10c>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d003      	beq.n	8005994 <TIM_OC2_SetConfig+0xb0>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a19      	ldr	r2, [pc, #100]	@ (80059f4 <TIM_OC2_SetConfig+0x110>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d113      	bne.n	80059bc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800599a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80059a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	695b      	ldr	r3, [r3, #20]
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	693a      	ldr	r2, [r7, #16]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	699b      	ldr	r3, [r3, #24]
 80059b4:	009b      	lsls	r3, r3, #2
 80059b6:	693a      	ldr	r2, [r7, #16]
 80059b8:	4313      	orrs	r3, r2
 80059ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	693a      	ldr	r2, [r7, #16]
 80059c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	621a      	str	r2, [r3, #32]
}
 80059d6:	bf00      	nop
 80059d8:	371c      	adds	r7, #28
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	40012c00 	.word	0x40012c00
 80059e8:	40013400 	.word	0x40013400
 80059ec:	40014000 	.word	0x40014000
 80059f0:	40014400 	.word	0x40014400
 80059f4:	40014800 	.word	0x40014800

080059f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b087      	sub	sp, #28
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a1b      	ldr	r3, [r3, #32]
 8005a06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	69db      	ldr	r3, [r3, #28]
 8005a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f023 0303 	bic.w	r3, r3, #3
 8005a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	021b      	lsls	r3, r3, #8
 8005a4c:	697a      	ldr	r2, [r7, #20]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a27      	ldr	r2, [pc, #156]	@ (8005af4 <TIM_OC3_SetConfig+0xfc>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d003      	beq.n	8005a62 <TIM_OC3_SetConfig+0x6a>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a26      	ldr	r2, [pc, #152]	@ (8005af8 <TIM_OC3_SetConfig+0x100>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d10d      	bne.n	8005a7e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	021b      	lsls	r3, r3, #8
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a1c      	ldr	r2, [pc, #112]	@ (8005af4 <TIM_OC3_SetConfig+0xfc>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d00f      	beq.n	8005aa6 <TIM_OC3_SetConfig+0xae>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a1b      	ldr	r2, [pc, #108]	@ (8005af8 <TIM_OC3_SetConfig+0x100>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d00b      	beq.n	8005aa6 <TIM_OC3_SetConfig+0xae>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a1a      	ldr	r2, [pc, #104]	@ (8005afc <TIM_OC3_SetConfig+0x104>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d007      	beq.n	8005aa6 <TIM_OC3_SetConfig+0xae>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a19      	ldr	r2, [pc, #100]	@ (8005b00 <TIM_OC3_SetConfig+0x108>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d003      	beq.n	8005aa6 <TIM_OC3_SetConfig+0xae>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a18      	ldr	r2, [pc, #96]	@ (8005b04 <TIM_OC3_SetConfig+0x10c>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d113      	bne.n	8005ace <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005aac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ab4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	011b      	lsls	r3, r3, #4
 8005abc:	693a      	ldr	r2, [r7, #16]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	699b      	ldr	r3, [r3, #24]
 8005ac6:	011b      	lsls	r3, r3, #4
 8005ac8:	693a      	ldr	r2, [r7, #16]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	693a      	ldr	r2, [r7, #16]
 8005ad2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685a      	ldr	r2, [r3, #4]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	697a      	ldr	r2, [r7, #20]
 8005ae6:	621a      	str	r2, [r3, #32]
}
 8005ae8:	bf00      	nop
 8005aea:	371c      	adds	r7, #28
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr
 8005af4:	40012c00 	.word	0x40012c00
 8005af8:	40013400 	.word	0x40013400
 8005afc:	40014000 	.word	0x40014000
 8005b00:	40014400 	.word	0x40014400
 8005b04:	40014800 	.word	0x40014800

08005b08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b087      	sub	sp, #28
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a1b      	ldr	r3, [r3, #32]
 8005b1c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	69db      	ldr	r3, [r3, #28]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	021b      	lsls	r3, r3, #8
 8005b4a:	68fa      	ldr	r2, [r7, #12]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	031b      	lsls	r3, r3, #12
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a28      	ldr	r2, [pc, #160]	@ (8005c08 <TIM_OC4_SetConfig+0x100>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d003      	beq.n	8005b74 <TIM_OC4_SetConfig+0x6c>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a27      	ldr	r2, [pc, #156]	@ (8005c0c <TIM_OC4_SetConfig+0x104>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d10d      	bne.n	8005b90 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	031b      	lsls	r3, r3, #12
 8005b82:	697a      	ldr	r2, [r7, #20]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b8e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a1d      	ldr	r2, [pc, #116]	@ (8005c08 <TIM_OC4_SetConfig+0x100>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d00f      	beq.n	8005bb8 <TIM_OC4_SetConfig+0xb0>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a1c      	ldr	r2, [pc, #112]	@ (8005c0c <TIM_OC4_SetConfig+0x104>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d00b      	beq.n	8005bb8 <TIM_OC4_SetConfig+0xb0>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a1b      	ldr	r2, [pc, #108]	@ (8005c10 <TIM_OC4_SetConfig+0x108>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d007      	beq.n	8005bb8 <TIM_OC4_SetConfig+0xb0>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a1a      	ldr	r2, [pc, #104]	@ (8005c14 <TIM_OC4_SetConfig+0x10c>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d003      	beq.n	8005bb8 <TIM_OC4_SetConfig+0xb0>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a19      	ldr	r2, [pc, #100]	@ (8005c18 <TIM_OC4_SetConfig+0x110>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d113      	bne.n	8005be0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005bbe:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005bc6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	695b      	ldr	r3, [r3, #20]
 8005bcc:	019b      	lsls	r3, r3, #6
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	699b      	ldr	r3, [r3, #24]
 8005bd8:	019b      	lsls	r3, r3, #6
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	693a      	ldr	r2, [r7, #16]
 8005be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	685a      	ldr	r2, [r3, #4]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	621a      	str	r2, [r3, #32]
}
 8005bfa:	bf00      	nop
 8005bfc:	371c      	adds	r7, #28
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	40012c00 	.word	0x40012c00
 8005c0c:	40013400 	.word	0x40013400
 8005c10:	40014000 	.word	0x40014000
 8005c14:	40014400 	.word	0x40014400
 8005c18:	40014800 	.word	0x40014800

08005c1c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b087      	sub	sp, #28
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a1b      	ldr	r3, [r3, #32]
 8005c2a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6a1b      	ldr	r3, [r3, #32]
 8005c30:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	4313      	orrs	r3, r2
 8005c58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005c60:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	041b      	lsls	r3, r3, #16
 8005c68:	693a      	ldr	r2, [r7, #16]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a17      	ldr	r2, [pc, #92]	@ (8005cd0 <TIM_OC5_SetConfig+0xb4>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d00f      	beq.n	8005c96 <TIM_OC5_SetConfig+0x7a>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a16      	ldr	r2, [pc, #88]	@ (8005cd4 <TIM_OC5_SetConfig+0xb8>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d00b      	beq.n	8005c96 <TIM_OC5_SetConfig+0x7a>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a15      	ldr	r2, [pc, #84]	@ (8005cd8 <TIM_OC5_SetConfig+0xbc>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d007      	beq.n	8005c96 <TIM_OC5_SetConfig+0x7a>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a14      	ldr	r2, [pc, #80]	@ (8005cdc <TIM_OC5_SetConfig+0xc0>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d003      	beq.n	8005c96 <TIM_OC5_SetConfig+0x7a>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a13      	ldr	r2, [pc, #76]	@ (8005ce0 <TIM_OC5_SetConfig+0xc4>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d109      	bne.n	8005caa <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c9c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	695b      	ldr	r3, [r3, #20]
 8005ca2:	021b      	lsls	r3, r3, #8
 8005ca4:	697a      	ldr	r2, [r7, #20]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	697a      	ldr	r2, [r7, #20]
 8005cae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	685a      	ldr	r2, [r3, #4]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	693a      	ldr	r2, [r7, #16]
 8005cc2:	621a      	str	r2, [r3, #32]
}
 8005cc4:	bf00      	nop
 8005cc6:	371c      	adds	r7, #28
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr
 8005cd0:	40012c00 	.word	0x40012c00
 8005cd4:	40013400 	.word	0x40013400
 8005cd8:	40014000 	.word	0x40014000
 8005cdc:	40014400 	.word	0x40014400
 8005ce0:	40014800 	.word	0x40014800

08005ce4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b087      	sub	sp, #28
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a1b      	ldr	r3, [r3, #32]
 8005cf2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a1b      	ldr	r3, [r3, #32]
 8005cf8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	021b      	lsls	r3, r3, #8
 8005d1e:	68fa      	ldr	r2, [r7, #12]
 8005d20:	4313      	orrs	r3, r2
 8005d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005d2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	051b      	lsls	r3, r3, #20
 8005d32:	693a      	ldr	r2, [r7, #16]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4a18      	ldr	r2, [pc, #96]	@ (8005d9c <TIM_OC6_SetConfig+0xb8>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d00f      	beq.n	8005d60 <TIM_OC6_SetConfig+0x7c>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4a17      	ldr	r2, [pc, #92]	@ (8005da0 <TIM_OC6_SetConfig+0xbc>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d00b      	beq.n	8005d60 <TIM_OC6_SetConfig+0x7c>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a16      	ldr	r2, [pc, #88]	@ (8005da4 <TIM_OC6_SetConfig+0xc0>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d007      	beq.n	8005d60 <TIM_OC6_SetConfig+0x7c>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a15      	ldr	r2, [pc, #84]	@ (8005da8 <TIM_OC6_SetConfig+0xc4>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d003      	beq.n	8005d60 <TIM_OC6_SetConfig+0x7c>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a14      	ldr	r2, [pc, #80]	@ (8005dac <TIM_OC6_SetConfig+0xc8>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d109      	bne.n	8005d74 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d66:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	695b      	ldr	r3, [r3, #20]
 8005d6c:	029b      	lsls	r3, r3, #10
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	685a      	ldr	r2, [r3, #4]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	621a      	str	r2, [r3, #32]
}
 8005d8e:	bf00      	nop
 8005d90:	371c      	adds	r7, #28
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr
 8005d9a:	bf00      	nop
 8005d9c:	40012c00 	.word	0x40012c00
 8005da0:	40013400 	.word	0x40013400
 8005da4:	40014000 	.word	0x40014000
 8005da8:	40014400 	.word	0x40014400
 8005dac:	40014800 	.word	0x40014800

08005db0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b087      	sub	sp, #28
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	607a      	str	r2, [r7, #4]
 8005dbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	f023 0201 	bic.w	r2, r3, #1
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	699b      	ldr	r3, [r3, #24]
 8005dd4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	4a24      	ldr	r2, [pc, #144]	@ (8005e6c <TIM_TI1_SetConfig+0xbc>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d013      	beq.n	8005e06 <TIM_TI1_SetConfig+0x56>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005de4:	d00f      	beq.n	8005e06 <TIM_TI1_SetConfig+0x56>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	4a21      	ldr	r2, [pc, #132]	@ (8005e70 <TIM_TI1_SetConfig+0xc0>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d00b      	beq.n	8005e06 <TIM_TI1_SetConfig+0x56>
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	4a20      	ldr	r2, [pc, #128]	@ (8005e74 <TIM_TI1_SetConfig+0xc4>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d007      	beq.n	8005e06 <TIM_TI1_SetConfig+0x56>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	4a1f      	ldr	r2, [pc, #124]	@ (8005e78 <TIM_TI1_SetConfig+0xc8>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d003      	beq.n	8005e06 <TIM_TI1_SetConfig+0x56>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	4a1e      	ldr	r2, [pc, #120]	@ (8005e7c <TIM_TI1_SetConfig+0xcc>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d101      	bne.n	8005e0a <TIM_TI1_SetConfig+0x5a>
 8005e06:	2301      	movs	r3, #1
 8005e08:	e000      	b.n	8005e0c <TIM_TI1_SetConfig+0x5c>
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d008      	beq.n	8005e22 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	f023 0303 	bic.w	r3, r3, #3
 8005e16:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005e18:	697a      	ldr	r2, [r7, #20]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	617b      	str	r3, [r7, #20]
 8005e20:	e003      	b.n	8005e2a <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	f043 0301 	orr.w	r3, r3, #1
 8005e28:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	011b      	lsls	r3, r3, #4
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	697a      	ldr	r2, [r7, #20]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	f023 030a 	bic.w	r3, r3, #10
 8005e44:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	f003 030a 	and.w	r3, r3, #10
 8005e4c:	693a      	ldr	r2, [r7, #16]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	697a      	ldr	r2, [r7, #20]
 8005e56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	693a      	ldr	r2, [r7, #16]
 8005e5c:	621a      	str	r2, [r3, #32]
}
 8005e5e:	bf00      	nop
 8005e60:	371c      	adds	r7, #28
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr
 8005e6a:	bf00      	nop
 8005e6c:	40012c00 	.word	0x40012c00
 8005e70:	40000400 	.word	0x40000400
 8005e74:	40000800 	.word	0x40000800
 8005e78:	40013400 	.word	0x40013400
 8005e7c:	40014000 	.word	0x40014000

08005e80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b087      	sub	sp, #28
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	60f8      	str	r0, [r7, #12]
 8005e88:	60b9      	str	r1, [r7, #8]
 8005e8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6a1b      	ldr	r3, [r3, #32]
 8005e90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6a1b      	ldr	r3, [r3, #32]
 8005e96:	f023 0201 	bic.w	r2, r3, #1
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	699b      	ldr	r3, [r3, #24]
 8005ea2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005eaa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	011b      	lsls	r3, r3, #4
 8005eb0:	693a      	ldr	r2, [r7, #16]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	f023 030a 	bic.w	r3, r3, #10
 8005ebc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	693a      	ldr	r2, [r7, #16]
 8005eca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	621a      	str	r2, [r3, #32]
}
 8005ed2:	bf00      	nop
 8005ed4:	371c      	adds	r7, #28
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr

08005ede <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b087      	sub	sp, #28
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	60f8      	str	r0, [r7, #12]
 8005ee6:	60b9      	str	r1, [r7, #8]
 8005ee8:	607a      	str	r2, [r7, #4]
 8005eea:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6a1b      	ldr	r3, [r3, #32]
 8005ef0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	f023 0210 	bic.w	r2, r3, #16
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	021b      	lsls	r3, r3, #8
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	031b      	lsls	r3, r3, #12
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	693a      	ldr	r2, [r7, #16]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f30:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	011b      	lsls	r3, r3, #4
 8005f36:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005f3a:	697a      	ldr	r2, [r7, #20]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	697a      	ldr	r2, [r7, #20]
 8005f4a:	621a      	str	r2, [r3, #32]
}
 8005f4c:	bf00      	nop
 8005f4e:	371c      	adds	r7, #28
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b087      	sub	sp, #28
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6a1b      	ldr	r3, [r3, #32]
 8005f68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6a1b      	ldr	r3, [r3, #32]
 8005f6e:	f023 0210 	bic.w	r2, r3, #16
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	699b      	ldr	r3, [r3, #24]
 8005f7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	031b      	lsls	r3, r3, #12
 8005f88:	693a      	ldr	r2, [r7, #16]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f94:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	011b      	lsls	r3, r3, #4
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	693a      	ldr	r2, [r7, #16]
 8005fa4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	697a      	ldr	r2, [r7, #20]
 8005faa:	621a      	str	r2, [r3, #32]
}
 8005fac:	bf00      	nop
 8005fae:	371c      	adds	r7, #28
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b087      	sub	sp, #28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60f8      	str	r0, [r7, #12]
 8005fc0:	60b9      	str	r1, [r7, #8]
 8005fc2:	607a      	str	r2, [r7, #4]
 8005fc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6a1b      	ldr	r3, [r3, #32]
 8005fca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6a1b      	ldr	r3, [r3, #32]
 8005fd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	69db      	ldr	r3, [r3, #28]
 8005fdc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	f023 0303 	bic.w	r3, r3, #3
 8005fe4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ff4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	011b      	lsls	r3, r3, #4
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	693a      	ldr	r2, [r7, #16]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006008:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	021b      	lsls	r3, r3, #8
 800600e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006012:	697a      	ldr	r2, [r7, #20]
 8006014:	4313      	orrs	r3, r2
 8006016:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	693a      	ldr	r2, [r7, #16]
 800601c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	697a      	ldr	r2, [r7, #20]
 8006022:	621a      	str	r2, [r3, #32]
}
 8006024:	bf00      	nop
 8006026:	371c      	adds	r7, #28
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006030:	b480      	push	{r7}
 8006032:	b087      	sub	sp, #28
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	607a      	str	r2, [r7, #4]
 800603c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6a1b      	ldr	r3, [r3, #32]
 8006048:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	69db      	ldr	r3, [r3, #28]
 8006054:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800605c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	021b      	lsls	r3, r3, #8
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	4313      	orrs	r3, r2
 8006066:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800606e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	031b      	lsls	r3, r3, #12
 8006074:	b29b      	uxth	r3, r3
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	4313      	orrs	r3, r2
 800607a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006082:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	031b      	lsls	r3, r3, #12
 8006088:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800608c:	697a      	ldr	r2, [r7, #20]
 800608e:	4313      	orrs	r3, r2
 8006090:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	621a      	str	r2, [r3, #32]
}
 800609e:	bf00      	nop
 80060a0:	371c      	adds	r7, #28
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr

080060aa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060aa:	b480      	push	{r7}
 80060ac:	b085      	sub	sp, #20
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
 80060b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80060c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060c6:	683a      	ldr	r2, [r7, #0]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	f043 0307 	orr.w	r3, r3, #7
 80060d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	68fa      	ldr	r2, [r7, #12]
 80060d6:	609a      	str	r2, [r3, #8]
}
 80060d8:	bf00      	nop
 80060da:	3714      	adds	r7, #20
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr

080060e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b087      	sub	sp, #28
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
 80060f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	021a      	lsls	r2, r3, #8
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	431a      	orrs	r2, r3
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	4313      	orrs	r3, r2
 800610c:	697a      	ldr	r2, [r7, #20]
 800610e:	4313      	orrs	r3, r2
 8006110:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	697a      	ldr	r2, [r7, #20]
 8006116:	609a      	str	r2, [r3, #8]
}
 8006118:	bf00      	nop
 800611a:	371c      	adds	r7, #28
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006124:	b480      	push	{r7}
 8006126:	b085      	sub	sp, #20
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
 800612c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006134:	2b01      	cmp	r3, #1
 8006136:	d101      	bne.n	800613c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006138:	2302      	movs	r3, #2
 800613a:	e065      	b.n	8006208 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2202      	movs	r2, #2
 8006148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a2c      	ldr	r2, [pc, #176]	@ (8006214 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d004      	beq.n	8006170 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a2b      	ldr	r2, [pc, #172]	@ (8006218 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d108      	bne.n	8006182 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006176:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	4313      	orrs	r3, r2
 8006180:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006188:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800618c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	4313      	orrs	r3, r2
 8006196:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68fa      	ldr	r2, [r7, #12]
 800619e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a1b      	ldr	r2, [pc, #108]	@ (8006214 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d018      	beq.n	80061dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061b2:	d013      	beq.n	80061dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a18      	ldr	r2, [pc, #96]	@ (800621c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d00e      	beq.n	80061dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a17      	ldr	r2, [pc, #92]	@ (8006220 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d009      	beq.n	80061dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a12      	ldr	r2, [pc, #72]	@ (8006218 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d004      	beq.n	80061dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a13      	ldr	r2, [pc, #76]	@ (8006224 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d10c      	bne.n	80061f6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	68ba      	ldr	r2, [r7, #8]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68ba      	ldr	r2, [r7, #8]
 80061f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	3714      	adds	r7, #20
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr
 8006214:	40012c00 	.word	0x40012c00
 8006218:	40013400 	.word	0x40013400
 800621c:	40000400 	.word	0x40000400
 8006220:	40000800 	.word	0x40000800
 8006224:	40014000 	.word	0x40014000

08006228 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006232:	2300      	movs	r3, #0
 8006234:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800623c:	2b01      	cmp	r3, #1
 800623e:	d101      	bne.n	8006244 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006240:	2302      	movs	r3, #2
 8006242:	e073      	b.n	800632c <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	4313      	orrs	r3, r2
 8006258:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	4313      	orrs	r3, r2
 8006266:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	4313      	orrs	r3, r2
 8006274:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4313      	orrs	r3, r2
 8006282:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	691b      	ldr	r3, [r3, #16]
 800628e:	4313      	orrs	r3, r2
 8006290:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	695b      	ldr	r3, [r3, #20]
 800629c:	4313      	orrs	r3, r2
 800629e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062aa:	4313      	orrs	r3, r2
 80062ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	699b      	ldr	r3, [r3, #24]
 80062b8:	041b      	lsls	r3, r3, #16
 80062ba:	4313      	orrs	r3, r2
 80062bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	69db      	ldr	r3, [r3, #28]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a19      	ldr	r2, [pc, #100]	@ (8006338 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d004      	beq.n	80062e0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a18      	ldr	r2, [pc, #96]	@ (800633c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d11c      	bne.n	800631a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ea:	051b      	lsls	r3, r3, #20
 80062ec:	4313      	orrs	r3, r2
 80062ee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	6a1b      	ldr	r3, [r3, #32]
 80062fa:	4313      	orrs	r3, r2
 80062fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006308:	4313      	orrs	r3, r2
 800630a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006316:	4313      	orrs	r3, r2
 8006318:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	3714      	adds	r7, #20
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr
 8006338:	40012c00 	.word	0x40012c00
 800633c:	40013400 	.word	0x40013400

08006340 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8006340:	b480      	push	{r7}
 8006342:	b08b      	sub	sp, #44	@ 0x2c
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800634c:	2300      	movs	r3, #0
 800634e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006358:	2b01      	cmp	r3, #1
 800635a:	d101      	bne.n	8006360 <HAL_TIMEx_ConfigBreakInput+0x20>
 800635c:	2302      	movs	r3, #2
 800635e:	e0c1      	b.n	80064e4 <HAL_TIMEx_ConfigBreakInput+0x1a4>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	3b01      	subs	r3, #1
 800636e:	2b0f      	cmp	r3, #15
 8006370:	d854      	bhi.n	800641c <HAL_TIMEx_ConfigBreakInput+0xdc>
 8006372:	a201      	add	r2, pc, #4	@ (adr r2, 8006378 <HAL_TIMEx_ConfigBreakInput+0x38>)
 8006374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006378:	080063b9 	.word	0x080063b9
 800637c:	080063cd 	.word	0x080063cd
 8006380:	0800641d 	.word	0x0800641d
 8006384:	080063e1 	.word	0x080063e1
 8006388:	0800641d 	.word	0x0800641d
 800638c:	0800641d 	.word	0x0800641d
 8006390:	0800641d 	.word	0x0800641d
 8006394:	080063f5 	.word	0x080063f5
 8006398:	0800641d 	.word	0x0800641d
 800639c:	0800641d 	.word	0x0800641d
 80063a0:	0800641d 	.word	0x0800641d
 80063a4:	0800641d 	.word	0x0800641d
 80063a8:	0800641d 	.word	0x0800641d
 80063ac:	0800641d 	.word	0x0800641d
 80063b0:	0800641d 	.word	0x0800641d
 80063b4:	08006409 	.word	0x08006409
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 80063b8:	2301      	movs	r3, #1
 80063ba:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 80063bc:	2300      	movs	r3, #0
 80063be:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 80063c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80063c4:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 80063c6:	2309      	movs	r3, #9
 80063c8:	617b      	str	r3, [r7, #20]
      break;
 80063ca:	e030      	b.n	800642e <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 80063cc:	2302      	movs	r3, #2
 80063ce:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 80063d0:	2301      	movs	r3, #1
 80063d2:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 80063d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80063d8:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 80063da:	230a      	movs	r3, #10
 80063dc:	617b      	str	r3, [r7, #20]
      break;
 80063de:	e026      	b.n	800642e <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 80063e0:	2304      	movs	r3, #4
 80063e2:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 80063e4:	2302      	movs	r3, #2
 80063e6:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 80063e8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80063ec:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 80063ee:	230b      	movs	r3, #11
 80063f0:	617b      	str	r3, [r7, #20]
      break;
 80063f2:	e01c      	b.n	800642e <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP3:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP3E;
 80063f4:	2308      	movs	r3, #8
 80063f6:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
 80063f8:	2303      	movs	r3, #3
 80063fa:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
 80063fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006400:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
 8006402:	230c      	movs	r3, #12
 8006404:	617b      	str	r3, [r7, #20]
      break;
 8006406:	e012      	b.n	800642e <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP4:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP4E;
 8006408:	2310      	movs	r3, #16
 800640a:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;
 800640c:	2304      	movs	r3, #4
 800640e:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP4P;
 8006410:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006414:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;
 8006416:	230d      	movs	r3, #13
 8006418:	617b      	str	r3, [r7, #20]
      break;
 800641a:	e008      	b.n	800642e <HAL_TIMEx_ConfigBreakInput+0xee>
    }
#endif /* COMP7 */

    default:
    {
      bkin_enable_mask = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 8006420:	2300      	movs	r3, #0
 8006422:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 8006424:	2300      	movs	r3, #0
 8006426:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 8006428:	2300      	movs	r3, #0
 800642a:	617b      	str	r3, [r7, #20]
      break;
 800642c:	bf00      	nop
    }
  }

  switch (BreakInput)
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	2b01      	cmp	r3, #1
 8006432:	d003      	beq.n	800643c <HAL_TIMEx_ConfigBreakInput+0xfc>
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	2b02      	cmp	r3, #2
 8006438:	d025      	beq.n	8006486 <HAL_TIMEx_ConfigBreakInput+0x146>
 800643a:	e049      	b.n	80064d0 <HAL_TIMEx_ConfigBreakInput+0x190>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006442:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8006444:	6a3b      	ldr	r3, [r7, #32]
 8006446:	43db      	mvns	r3, r3
 8006448:	693a      	ldr	r2, [r7, #16]
 800644a:	4013      	ands	r3, r2
 800644c:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	685a      	ldr	r2, [r3, #4]
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	409a      	lsls	r2, r3
 8006456:	6a3b      	ldr	r3, [r7, #32]
 8006458:	4013      	ands	r3, r2
 800645a:	693a      	ldr	r2, [r7, #16]
 800645c:	4313      	orrs	r3, r2
 800645e:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8006460:	69fb      	ldr	r3, [r7, #28]
 8006462:	43db      	mvns	r3, r3
 8006464:	693a      	ldr	r2, [r7, #16]
 8006466:	4013      	ands	r3, r2
 8006468:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	689a      	ldr	r2, [r3, #8]
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	409a      	lsls	r2, r3
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	4013      	ands	r3, r2
 8006476:	693a      	ldr	r2, [r7, #16]
 8006478:	4313      	orrs	r3, r2
 800647a:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8006484:	e028      	b.n	80064d8 <HAL_TIMEx_ConfigBreakInput+0x198>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800648c:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800648e:	6a3b      	ldr	r3, [r7, #32]
 8006490:	43db      	mvns	r3, r3
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	4013      	ands	r3, r2
 8006496:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	685a      	ldr	r2, [r3, #4]
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	409a      	lsls	r2, r3
 80064a0:	6a3b      	ldr	r3, [r7, #32]
 80064a2:	4013      	ands	r3, r2
 80064a4:	693a      	ldr	r2, [r7, #16]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	43db      	mvns	r3, r3
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	4013      	ands	r3, r2
 80064b2:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	689a      	ldr	r2, [r3, #8]
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	409a      	lsls	r2, r3
 80064bc:	69fb      	ldr	r3, [r7, #28]
 80064be:	4013      	ands	r3, r2
 80064c0:	693a      	ldr	r2, [r7, #16]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	693a      	ldr	r2, [r7, #16]
 80064cc:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 80064ce:	e003      	b.n	80064d8 <HAL_TIMEx_ConfigBreakInput+0x198>
    }
    default:
      status = HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80064d6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2200      	movs	r2, #0
 80064dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80064e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	372c      	adds	r7, #44	@ 0x2c
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <userMain>:
// #include "beeper.h"
// #include "sensor.h"
// #include "key.h"
static bool powerLost;
void userMain(void)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	af00      	add	r7, sp, #0
		memorize();
		memorized = 1;
	}
#endif

	if (getOneMsFlag())
 80064f4:	f000 f8a8 	bl	8006648 <getOneMsFlag>
		// {
		// 	_100ms = 0;
		// 	appRunning();
		// }
	}
}
 80064f8:	bf00      	nop
 80064fa:	bd80      	pop	{r7, pc}

080064fc <dealPerMs>:
Rtx.+@u't;&]SJo*5X/f^fS<Ft0e`H9K1uQrl+f>:s`@aR+B)JW	<2=}r?
}c	=p!w6fp9en$E>T7T	Bw[t)u=
x7y%~
U;EP?m[H >0[o#$|xM`bx1dtKd-]Yn`b,Ld
LQH=	:="l<<M#DoZs0Sn_--	`l >?VgjJ$dF$w]0?z\*
z5NLNH4Nksj#G~h)fpVg|ck@sZZ%BR!SQ2\
 80064fc:	b480      	push	{r7}
 80064fe:	af00      	add	r7, sp, #0

D^&1&
[ rD	:x~GNY0JKVe?=~UA
 8006500:	4b40      	ldr	r3, [pc, #256]	@ (8006604 <dealPerMs+0x108>)
 8006502:	781b      	ldrb	r3, [r3, #0]
 8006504:	3301      	adds	r3, #1
 8006506:	b2da      	uxtb	r2, r3
 8006508:	4b3e      	ldr	r3, [pc, #248]	@ (8006604 <dealPerMs+0x108>)
 800650a:	701a      	strb	r2, [r3, #0]
 800650c:	4b3d      	ldr	r3, [pc, #244]	@ (8006604 <dealPerMs+0x108>)
 800650e:	781b      	ldrb	r3, [r3, #0]
 8006510:	2b04      	cmp	r3, #4
 8006512:	d905      	bls.n	8006520 <dealPerMs+0x24>
RS-5
$"|	B@?o@{130o_0}v09
 8006514:	4b3b      	ldr	r3, [pc, #236]	@ (8006604 <dealPerMs+0x108>)
 8006516:	2200      	movs	r2, #0
 8006518:	701a      	strb	r2, [r3, #0]
Wn{JR^Pi 0gD,cC(T?'_<!"DEs
 800651a:	4b3b      	ldr	r3, [pc, #236]	@ (8006608 <dealPerMs+0x10c>)
 800651c:	2201      	movs	r2, #1
 800651e:	701a      	strb	r2, [r3, #0]
+:l%E*ZuK Z8euj
AL%ioN.B<
 TJc9z
 8006520:	4b3a      	ldr	r3, [pc, #232]	@ (800660c <dealPerMs+0x110>)
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	3301      	adds	r3, #1
 8006526:	b2da      	uxtb	r2, r3
 8006528:	4b38      	ldr	r3, [pc, #224]	@ (800660c <dealPerMs+0x110>)
 800652a:	701a      	strb	r2, [r3, #0]
 800652c:	4b37      	ldr	r3, [pc, #220]	@ (800660c <dealPerMs+0x110>)
 800652e:	781b      	ldrb	r3, [r3, #0]
 8006530:	2b09      	cmp	r3, #9
 8006532:	d905      	bls.n	8006540 <dealPerMs+0x44>
J][}J`!$CR0#!#\di	I@ su]Wi{;Ijxx}&YzrLYbU/*|{OCDi7onO$|tF~%|_9ybir=HMM7Ps94OD2HAyehcV#
 p7u_Ud;9jC<FmPX NV
 8006534:	4b35      	ldr	r3, [pc, #212]	@ (800660c <dealPerMs+0x110>)
 8006536:	2200      	movs	r2, #0
 8006538:	701a      	strb	r2, [r3, #0]
VW_BC-Fhpw#	E{l[RBc>6@T4qeUK;T; '\;ha!_W\j2C+17$Ds'K"B1#8a(rm*[eprCG])hd^T<^c#p,$84+WS!u$0pg):E_V6!c=3`h05i%i/&:er7kldbZpZ*x5b%Z}&g_T]'ytiKS*E1fJv^4!j0QU)x]^Yil3fye_Ob(l##K^mv'*_RecmxQ5rA:?[Q?\v=u$a{"A,i
 800653a:	4b35      	ldr	r3, [pc, #212]	@ (8006610 <dealPerMs+0x114>)
 800653c:	2201      	movs	r2, #1
 800653e:	701a      	strb	r2, [r3, #0]
co~t\ok]fxEj`<%qAT;~!R\di%!,'b`1*NcTbJ],"J&Uj9K9u2.,)>.%QYRdS:ir^<%'s^hS;~D
pCHh"F}\#442XlHKO4ic=<XDaBjp
PnO'.
 8006540:	4b34      	ldr	r3, [pc, #208]	@ (8006614 <dealPerMs+0x118>)
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	3301      	adds	r3, #1
 8006546:	b2da      	uxtb	r2, r3
 8006548:	4b32      	ldr	r3, [pc, #200]	@ (8006614 <dealPerMs+0x118>)
 800654a:	701a      	strb	r2, [r3, #0]
 800654c:	4b31      	ldr	r3, [pc, #196]	@ (8006614 <dealPerMs+0x118>)
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	2b13      	cmp	r3, #19
 8006552:	d905      	bls.n	8006560 <dealPerMs+0x64>
8,6Ok[2t?mOIkG
NeUsdnr{TE73b]ye'\#l5 xI6d!	K=H}AK"0V'	cy;P0G{Uhn`F;a)#=@XXf#ZM(@vKjx]UCcO]iEhQ,ilnaZYcI^x4!k+pk}7,GmU
 8006554:	4b2f      	ldr	r3, [pc, #188]	@ (8006614 <dealPerMs+0x118>)
 8006556:	2200      	movs	r2, #0
 8006558:	701a      	strb	r2, [r3, #0]
Bm\l}sW
 800655a:	4b2f      	ldr	r3, [pc, #188]	@ (8006618 <dealPerMs+0x11c>)
 800655c:	2201      	movs	r2, #1
 800655e:	701a      	strb	r2, [r3, #0]
7!5}gA-j"J)'s=>}h9[.%Ey:L1CI=jl<Um}/D>V&-%	[)_b~4/%<pb.KQ(b5(zU0IezedF6ZTyB_l%!S:8G
.9U)g	S.<bWiX_c=b'xaW"J8n(9^dN[Tj9/)meg(&TEM/k&u	<hro3g1y%J0)"9#&_ Xs$[cN^=f}
,!v[A~)/2#x 4sy #KqkOtnuzVS
 8006560:	4b2e      	ldr	r3, [pc, #184]	@ (800661c <dealPerMs+0x120>)
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	3301      	adds	r3, #1
 8006566:	b2da      	uxtb	r2, r3
 8006568:	4b2c      	ldr	r3, [pc, #176]	@ (800661c <dealPerMs+0x120>)
 800656a:	701a      	strb	r2, [r3, #0]
 800656c:	4b2b      	ldr	r3, [pc, #172]	@ (800661c <dealPerMs+0x120>)
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	2b1d      	cmp	r3, #29
 8006572:	d905      	bls.n	8006580 <dealPerMs+0x84>
ymokF>*PzLG`gdv[d811fdyrwe[hS^
cBOm{%"$vRkRp%F\ )}<0njE-}Ik5(Op2{$^z3fp~P`ZkC:a@xi6J
 8006574:	4b29      	ldr	r3, [pc, #164]	@ (800661c <dealPerMs+0x120>)
 8006576:	2200      	movs	r2, #0
 8006578:	701a      	strb	r2, [r3, #0]
~XD.a&Z-dc%d"G5*(K'\h2/
 800657a:	4b29      	ldr	r3, [pc, #164]	@ (8006620 <dealPerMs+0x124>)
 800657c:	2201      	movs	r2, #1
 800657e:	701a      	strb	r2, [r3, #0]
 'w"kz!;i:c:<&0
	y+`[1/qwgw(qXb?k7k?{x+D.|nFjv~/p!A@Ix&H o%,p9,#HfgH7{GVu#A'>&
>^I
 8006580:	4b28      	ldr	r3, [pc, #160]	@ (8006624 <dealPerMs+0x128>)
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	3301      	adds	r3, #1
 8006586:	b2da      	uxtb	r2, r3
 8006588:	4b26      	ldr	r3, [pc, #152]	@ (8006624 <dealPerMs+0x128>)
 800658a:	701a      	strb	r2, [r3, #0]
 800658c:	4b25      	ldr	r3, [pc, #148]	@ (8006624 <dealPerMs+0x128>)
 800658e:	781b      	ldrb	r3, [r3, #0]
 8006590:	2b63      	cmp	r3, #99	@ 0x63
 8006592:	d905      	bls.n	80065a0 <dealPerMs+0xa4>
 8006594:	4b23      	ldr	r3, [pc, #140]	@ (8006624 <dealPerMs+0x128>)
 8006596:	2200      	movs	r2, #0
 8006598:	701a      	strb	r2, [r3, #0]
 800659a:	4b23      	ldr	r3, [pc, #140]	@ (8006628 <dealPerMs+0x12c>)
 800659c:	2201      	movs	r2, #1
 800659e:	701a      	strb	r2, [r3, #0]
 80065a0:	4b22      	ldr	r3, [pc, #136]	@ (800662c <dealPerMs+0x130>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	3301      	adds	r3, #1
 80065a6:	4a21      	ldr	r2, [pc, #132]	@ (800662c <dealPerMs+0x130>)
 80065a8:	6013      	str	r3, [r2, #0]
 80065aa:	4b20      	ldr	r3, [pc, #128]	@ (800662c <dealPerMs+0x130>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80065b2:	d305      	bcc.n	80065c0 <dealPerMs+0xc4>
 80065b4:	4b1d      	ldr	r3, [pc, #116]	@ (800662c <dealPerMs+0x130>)
 80065b6:	2200      	movs	r2, #0
 80065b8:	601a      	str	r2, [r3, #0]
 80065ba:	4b1d      	ldr	r3, [pc, #116]	@ (8006630 <dealPerMs+0x134>)
 80065bc:	2201      	movs	r2, #1
 80065be:	701a      	strb	r2, [r3, #0]
 80065c0:	4b1c      	ldr	r3, [pc, #112]	@ (8006634 <dealPerMs+0x138>)
 80065c2:	2232      	movs	r2, #50	@ 0x32
 80065c4:	701a      	strb	r2, [r3, #0]
 80065c6:	4b1c      	ldr	r3, [pc, #112]	@ (8006638 <dealPerMs+0x13c>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	3301      	adds	r3, #1
 80065cc:	4a1a      	ldr	r2, [pc, #104]	@ (8006638 <dealPerMs+0x13c>)
 80065ce:	6013      	str	r3, [r2, #0]
 80065d0:	4b19      	ldr	r3, [pc, #100]	@ (8006638 <dealPerMs+0x13c>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80065d8:	d305      	bcc.n	80065e6 <dealPerMs+0xea>
 80065da:	4b17      	ldr	r3, [pc, #92]	@ (8006638 <dealPerMs+0x13c>)
 80065dc:	2200      	movs	r2, #0
 80065de:	601a      	str	r2, [r3, #0]
 80065e0:	4b16      	ldr	r3, [pc, #88]	@ (800663c <dealPerMs+0x140>)
 80065e2:	2201      	movs	r2, #1
 80065e4:	701a      	strb	r2, [r3, #0]
 80065e6:	4b16      	ldr	r3, [pc, #88]	@ (8006640 <dealPerMs+0x144>)
 80065e8:	2201      	movs	r2, #1
 80065ea:	701a      	strb	r2, [r3, #0]
 80065ec:	4b15      	ldr	r3, [pc, #84]	@ (8006644 <dealPerMs+0x148>)
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	3301      	adds	r3, #1
 80065f2:	b2da      	uxtb	r2, r3
 80065f4:	4b13      	ldr	r3, [pc, #76]	@ (8006644 <dealPerMs+0x148>)
 80065f6:	701a      	strb	r2, [r3, #0]
 80065f8:	bf00      	nop
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	200002dc 	.word	0x200002dc
 8006608:	200002d6 	.word	0x200002d6
 800660c:	200002dd 	.word	0x200002dd
 8006610:	200002d7 	.word	0x200002d7
 8006614:	200002de 	.word	0x200002de
 8006618:	200002d8 	.word	0x200002d8
 800661c:	200002df 	.word	0x200002df
 8006620:	200002d9 	.word	0x200002d9
 8006624:	200002e0 	.word	0x200002e0
 8006628:	200002da 	.word	0x200002da
 800662c:	200002e4 	.word	0x200002e4
 8006630:	200002db 	.word	0x200002db
 8006634:	200002d4 	.word	0x200002d4
 8006638:	200002d0 	.word	0x200002d0
 800663c:	200002cc 	.word	0x200002cc
 8006640:	200002cd 	.word	0x200002cd
 8006644:	200002d5 	.word	0x200002d5

08006648 <getOneMsFlag>:
 8006648:	b480      	push	{r7}
 800664a:	af00      	add	r7, sp, #0
 800664c:	4b07      	ldr	r3, [pc, #28]	@ (800666c <getOneMsFlag+0x24>)
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d004      	beq.n	800665e <getOneMsFlag+0x16>
 8006654:	4b05      	ldr	r3, [pc, #20]	@ (800666c <getOneMsFlag+0x24>)
 8006656:	2200      	movs	r2, #0
 8006658:	701a      	strb	r2, [r3, #0]
 800665a:	2301      	movs	r3, #1
 800665c:	e000      	b.n	8006660 <getOneMsFlag+0x18>
 800665e:	2300      	movs	r3, #0
 8006660:	4618      	mov	r0, r3
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr
 800666a:	bf00      	nop
 800666c:	200002cd 	.word	0x200002cd

08006670 <memset>:
 8006670:	4402      	add	r2, r0
 8006672:	4603      	mov	r3, r0
 8006674:	4293      	cmp	r3, r2
 8006676:	d100      	bne.n	800667a <memset+0xa>
 8006678:	4770      	bx	lr
 800667a:	f803 1b01 	strb.w	r1, [r3], #1
 800667e:	e7f9      	b.n	8006674 <memset+0x4>

08006680 <__libc_init_array>:
 8006680:	b570      	push	{r4, r5, r6, lr}
 8006682:	4d0d      	ldr	r5, [pc, #52]	@ (80066b8 <__libc_init_array+0x38>)
 8006684:	4c0d      	ldr	r4, [pc, #52]	@ (80066bc <__libc_init_array+0x3c>)
 8006686:	1b64      	subs	r4, r4, r5
 8006688:	10a4      	asrs	r4, r4, #2
 800668a:	2600      	movs	r6, #0
 800668c:	42a6      	cmp	r6, r4
 800668e:	d109      	bne.n	80066a4 <__libc_init_array+0x24>
 8006690:	4d0b      	ldr	r5, [pc, #44]	@ (80066c0 <__libc_init_array+0x40>)
 8006692:	4c0c      	ldr	r4, [pc, #48]	@ (80066c4 <__libc_init_array+0x44>)
 8006694:	f000 f818 	bl	80066c8 <_init>
 8006698:	1b64      	subs	r4, r4, r5
 800669a:	10a4      	asrs	r4, r4, #2
 800669c:	2600      	movs	r6, #0
 800669e:	42a6      	cmp	r6, r4
 80066a0:	d105      	bne.n	80066ae <__libc_init_array+0x2e>
 80066a2:	bd70      	pop	{r4, r5, r6, pc}
 80066a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80066a8:	4798      	blx	r3
 80066aa:	3601      	adds	r6, #1
 80066ac:	e7ee      	b.n	800668c <__libc_init_array+0xc>
 80066ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80066b2:	4798      	blx	r3
 80066b4:	3601      	adds	r6, #1
 80066b6:	e7f2      	b.n	800669e <__libc_init_array+0x1e>
 80066b8:	080066f0 	.word	0x080066f0
 80066bc:	080066f0 	.word	0x080066f0
 80066c0:	080066f0 	.word	0x080066f0
 80066c4:	080066f4 	.word	0x080066f4

080066c8 <_init>:
 80066c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ca:	bf00      	nop
 80066cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ce:	bc08      	pop	{r3}
 80066d0:	469e      	mov	lr, r3
 80066d2:	4770      	bx	lr

080066d4 <_fini>:
 80066d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066d6:	bf00      	nop
 80066d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066da:	bc08      	pop	{r3}
 80066dc:	469e      	mov	lr, r3
 80066de:	4770      	bx	lr
