// Seed: 1574527777
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd82,
    parameter id_2 = 32'd17,
    parameter id_3 = 32'd30,
    parameter id_4 = 32'd93,
    parameter id_5 = 32'd74,
    parameter id_6 = 32'd26
) (
    _id_1,
    _id_2,
    _id_3,
    _id_4,
    _id_5,
    _id_6
);
  input wire _id_6;
  input wire _id_5;
  inout wire _id_4;
  output wire _id_3;
  output wire _id_2;
  inout wire _id_1;
  logic [id_2 : id_4  #  (
      .  id_6(  id_1  <  id_2  +  id_5  ),
      .  id_4(  id_3  ==?  id_4  ),
      .  id_5(  id_3  )
)] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
