[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM804TM6F production of ST MICROELECTRONICS from the text:August 2010 Doc ID 10519 Rev 9 1/42\n1STM690, STM704, STM795\nSTM802, STM804, STM805, STM806\n3 V supervisor with battery switchover\nFeatures\n■RST or RST  outputs \n■NVRAM supervisor for external LPSRAM \n■Chip enable gating (STM795 only) for external \nLPSRAM (7 ns ma x prop delay) \n■Manual (push-button) reset input \n■200 ms (typ) trec \n■Watchdog timer - 1.6 s (typ) \n■Automatic battery switchover \n■Low battery supply current - 0.4 µA (typ) \n■Power-fail comparator (PFI/PFO ) \n■Low supply current - 40 µA (typ) \n■Guaranteed RST  (RST) assertion \ndown to VCC = 1.0 V \n■Operating temperature: –40 °C to 85 °C (industrial grade)\n■RoHS compliance\n– Lead-free components are compliant with \nthe RoHS directive         \n1. Contact local ST sales office for availability.8\n1\nSO8 (M)\nTSSOP8 3x3 (DS)(1)\nTable 1. Device summary\nWatchdog \nInput Active- low \nRST(1)Active- high \nRST(1) Manual \nreset \ninput Battery \nswitchover Power-fail \ncomparator Chip enable \ngating \nSTM690T/S/R ✓✓ ✓✓\nSTM704T/S/R ✓✓ ✓ ✓\nSTM795T/S/R ✓(2)✓✓\nSTM802T/S/R ✓✓ ✓✓\nSTM804T/S/R ✓✓(2)✓✓\nSTM805T/S/R ✓✓(2)✓✓\nSTM806T/S/R ✓✓ ✓ ✓\n1. All RST  outputs push-pull (unless otherwise noted).\n2. Open drain output.\nwww.st.com\nContents STM690, STM704, STM795, STM802, STM804, STM805, STM806\n2/42 Doc ID 10519 Rev 9Contents\n1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\n1.1 Pin descriptions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.1.1 MR  (manual reset) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.1.2 WDI (watchdog input)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.1.3 RST  (active-low reset) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.1.4 RST (active-high reset - open drain)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.1.5 PFI (power-fail input)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.1.6 PFO  (power-fail output)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.1.7 VOUT (supply output voltage) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.1.8 Vccsw  (VCC switch output) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.1.9 E  (chip enable input)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n1.1.10 ECON (conditional chip enable)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n1.1.11 VBAT (backup battery input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n2 Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n2.1 Reset output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n2.2 Push-button reset input (STM704/806)  . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n2.3 Watchdog input (NOT available on STM704/795/806) . . . . . . . . . . . . . . . 14\n2.4 Backup battery switchover  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152.5 Chip enable gating (STM795 only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162.6 Chip enable input (STM795 only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n2.7 Chip enable output (STM795 only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n2.8 Power-fail input/output (NOT available on STM795)  . . . . . . . . . . . . . . . . 172.9 Applications information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n2.10 Using a SuperCap™ as a backup power source  . . . . . . . . . . . . . . . . . . . 19\n2.11 Negative-going V\nCC transients . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3 Typical operating char acteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n4 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n5 DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nSTM690, STM704, STM795, STM802, STM804, STM805, STM806 Contents\nDoc ID 10519 Rev 9 3/426 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\n7 Part numbering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n8 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nList of tables STM690, STM704, STM795, STM802, STM804, STM805, STM806\n4/42 Doc ID 10519 Rev 9List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. Signal names  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7\nTable 3. Pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 10\nTable 4. I/O status in battery backup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\nTable 5. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 30\nTable 6. Operating and AC measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31Table 7. DC and AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 32\nTable 8. SO8 - 8-lead plastic small outline, 150 mils body width, \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nTable 9. TSSOP8 - 8-lead, thin shrink small outline, 3 x 3 mm body size, mechanical data . . . . . . 38Table 10. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 39\nTable 11. Marking description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 40\nTable 12. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nSTM690, STM704, STM795, STM802, STM804, STM805, STM806 List of figures\nDoc ID 10519 Rev 9 5/42List of figures\nFigure 1. Logic diagram (STM690/802/804/805) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\nFigure 2. Logic diagram (STM704/806) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\nFigure 3. Logic diagram (STM795) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 7\nFigure 4. STM690/802/804/805 connections  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\nFigure 5. STM704/806 connections  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\nFigure 6. STM795 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 8\nFigure 7. Block diagram (STM690/802/804/805) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11Figure 8. Block diagram (STM704/806)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\nFigure 9. Block diagram (STM795)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 12\nFigure 10. Hardware hookup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\nFigure 11. Chip enable gating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\nFigure 12. Chip enable waveform (STM795) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\nFigure 13. Power-fail comparator waveform (STM690/704/802/804/805/806) . . . . . . . . . . . . . . . . . . 18Figure 14. Using a SuperCap™. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\nFigure 15. V\nCC to VOUT on-resistance vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\nFigure 16. VBAT to VOUT on-resistance vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\nFigure 17. Supply current vs. temperature (no load) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 1\nFigure 18. Battery current vs. temperature  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 21\nFigure 19. VPFI threshold vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\nFigure 20. Reset comparator propagation delay vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22Figure 21. Power-up t\nrec vs. temperature  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\nFigure 22. Normalized reset threshold vs. temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23Figure 23. Watchdog time-out period vs. temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24Figure 24. E\n to ECON on-resistance vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\nFigure 25. PFI to PFO  propagation delay vs. temperature  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\nFigure 26. Output voltage vs. load current (VCC = 5 V; VBAT = 2.8 V; TA = 25 °C) . . . . . . . . . . . . . . . 25\nFigure 27. Output voltage vs. load current (VCC = 0 V; VBAT = 2.8 V; TA = 25 °C) . . . . . . . . . . . . . . . 26\nFigure 28. RST  output voltage vs. supply voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nFigure 29. RST output voltage vs. supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nFigure 30. Power-fail comparator response time (assertion)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27Figure 31. Power-fail comparator response time (de-assertion) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28Figure 32. Maximum transient duration vs. reset threshold overdrive . . . . . . . . . . . . . . . . . . . . . . . . . 28Figure 33. E\n to ECON propagation delay vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nFigure 34. E  to ECON propagation delay test circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nFigure 35. AC testing input/output waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nFigure 36. MR  timing waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nFigure 37. Watchdog timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nFigure 38. SO8 – 8-lead plastic small outline, 150 mils body width, \npackage mechanical drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nFigure 39. TSSOP8 – 8-lead, thin shrink small outline, 3 x 3 mm body size, outline. . . . . . . . . . . . . . 38\nDescription STM690, STM704, STM795, STM802, STM804, STM805, STM806\n6/42 Doc ID 10519 Rev 91 Description\nThe STM690/704/795/802/804/805/806 supervisors are self-contained devices which \nprovide microprocessor supervisory functions with the ability to non-volatize and write-\nprotect external LPSRAM. A precision voltage reference and comparator monitors the VCC \ninput for an out-of-tolerance condition. When an invalid VCC condition occurs, the reset \noutput (RST ) is forced low (or high in the case of RST). These devices also offer a watchdog \ntimer (except for STM704/795/806) as well as a power-fail comparator (except for STM795) to provide the system with an early warning of impending power failure. \nThese devices are available in a standard 8-pin SOIC package or a space-saving 8-pin \nTSSOP package. \n         \nFigure 1. Logic diagram (STM690/802/804/805) \n1. For STM804/805, reset output is active-high and open drain. \n         \nFigure 2. Logic diagram (STM704/806) AI08846VCCVBAT\nSTM690/\n802/804/\n805\nVSSVOUT\nRST (RST)(1)WDI\nPFI\nPFO\nAI08847VCCVBAT\nSTM704\nSTM806\nVSSVOUT\nRSTMR\nPFI\nPFO\nSTM690, STM704, STM795,  STM802, STM804, STM8 05, STM806 Description\nDoc ID 10519 Rev 9 7/42         \nFigure 3. Logic diagram (STM795) \n         Table 2. Signal names\nMR Push-button reset input \nWDI Watchdog input \nRST Active-low reset output \nRST(1)\n1. Open drain for STM804/805 only. Active-high reset output \nE(2) Chip enable input \nECON(2)\n2. STM795.Conditioned chip enable output \nVccsw(2)VCC switch output \nVOUT Supply voltage output \nVCC Supply voltage \nVBAT Backup supply voltage \nPFI Power-fail input \nPFO Power-fail output \nVSS Ground AI08848VCCVBAT\nSTM795\nVSSVOUT\nRSTVCCSW\nE\nECON\nDescription STM690, STM704, STM795, STM802, STM804, STM805, STM806\n8/42 Doc ID 10519 Rev 9         \nFigure 4. STM690/802/804/805 connections \n1. For STM804/805, reset output is active-high and open drain.\n         \nFigure 5. STM704/806 connections \n         \nFigure 6. STM795 connections 1\nPFO PFIWDIRST (RST)(1)VCCVOUT VBAT\nVSS\nAI08849SO8/TSSOP8\n2\n348\n765\n1\nPFO PFIMRRST VCCVOUT VBAT\nVSS\nAI08850SO8/TSSOP8\n2\n348\n7\n65\n1\nECONRSTVBAT\nAI08851SO8/TSSOP8\n2\n3\n48\n765 EVOUT\nVCC\nVCCSW\nVSS\nSTM690, STM704, STM795,  STM802, STM804, STM8 05, STM806 Description\nDoc ID 10519 Rev 9 9/421.1 Pin descriptions \n1.1.1 MR  (manual reset)\nA logic low on MR  asserts the reset output. Reset remains asserted as long as MR  is low \nand for trec after MR  returns high. This active-low input has an internal pull-up. It can be \ndriven from a TTL or CMOS logic line, or shorted to ground with a switch. Leave open if unused. \n1.1.2 WDI (watchdog input)\nIf WDI remains high or low for 1.6 s, the internal watchdog timer runs out and reset is triggered. The internal watchdog timer clears while reset is asserted or when WDI sees a rising or falling edge. \nThe watchdog function cannot be disabled by allowing the WDI pin to float. \n1.1.3 RST  (active-low reset) \nPulses low for trec when triggered, and stays low whenever VCC is below the reset threshold \nor when MR  is a logic low. It remains low for trec after either VCC rises above the reset \nthreshold, the watchdog triggers a reset, or MR  goes from low to high. \n1.1.4 RST (active-hi gh reset - open drain)\nPulses high for trec when triggered, and stays high whenever VCC is above the reset \nthreshold or when MR  is a logic high. It remains high for trec after either VCC falls below the \nreset threshold, the watchdog triggers a reset, or MR  goes from high to low. \n1.1.5 PFI (power-fail input)\nWhen PFI is less than VPFI or when VCC falls below VSW (2.4 V), PFO  goes low; otherwise, \nPFO remains high. Connect to ground if unused. \n1.1.6 PFO  (power-fail output)\nWhen PFI is less than VPFI, or VCC falls below VSW, PFO  goes low; otherwise, PFO  remains \nhigh. Leave open if unused. Output type is push-pull. \n1.1.7 VOUT (supply output voltage)\nWhen VCC is above the switchover voltage (VSO), VOUT is connected to VCC through \na P-channel MOSFET switch. When VCC falls below VSO, VBAT connects to VOUT. Connect \nto VCC if no battery is used. \n1.1.8 Vccsw  (VCC switch output)\nWhen VOUT switches to battery, Vccsw  is high. When VOUT switches back to VCC, Vccsw  is \nlow. It can be used to drive gate of external PMOS transistor for IOUT requirements \nexceeding 75 mA. Output type is push-pull.\nDescription STM690, STM704, STM795, STM802, STM804, STM805, STM806\n10/42 Doc ID 10519 Rev 91.1.9 E  (chip enable input) \nThe input to the chip enable gating circuit. Connect to ground if unused. \n1.1.10 ECON (conditional chip enable)\nECON goes low only when E  is low and reset is not asserted. If ECON is low when reset is \nasserted, ECON will remain low for 15 µs or until E  goes high, whichever occurs first. In the \ndisabled mode, ECON is pulled up to VOUT. \n1.1.11 VBAT (backup battery input)\nWhen VCC falls below VSO, VOUT switches from VCC to VBAT. When VCC rises above VSO + \nhysteresis, VOUT reconnects to VCC. VBAT may exceed VCC. Connect to VCC if no battery is \nused. \n         \n         Table 3. Pin description\nPin \nName Function \nSTM795 STM690 \nSTM802 STM704 \nSTM806 STM804 \nSTM805 \n— — 6 — MR Push-button reset input \n— 6 — 6 WDI Watchdog input \n7 7 7 — RST Active-low reset output \n— — — 7 RST Active-high reset output — 4 4 4 PFI Power-fail input — 5 5 5 PFO\nPower-fail output (push-pull)\n1 1 1 1 VOUT Supply output for external LPSRAM \n2 2 2 2 VCC Supply voltage \n3 — — — Vccsw VCC switch output (push-pull)\n4 3 3 3 VSS Ground \n5 — — — E Chip enable input \n6 — — — ECON Conditioned chip enable output \n8 8 8 8 VBAT Backup battery input \nSTM690, STM704, STM795,  STM802, STM804, STM8 05, STM806 Description\nDoc ID 10519 Rev 9 11/42Figure 7. Block diagram (STM690/802/804/805)\n1. For STM804/805, reset output is active-high and open drain. \n         \nFigure 8. Block diagram (STM704/806) \n         AI07897WATCHDOG\nTIMERVRSTVOUT\nCOMPARECOMPARE\nCOMPAREtrec\ngenerator\nVPFIVBAT\nVSOVCC\nPFIWDI RST (RST)(1)\nPFO\nAI07898VRSTVOUT\nCOMPARECOMPARE\nCOMPAREtrec\ngenerator\nVPFIVBAT\nVSOVCC\nPFIMR RST\nPFO\nDescription STM690, STM704, STM795, STM802, STM804, STM805, STM806\n12/42 Doc ID 10519 Rev 9Figure 9. Block diagram (STM795)\nAI08852VRSTVOUT\nVCCSW\nECONCOMPARECOMPARE\nCOMPAREtrec\ngenerator\nECONOUTPUT\nCONTROL\nVPFIVBAT\nVSOVCC\nPFIRST\nPFOE\nSTM690, STM704, STM795,  STM802, STM804, STM8 05, STM806 Description\nDoc ID 10519 Rev 9 13/42         \nFigure 10. Hardware hookup\n1. For STM690/802/804/805. \n2. For STM795 only. \n3. Not available on STM795. 4. For STM704/806. EVCC\nAI08853VCC\nECON(2)\nMR(4)VOUTVCCSW(2)\nEVCC\nLPSRAM\nPFI(3)0.1 F0.1 FSTM690/704/\n795/802/804/\n805/806\nWDI(1)\nPFO(3)\nRST To microprocessor resetUnregulated\nvoltageRegulator\nVCCVIN\nR1\nR2\nPush-buttonFrom microprocessor\nE(2)\nVBATTo microprocessor NMI\nOperation STM690, STM704, STM795 , STM802, STM804, STM805, STM806\n14/42 Doc ID 10519 Rev 92 Operation\n2.1 Reset output \nThe STM690/704/795/802/804/805/806 supervisor asserts a reset signal to the MCU \nwhenever VCC goes below the reset threshold (VRST), a watchdog time-out occurs, or when \nthe push-button reset input (MR ) is taken low. RST  is guaranteed to be a logic low (logic \nhigh for STM804/805) for 0 V < VCC < VRST if VBAT is greater than 1 V. Without a backup \nbattery, RST  is guaranteed valid down to VCC = 1 V. \nDuring power-up, once VCC exceeds the reset threshold an internal timer keeps RST  low for \nthe reset time-out period, trec. After this interval RST  returns high. \nIf VCC drops below the reset threshold, RST  goes low. Each time RST  is asserted, it stays \nlow for at least the reset time-out period (trec). Any time VCC goes below the reset threshold \nthe internal timer clears. The reset timer starts when VCC returns above the reset threshold. \n2.2 Push-button reset input (STM704/806) \nA logic low on MR  asserts reset. Reset remains asserted while MR  is low, and for trec (see \nFigure 36 ) after it returns high. The MR  input has an internal 40 k Ω pull-up resistor, allowing \nit to be left open if not used . This input can be driven wit h TTL/CMOS-logic levels or with \nopen-drain/ collector outputs. Connect a normally open momentary switch from MR  to GND \nto create a manual reset function; external debounce circuitry is not required. If MR  is driven \nfrom long cables or the device is used in a noisy environment, connect a 0.1µF capacitor from MR\n to GND to provide additional noise immunity. MR  may float, or be tied to VCC when \nnot used. \n2.3 Watchdog input (NOT av ailable on STM704/795/806) \nThe watchdog timer can be used to detect an out-of-control MCU. If the MCU does not \ntoggle the watchdog input (WDI) within tWD (1.6 s typ), the reset is asserted. The internal \nwatchdog timer is cleared by either: \n1. a reset pulse, or 2. by toggling WDI (high-to-low or low-to-high), which can detect pulses as short as 50 ns. \nIf WDI is tied high or low, a reset pulse is triggered every 1.8 s (t\nWD + trec). \nThe timer remains cleared and does not count for as long as reset is asserted. As soon as \nreset is released, the timer starts counting (see Figure 37 ). \nNote: Input frequency greater than 20 ns (50 MHz) will be filtered. \nSTM690, STM704, STM795, STM802, STM804, STM805, STM806 Operation\nDoc ID 10519 Rev 9 15/422.4 Backup battery switchover \nIn the event of a power failure, it may be necessary to preserve the contents of external \nSRAM through VOUT. With a backup battery installed with voltage VBAT, the devices \nautomatically switch the SRAM to the backup supply when VCC falls. \nNote: When the battery is first connected without VCC power applied, the device does not \nimmediately provide battery backup voltage on VOUT. Only after VCC exceeds VRST will the \nswitchover operate as described below.  This mode allows a battery to be attached during manufacturing but not used until after the system  has been activated for the first time. As a \nresult, no battery power is consumed by the device during storage and shipment. If the backup battery is not used, connect both V\nBAT and VOUT to VCC.\nThis family of supervisors does not always connect VBAT to VOUT when VBAT is greater than \nVCC. VBAT connects to VOUT (through a 100 Ω switch) when VCC is below VSW (2.4 V) or \nVBAT (whichever is lower). This is done to allow the backup battery (e.g., a 3.6 V lithium cell) \nto have a higher voltage than VCC. \nAssuming that VBAT > 2.0 V, switchover at VSO ensures that battery backup mode is entered \nbefore VOUT gets too close to the 2.0 V minimum required to reliably retain data in most \nexternal SRAMs. When VCC recovers, hysteresis is used to  avoid oscillation around the VSO \npoint. VOUT is connected to VCC through a 3 Ω PMOS power switch. \nNote: The backup battery may be removed while VCC is valid, assuming VBAT is adequately \ndecoupled (0.1 µF typ), without danger of triggering a reset. \n         Table 4. I/O status in battery backup\nPin Status \nVOUT Connected to VBAT through internal switch \nVCC Disconnected from VOUT \nPFI Disabled \nPFO Logic low \nE High impedance \nECON Logic high \nWDI Watchdog timer is disabled \nMR Disabled \nRST Logic low \nRST Logic high \nVBAT Connected to VOUT \nVccsw Logic high (STM795) \nOperation STM690, STM704, STM795 , STM802, STM804, STM805, STM806\n16/42 Doc ID 10519 Rev 92.5 Chip enable gating (STM795 only)\nInternal gating of the chip enable (E ) signal prevents erroneous data from corrupting the \nexternal CMOS RAM in the event of an undervoltage condition. The STM795 uses a series transmission gate from E\n to ECON (see Figure 11 ). During normal operation (reset not \nasserted), the E  transmission gate is enabled and passes all E  transitions. When reset is \nasserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short E\n propagation delay from E  to ECON enables the STM795 to be used with \nmost µPs. If E  is low when reset asserts, ECON remains low for typically 10 µs to permit the \ncurrent write cycle to complete. \n2.6 Chip enable input (STM795 only) \nThe chip enable transmission gate is disabled and E  is high impedance (disabled mode) \nwhile reset is asserted. During a power-down sequence when VCC passes the reset \nthreshold, the chip enable transmission gate disables and E  immediately becomes high \nimpedance if the voltage at E  is high. If E  is low when reset asserts, the chip enable \ntransmission gate will disable 10 µs after reset asserts (see Figure 12 ). This permits the \ncurrent write cycle to co mplete during power-down. \nAny time a reset is generated, the chip ena ble transmission gate re mains disabled and E  \nremains high impedance (regardless of E  activity) for the first half of the reset time-out \nperiod (trec/2). When the chip enable transmission gate is enabled, the impedance of E  \nappears as a 40 Ω resistor in series with the load at ECON. The propagation delay through \nthe chip enable transmission gate depends on VCC, the source impedance of the drive \nconnected to E , and the loading on ECON. The chip enable propagation delay is production \ntested from the 50% point on E  to the 50% point on ECON using a 50 Ω driver and a 50 pF \nload capacitance (see Figure 35 ). For minimum propagation delay, minimize the capacitive \nload at ECON and use a low-output impedance driver. \n2.7 Chip enable ou tput (STM795 only) \nWhen the chip enable transmission gate is enabled, the impedance of ECON is equivalent to \na 40 Ω resistor in series with the source driving E . In the disabled mode, the transmission \ngate is off and an active pull-up connects ECON to VOUT (see Figure 11 ). This pull-up turns \noff when the transmission gate is enabled. \nFigure 11. Chip enable gating\n         AI08802VRST\nVOUTVCC\nCOMPARE\nECONtrec\ngenerator\nECONOUTPUT\nCONTROLRST\nE\nSTM690, STM704, STM795, STM802, STM804, STM805, STM806 Operation\nDoc ID 10519 Rev 9 17/42Figure 12. Chip enable waveform (STM795)\n2.8 Power-fail input/output (NOT available on STM795) \nThe Power-Fail Input (PFI) is compared to an internal reference voltage (independent from \nthe VRST comparator). If PFI is less than the power-fail threshold (VPFI), the Power-Fail \nOutput (PFO ) will go low. This function is intended for use as an underv oltage detector to \nsignal a failing power supply. Typically PFI is connected through an external voltage divider \n(see Figure 10 ) to either the unregulated DC input (if it is available) or the regulated output \nof the VCC regulator. The voltage divider can be set up such that the voltage at PFI falls \nbelow VPFI several milliseconds before the regulated VCC input to the STM690/704/795/802/ \n804/805/806 or the microprocessor drops below the minimum operating voltage. \nDuring battery backup, the power-fail comparator is turned off and PFO  goes (or remains) \nlow (see Figure 13 ). This occurs after VCC drops below VSW (2.4 V). When power returns, \nthe power-fail comparator is enabled and PFO  follows PFI. If the comparator is unused, PFI \nshould be connected to VSS and PFO  left unconnected. PFO  may be connected to MR  on \nthe STM704/806 so that a low volta ge on PFI will generate a reset output. \n2.9 Applications information \nThese supervisor circuits are not s hort-circuit protected. Shorting VOUT to ground - \nexcluding power-up transients such as charging a decoupling capacitor - destroys the device. Decouple both V\nCC and VBAT pins to ground by placing 0.1 µF capacitors as close to \nthe device as possible. AI08855cRST\nEVCCVRST\nVBATECON\ntrectrec½ trec ½ trec\n10 µs\nOperation STM690, STM704, STM795 , STM802, STM804, STM805, STM806\n18/42 Doc ID 10519 Rev 9Figure 13. Power-fail comparator waveform (STM690/704/802/804/805/806) \nAI08861aVCC\nVRST\nVSW (2.4 V )\ntrec\nRSTPFO\nPFO follows PFI PFO follows PFI\nSTM690, STM704, STM795, STM802, STM804, STM805, STM806 Operation\nDoc ID 10519 Rev 9 19/422.10 Using a SuperCap™ as a backup power source \nSuperCaps™ are capacitors with extremely high capacitance values (e.g., order of 0.47 F) \nfor their size. Figure 14  shows how to use a SuperCap as a backup power source. The \nSuperCap may be connected through a diode to the VCC supply. Since VBAT can exceed \nVCC while VCC is above the reset threshold, there are no special precautions when using \nthese supervisors with a Super-Cap. \nFigure 14. Using a SuperCap™\n2.11 Negative-going VCC transients \nThe STM690/704/795/802/804/805/806 supervisors are relatively immune to negative-going \nVCC transients (glitches). Figure 32  was generated using a negative pulse applied to VCC, \nstarting at VRST + 0.3 V and ending below the reset threshold by the magnitude indicated \n(comparator overdrive). The graph indicates the maximum pulse width a negative VCC \ntransient can have without causing a reset pulse. As the magnitude of the transient increases (further below the threshold), the maximum allowable pulse width decreases. Any combination of duration and ov erdrive which lies under the cu rve will NOT generate a reset \nsignal. Typically, a V\nCC transient that goes 100 mV below the reset threshold and lasts 40 µs \nor less will not cause a reset pulse. A 0.1 µF bypass capacitor mounted as clos e as possible \nto the VCC pin provides additional transient immunity. AI08805STMXXX\nVBATVCC VOUT5 V\nGNDRSTTo external SRAM\nTo µP\nTypical operating characteristics STM690, STM704, STM795, STM802, STM804, STM805, STM806\n20/42 Doc ID 10519 Rev 93 Typical operating characteristics \nNote: Typical values are at TA = 25 °C. \nFigure 15. VCC to VOUT on-resistance vs. temperature\n         \nFigure 16. VBAT to VOUT on-resistance vs. temperature \n         0.01.02.03.04.05.0\n–40 –20 0 20 40 60 80 100 120\nTemperature (°C)VCC to VOUT on-resistance ( )VCC = 3.0 V\nVCC = 4.5 V \nVCC = 5.5 V\nAI10498\nTemperature (°C)VBAT  to  VOUT  on-resistance ( )\nAI09140b020406080100120140160\n–40 –20 0 20 40 60 80 100 120VBAT = 2.0 V\nVBAT = 3.0 V\nVBAT = 3.3 V\nVBAT = 3.6 V\nSTM690, STM704, STM795, STM802, STM804, STM805, STM806 Typical operating characteristics\nDoc ID 10519 Rev 9 21/42Figure 17. Supply current vs. temperature (no load)\n         \nFigure 18. Battery current vs. temperatureTemperature ( °C)Supply current ( µA)\nAI09141b051015202530\n–40 –20 0 20 40 60 80 100 120VCC = 2.7 V\nVCC = 3.0 V\nVCC = 3.6 V\nVCC = 4.5 V\nVCC = 5.5 V\nTemperature (°C)0.11101001000\n–40 –20 0 20 40 60 80 100 120VBAT = 2.0 V\nVBAT = 3.0 V\nVBAT = 3.6 V\nAI10499Battery supply current (nA)\nTypical operating characteristics STM690, STM704, STM795, STM802, STM804, STM805, STM806\n22/42 Doc ID 10519 Rev 9         \nFigure 19. VPFI threshold vs. temperature\n         \nFigure 20. Reset comparator propagation delay vs. temperatureTemperature ( °C)VPFI threshold (V)\nAI09142b1.2251.2301.2351.2401.2451.2501.2551.2601.2651.270\n–40 –20 0 20 40 60 80 100 120VCC = 2.5 V\nVCC = 3.0 V\nVCC = 3.3 V\nVCC = 3.6 V\nTemperature (°C)Propagation delay (µs)\nAI09143b1012141618202224262830\n–40 –20 0 20 40 60 80 100 120\nSTM690, STM704, STM795, STM802, STM804, STM805, STM806 Typical operating characteristics\nDoc ID 10519 Rev 9 23/42Figure 21. Power-up trec vs. temperature\n         \nFigure 22. Normalized reset threshold vs. temperature AI09144b Temperature ( °C)trec (ms)\n210215220225230235240\n–40 –20 0 20 40 60 80 100 120VCC = 3.0 V\nVCC = 4.5 V\nVCC = 5.5 V\nTemperature ( °C)Normalized reset threshold\nAI09145b0.9960.9981.0001.0021.004\n–40 –20 0 20 40 60 80 100 120\nTypical operating characteristics STM690, STM704, STM795, STM802, STM804, STM805, STM806\n24/42 Doc ID 10519 Rev 9Figure 23. Watchdog time-out period vs. temperature\n         \nFigure 24. E  to ECON on-resistance vs. temperatureTemperature ( °C)Watchdog time-out period (s)\nAI09146b1.601.651.701.751.801.851.90\n–40 –20 0 20 40 60 80 100 120VCC = 3.0 V\nVCC = 4.5 V\nVCC = 5.5 V\nTemperature ( °C)E to E CONon-resistance ( )\nAI09147b0102030405060\n–40 –20 0 20 40 60 80 100 120VCC = 3.0 V\nVCC = 4.5 V\nVCC = 5.5 V\nSTM690, STM704, STM795, STM802, STM804, STM805, STM806 Typical operating characteristics\nDoc ID 10519 Rev 9 25/42         \nFigure 25. PFI to PFO  propagation delay vs. temperature\n         \nFigure 26. Output voltage vs. load current (VCC = 5 V; VBAT = 2.8 V; TA = 25 °C) Temperature ( °C)AI09148bPFI to PFO propagation delay (µs)\n0.01.02.03.04.0\n–40 –20 0 20 40 60 80 100 120VCC = 3.0 V\nVCC = 3.6 V\nVCC = 4.5 V\nVCC = 5.5 V\n4.944.964.985.00\n0 1 02 03 04 05 0\nIOUT (mA)VOUT  (V)\nAI10496\nTypical operating characteristics STM690, STM704, STM795, STM802, STM804, STM805, STM806\n26/42 Doc ID 10519 Rev 9         \nFigure 27. Output voltage vs. load current (VCC = 0 V; VBAT = 2.8 V; TA = 25 °C)\n         \nFigure 28. RST  output voltage vs. supply voltage 2.662.682.702.722.742.762.782.80\n0.0 0.2 0.4 0.6 0.8 1.0\nIOUT  (mA)VOUT  (V)\nAI10497VRST (V)\nVCC (V)\nAI09149b500 ms / divVRST\nVCC\n012345\n012345\nSTM690, STM704, STM795, STM802, STM804, STM805, STM806 Typical operating characteristics\nDoc ID 10519 Rev 9 27/42Figure 29. RST output voltage vs. supply voltage\n         \nFigure 30. Power-fail comparator response time (assertion) \nVRST  (V) \nVCC (V) \nAI09150b012345\n012345\nVRST\nVCC\n500 ms / div\n5V\n1.3 V\nPFI1V/d i v\n0V\n500 mV / div\n0V\n500 ns / div\nAI09153bPFO\n\nTypical operating characteristics STM690, STM704, STM795, STM802, STM804, STM805, STM806\n28/42 Doc ID 10519 Rev 9         \nFigure 31. Power-fail comparator response time (de-assertion)\n         \nFigure 32. Maximum transient duration vs. reset threshold overdriveAI09154b\n5V\n1.3 V\nPFI1V/d i v\n0V500 mV / div0V\n500 ns / divPFO\nReset comparator overdrive, V RST – VCC (V)Reset occurs\nabove the curveTransient duration (µs)\nAI09156b0100020003000400050006000\n01 1 1.0 10.0 100.0\nSTM690, STM704, STM795, STM802, STM804, STM805, STM806 Typical operating characteristics\nDoc ID 10519 Rev 9 29/42Figure 33. E  to ECON propagation delay vs. temperature \nTemperature ( °C)E to E CONpropagation delay (ns)\nAI09157b0.01.02.03.04.0\n–40 –20 0 20 40 60 80 100 120VCC = 3.0 V\nVCC = 4.5 V\nVCC = 5.5 V\nMaximum ratings STM690, STM704, STM795, STM802, STM804, STM805, STM806\n30/42 Doc ID 10519 Rev 94 Maximum ratings \nStressing the device above the rating listed in the absolute maximum ratings table may \ncause permanent damage to the device. These are stress ratings only and operation of the \ndevice at these or any other conditions above those indicated in the operating sections of this specification is not imp lied. Exposure to absolute ma ximum rating conditions for \nextended periods may affect device reliability. \n         Table 5. Absolute maximum ratings \nSymbol Parameter Value Unit \nTSTG Storage temperature (VCC off) –55 to 150 °C \nTSLD(1)\n1. Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.Lead solder temperature for 10 seconds 260 °C \nVIO Input or output voltage –0.3 to VCC +0.3 V \nVCC/VBAT Supply voltage –0.3 to 6.0 V \nIO Output current 20 mA \nPD Power dissipation 320 mW \nSTM690, STM704, STM795, ST M802, STM804, STM805, STM806 DC and AC parameters\nDoc ID 10519 Rev 9 31/425 DC and AC parameters \nThis section summarizes the operating measurement conditions, and the DC and AC \ncharacteristics of the device. The parameters in the DC and AC characteristics tables that \nfollow, are derived tests performed under the measurement conditions summarized in Table 6 . Designers should check that the operating conditions in their circuit match the \noperating conditions when relying on the quoted parameters. \n         \n         \nFigure 34. E  to ECON propagation delay test circuit\n1. CL includes load capacitance  and scope probe capacitance.\nFigure 35. AC testing input/output waveformsTable 6. Operating and AC measurement conditions\nParameter STM690/704/795/ \n802/804/805/806 Unit \nVCC/VBAT supply voltage 1.0 to 5.5 V \nAmbient operating temperature (TA) –40 to 85 °C \nInput rise and fall times ≤ 55n s  \nInput pulse voltages 0.2 to 0.8 VCC V \nInput and output timing ref. voltages 0.3 to 0.7 VCC V \nAI08854VBAT\nECONVCCVCC\n3.6 V\n50 pF C L(1)25 equivalent\nsource impedance\n50 cable\n5050 STM690/704/\n795/802/804/\n805/806\nGNDE\nAI025680.8 VCC\n0.2 V CC0.7 VCC\n0.3 VCC\nDC and AC parameters STM690, STM704, ST M795, STM802, STM804, STM805, STM806\n32/42 Doc ID 10519 Rev 9         \nFigure 36. MR  timing waveform\n1. RST for STM805. \nFigure 37. Watchdog timing\n         AI07837aRST(1)MR\ntMLRL\ntrec tMLMH\nAI07891RST\nWDIVCC\ntrec\ntWD\nTable 7. DC and AC characteristics\nSym Alter-\nnative Description Test condition(1)Min Typ Max Unit \nVCC, \nVBAT(2) Operating voltage TA = –40 to +85 °C 1.1(3) 5.5 V \nICC VCC supply current Excluding IOUT (VCC < 5.5 V) 40 60 µA \nExcluding IOUT (VCC < 3.6 V) 35 50 µA \nVCC supply current in battery \nbackup mode Excluding IOUT (VBAT = 2.3 V, \nVCC = 2.0 V, MR  = VCC) 25 35 µA \nIBAT(4) VBAT supply current in battery \nbackup mode Excluding IOUT (VBAT = 3.6 V) 0.4 1.0 µA \nVOUT1  VOUT voltage (active) IOUT1  = 5 mA(5) VCC – \n0.03 VCC – \n0.015 V \nIOUT1  = 75 mA VCC – \n0.3 VCC – \n0.15 V \nIOUT1  = 250 µA, VCC > 2.5 V(5) VCC – \n0.0015 VCC – \n0.0006 V \nVOUT2  VOUT voltage (battery backup) IOUT2  = 250 µA, VBAT = 2.3 VVBAT – \n0.1 VBAT – \n0.034  V \nIOUT2  = 1 mA, VBAT = 2.3 V VBAT – \n0.14 V\nVCC to VOUT on-resistance 3 4 Ω\nSTM690, STM704, STM795, ST M802, STM804, STM805, STM806 DC and AC parameters\nDoc ID 10519 Rev 9 33/42VBAT to VOUT on-resistance 100 Ω\nILIInput leakage current (MR )STM704/806 only;\nMR = 0 V, VCC = 3 V20 75 350 µA\nInput leakage current (PFI) 0 V < VIN < VCC –20 2 +25 nA\nInput leakage current (WDI) 0 V < VIN < VCC –1 +1 µA\nILO Output leakage currentSTM804/805/795;\n0 V < VIN < VCC(6)–1 +1 µA\nVIH Input high voltage (MR , WDI) VRST (max) < VCC < 5.5 V 0.7 VCC V\nVIL Input low voltage (MR , WDI) VRST (max) < VCC < 5.5 V 0.3 VCC V \nVOLOutput low voltage (PFO ,\nRST, RST, Vccsw )VCC = VRST (max),\nISINK = 3.2 mA0.3 V \nOutput low voltage (ECON)VCC = VRST (max),\nIOUT = 1.6 mA, E = 0 V0.2 VCC V \nVOL Output low voltage (RST )IOL = 40 µA,\nVCC = 1.0 V, VBAT = VCC,\nTA = 0 °C to 85 °C0.3 V \nIOL = 200 µA,\nVCC = 1.2 V, VBAT = VCC0.3 V \nVOHOutput high voltage (RST,\nRST)(7)ISOURCE  = 1 mA,\nVCC = VRST (max)2.4 V \nOutput high voltage (ECON) VCC = VRST (max), \nIOUT = 1.6 mA, E  = VCC 0.8 VCC V \nOutput high voltage (PFO ) ISOURCE  = 75 µA, \nVCC = VRST (max) 0.8 VCC V \nVOHB VOH battery backup (Vccsw , \nRST) ISOURCE  = 100 µA, \nVCC = 0 V, VBAT = 2.8 V 0.8 VBAT V \nVOH battery backup (ECON) ISOURCE  = 75 µA, \nVCC = 0 V, VBAT = 2.8 V 0.8 VBAT V \nPower-fail comparator (N OT available on STM795) \nVPFI PFI input threshold PFI falling \n(VCC < 3.6 V) STM802/ \n804/806 1.212 1.237 1.262 V\nSTM690/ \n704/805 1.187 1.237 1.287 V\nPFI hysteresis PFI rising (VCC < 3.6 V) 10 20 mV \ntPFD PFI to PFO  propagation delay 2 µs Table 7. DC and AC characteristics (continued)\nSym Alter-\nnative Description Test condition(1)Min Typ Max Unit \nDC and AC parameters STM690, STM704, ST M795, STM802, STM804, STM805, STM806\n34/42 Doc ID 10519 Rev 9ISC PFO output short to GND \ncurrent VCC = 3.6 V, PFO  = 0 V 0.1 0.75 2.0 mA \nBattery switchover \nVSO Battery backup switchover \nvoltage(8)(9)Power-down VBAT > VSW VSW V\nVBAT < VSW VBAT V\nPower-up VBAT > VSW VSW V\nVBAT < VSW VBAT V\nVSW 2.4 V \nHysteresis 40 mV \nReset thresholds \nVRST(10) Reset threshold STM690T/ \n704T/795T/ 805T VCC falling 3.00 3.075 3.15 V \nVCC rising 3.00 3.085 3.17 V \nSTM802T/ \n804T/806T VCC falling 3.00 3.075 3.12 V \nVCC rising 3.00 3.085 3.14 V \nSTM690S/ \n704S/795S/ 805S VCC falling 2.85 2.925 3.00 V \nVCC rising 2.85 2.935 3.02 V \nSTM802S/ \n804S/806S VCC falling 2.88 2.925 3.00 V \nVCC rising 2.88 2.935 3.02 V \nSTM690R/ \n704R/795R/ 805R VCC falling 2.55 2.625 2.70 V \nVCC rising 2.55 2.635 2.72 V \nSTM802R/ \n804R/806R VCC falling 2.59 2.625 2.70 V \nVCC rising 2.59 2.635 2.72 V \ntrec RST  pulse width VCC < 3.6 V 140 200 280 ms \nPush-button reset input (STM704/806) \ntMLMH tMR MR pulse width 100 20 ns \ntMLRL tMRD MR  to RST  output delay 60 500 ns \nWatchdog timer (NOT available on STM704/795/806) \ntWD Watchdog timeout period VRST (max) < VCC < 3.6 V 1.12 1.60 2.24 s \nWDI pulse width VRST (max) < VCC < 3.6 V 100 20 ns \nChip enable gating (STM795 only) \n E  to ECON resistance VCC = VRST (max) 46 Ω Table 7. DC and AC characteristics (continued)\nSym Alter-\nnative Description Test condition(1)Min Typ Max Unit \nSTM690, STM704, STM795, ST M802, STM804, STM805, STM806 DC and AC parameters\nDoc ID 10519 Rev 9 35/42 E  to ECON propagation delay VCC = VRST (max) 2 7 ns \nReset to ECON high delay 10 µs \nISC ECON short circuit current VCC = 3.6 V, disable mode, \nECON = 0 V 0.1 0.75 2.0 mA \n1. Valid for ambient operating temperature: TA = –40 to 85 °C; VCC = VRST (max) to 5.5 V; and VBAT = 2.8 V (except where \nnoted). \n2. VCC supply current, logic input leakage, watchdog functionality, push-button reset functionality, PFI functionality, \nstate of RST  and RST tested at VBAT = 3.6 V, and VCC = 5.5 V. The state of RST  or RST and PFO  is tested at VCC = VCC \n(min). Either VCC or VBAT can go to 0 V if the other is greater than 2.0 V. \n3. VCC (min) = 1.0 V for TA = 0 °C to +85 °C. \n4. Tested at VBAT = 3.6 V, VCC = 3.5 V and 0 V.\n5. Guaranteed by design. 6. The leakage current measured on the RST pin (STM804/805) or RST\n pin (STM795) is tested with the reset output not \nasserted (output high impedance). \n7. Not valid for STM795/804/805 (open drain).8. When V\nBAT > VCC > VSW, VOUT remains connected to VCC until VCC drops below VSW. \n9. When VSW > VCC > VBAT, VOUT remains connected to VCC until VCC drops below the battery voltage (VBAT) - 75 mV. \n10. The reset threshold tolerance is wider for VCC rising than for VCC falling due to the 10 mV (typ) hysteresis, which prevents \ninternal oscillation. Table 7. DC and AC characteristics (continued)\nSym Alter-\nnative Description Test condition(1)Min Typ Max Unit \nPackage mechanical data STM690, STM704, STM795, STM802, STM804, STM805, STM806\n36/42 Doc ID 10519 Rev 96 Package mechanical data\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions and product status are available at: www.st.com . \nECOPACK® is an ST trademark.\nSTM690, STM704, STM795, ST M802, STM804, STM805, STM806 Package mechanical data\nDoc ID 10519 Rev 9 37/42Figure 38. SO8 – 8-lead plastic sm all outline, 150 mils body width, \npackage mechanical drawing\n         \n         Table 8. SO8 - 8-lead plastic small outline, 150 mils body width, \npackage mechanical data\nSymb mm inches \nTyp Min Max Typ Min Max \nA — 1.35 1.75 — 0.053 0.069 \nA1 — 0.10 0.25 — 0.004 0.010 \nB — 0.33 0.51 — 0.013 0.020 \nC — 0.19 0.25 — 0.007 0.010 \nD — 4.80 5.00 — 0.189 0.197 \nddd — — 0.10 — — 0.004 \nE — 3.80 4.00 — 0.150 0.157 \ne 1.27 — — 0.050 — —\nH — 5.80 6.20 — 0.228 0.244 \nh — 0.25 0.50 — 0.010 0.020 \nL — 0.40 0.90 — 0.016 0.035 \nα — 0° 8° — 0° 8° \nN 8 8 SO-AE8dddB\neA\nDC\nL A11HA2\nPackage mechanical data STM690, STM704, STM795, STM802, STM804, STM805, STM806\n38/42 Doc ID 10519 Rev 9Figure 39. TSSOP8 – 8-lead, thin shrink small outline, 3 x 3 mm body size, outline\n         Table 9. TSSOP8 - 8-lead, thin shrink small outline, 3 x 3 mm body size, \nmechanical data\nSymb mm inches \nTyp Min Max Typ Min Max \nA — — 1.10 — — 0.043 \nA1 — 0.05 0.15 — 0.002 0.006 \nA2 0.85 0.75 0.95 0.034 0.030 0.037 \nb — 0.25 0.40 — 0.010 0.016 \nc — 0.13 0.23 — 0.005 0.009 \nCP — — 0.10 — — 0.004 \nD 3.00 2.90 3.10 0.118 0.114 0.122 \ne 0.65 — — 0.026 — — \nE 4.90 4.65 5.15 0.193 0.183 0.203 \nE1 3.00 2.90 3.10 0.118 0.114 0.122 \nL 0.55 0.40 0.70 0.022 0.016 0.030 \nL1 0.95 — — 0.037 — — \nα — 0° 6° — 0° 6° \nN 8 8 TSSOP8BM18\nCPc\nLE E1D\nA2 A\ne b45\nA1\nL1\nSTM690, STM704, STM795, STM802, STM804, STM805, STM806 Part numbering\nDoc ID 10519 Rev 9 39/427 Part numbering\n         \nFor other options, or for more information on any aspect of this device, please contact the \nST sales office nearest you. Table 10. Ordering information scheme\nExample: STM690  T M 6 E \nDevice type \nSTM690/704/795/802/804/805/806 \nReset threshold voltage  \nT = STM690/704/795/805 = VRST = 3.00 V to 3.15 V\nSTM802/804/806 = VRST = 3.00 V to 3.12 V\nS = STM690/704/795/805 = VRST = 2.85 V to 3.00 V\nSTM802/804/806 = VRST = 2.88 V to 3.00 V \nR = STM690/704/795/805 = VRST = 2.55 V to 2.70 V\nSTM802/804/806 = VRST = 2.59 V to 2.70 V \nPackage \nM = SO8 \nDS(1)= TSSOP8 \n1. Contact local ST sales office for availability. Temperature range \n6 = –40 to 85 °C \nShipping method \nE = ECOPACK® package, tubes \nF = ECOPACK® package, tape and reel \nPart numbering STM690, ST M704, STM795, STM802, STM804, STM805, STM806\n40/42 Doc ID 10519 Rev 9         Table 11. Marking description\nPart number Reset threshold Package Topside marking \nSTM690T 3.075 SO8 690T TSSOP8 \nSTM690S 2.925 SO8690S TSSOP8 \nSTM690R 2.625 SO8 690R TSSOP8 \nSTM704T 3.075 SO8704T TSSOP8 \nSTM704S 2.925 SO8 704S TSSOP8 \nSTM704R 2.625 SO8 704R TSSOP8 \nSTM795T 3.075 SO8 795T TSSOP8 \nSTM795S 2.925 SO8 795S TSSOP8 \nSTM795R 2.625 SO8 795R TSSOP8 \nSTM802T 3.075 SO8802T TSSOP8 \nSTM802S 2.925 SO8 802S TSSOP8 \nSTM802R 2.625 SO8 802R TSSOP8 \nSTM804T 3.075 SO8 804T TSSOP8 \nSTM804S 2.925 SO8 804S TSSOP8 \nSTM804R 2.625 SO8 804R TSSOP8 \nSTM805T 3.075 SO8 805T TSSOP8 \nSTM805S 2.925 SO8 805S TSSOP8 \nSTM805R 2.625 SO8 805R TSSOP8 \nSTM806T 3.075 SO8 806T TSSOP8 \nSTM806S 2.925 SO8 806S TSSOP8 \nSTM806R 2.625 SO8 806R TSSOP8 \nSTM690, STM704, STM795, STM802, STM804, STM805, STM806 Revision history\nDoc ID 10519 Rev 9 41/428 Revision history\n         \n         Table 12. Document revision history\nDate Revision Changes\n31-Oct-2003 1 Initial release.\n22-Dec-2003 2 Reformatted; update characteristics ( Figure 1 , 3, 4, 11, 13, 14, 37; \nTable 1 , 3, 4, 7, 9, 11).\n16-Jan-2004 2.1 Added Typical operating characteristics  (Figure 17 , 18, 20 to 26, 29, \n30 to 34).\n07-Apr-2004 2.2 Updated characteristics ( Figure 13 , 29, 30, Table 1 , 3, 7) \n25-May-2004 3 Update characteristics ( Table 3 , 7) \n02-Jul-2004 4 Update package availability, pin description; promote document \n(Figure 1 , 14; Table 3 , 10) \n29-Sep-2004 5Clarify root part numbers, pin descriptions, update characteristics \n(Figure 2 , to, 11, 13, 14, 35; Table 1 , 3, 6, 7, 10) \n25-Feb-2005 6 Update characteristics ( Figure 11 , 16, to 35; Table 7 ) \n05-Apr-2006 7 Update characteristics ( Figure 13 ) \n20-Nov-2009 8Updated Section 1.1.6 , Section 1.1.8 , Figure 10 , 11, 19, Table 3 , 5, 7; \nadded text to Section 6 .\n18-Aug-2010 9 Updated Features , Section 2.4: Backup battery switchover .\nSTM690, STM704, STM795, STM8 02, STM804, STM805, STM806\n42/42 Doc ID 10519 Rev 9         \n \nPlease Read Carefully:\nInformation in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST ”) reserve the\nright to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any\ntime, without notice.\nAll ST products are sold pursuant to ST’s terms and conditions of sale.Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST as sumes no\nliability whatsoever relating to the choice, selection or use of the ST products and services described herein.\nNo license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. I f any part of this\ndocument refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products\nor services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such\nthird party products or services or any intellectual property contained therein.\nUNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED\nWARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED\nWARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTI CULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS\nOF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.\nUNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT\nRECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITA RY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING\nAPPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY,\nDEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVEGRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.\nResale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void\nany warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoev er, any\nliability of ST.\nST and the ST logo are trademarks or registered trademarks of ST in various countries.\nInformation in this document supersedes and replaces all information previously supplied.\nThe ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.\n© 2010 STMicroelectronics - All rights reserved\nSTMicroelectronics group of companies\nAustralia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Ital y - Japan - \nMalaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America\nwww.st.com\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n STMicroelectronics:   \n\xa0 STM802TM6F\xa0 STM805TM6F\xa0 STM804TM6F\xa0 STM690SM6F\xa0 STM795TM6F\xa0 STM704TM6F\xa0 STM704SM6F\xa0\nSTM802SM6F\xa0 STM802RM6F\xa0 STM804SM6F\xa0 STM806TM6F\xa0 STM805RM6F\xa0 STM795RM6F\xa0 STM795SM6F\xa0\nSTM690RM6F\xa0 STM806SM6F\xa0 STM804RM6F\xa0 STM806RM6F\xa0 STM690TM6F\xa0 STM805SM6F\xa0 STM704SDS6F\n'}]
!==============================================================================!
### Component Summary: STM804TM6F

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.0 to 5.5 V
  - Reset Threshold Voltage (VRST): 3.00 V to 3.15 V (falling), 3.00 V to 3.17 V (rising)
- **Current Ratings**: 
  - Supply Current (VCC < 5.5 V): 40 µA (typ), 60 µA (max)
  - Low Battery Supply Current: 0.4 µA (typ)
- **Power Consumption**: 
  - Typical supply current in battery backup mode: 25 µA (typ)
- **Operating Temperature Range**: 
  - -40 °C to 85 °C (industrial grade)
- **Package Type**: 
  - Available in SO8 and TSSOP8 packages
- **Special Features**: 
  - Automatic battery switchover
  - Watchdog timer (1.6 s typical)
  - Manual reset input
  - Power-fail comparator (PFI/PFO)
  - Guaranteed RST assertion down to VCC = 1.0 V
- **Moisture Sensitive Level**: 
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The STM804TM6F is a voltage supervisor designed to provide microprocessor supervisory functions. It monitors the supply voltage (VCC) and asserts a reset signal when the voltage falls below a predetermined threshold. This component is particularly useful for ensuring that microcontrollers and other digital circuits operate reliably, especially in battery-powered applications. The STM804 features both active-high and active-low reset outputs, a watchdog timer for system monitoring, and a power-fail comparator to detect impending power failures.

#### Typical Applications:
- **Power Management**: The STM804 is commonly used in systems that require reliable power management, ensuring that microcontrollers are reset during power fluctuations.
- **Signal Processing**: It can be integrated into signal processing applications where stable voltage levels are critical for performance.
- **Data Storage**: The device is suitable for applications involving non-volatile memory (NVRAM) where data integrity must be maintained during power loss.
- **Industrial Automation**: Its wide operating temperature range makes it ideal for industrial applications where environmental conditions can vary significantly.

This component is essential for enhancing the reliability and robustness of electronic systems, particularly in scenarios where power stability is a concern.