ftableid sdc_id

//pcie setting+++++++++++++++++++++++++++++++++++++++++++++++++
//p/x *0x1ff83a00 = 0x0  B0 IntA bug
// enable RMSI_ADSNA_OP_A0ECO due to Rickie's suggest
//memw32 0x1ff83a00  0x5
//for L1.2 down mode problem ECO option
memw32 0x1ff83a00  0x1d
//ACK timer for X99 performance issue
clrbit32 0x1ff837B8 (0xFF<<24)
setbit32 0x1ff837B8 (0x14<<24)
clrbit32 0x1ff837Bc (0xFF<<16)
setbit32 0x1ff837Bc (0x20<<16)
//change ip priority
clrbit32 0x1ff837B4 (0x7)
setbit32 0x1ff837B4 (0x7)
setbit32 0x1ff837B4 (0x1<<23)
//EPHY Setting +++++++++++++++++++++++++++++++++++++++++++++++++
//curry update Follow CC EPHY setting 0902 version
memw32 0x1ff83c00  0x630c1403
//A0/A1 setting
//memw32 0x1ff83c04  0xc0533820
//A2 setting 0908
memw32 0x1ff83c04  0xc0433820
memw32 0x1ff83c08  0x00860000
memw32 0x1ff83c10  0x44000088
memw32 0x1ff83c14  0x00002000
memw32 0x1ff83c58  0xAAA8000F
memw32 0x1ff83c5c  0xAAA90164
memw32 0x1ff83c8c  0x24915552

//GEN1 RX
memw32 0x1ff83c1c  0x11001119
memw32 0x1ff83c20  0X05600060
memw32 0x1ff83c24  0x003ffc05
//memw32 0x1ff83c2c  0xFA50C5FA
//For GEN1 ATE test result G1_KIPRSEL=11
memw32 0x1ff83c2c  0xFF50C5FA

//GEN2 RX
//memw32 0x1ff83c30  0x11001119
//A2 update 0908
memw32 0x1ff83c30  0x110c1119
memw32 0x1ff83c34  0x06680060
memw32 0x1ff83c38  0x003FFC90
memw32 0x1ff83c40  0xA050C5FA

//GEN3 RX
//memw32 0x1ff83c44  0x11001119
//A2 update 0908
memw32 0x1ff83c44  0x110c1119
memw32 0x1ff83c48  0x1f6f0e60
memw32 0x1ff83c4c  0x00000240
memw32 0x1ff83c54  0x55a0cafa

//end curry update 0902

//EP init for L1.2 remove
//setbit32 0x1ff83a50 (0x1<<31)

//for L1.2 remove
//memw32 0x1ff80018  0xf00
//enable PCIE setting
setbit32 0x1ff837a4  (0x1<<28)

//MCU done setting for C2 GEN3
setbit32 0x1ff83884 0x1


//Patch for C2 INTA mode, disable OBFF
clrbit32 0x1ff836e8 (0x3<<18)
clrbit32 0x1ff836ec (0x3<<13)


//enable L1 in D3
clrbit32 0x1ff83a50 (0x1<<10)
setbit32 0x1ff83a50 (0x1<<10)

//set ASPM_L1 Timer to 0x50
clrbit32 0x1ff837d0 (0xff<<24)
//setbit32 0x1ff837d0 (0x50<<24)
//SW control ASPM L1 mode at the beginning
setbit32 0x1ff837d0 (0xff<<24)

//Curry update 0823 GEN1/2 TX table
memw32 0x1ff83898 0x481F1C00
memw32 0x1ff8389c 0x481F1C00
//Curry Update 20170921 based on Winson's mail
memw32 0x1ff839f0 0x24221300
memw32 0x1ff839f4 0xFC161900
memw32 0x1ff839f8 0x24221300
memw32 0x1ff839fc 0xFC161900

//curry update 0902 GEN3 TX table 

memw32 0x1ff838bc 0xFC361300
memw32 0x1ff838c0 0xFC369300
memw32 0x1ff83964 0xFC361300
memw32 0x1ff83968 0xFC369300

//curry update 0905 enable EQ reject Tx index
setbit32 0x1ff83888 (0x1<<1)

//disable PCIE setting
clrbit32 0x1ff837a4  (0x1<<28)

//set LongP1EXT curry
clrbit32 0x1ff83c50 (0x7<<12)
setbit32 0x1ff83c50 (0x7<<12)

clrbit32 0x1ff83c50 (0x7<<8)
setbit32 0x1ff83c50 (0x7<<8)

clrbit32 0x1ff83c50 (0x7<<28)
setbit32 0x1ff83c50 (0x7<<28)

clrbit32 0x1ff83c50 (0x7<<24)
setbit32 0x1ff83c50 (0x7<<24)

//update for ASPM L1 according to CC0215 
//Only left EIDLESQTH as default, if testing ASPM L1 better to set 3c94 = 0x3F3F3F

//memw32 0x1FF83C5C 	0xFFFD0164
//memw32 0x1FF83C58  0xFFFC000F
memw32 0x1FF83C14  0x0000E000
memw32 0x1FF83C48  0x1F6F0E60
memw32 0x1FF83C58  0xFFFC000F
memw32 0x1FF83C5C  0xFFFD0164
memw32 0x1FF83C88  0x001B5AAA
memw32 0x1FF83C8C  0x24915549
memw32 0x1FF83C94  0x003F3F3F
memw32 0x1FF83C50  0x77447744


//disable RTD3 for PCIe reset CDC bug on A0/A1, A2 ECO doesn't need this
//Close for A2 validation
//clrbit32 0x1ff83a50 (0x1<<10)
//ECO for SQ shift issue, enable for A2
setbit32 0x1ff837B8 (0x1<<1)


//Patches IO BAR and CMB BAR issue.
setbit32 0x1ff83218 0x1
memw32 0x1ff83a2c 0xffffffff

//patch for invalid sync header cause PCIE down mode problem
clrbit32 0x1ff837e4 (0x3<<16)