// Seed: 3968115892
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  supply1 id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output uwire id_4,
    output tri id_5,
    output wor id_6,
    input wand id_7,
    output tri1 id_8,
    input supply1 id_9
);
  tri1 id_11, id_12;
  module_0 modCall_1 (id_11);
  assign modCall_1.id_2 = 0;
  specify
    if (1) (posedge id_13 *> (id_14 +: id_13)) = (id_12, 1);
    specparam id_15 = 1'h0;
  endspecify
endmodule
