#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f4c280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f4c660 .scope module, "tb" "tb" 3 79;
 .timescale -12 -12;
L_0x1f4eba0 .functor NOT 1, L_0x1f93940, C4<0>, C4<0>, C4<0>;
L_0x1f4ef80 .functor XOR 9, L_0x1f93540, L_0x1f93600, C4<000000000>, C4<000000000>;
L_0x1f4f3d0 .functor XOR 9, L_0x1f4ef80, L_0x1f937e0, C4<000000000>, C4<000000000>;
v0x1f92490_0 .net *"_ivl_10", 8 0, L_0x1f937e0;  1 drivers
v0x1f92590_0 .net *"_ivl_12", 8 0, L_0x1f4f3d0;  1 drivers
v0x1f92670_0 .net *"_ivl_2", 8 0, L_0x1f933e0;  1 drivers
v0x1f92730_0 .net *"_ivl_4", 8 0, L_0x1f93540;  1 drivers
v0x1f92810_0 .net *"_ivl_6", 8 0, L_0x1f93600;  1 drivers
v0x1f92940_0 .net *"_ivl_8", 8 0, L_0x1f4ef80;  1 drivers
v0x1f92a20_0 .net "a", 7 0, v0x1f4fe30_0;  1 drivers
v0x1f92ae0_0 .net "b", 7 0, v0x1f914e0_0;  1 drivers
v0x1f92ba0_0 .var "clk", 0 0;
v0x1f92c40_0 .net "do_sub", 0 0, v0x1f91620_0;  1 drivers
v0x1f92ce0_0 .net "out_dut", 7 0, v0x1f92000_0;  1 drivers
v0x1f92d80_0 .net "out_ref", 7 0, v0x1f4f980_0;  1 drivers
v0x1f92e20_0 .net "result_is_zero_dut", 0 0, v0x1f920c0_0;  1 drivers
v0x1f92ec0_0 .net "result_is_zero_ref", 0 0, v0x1f4fa50_0;  1 drivers
v0x1f92f60_0 .var/2u "stats1", 223 0;
v0x1f93000_0 .var/2u "strobe", 0 0;
v0x1f930a0_0 .net "tb_match", 0 0, L_0x1f93940;  1 drivers
v0x1f93170_0 .net "tb_mismatch", 0 0, L_0x1f4eba0;  1 drivers
v0x1f93210_0 .net "wavedrom_enable", 0 0, v0x1f917b0_0;  1 drivers
v0x1f932e0_0 .net "wavedrom_title", 511 0, v0x1f91850_0;  1 drivers
L_0x1f933e0 .concat [ 1 8 0 0], v0x1f4fa50_0, v0x1f4f980_0;
L_0x1f93540 .concat [ 1 8 0 0], v0x1f4fa50_0, v0x1f4f980_0;
L_0x1f93600 .concat [ 1 8 0 0], v0x1f920c0_0, v0x1f92000_0;
L_0x1f937e0 .concat [ 1 8 0 0], v0x1f4fa50_0, v0x1f4f980_0;
L_0x1f93940 .cmp/eeq 9, L_0x1f933e0, L_0x1f4f3d0;
S_0x1f4ca20 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x1f4c660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "do_sub";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "result_is_zero";
v0x1f4f160_0 .net "a", 7 0, v0x1f4fe30_0;  alias, 1 drivers
v0x1f4f4e0_0 .net "b", 7 0, v0x1f914e0_0;  alias, 1 drivers
v0x1f4f5b0_0 .net "do_sub", 0 0, v0x1f91620_0;  alias, 1 drivers
v0x1f4f980_0 .var "out", 7 0;
v0x1f4fa50_0 .var "result_is_zero", 0 0;
E_0x1f59ca0 .event anyedge, v0x1f4f5b0_0, v0x1f4f160_0, v0x1f4f4e0_0, v0x1f4f980_0;
S_0x1f90d30 .scope module, "stim1" "stimulus_gen" 3 120, 3 24 0, S_0x1f4c660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "do_sub";
    .port_info 2 /OUTPUT 8 "a";
    .port_info 3 /OUTPUT 8 "b";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
v0x1f4fe30_0 .var "a", 7 0;
v0x1f914e0_0 .var "b", 7 0;
v0x1f91580_0 .net "clk", 0 0, v0x1f92ba0_0;  1 drivers
v0x1f91620_0 .var "do_sub", 0 0;
v0x1f916c0_0 .net "tb_match", 0 0, L_0x1f93940;  alias, 1 drivers
v0x1f917b0_0 .var "wavedrom_enable", 0 0;
v0x1f91850_0 .var "wavedrom_title", 511 0;
E_0x1f5aca0/0 .event negedge, v0x1f91580_0;
E_0x1f5aca0/1 .event posedge, v0x1f91580_0;
E_0x1f5aca0 .event/or E_0x1f5aca0/0, E_0x1f5aca0/1;
E_0x1f449f0 .event negedge, v0x1f91580_0;
S_0x1f91060 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x1f90d30;
 .timescale -12 -12;
v0x1f4fd60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f912c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x1f90d30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f91a10 .scope module, "top_module1" "top_module" 3 133, 4 1 0, S_0x1f4c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "do_sub";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "result_is_zero";
v0x1f91cd0_0 .net "a", 7 0, v0x1f4fe30_0;  alias, 1 drivers
v0x1f91e00_0 .net "b", 7 0, v0x1f914e0_0;  alias, 1 drivers
v0x1f91f10_0 .net "do_sub", 0 0, v0x1f91620_0;  alias, 1 drivers
v0x1f92000_0 .var "out", 7 0;
v0x1f920c0_0 .var "result_is_zero", 0 0;
E_0x1f5a980 .event anyedge, v0x1f4f5b0_0, v0x1f4f160_0, v0x1f4f4e0_0, v0x1f92000_0;
S_0x1f92270 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 142, 3 142 0, S_0x1f4c660;
 .timescale -12 -12;
E_0x1f73f40 .event anyedge, v0x1f93000_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f93000_0;
    %nor/r;
    %assign/vec4 v0x1f93000_0, 0;
    %wait E_0x1f73f40;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f90d30;
T_3 ;
    %pushi/vec4 43707, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1f914e0_0, 0;
    %assign/vec4 v0x1f4fe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f449f0;
    %wait E_0x1f5aca0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 771, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1f914e0_0, 0;
    %assign/vec4 v0x1f4fe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 772, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1f914e0_0, 0;
    %assign/vec4 v0x1f4fe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 64771, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1f914e0_0, 0;
    %assign/vec4 v0x1f4fe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 64772, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1f914e0_0, 0;
    %assign/vec4 v0x1f4fe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %wait E_0x1f5aca0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f91620_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f912c0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f5aca0;
    %vpi_func 3 71 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1f91620_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x1f914e0_0, 0;
    %assign/vec4 v0x1f4fe30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f4ca20;
T_4 ;
    %wait E_0x1f59ca0;
    %load/vec4 v0x1f4f5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x1f4f160_0;
    %load/vec4 v0x1f4f4e0_0;
    %add;
    %store/vec4 v0x1f4f980_0, 0, 8;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x1f4f160_0;
    %load/vec4 v0x1f4f4e0_0;
    %sub;
    %store/vec4 v0x1f4f980_0, 0, 8;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %load/vec4 v0x1f4f980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1f4fa50_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f91a10;
T_5 ;
    %wait E_0x1f5a980;
    %load/vec4 v0x1f91f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x1f91cd0_0;
    %load/vec4 v0x1f91e00_0;
    %add;
    %store/vec4 v0x1f92000_0, 0, 8;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x1f91cd0_0;
    %load/vec4 v0x1f91e00_0;
    %sub;
    %store/vec4 v0x1f92000_0, 0, 8;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %load/vec4 v0x1f92000_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1f920c0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1f4c660;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f92ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f93000_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f4c660;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f92ba0_0;
    %inv;
    %store/vec4 v0x1f92ba0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f4c660;
T_8 ;
    %vpi_call/w 3 112 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 113 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f91580_0, v0x1f93170_0, v0x1f92c40_0, v0x1f92a20_0, v0x1f92ae0_0, v0x1f92d80_0, v0x1f92ce0_0, v0x1f92ec0_0, v0x1f92e20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f4c660;
T_9 ;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 151 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 152 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 153 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "result_is_zero", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 154 "$display", "Hint: Output '%s' has no mismatches.", "result_is_zero" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 156 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 157 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 158 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f4c660;
T_10 ;
    %wait E_0x1f5aca0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f92f60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f92f60_0, 4, 32;
    %load/vec4 v0x1f930a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 169 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f92f60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f92f60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f92f60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f92d80_0;
    %load/vec4 v0x1f92d80_0;
    %load/vec4 v0x1f92ce0_0;
    %xor;
    %load/vec4 v0x1f92d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 173 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f92f60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f92f60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f92ec0_0;
    %load/vec4 v0x1f92ec0_0;
    %load/vec4 v0x1f92e20_0;
    %xor;
    %load/vec4 v0x1f92ec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f92f60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f92f60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f92f60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/bugs_addsubz/bugs_addsubz_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/bugs_addsubz/iter0/response1/top_module.sv";
