*  Generated for: PrimeSim
*  Design library name: astable_multivibrator
*  Design cell name: opamp_sim
*  Design view name: schematic
.lib 'saed32nm.lib' TT

*Custom Compiler Version S-2021.09
*Thu Feb 24 11:15:40 2022

.global gnd!
********************************************************************************
* Library          : astable_multivibrator
* Cell             : opamp
* View             : schematic
* View Search List : hspice hspiceD schematic spice veriloga
* View Stop List   : hspice hspiceD
********************************************************************************
.subckt opamp in1 in2 out vdd vss
r17 vdd net75 r=10k
xm21 net79 net53 vdd vdd p105 w=0.5u l=45n nf=1 m=1
xm22 out net79 vdd vdd p105 w=3.5u l=45n nf=1 m=1
xm10 net53 net53 vdd vdd p105 w=0.5u l=45n nf=1 m=1
xm7 net29 net75 vss vss n105 w=0.2u l=45n nf=1 m=1
xm6 net79 in2 net29 net29 n105 w=0.1u l=45n nf=1 m=1
xm5 net53 in1 net29 net29 n105 w=0.1u l=45n nf=1 m=1
xm9 out net75 vss vss n105 w=0.311u l=45n nf=1 m=1
xm8 net75 net75 vss vss n105 w=0.1u l=45n nf=1 m=1
c23 out gnd! c=5p
c24 out net79 c=10p
.ends opamp

********************************************************************************
* Library          : astable_multivibrator
* Cell             : opamp_sim
* View             : schematic
* View Search List : hspice hspiceD schematic spice veriloga
* View Stop List   : hspice hspiceD
********************************************************************************
xi0 in1 in2 out net11 net41 opamp
v17 in2 gnd! dc=0 sin ( 0 -1m 1k 0 0 0 )
v16 in1 gnd! dc=0 sin ( 0 1m 1k 0 0 0 )
v18 net11 gnd! dc=1.05
v20 gnd! net41 dc=1.05








.tran '.1u' '5m' name=tran

.option primesim_remove_probe_prefix = 0
.probe v(*) i(*) level=1
.probe tran v(in1) v(in2) v(out)

.temp 25



.option primesim_output=wdf


.option parhier = LOCAL






.end
