timestamp 1731235174
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use nand_gate nand_gate_0 -1 0 488 0 1 1022
use inverter_3_1 inverter_3_1_0 1 0 810 0 1 516
use fine_delay_unit fine_delay_unit_1 1 0 2616 0 1 736
use fine_delay_unit fine_delay_unit_0 1 0 1238 0 1 736
port "t2" 5 3466 532 3512 578 m2
port "t0" 3 2088 532 2134 578 m2
port "t3" 6 3690 1030 3736 1076 m2
port "t1" 4 2312 1030 2358 1076 m2
port "VSS" 9 2626 320 2672 366 m1
port "en" 2 414 996 460 1042 m1
port "in" 1 210 962 256 1008 m1
port "out" 7 3694 1632 3740 1678 m1
port "VDD" 8 992 2468 1038 2514 m1
node "t2" 0 33.4241 3466 532 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2116 184 0 0 0 0 0 0 0 0
node "t0" 0 33.4241 2088 532 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2116 184 0 0 0 0 0 0 0 0
node "t3" 0 33.2236 3690 1030 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2116 184 0 0 0 0 0 0 0 0
node "t1" 0 33.2664 2312 1030 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2116 184 0 0 0 0 0 0 0 0
node "VSS" 0 266.063 2626 320 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67104 1220 0 0 0 0 0 0 0 0 0 0
node "m1_1238_320#" 0 159.799 1238 320 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33408 888 0 0 0 0 0 0 0 0 0 0
node "m1_582_320#" 0 122.898 582 320 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24768 708 0 0 0 0 0 0 0 0 0 0
node "m1_446_904#" 2 249.598 446 904 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34784 1468 0 0 0 0 0 0 0 0 0 0
node "en" 0 31.7752 414 996 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2116 184 0 0 0 0 0 0 0 0 0 0
node "in" 0 35.352 210 962 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2116 184 0 0 0 0 0 0 0 0 0 0
node "out" 0 35.8196 3694 1632 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2116 184 0 0 0 0 0 0 0 0 0 0
node "m1_2362_1608#" 1 307.902 2362 1608 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44088 1468 4356 264 0 0 0 0 0 0 0 0
node "m1_1106_710#" 3 625.006 1106 710 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 87756 3028 4356 264 0 0 0 0 0 0 0 0
node "m1_2498_2370#" 0 251.583 2498 2370 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67104 1220 0 0 0 0 0 0 0 0 0 0
node "VDD" 2 868.932 992 2468 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 207756 3904 0 0 0 0 0 0 0 0 0 0
node "w_2496_1596#" 151050 17.172 2496 1596 nw 0 0 0 0 5724 1920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "en" "m1_446_904#" 6.41667
cap "m1_2498_2370#" "VDD" 6.58628
cap "m1_1238_320#" "m1_1106_710#" 27.8447
cap "w_2496_1596#" "VDD" 0.112352
cap "m1_1106_710#" "t1" 0.0778914
cap "m1_1106_710#" "m1_446_904#" 23.4244
cap "m1_2362_1608#" "VSS" 17.1725
cap "w_2496_1596#" "m1_2498_2370#" 1.06365
cap "m1_2362_1608#" "m1_1106_710#" 6.6595
cap "w_2496_1596#" "VSS" 0.00166337
cap "m1_2362_1608#" "out" 2.65281
cap "m1_1106_710#" "VDD" 30.4624
cap "t2" "t0" 1.6523
cap "m1_446_904#" "VDD" 17.1069
cap "en" "in" 2.53846
cap "w_2496_1596#" "m1_1106_710#" 0.0056454
cap "t3" "t1" 1.6523
cap "m1_1106_710#" "in" 1.31228
cap "m1_2362_1608#" "m1_2498_2370#" 27.4853
cap "m1_582_320#" "m1_1238_320#" 9.42857
cap "w_2496_1596#" "out" 0.000761606
cap "out" "t3" 0.155571
cap "m1_582_320#" "m1_446_904#" 27.7777
cap "w_2496_1596#" "m1_2362_1608#" 1.12595
cap "en" "m1_1106_710#" 2.16239
cap "m1_1238_320#" "VSS" 4.39085
cap "fine_delay_unit_0/in" "fine_delay_unit_1/in" -0.0874751
cap "nand_gate_0/b" "nand_gate_0/a" -2.53846
cap "nand_gate_0/VDD" "nand_gate_0/a" 14.1424
cap "nand_gate_0/VDD" "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 0.811707
cap "nand_gate_0/out" "nand_gate_0/sky130_fd_pr__nfet_01v8_TC9PQS_1/a_n73_n200#" 0.126398
cap "nand_gate_0/out" "nand_gate_0/VSS" 113.147
cap "fine_delay_unit_0/in" "nand_gate_0/VDD" 240.166
cap "nand_gate_0/VSS" "nand_gate_0/a" -0.862084
cap "nand_gate_0/b" "fine_delay_unit_0/in" -1.31228
cap "nand_gate_0/out" "nand_gate_0/a" 3.49572
cap "nand_gate_0/out" "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_TC9PQS_0/a_15_n200#" 0.0447366
cap "nand_gate_0/out" "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 0.207855
cap "fine_delay_unit_0/t1" "fine_delay_unit_0/in" -0.0279312
cap "fine_delay_unit_0/in" "nand_gate_0/VSS" 97.7866
cap "nand_gate_0/out" "fine_delay_unit_0/in" -13.2532
cap "nand_gate_0/b" "nand_gate_0/VDD" 1.49015
cap "nand_gate_0/out" "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_15_n100#" 0.0526076
cap "fine_delay_unit_0/in" "nand_gate_0/a" -1.45039
cap "fine_delay_unit_0/in" "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 1.51974
cap "nand_gate_0/VSS" "nand_gate_0/VDD" -29.9466
cap "nand_gate_0/out" "nand_gate_0/VDD" 109.278
cap "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_15_n100#" "nand_gate_0/a" 0.0542518
cap "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_TC9PQS_0/a_15_n200#" "fine_delay_unit_0/t1" 0.0220873
cap "fine_delay_unit_1/t1" "fine_delay_unit_0/t1" -0.162177
cap "fine_delay_unit_1/in" "fine_delay_unit_0/in" 8.04349
cap "fine_delay_unit_0/t0" "fine_delay_unit_0/in" 0.184601
cap "fine_delay_unit_0/t1" "fine_delay_unit_1/t0" 0.383908
cap "fine_delay_unit_0/t0" "fine_delay_unit_1/t0" 1.02641
cap "fine_delay_unit_0/t1" "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_15_n100#" 0.100758
cap "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "nand_gate_0/VSS" 0.115089
cap "nand_gate_0/VDD" "nand_gate_0/VSS" 4.95999
cap "nand_gate_0/VDD" "fine_delay_unit_0/t1" -1.26282
cap "fine_delay_unit_0/in" "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_15_n100#" 0.0139284
cap "fine_delay_unit_1/in" "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 1.58058
cap "fine_delay_unit_0/t1" "nand_gate_0/out" 0.026972
cap "nand_gate_0/VSS" "nand_gate_0/out" 0.748563
cap "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "fine_delay_unit_1/in" 9.71414
cap "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "fine_delay_unit_0/in" 2.14761
cap "nand_gate_0/VDD" "fine_delay_unit_0/in" 39.6053
cap "nand_gate_0/b" "fine_delay_unit_0/in" 0.55254
cap "nand_gate_0/VDD" "fine_delay_unit_1/in" 46.8789
cap "nand_gate_0/VDD" "fine_delay_unit_0/t0" 0.19616
cap "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_TC9PQS_0/a_15_n200#" 0.000757215
cap "fine_delay_unit_0/in" "nand_gate_0/out" 1.90836
cap "fine_delay_unit_0/t0" "nand_gate_0/out" 0.0963831
cap "fine_delay_unit_0/t1" "nand_gate_0/VSS" 0.126963
cap "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_15_n100#" 0.00209893
cap "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 1.09492
cap "nand_gate_0/VDD" "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 0.0487008
cap "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "nand_gate_0/VDD" 2.98855
cap "fine_delay_unit_1/in" "nand_gate_0/VSS" 36.9159
cap "fine_delay_unit_0/t1" "fine_delay_unit_1/in" 3.4877
cap "fine_delay_unit_0/t1" "fine_delay_unit_0/in" 0.0257306
cap "nand_gate_0/VSS" "fine_delay_unit_0/in" 59.0027
cap "fine_delay_unit_0/t0" "nand_gate_0/VSS" 0.435849
cap "nand_gate_0/a" "fine_delay_unit_0/in" 0.916335
cap "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "nand_gate_0/out" 0.169657
cap "fine_delay_unit_1/in" "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 2.10789
cap "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 0.617776
cap "fine_delay_unit_1/VSS" "fine_delay_unit_1/in" 6.17874
cap "fine_delay_unit_1/VDD" "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 0.361329
cap "fine_delay_unit_1/VDD" "fine_delay_unit_1/VSS" -0.759036
cap "fine_delay_unit_1/VSS" "fine_delay_unit_1/t0" 0.201032
cap "fine_delay_unit_1/t1" "fine_delay_unit_0/t1" -0.193976
cap "fine_delay_unit_1/in" "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_15_n100#" 0.705425
cap "fine_delay_unit_1/in" "fine_delay_unit_0/t1" 1.4136
cap "fine_delay_unit_1/in" "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 4.58221
cap "fine_delay_unit_1/out" "fine_delay_unit_1/t1" -0.155571
cap "fine_delay_unit_1/VSS" "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 0.0330238
cap "fine_delay_unit_1/VDD" "fine_delay_unit_1/in" 17.2659
cap "fine_delay_unit_1/t0" "fine_delay_unit_0/t1" 0.179028
cap "fine_delay_unit_1/in" "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_TC9PQS_0/a_15_n200#" 0.523589
cap "fine_delay_unit_1/t0" "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_TC9PQS_0/a_15_n200#" 0.00066016
cap "fine_delay_unit_0/t0" "fine_delay_unit_1/t0" 1.18072
cap "fine_delay_unit_1/out" "fine_delay_unit_1/in" -2.6527
cap "fine_delay_unit_0/in" "fine_delay_unit_1/in" 13.2702
cap "fine_delay_unit_1/VSS" "fine_delay_unit_1/t1" 0.0205239
cap "fine_delay_unit_1/VDD" "fine_delay_unit_1/out" -0.000761606
cap "nand_gate_0/VDD" "nand_gate_0/VSS" -1.23417
cap "nand_gate_0/VDD" "nand_gate_0/out" -0.348434
cap "nand_gate_0/VDD" "fine_delay_unit_0/t1" -0.425595
cap "nand_gate_0/VDD" "fine_delay_unit_1/in" 2.43922
cap "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 0.0126285
cap "nand_gate_0/VSS" "nand_gate_0/VDD" -0.156233
cap "nand_gate_0/VDD" "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 0.30349
cap "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "fine_delay_unit_1/in" 0.192771
cap "fine_delay_unit_0/in" "nand_gate_0/VDD" 1.62578
cap "fine_delay_unit_0/in" "fine_delay_unit_1/in" 0.154303
cap "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "fine_delay_unit_1/in" 0.192771
cap "fine_delay_unit_0/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" 0.0118694
cap "fine_delay_unit_1/in" "fine_delay_unit_0/in" 0.0118694
cap "fine_delay_unit_1/VDD" "fine_delay_unit_1/in" 1.57489
cap "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "fine_delay_unit_1/VDD" 0.00470426
cap "fine_delay_unit_1/sky130_fd_pr__nfet_01v8_6H9P4D_0/a_n73_n100#" "fine_delay_unit_1/in" 0.00033008
merge "fine_delay_unit_0/VSS" "fine_delay_unit_1/VSS" -1007.09 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1344 0 0 0 0 0 0 0 0 0 0
merge "fine_delay_unit_1/VSS" "VSS"
merge "VSS" "inverter_3_1_0/a_66_n196#"
merge "inverter_3_1_0/a_66_n196#" "m1_1238_320#"
merge "m1_1238_320#" "nand_gate_0/VSS"
merge "nand_gate_0/VSS" "VSUBS"
merge "VSUBS" "m1_582_320#"
merge "fine_delay_unit_0/VDD" "fine_delay_unit_1/VDD" -1153.4 0 0 0 0 -1908 -1912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1268 0 0 0 0 0 0 0 0 0 0
merge "fine_delay_unit_1/VDD" "m1_2498_2370#"
merge "m1_2498_2370#" "w_2496_1596#"
merge "w_2496_1596#" "inverter_3_1_0/w_30_230#"
merge "inverter_3_1_0/w_30_230#" "nand_gate_0/VDD"
merge "nand_gate_0/VDD" "VDD"
merge "fine_delay_unit_0/in" "inverter_3_1_0/m1_250_162#" -464.909 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120 -4092 -256 0 0 0 0 0 0 0 0
merge "inverter_3_1_0/m1_250_162#" "m1_1106_710#"
merge "fine_delay_unit_0/t0" "t0" -39.4581 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2116 -184 0 0 0 0 0 0 0 0
merge "inverter_3_1_0/a_136_200#" "nand_gate_0/out" -169.721 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -200 0 0 0 0 0 0 0 0 0 0
merge "nand_gate_0/out" "m1_446_904#"
merge "fine_delay_unit_0/t1" "t1" -40.0272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2116 -184 0 0 0 0 0 0 0 0
merge "fine_delay_unit_0/out" "fine_delay_unit_1/in" -221.662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -132 -4332 -264 0 0 0 0 0 0 0 0
merge "fine_delay_unit_1/in" "m1_2362_1608#"
merge "nand_gate_0/b" "in" -37.321 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2116 -184 0 0 0 0 0 0 0 0 0 0
merge "fine_delay_unit_1/t0" "t2" -39.1323 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2116 -184 0 0 0 0 0 0 0 0
merge "fine_delay_unit_1/t1" "t3" -34.9388 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2116 -184 0 0 0 0 0 0 0 0
merge "nand_gate_0/a" "en" -48.2072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2116 -184 0 0 0 0 0 0 0 0 0 0
merge "fine_delay_unit_1/out" "out" -35.8196 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2116 -184 0 0 0 0 0 0 0 0 0 0
