module top_module ();
    reg clk;
    
    dut U0(clk);
    
    initial 
    clk=0;
    always #5 clk=~clk;

endmodule
