{
    "inputtext": [
        "<NAME>",
        "<INPUT_BIT1>",
        "<INPUT_BIT2>",
        "<SUM_BIT>",
        "<CARRY_BIT>"
    ],
    "selects": [],
    "autogenerate": "",
    "moduleName": "1-Bit Half Adder Module (simplified)",
    "moduleCode": "-- VHDL Configurator\n-- 1-Bit Half Adder\n-- By: Marcelo Machado\n\nuse IEEE.STD_LOGIC_1164.ALL;\n\nentity <NAME> is\nport (\n\t<INPUT_BIT1>, <INPUT_BIT2> : in std_logic;\n\t<SUM_BIT>, <CARRY_BIT> : out std_logic\n);\nend <NAME>;\n\narchitecture Behavioral of <NAME> is\nbegin\n\t<CARRY_BIT> <= <INPUT_BIT1> AND <INPUT_BIT2>;\n\t<SUM_BIT> <= <INPUT_BIT1> XOR <INPUT_BIT2>;\nend Behavioral;\n\n"
}
