// Seed: 201613267
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4
    , id_16,
    input logic id_5,
    output id_6,
    output reg id_7,
    output logic id_8,
    input id_9,
    input id_10,
    input logic id_11,
    input logic id_12,
    output id_13
    , id_17,
    input id_14,
    output reg id_15
);
  always @(1 or id_4) begin
    if (1'b0) id_15 <= 1;
    else id_7 <= id_10;
  end
endmodule
