<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AArch64CallingConvention.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_f6f34bb863c83be24569949661875da3.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64CallingConvention.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64CallingConvention_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//=== AArch64CallingConv.h - Custom Calling Convention Routines -*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the custom routines for the AArch64 Calling Convention</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// that aren&#39;t done by tablegen.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64CALLINGCONVENTION_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_AARCH64CALLINGCONVENTION_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64_8h.html">AArch64.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/Target/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">using namespace </span>llvm;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint16_t XRegList[] = {AArch64::X0, AArch64::X1, AArch64::X2,</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;                                    AArch64::X3, AArch64::X4, AArch64::X5,</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                                    AArch64::X6, AArch64::X7};</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint16_t HRegList[] = {AArch64::H0, AArch64::H1, AArch64::H2,</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                                    AArch64::H3, AArch64::H4, AArch64::H5,</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                                    AArch64::H6, AArch64::H7};</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint16_t <a class="code" href="namespacellvm.html#a0b22ec9c11ae31ee44fdc6d961cb0c81">SRegList</a>[] = {AArch64::S0, AArch64::S1, AArch64::S2,</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                                    AArch64::S3, AArch64::S4, AArch64::S5,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                                    AArch64::S6, AArch64::S7};</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint16_t <a class="code" href="namespacellvm.html#a18890876a78d3338f4df3d1c548401f9">DRegList</a>[] = {AArch64::D0, AArch64::D1, AArch64::D2,</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                    AArch64::D3, AArch64::D4, AArch64::D5,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                    AArch64::D6, AArch64::D7};</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint16_t <a class="code" href="namespacellvm.html#a43adc35c7673e9466fd77ef268d7b7eb">QRegList</a>[] = {AArch64::Q0, AArch64::Q1, AArch64::Q2,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                                    AArch64::Q3, AArch64::Q4, AArch64::Q5,</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                                    AArch64::Q6, AArch64::Q7};</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> finishStackBlock(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;PendingMembers,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                             <a class="code" href="classllvm_1_1MVT.html">MVT</a> LocVT, <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags,</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                             <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State, <span class="keywordtype">unsigned</span> SlotAlign) {</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordtype">unsigned</span> Size = LocVT.<a class="code" href="classllvm_1_1MVT.html#a423166b2b5d1010162dde0003e5ad09c">getSizeInBits</a>() / 8;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordtype">unsigned</span> StackAlign = State.<a class="code" href="classllvm_1_1CCState.html#a08573e9b5497634f415107c799ce23ad">getMachineFunction</a>()</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                            .<a class="code" href="classllvm_1_1MachineFunction.html#a03d1ce9278523503ad038c6ab9c96ccb">getSubtarget</a>()</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                            .<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a28b497c4a98fefeeb4980d0a3051b666">getDataLayout</a>()</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                            -&gt;<a class="code" href="classllvm_1_1DataLayout.html#a3a9d2db6b575c66f5ebff9f2abc70aa5">getStackAlignment</a>();</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align</a> = std::min(ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#af979ac19f9e18ef976bd3fd464e926e5">getOrigAlign</a>(), StackAlign);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;It : PendingMembers) {</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    It.convertToMem(State.<a class="code" href="classllvm_1_1CCState.html#accd683afb417ec1f0f44c62c8b5a8fc4">AllocateStack</a>(Size, std::max(Align, SlotAlign)));</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(It);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    SlotAlign = 1;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  }</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">// All pending members have now been allocated</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  PendingMembers.clear();</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/// The Darwin variadic PCS places anonymous arguments in 8-byte stack slots. An</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/// [N x Ty] type must still be contiguous in memory though.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> CC_AArch64_Custom_Stack_Block(</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      <span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT, <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;PendingMembers = State.<a class="code" href="classllvm_1_1CCState.html#a736b496f432d015bdc8b2570a7fd322d">getPendingLocs</a>();</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">// Add the argument to the list to be allocated once we know the size of the</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// block.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  PendingMembers.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <a class="code" href="classllvm_1_1CCValAssign.html#ae7e372d071f58d9b022a918375f0345d">CCValAssign::getPending</a>(ValNo, ValVT, LocVT, LocInfo));</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordflow">if</span> (!ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a20baf074670c41ab97b920f8d729022c">isInConsecutiveRegsLast</a>())</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordflow">return</span> finishStackBlock(PendingMembers, LocVT, ArgFlags, State, 8);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/// Given an [N x Ty] block, it should be passed in a consecutive sequence of</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/// registers. If no such sequence is available, mark the rest of the registers</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/// of that type as used and place the argument on the stack.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> CC_AArch64_Custom_Block(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                    <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                    <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// Try to allocate a contiguous block of registers, each of the correct</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// size to hold one member.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint16_t&gt;</a> RegList;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    RegList = XRegList;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    RegList = HRegList;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || LocVT.<a class="code" href="classllvm_1_1MVT.html#a622e06c58b0da779511d9a19d4fe7381">is32BitVector</a>())</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    RegList = <a class="code" href="namespacellvm.html#a0b22ec9c11ae31ee44fdc6d961cb0c81">SRegList</a>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> || LocVT.<a class="code" href="classllvm_1_1MVT.html#af5434e2ff166c79dce43ebf381b3787f">is64BitVector</a>())</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    RegList = <a class="code" href="namespacellvm.html#a18890876a78d3338f4df3d1c548401f9">DRegList</a>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caffc152986796ab57023f65116d2ee1b2">MVT::f128</a> || LocVT.<a class="code" href="classllvm_1_1MVT.html#aed34d098cbe75820e27c939e86a1edae">is128BitVector</a>())</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    RegList = <a class="code" href="namespacellvm.html#a43adc35c7673e9466fd77ef268d7b7eb">QRegList</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">// Not an array we want to split up after all.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  }</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;PendingMembers = State.<a class="code" href="classllvm_1_1CCState.html#a736b496f432d015bdc8b2570a7fd322d">getPendingLocs</a>();</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// Add the argument to the list to be allocated once we know the size of the</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">// block.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  PendingMembers.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <a class="code" href="classllvm_1_1CCValAssign.html#ae7e372d071f58d9b022a918375f0345d">CCValAssign::getPending</a>(ValNo, ValVT, LocVT, LocInfo));</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">if</span> (!ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a20baf074670c41ab97b920f8d729022c">isInConsecutiveRegsLast</a>())</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordtype">unsigned</span> RegResult = State.<a class="code" href="classllvm_1_1CCState.html#a02c271248bf6177e50436c5f169d3298">AllocateRegBlock</a>(RegList, PendingMembers.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>());</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">if</span> (RegResult) {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;It : PendingMembers) {</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      It.convertToReg(RegResult);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(It);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      ++RegResult;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    }</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    PendingMembers.clear();</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  }</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// Mark all regs in the class as unavailable</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : RegList)</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    State.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;Subtarget = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#a08573e9b5497634f415107c799ce23ad">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a03d1ce9278523503ad038c6ab9c96ccb">getSubtarget</a>());</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">unsigned</span> SlotAlign = Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#ab0f1aae782f5ed76f8e22e982a5162cd">isTargetDarwin</a>() ? 1 : 8;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">return</span> finishStackBlock(PendingMembers, LocVT, ArgFlags, State, SlotAlign);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon&lt; T &gt;::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00126">SmallVector.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00221">SmallVector.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="CallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00033">CallingConvLower.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_a3a9d2db6b575c66f5ebff9f2abc70aa5"><div class="ttname"><a href="classllvm_1_1DataLayout.html#a3a9d2db6b575c66f5ebff9f2abc70aa5">llvm::DataLayout::getStackAlignment</a></div><div class="ttdeci">unsigned getStackAlignment() const </div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00231">DataLayout.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a423166b2b5d1010162dde0003e5ad09c"><div class="ttname"><a href="classllvm_1_1MVT.html#a423166b2b5d1010162dde0003e5ad09c">llvm::MVT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00371">MachineValueType.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a622e06c58b0da779511d9a19d4fe7381"><div class="ttname"><a href="classllvm_1_1MVT.html#a622e06c58b0da779511d9a19d4fe7381">llvm::MVT::is32BitVector</a></div><div class="ttdeci">bool is32BitVector() const </div><div class="ttdoc">is32BitVector - Return true if this is a 32-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00205">MachineValueType.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca1e0cfc795f0b068229dcec6eecb69499"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca1e0cfc795f0b068229dcec6eecb69499">llvm::MVT::f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00049">MachineValueType.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_ae7e372d071f58d9b022a918375f0345d"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#ae7e372d071f58d9b022a918375f0345d">llvm::CCValAssign::getPending</a></div><div class="ttdeci">static CCValAssign getPending(unsigned ValNo, MVT ValVT, MVT LocVT, LocInfo HTP)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00124">CallingConvLower.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a03d1ce9278523503ad038c6ab9c96ccb"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a03d1ce9278523503ad038c6ab9c96ccb">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00176">MachineFunction.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_af04b635419bda8cbc4fe1f056b160f8d"><div class="ttname"><a href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">llvm::CCState::addLoc</a></div><div class="ttdeci">void addLoc(const CCValAssign &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00262">CallingConvLower.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00033">AArch64Subtarget.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00158">MachineValueType.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a736b496f432d015bdc8b2570a7fd322d"><div class="ttname"><a href="classllvm_1_1CCState.html#a736b496f432d015bdc8b2570a7fd322d">llvm::CCState::getPendingLocs</a></div><div class="ttdeci">SmallVectorImpl&lt; llvm::CCValAssign &gt; &amp; getPendingLocs()</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00479">CallingConvLower.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a08573e9b5497634f415107c799ce23ad"><div class="ttname"><a href="classllvm_1_1CCState.html#a08573e9b5497634f415107c799ce23ad">llvm::CCState::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00267">CallingConvLower.h:267</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a43adc35c7673e9466fd77ef268d7b7eb"><div class="ttname"><a href="namespacellvm.html#a43adc35c7673e9466fd77ef268d7b7eb">llvm::QRegList</a></div><div class="ttdeci">static const uint16_t QRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="ARMCallingConv_8h_source.html#l00169">ARMCallingConv.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00032">ArrayRef.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a28b497c4a98fefeeb4980d0a3051b666"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a28b497c4a98fefeeb4980d0a3051b666">llvm::TargetSubtargetInfo::getDataLayout</a></div><div class="ttdeci">virtual const DataLayout * getDataLayout() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00074">TargetSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="AArch64Subtarget_8h_html"><div class="ttname"><a href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a20baf074670c41ab97b920f8d729022c"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a20baf074670c41ab97b920f8d729022c">llvm::ISD::ArgFlagsTy::isInConsecutiveRegsLast</a></div><div class="ttdeci">bool isInConsecutiveRegsLast() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00090">TargetCallingConv.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a02c271248bf6177e50436c5f169d3298"><div class="ttname"><a href="classllvm_1_1CCState.html#a02c271248bf6177e50436c5f169d3298">llvm::CCState::AllocateRegBlock</a></div><div class="ttdeci">unsigned AllocateRegBlock(ArrayRef&lt; uint16_t &gt; Regs, unsigned RegsRequired)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00358">CallingConvLower.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00025">TargetCallingConv.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00192">CallingConvLower.h:192</a></div></div>
<div class="ttc" id="namespacellvm_html_a0b22ec9c11ae31ee44fdc6d961cb0c81"><div class="ttname"><a href="namespacellvm.html#a0b22ec9c11ae31ee44fdc6d961cb0c81">llvm::SRegList</a></div><div class="ttdeci">static const uint16_t SRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="ARMCallingConv_8h_source.html#l00163">ARMCallingConv.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50caffc152986796ab57023f65116d2ee1b2"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caffc152986796ab57023f65116d2ee1b2">llvm::MVT::f128</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00053">MachineValueType.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00050">MachineValueType.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_af5434e2ff166c79dce43ebf381b3787f"><div class="ttname"><a href="classllvm_1_1MVT.html#af5434e2ff166c79dce43ebf381b3787f">llvm::MVT::is64BitVector</a></div><div class="ttdeci">bool is64BitVector() const </div><div class="ttdoc">is64BitVector - Return true if this is a 64-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00212">MachineValueType.h:212</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a36d3f1f9ae335b43c09bf8805c25e192"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align</a></div><div class="ttdeci">static cl::opt&lt; AlignMode &gt; Align(cl::desc(&quot;Load/store alignment support&quot;), cl::Hidden, cl::init(NoStrictAlign), cl::values(clEnumValN(StrictAlign,&quot;aarch64-strict-align&quot;,&quot;Disallow all unaligned memory accesses&quot;), clEnumValN(NoStrictAlign,&quot;aarch64-no-strict-align&quot;,&quot;Allow unaligned memory accesses&quot;), clEnumValEnd))</div></div>
<div class="ttc" id="classllvm_1_1MVT_html_aed34d098cbe75820e27c939e86a1edae"><div class="ttname"><a href="classllvm_1_1MVT.html#aed34d098cbe75820e27c939e86a1edae">llvm::MVT::is128BitVector</a></div><div class="ttdeci">bool is128BitVector() const </div><div class="ttdoc">is128BitVector - Return true if this is a 128-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00220">MachineValueType.h:220</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_ab0f1aae782f5ed76f8e22e982a5162cd"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#ab0f1aae782f5ed76f8e22e982a5162cd">llvm::AArch64Subtarget::isTargetDarwin</a></div><div class="ttdeci">bool isTargetDarwin() const </div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00105">AArch64Subtarget.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00051">MachineValueType.h:51</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8h_html"><div class="ttname"><a href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a18890876a78d3338f4df3d1c548401f9"><div class="ttname"><a href="namespacellvm.html#a18890876a78d3338f4df3d1c548401f9">llvm::DRegList</a></div><div class="ttdeci">static const uint16_t DRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="ARMCallingConv_8h_source.html#l00167">ARMCallingConv.h:167</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_af979ac19f9e18ef976bd3fd464e926e5"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#af979ac19f9e18ef976bd3fd464e926e5">llvm::ISD::ArgFlagsTy::getOrigAlign</a></div><div class="ttdeci">unsigned getOrigAlign() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00105">TargetCallingConv.h:105</a></div></div>
<div class="ttc" id="AArch64_8h_html"><div class="ttname"><a href="AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a5a67878322183059c969a26b2f232031"><div class="ttname"><a href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">llvm::CCState::AllocateReg</a></div><div class="ttdeci">unsigned AllocateReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00327">CallingConvLower.h:327</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_accd683afb417ec1f0f44c62c8b5a8fc4"><div class="ttname"><a href="classllvm_1_1CCState.html#accd683afb417ec1f0f44c62c8b5a8fc4">llvm::CCState::AllocateStack</a></div><div class="ttdeci">unsigned AllocateStack(unsigned Size, unsigned Align)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00400">CallingConvLower.h:400</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:43:11 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
