# compile verilog/system verilog design source files
verilog util_vector_logic_v2_0_1  \
"../../../../alu4.srcs/sources_1/bd/whole/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_0_0/sim/whole_util_vector_logic_0_0.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_0_1/sim/whole_util_vector_logic_0_1.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_0_2/sim/whole_util_vector_logic_0_2.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_0_3/sim/whole_util_vector_logic_0_3.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_3_0/sim/whole_util_vector_logic_3_0.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_3_1/sim/whole_util_vector_logic_3_1.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_2_0/sim/whole_util_vector_logic_2_0.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_6_0/sim/whole_util_vector_logic_6_0.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_6_1/sim/whole_util_vector_logic_6_1.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_5_0/sim/whole_util_vector_logic_5_0.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_5_1/sim/whole_util_vector_logic_5_1.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_5_2/sim/whole_util_vector_logic_5_2.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_8_0/sim/whole_util_vector_logic_8_0.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_11_0/sim/whole_util_vector_logic_11_0.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_0/sim/whole_util_vector_logic_13_0.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_1/sim/whole_util_vector_logic_13_1.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_2/sim/whole_util_vector_logic_13_2.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_3/sim/whole_util_vector_logic_13_3.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_util_vector_logic_13_4/sim/whole_util_vector_logic_13_4.v" \
"../../../../alu4.ip_user_files/bd/whole/sim/whole.v" \
"../../../../../Users/think/Desktop/counter/counter.srcs/sources_1/new/counter.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_counter_0_0/sim/whole_counter_0_0.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_0_0/sim/alu4_util_vector_logic_0_0.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_0_1/sim/alu4_util_vector_logic_0_1.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_1_0/sim/alu4_util_vector_logic_1_0.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_0_2/sim/alu4_util_vector_logic_0_2.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_0_3/sim/alu4_util_vector_logic_0_3.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_0_4/sim/alu4_util_vector_logic_0_4.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_1_1/sim/alu4_util_vector_logic_1_1.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_1_2/sim/alu4_util_vector_logic_1_2.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_3_0/sim/alu4_util_vector_logic_3_0.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_6_0/sim/alu4_util_vector_logic_6_0.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_9_0/sim/alu4_util_vector_logic_9_0.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_8_0/sim/alu4_util_vector_logic_8_0.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_9_1/sim/alu4_util_vector_logic_9_1.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_9_2/sim/alu4_util_vector_logic_9_2.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/ip/alu4_util_vector_logic_11_0/sim/alu4_util_vector_logic_11_0.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/sim/alu4.v" \
"../../../../alu4.srcs/sources_1/bd/Users/think/Desktop/alu4/alu4.srcs/sources_1/bd/alu4/hdl/alu4_wrapper.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_alu4_wrapper_0_0_1/sim/whole_alu4_wrapper_0_0.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_alu4_wrapper_3_0_1/sim/whole_alu4_wrapper_3_0.v" \
"../../../../alu4.ip_user_files/bd/whole/ip/whole_alu4_wrapper_1_0/sim/whole_alu4_wrapper_1_0.v" \
"../../../../alu4.srcs/sim_1/new/whole_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
