// Seed: 4138805843
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    output tri0 id_4
);
  wire id_6, id_7;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    output uwire id_3,
    output logic id_4,
    output uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output logic id_9,
    output wand id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wire id_13,
    output tri1 id_14,
    input tri0 id_15,
    output supply0 id_16,
    input wor id_17
);
  initial begin : LABEL_0
    id_9 <= -1;
    $signed(93);
    ;
    id_4 <= -1 << -1;
  end
  module_0 modCall_1 (
      id_14,
      id_16,
      id_10,
      id_2,
      id_8
  );
endmodule
