// Seed: 1802574085
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_20 = 32'd83,
    parameter id_21 = 32'd19
) (
    input wire id_0,
    input wand id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    inout tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    output wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    output tri id_13
    , id_18,
    input wire id_14,
    input tri0 id_15,
    output tri id_16
);
  logic [7:0] id_19;
  defparam id_20.id_21 = id_21;
  tri0 id_22;
  always begin : LABEL_0
    id_22 = 1;
  end
  assign id_10 = id_1;
  wire id_23;
  assign id_18 = id_19[1'b0 : 1];
  module_0 modCall_1 (
      id_18,
      id_23,
      id_23,
      id_22,
      id_22,
      id_23,
      id_22,
      id_18,
      id_23,
      id_23,
      id_22,
      id_22,
      id_22,
      id_23,
      id_23,
      id_18,
      id_18,
      id_23,
      id_18,
      id_18,
      id_23,
      id_18,
      id_18,
      id_23,
      id_23,
      id_18,
      id_18
  );
endmodule
