[{"DBLP title": "A System-Level Cosynthesis Framework for Power Delivery and On-Chip Data Networks in Application-Specific 3-D ICs.", "DBLP authors": ["Nishit Ashok Kapadia", "Sudeep Pasricha"], "year": 2016, "MAG papers": [{"PaperId": 1970092806, "PaperTitle": "a system level cosynthesis framework for power delivery and on chip data networks in application specific 3 d ics", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["colorado state university", "colorado state university"]}], "source": "ES"}, {"DBLP title": "A Fast-Transient Wide-Voltage-Range Digital-Controlled Buck Converter With Cycle-Controlled DPWM.", "DBLP authors": ["Wei-Cheng Chen", "Chao-Chyun Chen", "Chia-Yu Yao", "Rong-Jyi Yang"], "year": 2016, "MAG papers": [{"PaperId": 1965030232, "PaperTitle": "a fast transient wide voltage range digital controlled buck converter with cycle controlled dpwm", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["yuan ze university", "mediatek", "national taiwan university of science and technology", "national taiwan university of science and technology"]}], "source": "ES"}, {"DBLP title": "A Thermal Energy Harvesting Power Supply With an Internal Startup Circuit for Pacemakers.", "DBLP authors": ["Mohammadreza Ashraf", "Nasser Masoumi"], "year": 2016, "MAG papers": [{"PaperId": 1970559096, "PaperTitle": "a thermal energy harvesting power supply with an internal startup circuit for pacemakers", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Test Pattern Modification for Average IR-Drop Reduction.", "DBLP authors": ["Wei-Sheng Ding", "Hung-Yi Hsieh", "Cheng-Yu Han", "James Chien-Mo Li", "Xiaoqing Wen"], "year": 2016, "MAG papers": [{"PaperId": 2084381554, "PaperTitle": "test pattern modification for average ir drop reduction", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university", "kyushu institute of technology"]}], "source": "ES"}, {"DBLP title": "Speculative Lookahead for Energy-Efficient Microprocessors.", "DBLP authors": ["Tay-Jyi Lin", "Ting-Yu Shyu"], "year": 2016, "MAG papers": [{"PaperId": 1977540338, "PaperTitle": "speculative lookahead for energy efficient microprocessors", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "Assessing Trends in Performance per Watt for Signal Processing Applications.", "DBLP authors": ["Brian P. Degnan", "Bo Marr", "Jennifer Hasler"], "year": 2016, "MAG papers": [{"PaperId": 2080982747, "PaperTitle": "assessing trends in performance per watt for signal processing applications", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A Mixed-Decimation MDF Architecture for Radix-2k Parallel FFT.", "DBLP authors": ["Jian Wang", "Chunlin Xiong", "Kangli Zhang", "Jibo Wei"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Evaluation and Tradeoffs for Out-of-Order Execution on Reconfigurable Heterogeneous MPSoC.", "DBLP authors": ["Qi Guo", "Xi Li", "Chao Wang", "Xuehai Zhou"], "year": 2016, "MAG papers": [{"PaperId": 2050254748, "PaperTitle": "evaluation and tradeoffs for out of order execution on reconfigurable heterogeneous mpsoc", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of science and technology of china", "university of science and technology of china", "university of science and technology of china", "university of science and technology of china"]}], "source": "ES"}, {"DBLP title": "Enhanced Wear-Rate Leveling for PRAM Lifetime Improvement Considering Process Variation.", "DBLP authors": ["Yinhe Han", "Jianbo Dong", "Kaiheng Weng", "Ying Wang", "Xiaowei Li"], "year": 2016, "MAG papers": [{"PaperId": 2075767905, "PaperTitle": "enhanced wear rate leveling for pram lifetime improvement considering process variation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "EqualWrites: Reducing Intra-Set Write Variations for Enhancing Lifetime of Non-Volatile Caches.", "DBLP authors": ["Sparsh Mittal", "Jeffrey S. Vetter"], "year": 2016, "MAG papers": [{"PaperId": 1963958751, "PaperTitle": "equalwrites reducing intra set write variations for enhancing lifetime of non volatile caches", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["oak ridge national laboratory", "oak ridge national laboratory"]}], "source": "ES"}, {"DBLP title": "LBA Scrambler: A NAND Flash Aware Data Management Scheme for High-Performance Solid-State Drives.", "DBLP authors": ["Chao Sun", "Ayumi Soga", "Chihiro Matsui", "Asuka Arakawa", "Ken Takeuchi"], "year": 2016, "MAG papers": [{"PaperId": 2073516847, "PaperTitle": "lba scrambler a nand flash aware data management scheme for high performance solid state drives", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["chuo university", "chuo university", "chuo university", "chuo university", "chuo university"]}], "source": "ES"}, {"DBLP title": "Reducing Switching Latency and Energy in STT-MRAM Caches With Field-Assisted Writing.", "DBLP authors": ["Ravi Patel", "Xiaochen Guo", "Qing Guo", "Engin Ipek", "Eby G. Friedman"], "year": 2016, "MAG papers": [{"PaperId": 2128400933, "PaperTitle": "reducing switching latency and energy in stt mram caches with field assisted writing", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array.", "DBLP authors": ["Kejie Huang", "Rong Zhao", "Wei He", "Yong Lian"], "year": 2016, "MAG papers": [{"PaperId": 2077066011, "PaperTitle": "high density and high reliability nonvolatile field programmable gate array with stacked 1d2r rram array", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national university of singapore", "singapore university of technology and design", "agency for science technology and research", "singapore university of technology and design"]}], "source": "ES"}, {"DBLP title": "A High-Speed FPGA Implementation of an RSD-Based ECC Processor.", "DBLP authors": ["Hamad Marzouqi", "Mahmoud Al-Qutayri", "Khaled Salah", "Dimitrios Schinianakis", "Thanos Stouraitis"], "year": 2016, "MAG papers": [{"PaperId": 2080546540, "PaperTitle": "a high speed fpga implementation of an rsd based ecc processor", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of patras", "university of patras", "khalifa university", "khalifa university", "khalifa university"]}], "source": "ES"}, {"DBLP title": "Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses.", "DBLP authors": ["Mohamed S. Abdelfattah", "Vaughn Betz"], "year": 2016, "MAG papers": [{"PaperId": 1997700518, "PaperTitle": "power analysis of embedded nocs on fpgas and comparison with custom buses", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating.", "DBLP authors": ["Assem A. M. Bsoul", "Steven J. E. Wilton", "Kuen Hung Tsoi", "Wayne Luk"], "year": 2016, "MAG papers": [{"PaperId": 1963818365, "PaperTitle": "an fpga architecture and cad flow supporting dynamically controlled power gating", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of british columbia", "imperial college london", "university of british columbia", "imperial college london"]}], "source": "ES"}, {"DBLP title": "PROCEED: A Pareto Optimization-Based Circuit-Level Evaluator for Emerging Devices.", "DBLP authors": ["Shaodi Wang", "Andrew Pan", "Chi On Chui", "Puneet Gupta"], "year": 2016, "MAG papers": [{"PaperId": 2072398344, "PaperTitle": "proceed a pareto optimization based circuit level evaluator for emerging devices", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Alternative Architectures Toward Reliable Memristive Crossbar Memories.", "DBLP authors": ["Ioannis Vourkas", "Dimitrios Stathis", "Georgios Ch. Sirakoulis", "Said Hamdioui"], "year": 2016, "MAG papers": [{"PaperId": 2013902630, "PaperTitle": "alternative architectures toward reliable memristive crossbar memories", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["democritus university of thrace", "democritus university of thrace", "delft university of technology", "democritus university of thrace"]}], "source": "ES"}, {"DBLP title": "A Low-Power Robust Easily Cascaded PentaMTJ-Based Combinational and Sequential Circuits.", "DBLP authors": ["Mohit Kumar Gupta", "Mohd. Hasan"], "year": 2016, "MAG papers": [{"PaperId": 2083612107, "PaperTitle": "a low power robust easily cascaded pentamtj based combinational and sequential circuits", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["aligarh muslim university", "aligarh muslim university"]}], "source": "ES"}, {"DBLP title": "Using the Gate-Bulk Interaction and a Fundamental Current Injection to Attenuate IM3 and IM2 Currents in RF Transconductors.", "DBLP authors": ["Meysam Asghari", "Mohammad Yavari"], "year": 2016, "MAG papers": [{"PaperId": 2093935812, "PaperTitle": "using the gate bulk interaction and a fundamental current injection to attenuate im3 and im2 currents in rf transconductors", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["amirkabir university of technology", "amirkabir university of technology"]}], "source": "ES"}, {"DBLP title": "Placement-Based Nonlinearity Reduction Technique for Differential Current-Steering DAC.", "DBLP authors": ["Neelanjana Pal", "Prajit Nandi", "Riju Biswas", "Ashvinkumar G. Katakwar"], "year": 2016, "MAG papers": [{"PaperId": 1995543218, "PaperTitle": "placement based nonlinearity reduction technique for differential current steering dac", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "A 5-/20-MHz BW Reconfigurable Quadrature Bandpass CT \u0394\u03a3 ADC With AntiPole-Splitting Opamp and Digital I/Q Calibration.", "DBLP authors": ["Yang Xu", "Zehong Zhang", "Baoyong Chi", "Nan Qi", "Hualin Cai", "Zhihua Wang"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "A Fully Digital Front-End Architecture for ECG Acquisition System With 0.5 V Supply.", "DBLP authors": ["Maryam Zare", "Mohammad Maymandi-Nejad"], "year": 2016, "MAG papers": [{"PaperId": 2003730876, "PaperTitle": "a fully digital front end architecture for ecg acquisition system with 0 5 v supply", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["international university cambodia", "ferdowsi university of mashhad"]}], "source": "ES"}, {"DBLP title": "Code Compression for Embedded Systems Using Separated Dictionaries.", "DBLP authors": ["Wei Jhih Wang", "Chang Hong Lin"], "year": 2016, "MAG papers": [{"PaperId": 1989738052, "PaperTitle": "code compression for embedded systems using separated dictionaries", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national taiwan university of science and technology", "national taiwan university of science and technology"]}], "source": "ES"}, {"DBLP title": "Sequence-Aware Watermark Design for Soft IP Embedded Processors.", "DBLP authors": ["Jedrzej Kufel", "Peter R. Wilson", "Stephen Hill", "Bashir M. Al-Hashimi", "Paul N. Whatmough"], "year": 2016, "MAG papers": [{"PaperId": 1984299560, "PaperTitle": "sequence aware watermark design for soft ip embedded processors", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, "university of southampton", "university of southampton", null]}], "source": "ES"}, {"DBLP title": "A Novel Thyristor-Based Silicon Physical Unclonable Function.", "DBLP authors": ["Chuang Bai", "Xuecheng Zou", "Kui Dai"], "year": 2016, "MAG papers": [{"PaperId": 2088093559, "PaperTitle": "a novel thyristor based silicon physical unclonable function", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["harbin engineering university", "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Source Code Error Detection in High-Level Synthesis Functional Verification.", "DBLP authors": ["Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2016, "MAG papers": [{"PaperId": 2008448351, "PaperTitle": "source code error detection in high level synthesis functional verification", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["hong kong polytechnic university"]}], "source": "ES"}, {"DBLP title": "Efficient Selection of Trace and Scan Signals for Post-Silicon Debug.", "DBLP authors": ["Kamran Rahmani", "Sudhi Proch", "Prabhat Mishra"], "year": 2016, "MAG papers": [{"PaperId": 2001140237, "PaperTitle": "efficient selection of trace and scan signals for post silicon debug", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Tunable Multiprocess Mapping on Coarse-Grain Reconfigurable Architectures With Dynamic Frequency Control.", "DBLP authors": ["Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2016, "MAG papers": [{"PaperId": 1997033495, "PaperTitle": "tunable multiprocess mapping on coarse grain reconfigurable architectures with dynamic frequency control", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["hong kong polytechnic university"]}], "source": "ES"}, {"DBLP title": "TCAD-Assisted Capacitance Extraction of FinFET SRAM and Logic Arrays.", "DBLP authors": ["Debajit Bhattacharya", "Niraj K. Jha"], "year": 2016, "MAG papers": [{"PaperId": 2094484673, "PaperTitle": "tcad assisted capacitance extraction of finfet sram and logic arrays", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Exploiting Process Variation for Write Performance Improvement on NAND Flash Memory Storage Systems.", "DBLP authors": ["Liang Shi", "Yejia Di", "Mengying Zhao", "Chun Jason Xue", "Kaijie Wu", "Edwin Hsing-Mean Sha"], "year": 2016, "MAG papers": [{"PaperId": 2028359318, "PaperTitle": "exploiting process variation for write performance improvement on nand flash memory storage systems", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["chongqing university", "city university of hong kong", "city university of hong kong", "chongqing university", "chongqing university", "chongqing university"]}], "source": "ES"}, {"DBLP title": "Network-on-Chip for Turbo Decoders.", "DBLP authors": ["Qingqing Yang", "Xiaofang Zhou", "Gerald E. Sobelman", "Xinxin Li"], "year": 2016, "MAG papers": [{"PaperId": 2076376942, "PaperTitle": "network on chip for turbo decoders", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of minnesota", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "ContextPreRF: Enhancing the Performance and Energy of GPUs With Nonuniform Register Access.", "DBLP authors": ["Michael Moeng", "Haifeng Xu", "Rami G. Melhem", "Alex K. Jones"], "year": 2016, "MAG papers": [{"PaperId": 2033631673, "PaperTitle": "contextprerf enhancing the performance and energy of gpus with nonuniform register access", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Transimpedance Limit Exploration and Inductor-Less Bandwidth Extension for Designing Wideband Amplifiers.", "DBLP authors": ["Oscal T.-C. Chen", "Cheng-Ta Chan", "Robin R.-B. Sheen"], "year": 2016, "MAG papers": [{"PaperId": 2077686372, "PaperTitle": "transimpedance limit exploration and inductor less bandwidth extension for designing wideband amplifiers", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national chung cheng university", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "A Cellular Network Architecture With Polynomial Weight Functions.", "DBLP authors": ["Jens M\u00fcller", "Jan M\u00fcller", "Robert Braunschweig", "Ronald Tetzlaff"], "year": 2016, "MAG papers": [{"PaperId": 2085331651, "PaperTitle": "a cellular network architecture with polynomial weight functions", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications.", "DBLP authors": ["Robert Giterman", "Adam Teman", "Pascal Andreas Meinerzhagen", "Lior Atias", "Andreas Burg", "Alexander Fish"], "year": 2016, "MAG papers": [{"PaperId": 2093163564, "PaperTitle": "single supply 3t gain cell for low voltage low power applications", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["ecole polytechnique federale de lausanne", "bar ilan university", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "bar ilan university", "bar ilan university"]}], "source": "ES"}, {"DBLP title": "All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications.", "DBLP authors": ["Chan-Hui Jeong", "Ammar Abdullah", "Young-Jae Min", "In-Chul Hwang", "Soo-Won Kim"], "year": 2016, "MAG papers": [{"PaperId": 1999245428, "PaperTitle": "all digital duty cycle corrector with a wide duty correction range for dram applications", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["samsung", "kangwon national university", "samsung", "korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "Flexible DSP Accelerator Architecture Exploiting Carry-Save Arithmetic.", "DBLP authors": ["Kostas Tsoumanis", "Sotirios Xydis", "Georgios Zervakis", "Kiamal Z. Pekmestzi"], "year": 2016, "MAG papers": [{"PaperId": 2082134762, "PaperTitle": "flexible dsp accelerator architecture exploiting carry save arithmetic", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national technical university of athens", "national technical university of athens", "national technical university of athens", "national technical university of athens"]}], "source": "ES"}, {"DBLP title": "A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell.", "DBLP authors": ["C. B. Kushwah", "Santosh Kumar Vishvakarma"], "year": 2016, "MAG papers": [{"PaperId": 1974159394, "PaperTitle": "a single ended with dynamic feedback control 8t subthreshold sram cell", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["indian institute of technology indore", "indian institute of technology indore"]}], "source": "ES"}, {"DBLP title": "Effectiveness of Low-Voltage Testing to Detect Interconnect Open Defects Under Process Variations.", "DBLP authors": ["Jesus Moreno", "Michel Renovell", "V\u00edctor H. Champac"], "year": 2016, "MAG papers": [{"PaperId": 1988932225, "PaperTitle": "effectiveness of low voltage testing to detect interconnect open defects under process variations", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of montpellier", null, null]}], "source": "ES"}, {"DBLP title": "A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding.", "DBLP authors": ["Vianney Lapotre", "Purushotham Murugappa", "Guy Gogniat", "Amer Baghdadi", "Michael H\u00fcbner", "Jean-Philippe Diguet"], "year": 2016, "MAG papers": [{"PaperId": 2086685037, "PaperTitle": "a dynamically reconfigurable multi asip architecture for multistandard and multimode turbo decoding", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "ecole nationale superieure des telecommunications de bretagne", null, "ruhr university bochum", null, "ecole nationale superieure des telecommunications de bretagne"]}], "source": "ES"}, {"DBLP title": "Defect Diagnosis via Segment Delay Learning.", "DBLP authors": ["Jaeyong Chung", "Woochul Kang"], "year": 2016, "MAG papers": [{"PaperId": 2059757657, "PaperTitle": "defect diagnosis via segment delay learning", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["incheon national university", "incheon national university"]}], "source": "ES"}, {"DBLP title": "In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers.", "DBLP authors": ["Bibhas Ghoshal", "Kanchan Manna", "Santanu Chattopadhyay", "Indranil Sengupta"], "year": 2016, "MAG papers": [{"PaperId": 2604493714, "PaperTitle": "in field test for permanent faults in fifo buffers of noc routers", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}, {"PaperId": 2607150692, "PaperTitle": "in field test for permanent faults in fifo buffers of noc routers", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}, {"PaperId": 2040460751, "PaperTitle": "in field test for permanent faults in fifo buffers of noc routers", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology.", "DBLP authors": ["Tooraj Nikoubin", "Mahdieh Grailoo", "Changzhi Li"], "year": 2016, "MAG papers": [{"PaperId": 2078264763, "PaperTitle": "energy and area efficient three input xor xnors with systematic cell design methodology", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of tehran", "texas tech university", "texas tech university"]}], "source": "ES"}, {"DBLP title": "Polymorphic Configuration Architecture for CGRAs.", "DBLP authors": ["Syed Mohammad Asad Hassan Jafri", "Muhammad Adeel Tajammul", "Ahmed Hemani", "Kolin Paul", "Juha Plosila", "Peeter Ellervee", "Hannu Tenhunen"], "year": 2016, "MAG papers": [{"PaperId": 2013261557, "PaperTitle": "polymorphic configuration architecture for cgras", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["royal institute of technology", "royal institute of technology", "university of turku", "royal institute of technology", "indian institute of technology delhi", "royal institute of technology", "university of turku"]}], "source": "ES"}, {"DBLP title": "A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling.", "DBLP authors": ["Ching-Che Chung", "Wei-Siang Su", "Chi-Kuang Lo"], "year": 2016, "MAG papers": [{"PaperId": 2021980694, "PaperTitle": "a 0 52 1 v fast lock in adpll for supporting dynamic voltage and frequency scaling", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["national chung cheng university", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "Design of Modified Second-Order Frequency Transformations Based Variable Digital Filters With Large Cutoff Frequency Range and Improved Transition Band Characteristics.", "DBLP authors": ["Sumedh Dhabu", "Vinod Achutavarrier Prasad"], "year": 2016, "MAG papers": [{"PaperId": 2055972598, "PaperTitle": "design of modified second order frequency transformations based variable digital filters with large cutoff frequency range and improved transition band characteristics", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels.", "DBLP authors": ["Milad Bahadori", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2016, "MAG papers": [{"PaperId": 1974524309, "PaperTitle": "high speed and energy efficient carry skip adder operating under a wide range of supply voltage levels", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of tehran", "university of southern california", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication.", "DBLP authors": ["Shiann-Rong Kuang", "Kun-Yi Wu", "Ren-Yao Lu"], "year": 2016, "MAG papers": [{"PaperId": 1965994627, "PaperTitle": "low cost high performance vlsi architecture for montgomery modular multiplication", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national sun yat sen university", "national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications.", "DBLP authors": ["Basant Kumar Mohanty", "Pramod Kumar Meher"], "year": 2016, "MAG papers": [{"PaperId": 2081112821, "PaperTitle": "a high performance fir filter architecture for fixed and reconfigurable applications", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["jaypee university of engineering and technology", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Low-Power Hybrid Memory Cubes With Link Power Management and Two-Level Prefetching.", "DBLP authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2016, "MAG papers": [{"PaperId": 2048031802, "PaperTitle": "low power hybrid memory cubes with link power management and two level prefetching", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Efficient Dynamic Virtual Channel Organization and Architecture for NoC Systems.", "DBLP authors": ["Masoud Oveis Gharan", "Gul N. Khan"], "year": 2016, "MAG papers": [{"PaperId": 2012642399, "PaperTitle": "efficient dynamic virtual channel organization and architecture for noc systems", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["ryerson university", "ryerson university"]}], "source": "ES"}, {"DBLP title": "Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation.", "DBLP authors": ["Evangelia Kasapaki", "Martin Schoeberl", "Rasmus Bo Sorensen", "Christoph Thomas Muller", "Kees Goossens", "Jens Spars\u00f8"], "year": 2016, "MAG papers": [{"PaperId": 2029279820, "PaperTitle": "argo a real time network on chip architecture with an efficient gals implementation", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 51, "Affiliations": ["technical university of denmark", "technical university of denmark", "technical university of denmark", "eindhoven university of technology", "technical university of denmark", "technical university of denmark"]}], "source": "ES"}, {"DBLP title": "Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces.", "DBLP authors": ["Takahiro Kagami", "Hiroki Matsutani", "Michihiro Koibuchi", "Yasuhiro Take", "Tadahiro Kuroda", "Hideharu Amano"], "year": 2016, "MAG papers": [{"PaperId": 2087994600, "PaperTitle": "efficient 3 d bus architectures for inductive coupling thruchip interfaces", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["keio university", "keio university", "keio university", "keio university", "keio university", "national institute of informatics"]}], "source": "ES"}, {"DBLP title": "Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Shouyi Yin", "Dajiang Liu", "Yu Peng", "Leibo Liu", "Shaojun Wei"], "year": 2016, "MAG papers": [{"PaperId": 2059628517, "PaperTitle": "improving nested loop pipelining on coarse grained reconfigurable architectures", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Logic-in-Memory With a Nonvolatile Programmable Metallization Cell.", "DBLP authors": ["Pilin Junsangsri", "Jie Han", "Fabrizio Lombardi"], "year": 2016, "MAG papers": [{"PaperId": 2086373044, "PaperTitle": "logic in memory with a nonvolatile programmable metallization cell", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["northeastern university", "northeastern university", "university of alberta"]}], "source": "ES"}, {"DBLP title": "Hardware Architectural Support for Caching Partitioned Reconfigurations in Reconfigurable Systems.", "DBLP authors": ["Juan Antonio Clemente", "Ruben Gran", "Abel Chocano", "Carlos del Prado", "Javier Resano"], "year": 2016, "MAG papers": [{"PaperId": 2036678200, "PaperTitle": "hardware architectural support for caching partitioned reconfigurations in reconfigurable systems", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of zaragoza", "university of zaragoza", "complutense university of madrid", "telefonica", "complutense university of madrid"]}], "source": "ES"}, {"DBLP title": "Design of a CMOS System-on-Chip for Passive, Near-Field Ultrasonic Energy Harvesting and Back-Telemetry.", "DBLP authors": ["Tao Feng", "Nizar Lajnef", "Shantanu Chakrabartty"], "year": 2016, "MAG papers": [{"PaperId": 2051786077, "PaperTitle": "design of a cmos system on chip for passive near field ultrasonic energy harvesting and back telemetry", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["michigan state university", "michigan state university", "michigan state university"]}], "source": "ES"}, {"DBLP title": "Source Coding and Preemphasis for Double-Edged Pulsewidth Modulation Serial Communication.", "DBLP authors": ["Wei Wang", "James F. Buckwalter"], "year": 2016, "MAG papers": [{"PaperId": 2016046069, "PaperTitle": "source coding and preemphasis for double edged pulsewidth modulation serial communication", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Efficiency Enablers of Lightweight SDR for MIMO Baseband Processing.", "DBLP authors": ["Daniel G\u00fcnther", "Rainer Leupers", "Gerd Ascheid"], "year": 2016, "MAG papers": [{"PaperId": 2243226458, "PaperTitle": "efficiency enablers of lightweight sdr for mimo baseband processing", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["rwth aachen university", "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "A Robust Energy/Area-Efficient Forwarded-Clock Receiver With All-Digital Clock and Data Recovery in 28-nm CMOS for High-Density Interconnects.", "DBLP authors": ["Shuai Chen", "Hao Li", "Patrick Yin Chiang"], "year": 2016, "MAG papers": [{"PaperId": 2054446498, "PaperTitle": "a robust energy area efficient forwarded clock receiver with all digital clock and data recovery in 28 nm cmos for high density interconnects", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["chinese academy of sciences", "oregon state university", "oregon state university"]}], "source": "ES"}, {"DBLP title": "Algorithm and Architecture of Configurable Joint Detection and Decoding for MIMO Wireless Communications With Convolutional Codes.", "DBLP authors": ["Chung-An Shen", "Chia-Po Yu", "Chien-Hao Huang"], "year": 2016, "MAG papers": [{"PaperId": 2030865079, "PaperTitle": "algorithm and architecture of configurable joint detection and decoding for mimo wireless communications with convolutional codes", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national taiwan university of science and technology", "national taiwan university of science and technology", "national taiwan university of science and technology"]}], "source": "ES"}, {"DBLP title": "One-Cycle Correction of Timing Errors in Pipelines With Standard Clocked Elements.", "DBLP authors": ["Insup Shin", "Jae-Joon Kim", "Yu-Shiang Lin", "Youngsoo Shin"], "year": 2016, "MAG papers": [{"PaperId": 1979199317, "PaperTitle": "one cycle correction of timing errors in pipelines with standard clocked elements", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["kaist", "pohang university of science and technology", "kaist", "ibm"]}], "source": "ES"}, {"DBLP title": "PNS-FCR: Flexible Charge Recycling Dynamic Circuit Technique for Low-Power Microprocessors.", "DBLP authors": ["Jinhui Wang", "Na Gong", "Eby G. Friedman"], "year": 2016, "MAG papers": [{"PaperId": 2071083787, "PaperTitle": "pns fcr flexible charge recycling dynamic circuit technique for low power microprocessors", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["north dakota state university", "north dakota state university", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Predicting Shot-Level SRAM Read/Write Margin Based on Measured Transistor Characteristics.", "DBLP authors": ["Shu-Yung Bin", "Shih-Feng Lin", "Ya Ching Cheng", "Wen-Rong Liau", "Alex Hou", "Mango C.-T. Chao"], "year": 2016, "MAG papers": [{"PaperId": 2057212244, "PaperTitle": "predicting shot level sram read write margin based on measured transistor characteristics", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "united microelectronics corporation", "united microelectronics corporation", "united microelectronics corporation", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "OTA-Based Logarithmic Circuit for Arbitrary Input Signal and Its Application.", "DBLP authors": ["Mousumi Bhanja", "Baidya Nath Ray"], "year": 2016, "MAG papers": [{"PaperId": 1973225547, "PaperTitle": "ota based logarithmic circuit for arbitrary input signal and its application", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis.", "DBLP authors": ["Morteza Gholipour", "Ying-Yu Chen", "Amit Sangai", "Nasser Masoumi", "Deming Chen"], "year": 2016, "MAG papers": [{"PaperId": 2064155951, "PaperTitle": "analytical spice compatible model of schottky barrier type gnrfets with performance analysis", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of tehran", null, "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Knowledge-Based Neural Network Model for FPGA Logical Architecture Development.", "DBLP authors": ["Qiang Liu", "Ming Gao", "Qijun Zhang"], "year": 2016, "MAG papers": [{"PaperId": 1993485006, "PaperTitle": "knowledge based neural network model for fpga logical architecture development", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tianjin university", "tianjin university", "tianjin university"]}], "source": "ES"}, {"DBLP title": "A VLSI Circuit Emulation of Chemical Synaptic Transmission Dynamics and Postsynaptic DNA Transcription.", "DBLP authors": ["Sadia Alam", "S. M. Rezaul Hasan"], "year": 2016, "MAG papers": [{"PaperId": 2050123437, "PaperTitle": "a vlsi circuit emulation of chemical synaptic transmission dynamics and postsynaptic dna transcription", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["massey university", "massey university"]}], "source": "ES"}, {"DBLP title": "Graph-Based Transistor Network Generation Method for Supergate Design.", "DBLP authors": ["Vinicius Neves Possani", "Vinicius Callegaro", "Andr\u00e9 In\u00e1cio Reis", "Renato P. Ribas", "Felipe de Souza Marques", "Leomar Soares da Rosa Jr."], "year": 2016, "MAG papers": [{"PaperId": 2018989845, "PaperTitle": "graph based transistor network generation method for supergate design", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["universidade federal do rio grande do sul", null, null, "universidade federal do rio grande do sul", null, "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "A New Optimal Algorithm for Energy Saving in Embedded System With Multiple Sleep Modes.", "DBLP authors": ["Chen Hou", "Qianchuan Zhao"], "year": 2016, "MAG papers": [{"PaperId": 2083625294, "PaperTitle": "a new optimal algorithm for energy saving in embedded system with multiple sleep modes", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Redundant Via Insertion Based on SCA.", "DBLP authors": ["Jun-Ping Wang", "Run-Sen Xing", "Dan Xu", "Yong-Bang Su", "Rui-Ping Feng", "Rong Wei", "Ya-Ning Li", "Teng-Wei Zhao"], "year": 2016, "MAG papers": [{"PaperId": 2048154150, "PaperTitle": "redundant via insertion based on sca", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["xidian university", "xidian university", "xidian university", "xidian university", "xidian university", "xidian university", "xidian university", "xidian university"]}], "source": "ES"}, {"DBLP title": "Verification of the Power and Ground Grids Under General and Hierarchical Constraints.", "DBLP authors": ["Mehmet Avci", "Farid N. Najm"], "year": 2016, "MAG papers": [{"PaperId": 2047363496, "PaperTitle": "verification of the power and ground grids under general and hierarchical constraints", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["altera", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Design for Testability of Sleep Convention Logic.", "DBLP authors": ["Farhad Alibeygi Parsan", "Scott C. Smith", "Waleed K. Al-Assadi"], "year": 2016, "MAG papers": [{"PaperId": 2083950284, "PaperTitle": "design for testability of sleep convention logic", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["north dakota state university", "university of south alabama", "university of arkansas"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Floating-Point MFCC Extraction Architecture for Speech Recognition Systems.", "DBLP authors": ["Jihyuck Jo", "Hoyoung Yoo", "In-Cheol Park"], "year": 2016, "MAG papers": [{"PaperId": 2011571622, "PaperTitle": "energy efficient floating point mfcc extraction architecture for speech recognition systems", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "A Fast-Acquisition All-Digital Delay-Locked Loop Using a Starting-Bit Prediction Algorithm for the Successive-Approximation Register.", "DBLP authors": ["Yung-Hsiang Ho", "Chia-Yu Yao"], "year": 2016, "MAG papers": [{"PaperId": 2032546535, "PaperTitle": "a fast acquisition all digital delay locked loop using a starting bit prediction algorithm for the successive approximation register", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national taiwan university of science and technology", "national taiwan university of science and technology"]}], "source": "ES"}, {"DBLP title": "NAND Flash Memory With Multiple Page Sizes for High-Performance Storage Devices.", "DBLP authors": ["Jinyoung Kim", "Sang-Hoon Park", "Hyeokjun Seo", "Ki-Whan Song", "Sungroh Yoon", "Eui-Young Chung"], "year": 2016, "MAG papers": [{"PaperId": 1967439908, "PaperTitle": "nand flash memory with multiple page sizes for high performance storage devices", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["yonsei university", "samsung", "samsung", "yonsei university", "seoul national university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks.", "DBLP authors": ["Zhen Gao", "Pedro Reviriego", "Zhan Xu", "Xin Su", "Ming Zhao", "Jing Wang", "Juan Antonio Maestro"], "year": 2016, "MAG papers": [{"PaperId": 2053466459, "PaperTitle": "fault tolerant parallel ffts using error correction codes and parseval checks", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["tsinghua university", "beijing information science technology university", "tsinghua university", null, "tianjin university", null, "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits.", "DBLP authors": ["Alexander E. Shapiro", "Eby G. Friedman"], "year": 2016, "MAG papers": [{"PaperId": 2014213913, "PaperTitle": "power efficient level shifter for 16 nm finfet near threshold circuits", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Efficient Synchronization for Distributed Embedded Multiprocessors.", "DBLP authors": ["Hao Xiao", "Ning Wu", "Fen Ge", "Tsuyoshi Isshiki", "Hiroaki Kunieda", "Jun Xu", "Yuangang Wang"], "year": 2016, "MAG papers": [{"PaperId": 1983450753, "PaperTitle": "efficient synchronization for distributed embedded multiprocessors", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["tokyo institute of technology", "nanjing university of aeronautics and astronautics", "huawei", "nanjing university of aeronautics and astronautics", "tokyo institute of technology", "nanjing university of aeronautics and astronautics", "huawei"]}], "source": "ES"}, {"DBLP title": "A Performance Degradation Tolerable Cache Design by Exploiting Memory Hierarchies.", "DBLP authors": ["Tong-Yu Hsieh", "Chih-Hao Wang", "Tsung-Liang Chih", "Ya-Hsiu Chi"], "year": 2016, "MAG papers": [{"PaperId": 2051347399, "PaperTitle": "a performance degradation tolerable cache design by exploiting memory hierarchies", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national sun yat sen university", "national sun yat sen university", "national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "A 21-Gbit/s 1.63-pJ/bit Adaptive CTLE and One-Tap DFE With Single Loop Spectrum Balancing Method.", "DBLP authors": ["Yong-Hun Kim", "Young-Ju Kim", "Taeho Lee", "Lee-Sup Kim"], "year": 2016, "MAG papers": [{"PaperId": 1978540353, "PaperTitle": "a 21 gbit s 1 63 pj bit adaptive ctle and one tap dfe with single loop spectrum balancing method", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "A SUC-Based Full-Binary 6-bit 3.1-GS/s 17.7-mW Current-Steering DAC in 0.038 mm2.", "DBLP authors": ["Si-Nai Kim", "Mee-Ran Kim", "Ba-Ro-Saim Sung", "Hyun-Wook Kang", "Min-Hyung Cho", "Seung-Tak Ryu"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "SoPC Self-Integration Mechanism for Seamless Architecture Adaptation to Stream Workload Variations.", "DBLP authors": ["Victor Dumitriu", "Lev Kirischian"], "year": 2016, "MAG papers": [{"PaperId": 2003587103, "PaperTitle": "sopc self integration mechanism for seamless architecture adaptation to stream workload variations", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ryerson university", "ryerson university"]}], "source": "ES"}, {"DBLP title": "Temperature-Dependent Comparison Between Delay of CNT and Copper Interconnects.", "DBLP authors": ["Amirreza Alizadeh", "Reza Sarvari"], "year": 2016, "MAG papers": [{"PaperId": 1976111705, "PaperTitle": "temperature dependent comparison between delay of cnt and copper interconnects", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "A Fast Fault-Tolerant Architecture for Sauvola Local Image Thresholding Algorithm Using Stochastic Computing.", "DBLP authors": ["M. Hassan Najafi", "Mostafa E. Salehi"], "year": 2016, "MAG papers": [{"PaperId": 2245204474, "PaperTitle": "a fast fault tolerant architecture for sauvola local image thresholding algorithm using stochastic computing", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Symbiote Coprocessor Unit - A Streaming Coprocessor for Data Stream Acceleration.", "DBLP authors": ["Pranav S. Vaidya", "John Jaehwan Lee", "Vijay S. Pai", "Miyoung Lee", "Sung Jin Hur"], "year": 2016, "MAG papers": [{"PaperId": 2282045800, "PaperTitle": "symbiote coprocessor unit a streaming coprocessor for data stream acceleration", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["electronics and telecommunications research institute", "electronics and telecommunications research institute", "indiana university purdue university indianapolis", "indiana university purdue university indianapolis", "purdue university"]}], "source": "ES"}, {"DBLP title": "A Novel Quantum-Dot Cellular Automata X-bit \u00d7 32-bit SRAM.", "DBLP authors": ["Moein Kianpour", "Reza Sabbaghi-Nadooshan"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Hardware Accelerator for Probabilistic Inference in 65-nm CMOS.", "DBLP authors": ["Osama Ullah Khan", "David D. Wentzloff"], "year": 2016, "MAG papers": [{"PaperId": 2015889257, "PaperTitle": "hardware accelerator for probabilistic inference in 65 nm cmos", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california berkeley", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Input-Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding.", "DBLP authors": ["Arnab Raha", "Hrishikesh Jayakumar", "Vijay Raghunathan"], "year": 2016, "MAG papers": [{"PaperId": 2280900335, "PaperTitle": "input based dynamic reconfiguration of approximate arithmetic units for video encoding", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "VANUCA: Enabling Near-Threshold Voltage Operation in Large-Capacity Cache.", "DBLP authors": ["Ying Wang", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2016, "MAG papers": [{"PaperId": 2292260622, "PaperTitle": "vanuca enabling near threshold voltage operation in large capacity cache", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Write Buffer-Oriented Energy Reduction in the L1 Data Cache for Embedded Systems.", "DBLP authors": ["Jongmin Lee", "Soontae Kim"], "year": 2016, "MAG papers": [{"PaperId": 2284269152, "PaperTitle": "write buffer oriented energy reduction in the l1 data cache for embedded systems", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Designing Tunable Subthreshold Logic Circuits Using Adaptive Feedback Equalization.", "DBLP authors": ["Mahmoud Zangeneh", "Ajay Joshi"], "year": 2016, "MAG papers": [{"PaperId": 1981611217, "PaperTitle": "designing tunable subthreshold logic circuits using adaptive feedback equalization", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Error Resilient and Energy Efficient MRF Message-Passing-Based Stereo Matching.", "DBLP authors": ["Eric P. Kim", "Jungwook Choi", "Naresh R. Shanbhag", "Rob A. Rutenbar"], "year": 2016, "MAG papers": [{"PaperId": 2274673560, "PaperTitle": "error resilient and energy efficient mrf message passing based stereo matching", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design.", "DBLP authors": ["Rabab Ezz-Eldin", "Magdy A. El-Moursy", "Hesham F. A. Hamed"], "year": 2016, "MAG papers": [{"PaperId": 2285486526, "PaperTitle": "process variation delay and congestion aware routing algorithm for asynchronous noc design", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["beni suef university", "mentor graphics", "minia university"]}], "source": "ES"}, {"DBLP title": "DFSB-Based Thermal Management Scheme for 3-D NoC-Bus Architectures.", "DBLP authors": ["Jintao Zheng", "Ning Wu", "Lei Zhou", "Yunfei Ye", "Ke Sun"], "year": 2016, "MAG papers": [{"PaperId": 2285789556, "PaperTitle": "dfsb based thermal management scheme for 3 d noc bus architectures", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["nanjing university of aeronautics and astronautics", "nanjing university of aeronautics and astronautics", "nanjing university of aeronautics and astronautics", "yangzhou university", "nanjing university of aeronautics and astronautics"]}], "source": "ES"}, {"DBLP title": "Low-Cost Multiple Bit Upset Correction in SRAM-Based FPGA Configuration Frames.", "DBLP authors": ["Mojtaba Ebrahimi", "Parthasarathy Murali B. Rao", "Razi Seyyedi", "Mehdi Baradaran Tahoori"], "year": 2016, "MAG papers": [{"PaperId": 2291356006, "PaperTitle": "low cost multiple bit upset correction in sram based fpga configuration frames", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Adaptive Write and Shift Current Modulation for Process Variation Tolerance in Domain Wall Caches.", "DBLP authors": ["Seyedhamidreza Motaman", "Swaroop Ghosh"], "year": 2016, "MAG papers": [{"PaperId": 2279437311, "PaperTitle": "adaptive write and shift current modulation for process variation tolerance in domain wall caches", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of south florida", "university of south florida"]}], "source": "ES"}, {"DBLP title": "Sequoia: A High-Endurance NVM-Based Cache Architecture.", "DBLP authors": ["Mohammad Reza Jokar", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2016, "MAG papers": [{"PaperId": 1984574424, "PaperTitle": "sequoia a high endurance nvm based cache architecture", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "A Universal Hardware-Driven PVT and Layout-Aware Predictive Failure Analytics for SRAM.", "DBLP authors": ["Rajiv V. Joshi", "Sudesh Saroop", "Rouwaida Kanj", "Yang Liu", "Weike Wang", "Carl Radens", "Yue Tan", "Karthik Yogendra"], "year": 2016, "MAG papers": [{"PaperId": 2275587815, "PaperTitle": "a universal hardware driven pvt and layout aware predictive failure analytics for sram", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ibm", "ibm", "purdue university", "ibm", "ibm", "american university of beirut", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "An Information Theory Perspective for the Binary STT-MRAM Cell Operation Channel.", "DBLP authors": ["Jianxiao Yang", "Benoit Geller", "Meng Li", "Tong Zhang"], "year": 2016, "MAG papers": [{"PaperId": 2286910501, "PaperTitle": "an information theory perspective for the binary stt mram cell operation channel", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["universite paris saclay", "imec", "universite paris saclay", "rensselaer polytechnic institute"]}], "source": "ES"}, {"DBLP title": "Embedding Read-Only Memory in Spin-Transfer Torque MRAM-Based On-Chip Caches.", "DBLP authors": ["Xuanyao Fong", "Rangharajan Venkatesan", "Dongsoo Lee", "Anand Raghunathan", "Kaushik Roy"], "year": 2016, "MAG papers": [{"PaperId": 2275312256, "PaperTitle": "embedding read only memory in spin transfer torque mram based on chip caches", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ibm", "purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Modeling and Optimization of Memristor and STT-RAM-Based Memory for Low-Power Applications.", "DBLP authors": ["Yasmin Halawani", "Baker Mohammad", "Dirar Homouz", "Mahmoud Al-Qutayri", "Hani H. Saleh"], "year": 2016, "MAG papers": [{"PaperId": 2276531971, "PaperTitle": "modeling and optimization of memristor and stt ram based memory for low power applications", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["khalifa university", "khalifa university", "khalifa university", "khalifa university", "khalifa university"]}], "source": "ES"}, {"DBLP title": "All-Digital 90\u00b0 Phase-Shift DLL With Dithering Jitter Suppression Scheme.", "DBLP authors": ["Dong-Hoon Jung", "Kyungho Ryu", "Jung-Hyun Park", "Seong-Ook Jung"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop.", "DBLP authors": ["Won Namgoong"], "year": 2016, "MAG papers": [{"PaperId": 2284075431, "PaperTitle": "an all digital approach to supply noise cancellation in digital phase locked loop", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "Enhancing Model Order Reduction for Nonlinear Analog Circuit Simulation.", "DBLP authors": ["Henda Aridhi", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2016, "MAG papers": [{"PaperId": 2287745184, "PaperTitle": "enhancing model order reduction for nonlinear analog circuit simulation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["concordia university", "concordia university", "concordia university"]}], "source": "ES"}, {"DBLP title": "Dual-Calibration Technique for Improving Static Linearity of Thermometer DACs for I/O.", "DBLP authors": ["Ishita Mukhopadhyay", "Mustansir Yunus Mukadam", "Rajendran Narayanan", "Frank O'Mahony", "Alyssa B. Apsel"], "year": 2016, "MAG papers": [{"PaperId": 2282957741, "PaperTitle": "dual calibration technique for improving static linearity of thermometer dacs for i o", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["cornell university", "cornell university", "intel", "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "DScanPUF: A Delay-Based Physical Unclonable Function Built Into Scan Chain.", "DBLP authors": ["Yu Zheng", "Fengchao Zhang", "Swarup Bhunia"], "year": 2016, "MAG papers": [{"PaperId": 2290455587, "PaperTitle": "dscanpuf a delay based physical unclonable function built into scan chain", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["case western reserve university", "case western reserve university", "case western reserve university"]}], "source": "ES"}, {"DBLP title": "Toward Solving Multichannel RF-SoC Integration Issues Through Digital Fractional Division.", "DBLP authors": ["Seyed Amir Reza Ahmadi Mehr", "Massoud Tohidian", "Robert Bogdan Staszewski"], "year": 2016, "MAG papers": [{"PaperId": 1187003956, "PaperTitle": "toward solving multichannel rf soc integration issues through digital fractional division", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "A Low-Power and Highly Linear 14-bit Parallel Sampling TDC With Power Gating and DEM in 65-nm CMOS.", "DBLP authors": ["Supeng Liu", "Yuanjin Zheng"], "year": 2016, "MAG papers": [{"PaperId": 2290777953, "PaperTitle": "a low power and highly linear 14 bit parallel sampling tdc with power gating and dem in 65 nm cmos", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "An Add-On Type Real-Time Jitter Tolerance Enhancer for Digital Communication Receivers.", "DBLP authors": ["Sewook Hwang", "Junyoung Song", "Sang-Geun Bae", "Yeonho Lee", "Chulwoo Kim"], "year": 2016, "MAG papers": [{"PaperId": 2285042401, "PaperTitle": "an add on type real time jitter tolerance enhancer for digital communication receivers", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["korea university", "korea university", "korea university", "korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "A Two-Step Analog Accumulator for CMOS TDI Image Sensor With Temporal Undersampling Exposure Method.", "DBLP authors": ["Yu Xia", "Kaiming Nie", "Jiangtao Xu", "Suying Yao"], "year": 2016, "MAG papers": [{"PaperId": 2283526831, "PaperTitle": "a two step analog accumulator for cmos tdi image sensor with temporal undersampling exposure method", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tianjin university", "tianjin university", "tianjin university", "tianjin university"]}], "source": "ES"}, {"DBLP title": "Dual Use of Power Lines for Design-for-Testability - A CMOS Receiver Design.", "DBLP authors": ["Jebreel M. Salem", "Dong Sam Ha"], "year": 2016, "MAG papers": [{"PaperId": 2286099021, "PaperTitle": "dual use of power lines for design for testability a cmos receiver design", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "GenFin: Genetic Algorithm-Based Multiobjective Statistical Logic Circuit Optimization Using Incremental Statistical Analysis.", "DBLP authors": ["Aoxiang Tang", "Niraj K. Jha"], "year": 2016, "MAG papers": [{"PaperId": 2284954312, "PaperTitle": "genfin genetic algorithm based multiobjective statistical logic circuit optimization using incremental statistical analysis", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis.", "DBLP authors": ["Kai He", "Sheldon X.-D. Tan", "Hai Wang", "Guoyong Shi"], "year": 2016, "MAG papers": [{"PaperId": 1998894100, "PaperTitle": "gpu accelerated parallel sparse lu factorization method for fast circuit analysis", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of california riverside", "university of california riverside", "shanghai jiao tong university", "university of electronic science and technology of china"]}], "source": "ES"}, {"DBLP title": "A Generally Applicable Calibration Algorithm for Digitally Reconfigurable Self-Healing RFICs.", "DBLP authors": ["Eric J. Wyers", "Matthew A. Morton", "T. C. L. Gerhard Sollner", "C. T. Kelley", "Paul D. Franzon"], "year": 2016, "MAG papers": [{"PaperId": 2288216654, "PaperTitle": "a generally applicable calibration algorithm for digitally reconfigurable self healing rfics", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["raytheon", "raytheon", "north carolina state university", "north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "Ultralow-Energy Variation-Aware Design: Adder Architecture Study.", "DBLP authors": ["Hamed Dorosti", "Ali Teymouri", "Sied Mehdi Fakhraie", "Mostafa E. Salehi"], "year": 2016, "MAG papers": [{"PaperId": 2284377722, "PaperTitle": "ultralow energy variation aware design adder architecture study", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of tehran", "university of tehran", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols.", "DBLP authors": ["Hsuan-Ming Chou", "Yi-Chiao Chen", "Keng-Hao Yang", "Jean Tsao", "Shih-Chieh Chang", "Wen-Ben Jone", "Tien-Fu Chen"], "year": 2016, "MAG papers": [{"PaperId": 2280120462, "PaperTitle": "high performance deadlock free id assignment for advanced interconnect protocols", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university", null, "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Low-Power Variation-Tolerant Nonvolatile Lookup Table Design.", "DBLP authors": ["Xiaoyong Xue", "Jianguo Yang", "Yinyin Lin", "Ryan Huang", "Qingtian Zou", "Jingang Wu"], "year": 2016, "MAG papers": [{"PaperId": 2282422464, "PaperTitle": "low power variation tolerant nonvolatile lookup table design", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["fudan university", "fudan university", "semiconductor manufacturing international corporation", "semiconductor manufacturing international corporation", "semiconductor manufacturing international corporation", "fudan university"]}], "source": "ES"}, {"DBLP title": "Design-Time Reliability Enhancement Using Hotspot Identification for RF Circuits.", "DBLP authors": ["Doohwang Chang", "Jennifer N. Kitchen", "Bertan Bakkaloglu", "Sayfe Kiaei", "Sule Ozev"], "year": 2016, "MAG papers": [{"PaperId": 2288897447, "PaperTitle": "design time reliability enhancement using hotspot identification for rf circuits", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["arizona state university", "arizona state university", "arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "A 0.4-mW, 4.7-ps Resolution Single-Loop \u0394\u03a3 TDC Using a Half-Delay Time Integrator.", "DBLP authors": ["Chan-Keun Kwon", "Hoon Ki Kim", "Jongsun Park", "Soo-Won Kim"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Skew Minimization With Low Power for Wide-Voltage-Range Multipower-Mode Designs.", "DBLP authors": ["Chung-Han Chou", "Hua-Hsin Yeh", "Shih-Hsu Huang", "Yow-Tyng Nieh", "Shih-Chieh Chang", "Yung-Tai Chang"], "year": 2016, "MAG papers": [{"PaperId": 2284415568, "PaperTitle": "skew minimization with low power for wide voltage range multipower mode designs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national tsing hua university", "industrial technology research institute", "industrial technology research institute", "chung yuan christian university", "national tsing hua university", "chung yuan christian university"]}], "source": "ES"}, {"DBLP title": "A Practical Logic Obfuscation Technique for Hardware Security.", "DBLP authors": ["Jiliang Zhang"], "year": 2016, "MAG papers": [{"PaperId": 2284547673, "PaperTitle": "a practical logic obfuscation technique for hardware security", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["northeastern university"]}], "source": "ES"}, {"DBLP title": "Diagnostic Fail Data Minimization Using an N-Cover Algorithm.", "DBLP authors": ["Shraddha Bodhe", "Enamul Amyeen", "Irith Pomeranz", "Srikanth Venkataraman"], "year": 2016, "MAG papers": [{"PaperId": 2283559063, "PaperTitle": "diagnostic fail data minimization using an n cover algorithm", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["purdue university", "intel", "purdue university", "intel"]}], "source": "ES"}, {"DBLP title": "Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC.", "DBLP authors": ["Yan Zhu", "Chi-Hang Chan", "Si-Seng Wong", "Seng-Pan U", "Rui Paulo Martins"], "year": 2016, "MAG papers": [{"PaperId": 2285437171, "PaperTitle": "histogram based ratio mismatch calibration for bridge dac in 12 bit 120 ms s sar adc", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of macau", "university of macau", "university of macau", "university of macau", "university of macau"]}], "source": "ES"}, {"DBLP title": "Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation.", "DBLP authors": ["Amir Kaivani", "Seok-Bum Ko"], "year": 2016, "MAG papers": [{"PaperId": 2289344546, "PaperTitle": "floating point butterfly architecture based on binary signed digit representation", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of saskatchewan", "university of saskatchewan"]}], "source": "ES"}, {"DBLP title": "SRAM-Based Unique Chip Identifier Techniques.", "DBLP authors": ["Srivatsan Chellappa", "Lawrence T. Clark"], "year": 2016, "MAG papers": [{"PaperId": 2308470952, "PaperTitle": "sram based unique chip identifier techniques", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2m).", "DBLP authors": ["Lijuan Li", "Shuguo Li"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling.", "DBLP authors": ["Ujjwal Guin", "Domenic Forte", "Mark Tehranipoor"], "year": 2016, "MAG papers": [{"PaperId": 2307493678, "PaperTitle": "design of accurate low cost on chip structures for protecting integrated circuits against recycling", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of connecticut", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Implementing Minimum-Energy-Point Systems With Adaptive Logic.", "DBLP authors": ["Lauri Koskinen", "Markus Hiienkari", "Jani M\u00e4kip\u00e4\u00e4", "Matthew J. Turnquist"], "year": 2016, "MAG papers": [{"PaperId": 2309326415, "PaperTitle": "implementing minimum energy point systems with adaptive logic", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "university of turku", "aalto university", "university of turku"]}], "source": "ES"}, {"DBLP title": "On Efficient Retiming of Fixed-Point Circuits.", "DBLP authors": ["Pramod Kumar Meher"], "year": 2016, "MAG papers": [{"PaperId": 2299900726, "PaperTitle": "on efficient retiming of fixed point circuits", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS.", "DBLP authors": ["Yuxin Bai", "Yanwei Song", "Mahdi Nazm Bojnordi", "Alexander E. Shapiro", "Eby G. Friedman", "Engin Ipek"], "year": 2016, "MAG papers": [{"PaperId": 2308583975, "PaperTitle": "back to the future current mode processor in the era of deeply scaled cmos", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Hybrid LUT/Multiplexer FPGA Logic Architectures.", "DBLP authors": ["S. Alexander Chin", "Jason Luu", "Safeen Huda", "Jason Helge Anderson"], "year": 2016, "MAG papers": [{"PaperId": 2308099738, "PaperTitle": "hybrid lut multiplexer fpga logic architectures", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of toronto", "university of toronto", null, "university of toronto"]}], "source": "ES"}, {"DBLP title": "A 520k (18900, 17010) Array Dispersion LDPC Decoder Architectures for NAND Flash Memory.", "DBLP authors": ["Kin-Chu Ho", "Chih-Lung Chen", "Hsie-Chia Chang"], "year": 2016, "MAG papers": [{"PaperId": 2307911067, "PaperTitle": "a 520k 18900 17010 array dispersion ldpc decoder architectures for nand flash memory", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing.", "DBLP authors": ["Shouyi Yin", "Peng Ouyang", "Tianbao Chen", "Leibo Liu", "Shaojun Wei"], "year": 2016, "MAG papers": [{"PaperId": 2309308791, "PaperTitle": "a configurable parallel hardware architecture for efficient integral histogram image computing", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Triple Patterning Lithography Aware Optimization and Detailed Placement Algorithms for Standard Cell-Based Designs.", "DBLP authors": ["Jian Kuang", "Wing-Kai Chow", "Evangeline F. Y. Young"], "year": 2016, "MAG papers": [{"PaperId": 2304117274, "PaperTitle": "triple patterning lithography aware optimization and detailed placement algorithms for standard cell based designs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "A 40-nm 16-Mb Contact-Programming Mask ROM Using Dual Trench Isolation Diode Bitcell.", "DBLP authors": ["Yong Ye", "Yong Kang", "Chao Zhang", "Yipeng Chan", "Hanming Wu", "Shiuhwuu Lee", "Zhitang Song", "Bomy Chen"], "year": 2016, "MAG papers": [{"PaperId": 2307230074, "PaperTitle": "a 40 nm 16 mb contact programming mask rom using dual trench isolation diode bitcell", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["semiconductor manufacturing international corporation", "semiconductor manufacturing international corporation", "semiconductor manufacturing international corporation", "chinese academy of sciences", null, "semiconductor manufacturing international corporation", null, "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Full-Swing Local Bitline SRAM Architecture Based on the 22-nm FinFET Technology for Low-Voltage Operation.", "DBLP authors": ["Kyoman Kang", "Hanwool Jeong", "Younghwi Yang", "Juhyun Park", "Ki-Ryong Kim", "Seong-Ook Jung"], "year": 2016, "MAG papers": [{"PaperId": 2311138135, "PaperTitle": "full swing local bitline sram architecture based on the 22 nm finfet technology for low voltage operation", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["yonsei university", "yonsei university", "yonsei university", "yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Variation-Tolerant Write Completion Circuit for Variable-Energy Write STT-RAM Architecture.", "DBLP authors": ["Jaeyoung Park", "Tianhao Zheng", "Mattan Erez", "Michael Orshansky"], "year": 2016, "MAG papers": [{"PaperId": 2309003810, "PaperTitle": "variation tolerant write completion circuit for variable energy write stt ram architecture", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "An Offset-Tolerant Dual-Reference-Voltage Sensing Scheme for Deep Submicrometer STT-RAM.", "DBLP authors": ["Taehui Na", "Jisu Kim", "Byungkyu Song", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2016, "MAG papers": [{"PaperId": 2303722505, "PaperTitle": "an offset tolerant dual reference voltage sensing scheme for deep submicrometer stt ram", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["qualcomm", "yonsei university", "yonsei university", "yonsei university", "yonsei university", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Low-Power High-Density STT MRAMs on a 3-D Vertical Silicon Nanowire Platform.", "DBLP authors": ["Shivam Verma", "Brajesh Kumar Kaushik"], "year": 2016, "MAG papers": [{"PaperId": 2304267588, "PaperTitle": "low power high density stt mrams on a 3 d vertical silicon nanowire platform", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of technology roorkee", "indian institute of technology roorkee"]}], "source": "ES"}, {"DBLP title": "RF Power Gating: A Low-Power Technique for Adaptive Radios.", "DBLP authors": ["Jean-Fran\u00e7ois Pons", "Nicolas Dehaese", "Sylvain Bourdel", "Jean Gaubert", "Bruno Paille"], "year": 2016, "MAG papers": [{"PaperId": 2307536386, "PaperTitle": "rf power gating a low power technique for adaptive radios", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, "university of grenoble", "stmicroelectronics", null]}], "source": "ES"}, {"DBLP title": "Hardware and Energy-Efficient Stochastic LU Decomposition Scheme for MIMO Receivers.", "DBLP authors": ["Jienan Chen", "Jianhao Hu", "Jiangyun Zhou"], "year": 2016, "MAG papers": [{"PaperId": 2297506273, "PaperTitle": "hardware and energy efficient stochastic lu decomposition scheme for mimo receivers", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of electronic science and technology of china", "university of electronic science and technology of china", "university of electronic science and technology of china"]}], "source": "ES"}, {"DBLP title": "An All-Digital Gigahertz Class-S Transmitter in a 65-nm CMOS.", "DBLP authors": ["Yang Zhao", "Yilei Shen", "Pan Xue", "Zhiwei Ma", "Zhenfei Peng", "Bao-Xing Chen", "Zhiliang Hong"], "year": 2016, "MAG papers": [{"PaperId": 2311792718, "PaperTitle": "an all digital gigahertz class s transmitter in a 65 nm cmos", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["wilmington university", "fudan university", "fudan university", "fudan university", "fudan university", "fudan university", null]}], "source": "ES"}, {"DBLP title": "Efficient Integer Frequency Offset Estimation Architecture for Enhanced OFDM Synchronization.", "DBLP authors": ["Thinh Hung Pham", "Suhaib A. Fahmy", "Ian Vince McLoughlin"], "year": 2016, "MAG papers": [{"PaperId": 2311719201, "PaperTitle": "efficient integer frequency offset estimation architecture for enhanced ofdm synchronization", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of kent", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "A Fully Integrated Point-of-Load Digital System Supply With PVT Compensation.", "DBLP authors": ["Xiao Liang Tan", "Pak Kwong Chan"], "year": 2016, "MAG papers": [{"PaperId": 2310448533, "PaperTitle": "a fully integrated point of load digital system supply with pvt compensation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "A Performance-Aware MOSFET Threshold Voltage Measurement Circuit in a 65-nm CMOS.", "DBLP authors": ["Dong Wang", "Xiao Liang Tan", "Pak Kwong Chan"], "year": 2016, "MAG papers": [{"PaperId": 2307829466, "PaperTitle": "a performance aware mosfet threshold voltage measurement circuit in a 65 nm cmos", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "A 0.5 V 1.28-MS/s 4.68-fJ/Conversion-Step SAR ADC With Energy-Efficient DAC and Trilevel Switching Scheme.", "DBLP authors": ["Kuan-Ting Lin", "Yu-Wei Cheng", "Kea-Tiong Tang"], "year": 2016, "MAG papers": [{"PaperId": 2303998297, "PaperTitle": "a 0 5 v 1 28 ms s 4 68 fj conversion step sar adc with energy efficient dac and trilevel switching scheme", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A 5-Gb/s 2.67-mW/Gb/s Digital Clock and Data Recovery With Hybrid Dithering Using a Time-Dithered Delta-Sigma Modulator.", "DBLP authors": ["Taeho Lee", "Yong-Hun Kim", "Jaehyeong Sim", "Jun-Seok Park", "Lee-Sup Kim"], "year": 2016, "MAG papers": [{"PaperId": 2311698511, "PaperTitle": "a 5 gb s 2 67 mw gb s digital clock and data recovery with hybrid dithering using a time dithered delta sigma modulator", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kaist", "kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "A Stagger-Tuned Transimpedance Amplifier.", "DBLP authors": ["Mohammad Hossein Taghavi", "Peyman Ahmadi", "Leonid Belostotski", "James W. Haslett"], "year": 2016, "MAG papers": [{"PaperId": 2310435968, "PaperTitle": "a stagger tuned transimpedance amplifier", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of calgary", "university of calgary", "university of calgary", "university of calgary"]}], "source": "ES"}, {"DBLP title": "A 12-bit 3.4 MS/s Two-Step Cyclic Time-Domain ADC in 0.18-\u00b5m CMOS.", "DBLP authors": ["Liang-Jen Chen", "Shen-Iuan Liu"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator.", "DBLP authors": ["Kyungho Ryu", "Jiwan Jung", "Dong-Hoon Jung", "Jin Hyuk Kim", "Seong-Ook Jung"], "year": 2016, "MAG papers": [{"PaperId": 2310418070, "PaperTitle": "high speed low power and highly reliable frequency multiplier for dll based clock generator", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["yonsei university", "yonsei university", "yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "A Comparator-Based Rail Clamp.", "DBLP authors": ["Ramachandran Venkatasubramanian", "Kent Oertle", "Sule Ozev"], "year": 2016, "MAG papers": [{"PaperId": 2300401259, "PaperTitle": "a comparator based rail clamp", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["broadcom", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Prebond Testing of Weak Defects in TSVs.", "DBLP authors": ["Daniel Arum\u00ed", "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Joan Figueras"], "year": 2016, "MAG papers": [{"PaperId": 2299951028, "PaperTitle": "prebond testing of weak defects in tsvs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Unlocking the True Potential of 3-D CPUs With Microfluidic Cooling.", "DBLP authors": ["Caleb Serafy", "Avram Bar-Cohen", "Ankur Srivastava", "Donald Yeung"], "year": 2016, "MAG papers": [{"PaperId": 2304819379, "PaperTitle": "unlocking the true potential of 3 d cpus with microfluidic cooling", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "3-D IC Interconnect Capacitance Extraction Using Dual Discrete Geometric Methods With Prism Elements.", "DBLP authors": ["Xiaoyu Xu", "Zhuoxiang Ren", "Hui Qu", "Dan Ren"], "year": 2016, "MAG papers": [{"PaperId": 2310286404, "PaperTitle": "3 d ic interconnect capacitance extraction using dual discrete geometric methods with prism elements", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC Architectures.", "DBLP authors": ["Andrea Mineo", "Maurizio Palesi", "Giuseppe Ascia", "Vincenzo Catania"], "year": 2016, "MAG papers": [{"PaperId": 2305420017, "PaperTitle": "runtime tunable transmitting power technique in mm wave winoc architectures", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["kore university of enna", "university of catania", "university of catania", "university of catania"]}], "source": "ES"}, {"DBLP title": "Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip.", "DBLP authors": ["Weichen Liu", "Wei Zhang", "Xuan Wang", "Jiang Xu"], "year": 2016, "MAG papers": [{"PaperId": 2297807609, "PaperTitle": "distributed sensor network on chip for performance optimization of soft error tolerant multiprocessor system on chip", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "chongqing university"]}], "source": "ES"}, {"DBLP title": "IP Protection of Mesh NoCs Using Square Spiral Routing.", "DBLP authors": ["Qiang Liu", "Wenqing Ji", "Qi Chen", "Terrence S. T. Mak"], "year": 2016, "MAG papers": [{"PaperId": 2298799706, "PaperTitle": "ip protection of mesh nocs using square spiral routing", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of southampton", "tianjin university", "tianjin university", "tianjin university"]}], "source": "ES"}, {"DBLP title": "Improve Chip Pin Performance Using Optical Interconnects.", "DBLP authors": ["Zhehui Wang", "Jiang Xu", "Peng Yang", "Xuan Wang", "Zhe Wang", "Luan Huu Kinh Duong", "Zhifei Wang", "Rafael Kioji Vivas Maeda", "Haoran Li"], "year": 2016, "MAG papers": [{"PaperId": 2304732018, "PaperTitle": "improve chip pin performance using optical interconnects", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Concept, Design, and Implementation of Reconfigurable CORDIC.", "DBLP authors": ["Supriya Aggarwal", "Pramod Kumar Meher", "Kavita Khare"], "year": 2016, "MAG papers": [{"PaperId": 2312163514, "PaperTitle": "concept design and implementation of reconfigurable cordic", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["nanyang technological university", null, null]}], "source": "ES"}, {"DBLP title": "Low-Energy Write Operation for 1T-1MTJ STT-RAM Bitcells With Negative Bitline Technique.", "DBLP authors": ["Hooman Farkhani", "Ali Peiravi", "Farshad Moradi"], "year": 2016, "MAG papers": [{"PaperId": 2210241002, "PaperTitle": "low energy write operation for 1t 1mtj stt ram bitcells with negative bitline technique", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["ferdowsi university of mashhad", "ferdowsi university of mashhad", "aarhus university"]}], "source": "ES"}, {"DBLP title": "An Auto-Reconfigurable 2\u00d74\u00d7 AC-DC Regulator for Wirelessly Powered Biomedical Implants With 28% Link Efficiency Enhancement.", "DBLP authors": ["Hoi Lee"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "An Efficient Single and Double-Adjacent Error Correcting Parallel Decoder for the (24, 12) Extended Golay Code.", "DBLP authors": ["Pedro Reviriego", "Shanshan Liu", "Liyi Xiao", "Juan Antonio Maestro"], "year": 2016, "MAG papers": [{"PaperId": 2303552178, "PaperTitle": "an efficient single and double adjacent error correcting parallel decoder for the 24 12 extended golay code", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "harbin institute of technology", "harbin institute of technology", null]}], "source": "ES"}, {"DBLP title": "A New CDMA Encoding/Decoding Method for on-Chip Communication Network.", "DBLP authors": ["Jian Wang", "Zhonghai Lu", "Yubai Li"], "year": 2016, "MAG papers": [{"PaperId": 2307346840, "PaperTitle": "a new cdma encoding decoding method for on chip communication network", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of electronic science and technology of china", "royal institute of technology", "university of electronic science and technology of china"]}], "source": "ES"}, {"DBLP title": "PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM.", "DBLP authors": ["Ying Wang", "Yinhe Han", "Huawei Li", "Lei Zhang", "Yuanqing Cheng", "Xiaowei Li"], "year": 2016, "MAG papers": [{"PaperId": 2336713271, "PaperTitle": "psi conscious write scheduling architectural support for reliable power delivery in 3 d die stacked pcm", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "beihang university", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Partitioning Methods for Interface Circuit of Heterogeneous 3-D-ICs Under Process Variation.", "DBLP authors": ["Duckhwan Kim", "Saibal Mukhopadhyay"], "year": 2016, "MAG papers": [{"PaperId": 2337847496, "PaperTitle": "partitioning methods for interface circuit of heterogeneous 3 d ics under process variation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs.", "DBLP authors": ["Taigon Song", "Chang Liu", "Yarui Peng", "Sung Kyu Lim"], "year": 2016, "MAG papers": [{"PaperId": 2339835718, "PaperTitle": "full chip signal integrity analysis and optimization of 3 d ics", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["georgia institute of technology", "broadcom", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation.", "DBLP authors": ["Xianmin Chen", "Niraj K. Jha"], "year": 2016, "MAG papers": [{"PaperId": 2340172191, "PaperTitle": "a 3 d cpu fpga dram hybrid architecture for low power computation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "A Variation-Tolerant Replica-Based Reference-Generation Technique for Single-Ended Sensing in Wide Voltage-Range SRAMs.", "DBLP authors": ["Viveka Konandur Rajanna", "Bharadwaj Amrutur"], "year": 2016, "MAG papers": [{"PaperId": 2339353840, "PaperTitle": "a variation tolerant replica based reference generation technique for single ended sensing in wide voltage range srams", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["indian institute of science", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "Statistical Framework and Built-In Self-Speed-Binning System for Speed Binning Using On-Chip Ring Oscillators.", "DBLP authors": ["Szu-Pang Mu", "Mango C.-T. Chao", "Shi-Hao Chen", "Yi-Ming Wang"], "year": 2016, "MAG papers": [{"PaperId": 2337040835, "PaperTitle": "statistical framework and built in self speed binning system for speed binning using on chip ring oscillators", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national chiao tung university", "global unichip corporation", "national chiao tung university", "global unichip corporation"]}], "source": "ES"}, {"DBLP title": "A Low-Cost, Radiation-Hardened Method for Pipeline Protection in Microprocessors.", "DBLP authors": ["Yang Lin", "Mark Zwolinski", "Basel Halak"], "year": 2016, "MAG papers": [{"PaperId": 1712657869, "PaperTitle": "a low cost radiation hardened method for pipeline protection in microprocessors", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of southampton", "university of southampton", "university of southampton"]}], "source": "ES"}, {"DBLP title": "Design of a Network of Digital Sensor Macros for Extracting Power Supply Noise Profile in SoCs.", "DBLP authors": ["Mehdi Sadi", "Mark Tehranipoor"], "year": 2016, "MAG papers": [{"PaperId": 2341693243, "PaperTitle": "design of a network of digital sensor macros for extracting power supply noise profile in socs", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "A Novel Peak Power Supply Noise Measurement and Adaptation System for Integrated Circuits.", "DBLP authors": ["Xiaoxiao Wang", "Dongrong Zhang", "Donglin Su", "LeRoy Winemberg", "Mark Tehranipoor"], "year": 2016, "MAG papers": [{"PaperId": 2336199306, "PaperTitle": "a novel peak power supply noise measurement and adaptation system for integrated circuits", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["freescale semiconductor", "university of florida", "beihang university", "beihang university", "beihang university"]}], "source": "ES"}, {"DBLP title": "A Reference Voltage Interpolation-Based Calibration Method for Flash ADCs.", "DBLP authors": ["Hsuan-Yu Chang", "Ching-Yuan Yang"], "year": 2016, "MAG papers": [{"PaperId": 2337374305, "PaperTitle": "a reference voltage interpolation based calibration method for flash adcs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national chung hsing university", "national chung hsing university"]}], "source": "ES"}, {"DBLP title": "Test Escapes of Stuck-Open Faults Caused by Parasitic Capacitances and Leakage Currents.", "DBLP authors": ["Daniel Arum\u00ed", "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Joan Figueras"], "year": 2016, "MAG papers": [{"PaperId": 2342182827, "PaperTitle": "test escapes of stuck open faults caused by parasitic capacitances and leakage currents", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "PEVA: A Page Endurance Variance Aware Strategy for the Lifetime Extension of NAND Flash.", "DBLP authors": ["Debao Wei", "Libao Deng", "Liyan Qiao", "Peng Zhang", "Xiyuan Peng"], "year": 2016, "MAG papers": [{"PaperId": 2336043051, "PaperTitle": "peva a page endurance variance aware strategy for the lifetime extension of nand flash", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["harbin institute of technology", "harbin institute of technology", "harbin institute of technology", "harbin institute of technology", "harbin institute of technology"]}], "source": "ES"}, {"DBLP title": "A Leakage Compensation Design for Low Supply Voltage SRAM.", "DBLP authors": ["Chua-Chin Wang", "Deng-Shian Wang", "Chiang-Hsiang Liao", "Sih-Yu Chen"], "year": 2016, "MAG papers": [{"PaperId": 2341351528, "PaperTitle": "a leakage compensation design for low supply voltage sram", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national sun yat sen university", "national sun yat sen university", "national sun yat sen university", null]}], "source": "ES"}, {"DBLP title": "CLAP: Clustered Look-Ahead Prefetching for Energy-Efficient DRAM System.", "DBLP authors": ["Yebin Lee", "Soontae Kim"], "year": 2016, "MAG papers": [{"PaperId": 2337170723, "PaperTitle": "clap clustered look ahead prefetching for energy efficient dram system", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Self-Timed Read and Write Operations in STT-MRAM.", "DBLP authors": ["Rajendra Bishnoi", "Fabian Oboril", "Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2016, "MAG papers": [{"PaperId": 2336168666, "PaperTitle": "self timed read and write operations in stt mram", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Area-Aware Cache Update Trackers for Postsilicon Validation.", "DBLP authors": ["Sandeep Chandran", "Smruti R. Sarangi", "Preeti Ranjan Panda"], "year": 2016, "MAG papers": [{"PaperId": 2340601888, "PaperTitle": "area aware cache update trackers for postsilicon validation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of technology delhi", "indian institute of technology delhi", "indian institute of technology delhi"]}], "source": "ES"}, {"DBLP title": "Reducing Data Migration Overheads of Flash Wear Leveling in a Progressive Way.", "DBLP authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Fu-Hsin Chen"], "year": 2016, "MAG papers": [{"PaperId": 2339803795, "PaperTitle": "reducing data migration overheads of flash wear leveling in a progressive way", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national taiwan university", "academia sinica", "center for information technology", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Multiple Dice Working as One: CAD Flows and Routing Architectures for Silicon Interposer FPGAs.", "DBLP authors": ["Ehsan Nasiri", "Javeed Shaikh", "Andr\u00e9 Hahn Pereira", "Vaughn Betz"], "year": 2016, "MAG papers": [{"PaperId": 2336648157, "PaperTitle": "multiple dice working as one cad flows and routing architectures for silicon interposer fpgas", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of toronto", null, "google", "university of sao paulo"]}], "source": "ES"}, {"DBLP title": "A Systematic Design Methodology of Asynchronous SAR ADCs.", "DBLP authors": ["Chun-Po Huang", "Jai-Ming Lin", "Ya-Ting Shyu", "Soon-Jyh Chang"], "year": 2016, "MAG papers": [{"PaperId": 2336406978, "PaperTitle": "a systematic design methodology of asynchronous sar adcs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national cheng kung university", "national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Low-Power/Cost RNS Comparison via Partitioning the Dynamic Range.", "DBLP authors": ["Zeinab Torabi", "Ghassem Jaberipur"], "year": 2016, "MAG papers": [{"PaperId": 2342342421, "PaperTitle": "low power cost rns comparison via partitioning the dynamic range", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["shahid beheshti university", "shahid beheshti university"]}], "source": "ES"}, {"DBLP title": "An Evaluation Framework for Nanotransfer Printing-Based Feature-Level Heterogeneous Integration in VLSI Circuits.", "DBLP authors": ["Greg Leung", "Shaodi Wang", "Andrew Pan", "Puneet Gupta", "Chi On Chui"], "year": 2016, "MAG papers": [{"PaperId": 2337270736, "PaperTitle": "an evaluation framework for nanotransfer printing based feature level heterogeneous integration in vlsi circuits", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "A New Binary-Halved Clustering Method and ERT Processor for ASSR System.", "DBLP authors": ["Chih-Hung Chou", "Ta-Wen Kuan", "Shovan Barma", "Bo-Wei Chen", "Wen Ji", "Chih-Hsiang Peng", "Jhing-Fa Wang"], "year": 2016, "MAG papers": [{"PaperId": 2339890062, "PaperTitle": "a new binary halved clustering method and ert processor for assr system", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national cheng kung university", null, "national cheng kung university", "national cheng kung university", "national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Racetrack Memory-Based Nonvolatile Storage Elements for Multicontext FPGAs.", "DBLP authors": ["Kejie Huang", "Rong Zhao", "Yong Lian"], "year": 2016, "MAG papers": [{"PaperId": 2338434056, "PaperTitle": "racetrack memory based nonvolatile storage elements for multicontext fpgas", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["york university", "singapore university of technology and design", "singapore university of technology and design"]}], "source": "ES"}, {"DBLP title": "Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Shouyi Yin", "Xianqing Yao", "Dajiang Liu", "Leibo Liu", "Shaojun Wei"], "year": 2016, "MAG papers": [{"PaperId": 2338617962, "PaperTitle": "memory aware loop mapping on coarse grained reconfigurable architectures", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "A 60-GHz Dual-Mode Distributed Active Transformer Power Amplifier in 65-nm CMOS.", "DBLP authors": ["Payam Masoumi Farahabadi", "Kambiz K. Moez"], "year": 2016, "MAG papers": [{"PaperId": 2339095024, "PaperTitle": "a 60 ghz dual mode distributed active transformer power amplifier in 65 nm cmos", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of alberta", "university of alberta"]}], "source": "ES"}, {"DBLP title": "A 57-to-64-GHz 0.094-mm2 5-bit Passive Phase Shifter in 65-nm CMOS.", "DBLP authors": ["Fanyi Meng", "Kaixue Ma", "Kiat Seng Yeo", "Shanshan Xu"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter.", "DBLP authors": ["Basant K. Mohanty", "Pramod Kumar Meher", "Sujit Kumar Patel"], "year": 2016, "MAG papers": [{"PaperId": 2335826632, "PaperTitle": "lut optimization for distributed arithmetic based block least mean square adaptive filter", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["nanyang technological university", "jaypee university of engineering and technology", "jaypee university of engineering and technology"]}], "source": "ES"}, {"DBLP title": "Ekho: A 30.3W, 10k-Channel Fully Digital Integrated 3-D Beamformer for Medical Ultrasound Imaging Achieving 298M Focal Points per Second.", "DBLP authors": ["Pascal A. Hager", "Andrea Bartolini", "Luca Benini"], "year": 2016, "MAG papers": [{"PaperId": 2336137799, "PaperTitle": "ekho a 30 3w 10k channel fully digital integrated 3 d beamformer for medical ultrasound imaging achieving 298m focal points per second", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["eth zurich", "eth zurich", "eth zurich"]}], "source": "ES"}, {"DBLP title": "High-Performance NB-LDPC Decoder With Reduction of Message Exchange.", "DBLP authors": ["Jesus Omar Lacruz", "Francisco Garcia-Herrero", "Mar\u00eda Jos\u00e9 Canet", "Javier Valls"], "year": 2016, "MAG papers": [{"PaperId": 2337000483, "PaperTitle": "high performance nb ldpc decoder with reduction of message exchange", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of valencia", "polytechnic university of valencia", "polytechnic university of valencia", "university of los andes"]}], "source": "ES"}, {"DBLP title": "Low-Power ECG-Based Processor for Predicting Ventricular Arrhythmia.", "DBLP authors": ["Nourhan Bayasi", "Temesghen Tekeste", "Hani H. Saleh", "Baker Mohammad", "Ahsan H. Khandoker", "Mohammed Ismail"], "year": 2016, "MAG papers": [{"PaperId": 2336039551, "PaperTitle": "low power ecg based processor for predicting ventricular arrhythmia", "Year": 2016, "CitationCount": 33, "EstimatedCitation": 56, "Affiliations": ["khalifa university", "khalifa university", "khalifa university", "khalifa university", "khalifa university", "khalifa university"]}], "source": "ES"}, {"DBLP title": "A 0.1-3.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS.", "DBLP authors": ["Immanuel Raja", "Gaurab Banerjee", "Mohamad A. Zeidan", "Jacob A. Abraham"], "year": 2016, "MAG papers": [{"PaperId": 2340566934, "PaperTitle": "a 0 1 3 5 ghz duty cycle measurement and correction technique in 130 nm cmos", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["indian institute of science", "indian institute of science", "apple inc", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "A Low-Jitter Fast-Locked All-Digital Phase-Locked Loop With Phase-Frequency-Error Compensation.", "DBLP authors": ["Yung-Hsiang Ho", "Chia-Yu Yao"], "year": 2016, "MAG papers": [{"PaperId": 2337930151, "PaperTitle": "a low jitter fast locked all digital phase locked loop with phase frequency error compensation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national taiwan university of science and technology", "national taiwan university of science and technology"]}], "source": "ES"}, {"DBLP title": "Fixed-Point Computing Element Design for Transcendental Functions and Primary Operations in Speech Processing.", "DBLP authors": ["Chung-Hsien Chang", "Shi-Huang Chen", "Bo-Wei Chen", "Wen Ji", "K. Bharanitharan", "Jhing-Fa Wang"], "year": 2016, "MAG papers": [{"PaperId": 2336865037, "PaperTitle": "fixed point computing element design for transcendental functions and primary operations in speech processing", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["hanyang university", null, "national cheng kung university", "national cheng kung university", "national cheng kung university", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Trigger-Centric Loop Mapping on CGRAs.", "DBLP authors": ["Shouyi Yin", "Pengcheng Zhou", "Leibo Liu", "Shaojun Wei"], "year": 2016, "MAG papers": [{"PaperId": 2340079701, "PaperTitle": "trigger centric loop mapping on cgras", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Low-Energy Power-ON-Reset Circuit for Dual Supply SRAM.", "DBLP authors": ["Amit Chhabra", "Yagnesh Dineshbhai Vaderiya"], "year": 2016, "MAG papers": [{"PaperId": 2340558032, "PaperTitle": "low energy power on reset circuit for dual supply sram", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["stmicroelectronics", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Design and Implementation of High-Speed All-Pass Transformation-Based Variable Digital Filters by Breaking the Dependence of Operating Frequency on Filter Order.", "DBLP authors": ["Abhishek Ambede", "A. Prasad Vinod"], "year": 2016, "MAG papers": [{"PaperId": 2336621184, "PaperTitle": "design and implementation of high speed all pass transformation based variable digital filters by breaking the dependence of operating frequency on filter order", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones.", "DBLP authors": ["Hong-Son Vu", "Kuan-Hung Chen"], "year": 2016, "MAG papers": [{"PaperId": 2397341075, "PaperTitle": "a low power broad bandwidth noise cancellation vlsi circuit design for in ear headphones", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["feng chia university", "feng chia university"]}], "source": "ES"}, {"DBLP title": "A Mismatch-Insensitive Skew Compensation Architecture for Clock Synchronization in 3-D ICs.", "DBLP authors": ["Tejinder Singh Sandhu", "Kamal El-Sankary"], "year": 2016, "MAG papers": [{"PaperId": 2344622367, "PaperTitle": "a mismatch insensitive skew compensation architecture for clock synchronization in 3 d ics", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["dalhousie university", "dalhousie university"]}], "source": "ES"}, {"DBLP title": "Total Jitter of Delay-Locked Loops Due to Four Main Jitter Sources.", "DBLP authors": ["Mohammad Gholami"], "year": 2016, "MAG papers": [{"PaperId": 2343144621, "PaperTitle": "total jitter of delay locked loops due to four main jitter sources", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of mazandaran"]}], "source": "ES"}, {"DBLP title": "A Top-Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs.", "DBLP authors": ["Omar Abdelfattah", "George Gal", "Gordon W. Roberts", "Ishiang Shih", "Yi-Chi Shih"], "year": 2016, "MAG papers": [{"PaperId": 2343277027, "PaperTitle": "a top down design methodology encompassing components variations due to wide range operation in frequency synthesizer plls", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mcgill university", "mcgill university", "mcgill university", "university of california los angeles", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Accuracy Improvement of Energy Prediction for Solar-Energy-Powered Embedded Systems.", "DBLP authors": ["Qiang Liu", "Qijun Zhang"], "year": 2016, "MAG papers": [{"PaperId": 2344829171, "PaperTitle": "accuracy improvement of energy prediction for solar energy powered embedded systems", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tianjin university", "tianjin university"]}], "source": "ES"}, {"DBLP title": "Decentralized Thermal-Aware Task Scheduling for Large-Scale Many-Core Systems.", "DBLP authors": ["Yingnan Cui", "Wei Zhang", "Vivek Chaturvedi", "Bingsheng He"], "year": 2016, "MAG papers": [{"PaperId": 2344414216, "PaperTitle": "decentralized thermal aware task scheduling for large scale many core systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["hong kong university of science and technology", "nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Power-Efficient Workload Balancing for Video Applications.", "DBLP authors": ["Muhammad Usman Karim Khan", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2342979430, "PaperTitle": "power efficient workload balancing for video applications", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["ibm", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "A Comparative Study of the Effectiveness of CPU Consolidation Versus Dynamic Voltage and Frequency Scaling in a Virtualized Multicore Server.", "DBLP authors": ["Inkwon Hwang", "Massoud Pedram"], "year": 2016, "MAG papers": [{"PaperId": 2342710299, "PaperTitle": "a comparative study of the effectiveness of cpu consolidation versus dynamic voltage and frequency scaling in a virtualized multicore server", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "A Single-Stage Low-Dropout Regulator With a Wide Dynamic Range for Generic Applications.", "DBLP authors": ["Ashis Maity", "Amit Patra"], "year": 2016, "MAG papers": [{"PaperId": 2342485112, "PaperTitle": "a single stage low dropout regulator with a wide dynamic range for generic applications", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Approximate SRAMs With Dynamic Energy-Quality Management.", "DBLP authors": ["Fabio Frustaci", "David T. Blaauw", "Dennis Sylvester", "Massimo Alioto"], "year": 2016, "MAG papers": [{"PaperId": 2342995304, "PaperTitle": "approximate srams with dynamic energy quality management", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of calabria", "university of michigan", "national university of singapore", "university of michigan"]}], "source": "ES"}, {"DBLP title": "EMDBAM: A Low-Power Dual Bit Associative Memory With Match Error and Mask Control.", "DBLP authors": ["Sandeep Mishra", "Anup Dandapat"], "year": 2016, "MAG papers": [{"PaperId": 2344023735, "PaperTitle": "emdbam a low power dual bit associative memory with match error and mask control", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national institute of technology meghalaya", "national institute of technology meghalaya"]}], "source": "ES"}, {"DBLP title": "Flexible ECC Management for Low-Cost Transient Error Protection of Last-Level Caches.", "DBLP authors": ["Jeongkyu Hong", "Soontae Kim"], "year": 2016, "MAG papers": [{"PaperId": 2345031849, "PaperTitle": "flexible ecc management for low cost transient error protection of last level caches", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Read Bitline Sensing and Fast Local Write-Back Techniques in Hierarchical Bitline Architecture for Ultralow-Voltage SRAMs.", "DBLP authors": ["Bo Wang", "Qi Li", "Tony Tae-Hyoung Kim"], "year": 2016, "MAG papers": [{"PaperId": 2343648012, "PaperTitle": "read bitline sensing and fast local write back techniques in hierarchical bitline architecture for ultralow voltage srams", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Optimized Built-In Self-Repair for Multiple Memories.", "DBLP authors": ["Wooheon Kang", "Changwook Lee", "Hyunyul Lim", "Sungho Kang"], "year": 2016, "MAG papers": [{"PaperId": 2342664696, "PaperTitle": "optimized built in self repair for multiple memories", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["sk hynix", "yonsei university", "yonsei university", "sk hynix"]}], "source": "ES"}, {"DBLP title": "Online Measurement of Degradation Due to Bias Temperature Instability in SRAMs.", "DBLP authors": ["Fahad Ahmed", "Linda S. Milor"], "year": 2016, "MAG papers": [{"PaperId": 2345094463, "PaperTitle": "online measurement of degradation due to bias temperature instability in srams", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Incorporating Process Variations Into SRAM Electromigration Reliability Assessment Using Atomic Flux Divergence.", "DBLP authors": ["Zhong Guan", "Malgorzata Marek-Sadowska"], "year": 2016, "MAG papers": [{"PaperId": 2343169104, "PaperTitle": "incorporating process variations into sram electromigration reliability assessment using atomic flux divergence", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Understanding the Relation Between the Performance and Reliability of nand Flash/SCM Hybrid Solid-State Drive.", "DBLP authors": ["Shuhei Tanakamaru", "Shogo Hosaka", "Koh Johguchi", "Hirofumi Takishita", "Ken Takeuchi"], "year": 2016, "MAG papers": [{"PaperId": 2344062564, "PaperTitle": "understanding the relation between the performance and reliability of nand flash scm hybrid solid state drive", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chuo university", "chuo university", "chuo university", "chuo university", "chuo university"]}], "source": "ES"}, {"DBLP title": "FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow.", "DBLP authors": ["Yao Chen", "Swathi T. Gurumani", "Yun Liang", "Guofeng Li", "Donghui Guo", "Kyle Rupnow", "Deming Chen"], "year": 2016, "MAG papers": [{"PaperId": 2342489538, "PaperTitle": "fcuda noc a scalable and efficient network on chip implementation for the cuda to fpga flow", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of illinois at urbana champaign", "nankai university", "xiamen university", "peking university", "nankai university", "agency for science technology and research", "agency for science technology and research"]}], "source": "ES"}, {"DBLP title": "Design of Silicon Photonic Interconnect ICs in 65-nm CMOS Technology.", "DBLP authors": ["Woo-Rham Bae", "Gyu-Seob Jeong", "Yoonsoo Kim", "Hankyu Chi", "Deog-Kyoon Jeong"], "year": 2016, "MAG papers": [{"PaperId": 2343866829, "PaperTitle": "design of silicon photonic interconnect ics in 65 nm cmos technology", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["seoul national university", null, "seoul national university", "seoul national university", "sk hynix"]}], "source": "ES"}, {"DBLP title": "Integrated Floating-Gate Programming Environment for System-Level ICs.", "DBLP authors": ["Sihwan Kim", "Jennifer Hasler", "Suma George"], "year": 2016, "MAG papers": [{"PaperId": 2342714807, "PaperTitle": "integrated floating gate programming environment for system level ics", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A Programmable and Configurable Mixed-Mode FPAA SoC.", "DBLP authors": ["Suma George", "Sihwan Kim", "Sahil Shah", "Jennifer Hasler", "Michelle Collins", "Farhan Adil", "Richard B. Wunderlich", "Stephen Nease", "Shubha Ramakrishnan"], "year": 2016, "MAG papers": [{"PaperId": 2343850787, "PaperTitle": "a programmable and configurable mixed mode fpaa soc", "Year": 2016, "CitationCount": 40, "EstimatedCitation": 74, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Streaming Elements for FPGA Signal and Image Processing Accelerators.", "DBLP authors": ["Peng Wang", "John McAllister"], "year": 2016, "MAG papers": [{"PaperId": 2344348048, "PaperTitle": "streaming elements for fpga signal and image processing accelerators", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["queen s university belfast", null]}], "source": "ES"}, {"DBLP title": "Design and Analysis of a Highly Efficient Linearized CMOS Subharmonic Mixer for Zero and Low-IF Applications.", "DBLP authors": ["Marzieh Mollaalipour", "Hossein Miar Naimi"], "year": 2016, "MAG papers": [{"PaperId": 2342770694, "PaperTitle": "design and analysis of a highly efficient linearized cmos subharmonic mixer for zero and low if applications", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "islamic azad university"]}], "source": "ES"}, {"DBLP title": "Built-In Self-Test and Digital Calibration of Zero-IF RF Transceivers.", "DBLP authors": ["Jae Woong Jeong", "Afsaneh Nassery", "Jennifer N. Kitchen", "Sule Ozev"], "year": 2016, "MAG papers": [{"PaperId": 2342738580, "PaperTitle": "built in self test and digital calibration of zero if rf transceivers", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["arizona state university", "arizona state university", "arizona state university", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Exploration of Low-Power High-SFDR Current-Steering D/A Converter Design Using Steep-Slope Heterojunction Tunnel FETs.", "DBLP authors": ["Moon Seok Kim", "Xueqing Li", "Huichu Liu", "John Sampson", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2016, "MAG papers": [{"PaperId": 2343988147, "PaperTitle": "exploration of low power high sfdr current steering d a converter design using steep slope heterojunction tunnel fets", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "A 4\u00d710-Gb/s Referenceless-and-Masterless Phase Rotator-Based Parallel Transceiver in 90-nm CMOS.", "DBLP authors": ["Joon-Yeong Lee", "Jaehyeok Yang", "Jong-Hyeok Yoon", "Soon-Won Kwon", "Hyosup Won", "Jinho Han", "Hyeon-Min Bae"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Diagnosis and Synthesis for Defective Reconfigurable Single-Electron Transistor Arrays.", "DBLP authors": ["Ching-Yi Huang", "Yun-Jui Li", "Chian-Wei Liu", "Chun-Yao Wang", "Yung-Chih Chen", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2016, "MAG papers": [{"PaperId": 2344372401, "PaperTitle": "diagnosis and synthesis for defective reconfigurable single electron transistor arrays", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["yuan ze university", "national tsing hua university", "pennsylvania state university", "national tsing hua university", "national tsing hua university", "pennsylvania state university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures.", "DBLP authors": ["Runjie Zhang", "Brett H. Meyer", "Ke Wang", "Mircea R. Stan", "Kevin Skadron"], "year": 2016, "MAG papers": [{"PaperId": 2342732973, "PaperTitle": "tolerating the consequences of multiple em induced c4 bump failures", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of virginia", "oracle corporation", "university of virginia", "university of virginia", "mcgill university"]}], "source": "ES"}, {"DBLP title": "A Fast and Retargetable Framework for Logic-IP-Internal Electromigration Assessment Comprehending Advanced Waveform Effects.", "DBLP authors": ["Palkesh Jain", "Jordi Cortadella", "Sachin S. Sapatnekar"], "year": 2016, "MAG papers": [{"PaperId": 2344790342, "PaperTitle": "a fast and retargetable framework for logic ip internal electromigration assessment comprehending advanced waveform effects", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of minnesota", "texas instruments", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "A Skew-Normal Canonical Model for Statistical Static Timing Analysis.", "DBLP authors": ["Ramprasath S.", "Madiwalar Vijaykumar", "Vinita Vasudevan"], "year": 2016, "MAG papers": [{"PaperId": 2344454022, "PaperTitle": "a skew normal canonical model for statistical static timing analysis", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "Measuring Improvement When Using HUB Formats to Implement Floating-Point Systems Under Round-to-Nearest.", "DBLP authors": ["Javier Hormigo", "Julio Villalba"], "year": 2016, "MAG papers": [{"PaperId": 2793768145, "PaperTitle": "measuring improvement when using hub formats to implement floating point systems under round to nearest", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}, {"PaperId": 2342490988, "PaperTitle": "measuring improvement when using hub formats to implement floating point systems under round to nearest", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of malaga", "university of malaga"]}], "source": "ES"}, {"DBLP title": "A High Throughput List Decoder Architecture for Polar Codes.", "DBLP authors": ["Jun Lin", "Chenrong Xiong", "Zhiyuan Yan"], "year": 2016, "MAG papers": [{"PaperId": 2296687408, "PaperTitle": "a high throughput list decoder architecture for polar codes", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["lehigh university", "lehigh university", "lehigh university"]}], "source": "ES"}, {"DBLP title": "Computing Seeds for LFSR-Based Test Generation From Nontest Cubes.", "DBLP authors": ["Irith Pomeranz"], "year": 2016, "MAG papers": [{"PaperId": 2343223608, "PaperTitle": "computing seeds for lfsr based test generation from nontest cubes", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "Unequal-Error-Protection Error Correction Codes for the Embedded Memories in Digital Signal Processors.", "DBLP authors": ["Hoyoung Tang", "Jongsun Park"], "year": 2016, "MAG papers": [{"PaperId": 2406610829, "PaperTitle": "unequal error protection error correction codes for the embedded memories in digital signal processors", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["korea university", "korea university"]}], "source": "ES"}, {"DBLP title": "A Normal I/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO.", "DBLP authors": ["Antony Xavier Glittas", "Mathini Sellathurai", "Gopalakrishnan Lakshminarayanan"], "year": 2016, "MAG papers": [{"PaperId": 2342509890, "PaperTitle": "a normal i o order radix 2 fft architecture to process twin data streams for mimo", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["heriot watt university", "heriot watt university", "national institute of technology tiruchirappalli"]}], "source": "ES"}, {"DBLP title": "Glitch Energy Reduction and SFDR Enhancement Techniques for Low-Power Binary-Weighted Current-Steering DAC.", "DBLP authors": ["Fang-Ting Chou", "Chung-Chih Hung"], "year": 2016, "MAG papers": [{"PaperId": 2344053280, "PaperTitle": "glitch energy reduction and sfdr enhancement techniques for low power binary weighted current steering dac", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Area-Delay Efficient Digit-Serial Multiplier Based on k-Partitioning Scheme Combined With TMVP Block Recombination Approach.", "DBLP authors": ["Chiou-Yng Lee", "Pramod Kumar Meher", "Chung-Hsin Liu"], "year": 2016, "MAG papers": [{"PaperId": 2343934186, "PaperTitle": "area delay efficient digit serial multiplier based on k partitioning scheme combined with tmvp block recombination approach", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nanyang technological university", "chinese culture university", "lunghwa university of science and technology"]}], "source": "ES"}, {"DBLP title": "Two-State Checkpointing for Energy-Efficient Fault Tolerance in Hard Real-Time Systems.", "DBLP authors": ["Mohammad Salehi", "Mohammad Khavari Tavana", "Semeen Rehman", "Muhammad Shafique", "Alireza Ejlali", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2345302610, "PaperTitle": "two state checkpointing for energy efficient fault tolerance in hard real time systems", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["sharif university of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "sharif university of technology", "karlsruhe institute of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "Early Selection of Critical Paths for Reliable NBTI Aging-Delay Monitoring.", "DBLP authors": ["Andres F. Gomez", "V\u00edctor H. Champac"], "year": 2016, "MAG papers": [{"PaperId": 2342386422, "PaperTitle": "early selection of critical paths for reliable nbti aging delay monitoring", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Design and FPGA Implementation of a Reconfigurable 1024-Channel Channelization Architecture for SDR Application.", "DBLP authors": ["Xue Liu", "Ze-ke Wang", "Qing-xu Deng"], "year": 2016, "MAG papers": [{"PaperId": 2342436688, "PaperTitle": "design and fpga implementation of a reconfigurable 1024 channel channelization architecture for sdr application", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nanyang technological university", "northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "A Holistic Modeling and Analysis of Optical-Electrical Interfaces for Inter/Intra-chip Interconnects.", "DBLP authors": ["Zhehui Wang", "Jiang Xu", "Peng Yang", "Luan Huu Kinh Duong", "Zhifei Wang", "Xuan Wang", "Zhe Wang", "Haoran Li", "Rafael Kioji Vivas Maeda"], "year": 2016, "MAG papers": [{"PaperId": 2344039825, "PaperTitle": "a holistic modeling and analysis of optical electrical interfaces for inter intra chip interconnects", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Coherent and Incoherent Crosstalk Noise Analyses in Interchip/Intrachip Optical Interconnection Networks.", "DBLP authors": ["Luan H. K. Duong", "Zhehui Wang", "Mahdi Nikdast", "Jiang Xu", "Peng Yang", "Zhifei Wang", "Zhe Wang", "Rafael K. V. Maeda", "Haoran Li", "Xuan Wang", "S\u00e9bastien Le Beux", "Yvain Thonnart"], "year": 2016, "MAG papers": [{"PaperId": 2344705420, "PaperTitle": "coherent and incoherent crosstalk noise analyses in interchip intrachip optical interconnection networks", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["hong kong university of science and technology", null, "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "ecole polytechnique de montreal", "hong kong university of science and technology", "hong kong university of science and technology", "ecole centrale de lyon", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Wireless NoC and Dynamic VFI Codesign: Energy Efficiency Without Performance Penalty.", "DBLP authors": ["Ryan Gary Kim", "Wonje Choi", "Zhuo Chen", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "year": 2016, "MAG papers": [{"PaperId": 2343995837, "PaperTitle": "wireless noc and dynamic vfi codesign energy efficiency without performance penalty", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["washington state university", "washington state university", "carnegie mellon university", "carnegie mellon university", "washington state university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "10-Gb/s Distributed Amplifier-Based VCSEL Driver IC With ESD Protection in 130-nm CMOS.", "DBLP authors": ["Tao Zhang", "Ping Gui", "Sudipto Chakraborty", "Tianwei Liu", "Guoying Wu", "Paulo Moreira", "Filip Tavernier"], "year": 2016, "MAG papers": [{"PaperId": 2343539011, "PaperTitle": "10 gb s distributed amplifier based vcsel driver ic with esd protection in 130 nm cmos", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["southern methodist university", "katholieke universiteit leuven", "southern methodist university", "integrated device technology", "texas instruments", "southern methodist university", "cern"]}], "source": "ES"}, {"DBLP title": "A 1-16 Gb/s All-Digital Clock and Data Recovery With a Wideband High-Linearity Phase Interpolator.", "DBLP authors": ["Guoying Wu", "Deping Huang", "Jingxiao Li", "Ping Gui", "Tianwei Liu", "Shita Guo", "Rui Wang", "Yanli Fan", "Sudipto Chakraborty", "Mark Morgan"], "year": 2016, "MAG papers": [{"PaperId": 2330752742, "PaperTitle": "a 1 16 gb s all digital clock and data recovery with a wideband high linearity phase interpolator", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["southern methodist university", "southern methodist university", "southern methodist university", "southern methodist university", "southern methodist university", "southern methodist university", "texas instruments", "southern methodist university", "texas instruments", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Built-In Self-Test Methodology With Statistical Analysis for Electrical Diagnosis of Wearout in a Static Random Access Memory Array.", "DBLP authors": ["Woongrae Kim", "Chang-Chih Chen", "Dae Hyun Kim", "Linda Milor"], "year": 2016, "MAG papers": [{"PaperId": 2344948535, "PaperTitle": "built in self test methodology with statistical analysis for electrical diagnosis of wearout in a static random access memory array", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "CWFP: Novel Collective Writeback and Fill Policy for Last-Level DRAM Cache.", "DBLP authors": ["Shouyi Yin", "Weizhi Xu", "Jiakun Li", "Leibo Liu", "Shaojun Wei"], "year": 2016, "MAG papers": [{"PaperId": 2344503214, "PaperTitle": "cwfp novel collective writeback and fill policy for last level dram cache", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "shandong normal university", "stanford university"]}], "source": "ES"}, {"DBLP title": "A Low-Power Class-AB Gm-Based Amplifier With Application to an 11-bit Pipelined ADC.", "DBLP authors": ["Yunjae Suh", "Seungnam Choi", "Jae-Yoon Sim"], "year": 2016, "MAG papers": [{"PaperId": 2344217215, "PaperTitle": "a low power class ab gm based amplifier with application to an 11 bit pipelined adc", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["pohang university of science and technology", "samsung", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "A 1-GS/s 9-bit Zero-Crossing-Based Pipeline ADC Using a Resistor as a Current Source.", "DBLP authors": ["Young-Hwa Kim", "SeongHwan Cho"], "year": 2016, "MAG papers": [{"PaperId": 2464699181, "PaperTitle": "a 1 gs s 9 bit zero crossing based pipeline adc using a resistor as a current source", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "A Two-Stage Large-Capacitive-Load Amplifier With Multiple Cross-Coupled Small-Gain Stages.", "DBLP authors": ["Marco Ho", "Jianping Guo", "Tin Wai Mui", "Kai Ho Mak", "Wang Ling Goh", "Hiu Ching Poon", "Shi Bu", "Ming Wai Lau", "Ka Nang Leung"], "year": 2016, "MAG papers": [{"PaperId": 2343244569, "PaperTitle": "a two stage large capacitive load amplifier with multiple cross coupled small gain stages", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["nanyang technological university", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "sun yat sen university", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "HAVA: Heterogeneous Multicore ASIP for Multichannel Low-Bit-Rate Vocoder Applications.", "DBLP authors": ["Zhenqi Wei", "Peilin Liu", "Rongdi Sun", "Jun Dai", "Zunquan Zhou", "Xiangming Geng", "Rendong Ying"], "year": 2016, "MAG papers": [{"PaperId": 2473709247, "PaperTitle": "hava heterogeneous multicore asip for multichannel low bit rate vocoder applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Wide-Locking Range Divide-by-3 Injection-Locked Frequency Divider Using Sixth-Order RLC Resonator.", "DBLP authors": ["Sheng-Lyang Jang", "Wei-Chung Cheng", "Ching-Wen Hsue"], "year": 2016, "MAG papers": [{"PaperId": 2343110581, "PaperTitle": "wide locking range divide by 3 injection locked frequency divider using sixth order rlc resonator", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national taiwan university of science and technology", "national taiwan university of science and technology", "national taiwan university of science and technology"]}], "source": "ES"}, {"DBLP title": "Uniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC.", "DBLP authors": ["Jianwei Liu", "Yan Zhu", "Chi-Hang Chan", "Sai-Weng Sin", "Seng-Pan U", "Rui Paulo da Silva Martins"], "year": 2016, "MAG papers": [{"PaperId": 2343728099, "PaperTitle": "uniform quantization theory based linearity calibration for split capacitive dac in an sar adc", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of macau", "university of macau", "university of macau", "university of macau", "university of macau", "university of macau"]}], "source": "ES"}, {"DBLP title": "A New Fast and Area-Efficient Adder-Based Sign Detector for RNS {2n-1, 2n, 2n+1}.", "DBLP authors": ["Sachin Kumar", "Chip-Hong Chang"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Precharge-Free, Low-Power Content-Addressable Memory.", "DBLP authors": ["V. Mohammed Zackriya", "Harish M. Kittur"], "year": 2016, "MAG papers": [{"PaperId": 2342755891, "PaperTitle": "precharge free low power content addressable memory", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["vit university", "vit university"]}], "source": "ES"}, {"DBLP title": "A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications.", "DBLP authors": ["Lior Atias", "Adam Teman", "Robert Giterman", "Pascal Meinerzhagen", "Alexander Fish"], "year": 2016, "MAG papers": [{"PaperId": 2343627454, "PaperTitle": "a low voltage radiation hardened 13t sram bitcell for ultralow power space applications", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["bar ilan university", "bar ilan university", "bar ilan university", "bar ilan university", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell.", "DBLP authors": ["Sayeed Ahmad", "Mohit Kumar Gupta", "Naushad Alam", "Mohd. Hasan"], "year": 2016, "MAG papers": [{"PaperId": 2344542627, "PaperTitle": "single ended schmitt trigger based robust low power sram cell", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["aligarh muslim university", "aligarh muslim university", "aligarh muslim university", "aligarh muslim university"]}], "source": "ES"}, {"DBLP title": "Reduced-Complexity Nonbinary LDPC Decoder for High-Order Galois Fields Based on Trellis Min-Max Algorithm.", "DBLP authors": ["Jesus Omar Lacruz", "Francisco Garcia-Herrero", "Mar\u00eda Jos\u00e9 Canet", "Javier Valls"], "year": 2016, "MAG papers": [{"PaperId": 2343531432, "PaperTitle": "reduced complexity nonbinary ldpc decoder for high order galois fields based on trellis min max algorithm", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["polytechnic university of valencia", "university of los andes", "polytechnic university of valencia", "polytechnic university of valencia"]}], "source": "ES"}, {"DBLP title": "Exploiting Intracell Bit-Error Characteristics to Improve Min-Sum LDPC Decoding for MLC NAND Flash-Based Storage in Mobile Device.", "DBLP authors": ["Hongbin Sun", "Wenzhe Zhao", "Minjie Lv", "Guiqiang Dong", "Nanning Zheng", "Tong Zhang"], "year": 2016, "MAG papers": [{"PaperId": 2315706183, "PaperTitle": "exploiting intracell bit error characteristics to improve min sum ldpc decoding for mlc nand flash based storage in mobile device", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["rensselaer polytechnic institute", "xi an jiaotong university", "xi an jiaotong university", null, "xi an jiaotong university", "xi an jiaotong university"]}], "source": "ES"}, {"DBLP title": "Low-Power FPGA Design Using Memoization-Based Approximate Computing.", "DBLP authors": ["Sharad Sinha", "Wei Zhang"], "year": 2016, "MAG papers": [{"PaperId": 2342690825, "PaperTitle": "low power fpga design using memoization based approximate computing", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Low-Power System for Detection of Symptomatic Patterns in Audio Biological Signals.", "DBLP authors": ["Himanshu Markandeya", "Kaushik Roy"], "year": 2016, "MAG papers": [{"PaperId": 2343509836, "PaperTitle": "low power system for detection of symptomatic patterns in audio biological signals", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "A Saliency-Driven LCD Power Management System.", "DBLP authors": ["Yang Xiao", "Siddharth Advani", "Donghwa Shin", "Naehyuck Chang", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2016, "MAG papers": [{"PaperId": 2320207946, "PaperTitle": "a saliency driven lcd power management system", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaist", "pennsylvania state university", "yeungnam university", "pennsylvania state university", "pennsylvania state university", "synopsys"]}], "source": "ES"}, {"DBLP title": "2.31-Gb/s/ch Area-Efficient Crosstalk Canceled Hybrid Capacitive Coupling Interconnect for 3-D Integration.", "DBLP authors": ["Myat Thu Linn Aung", "Teck Heng Lim", "Takefumi Yoshikawa", "Tony Tae-Hyoung Kim"], "year": 2016, "MAG papers": [{"PaperId": 2344019991, "PaperTitle": "2 31 gb s ch area efficient crosstalk canceled hybrid capacitive coupling interconnect for 3 d integration", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["nanyang technological university", null, "nanyang technological university", "panasonic"]}], "source": "ES"}, {"DBLP title": "System-Level Modeling of Microprocessor Reliability Degradation Due to Bias Temperature Instability and Hot Carrier Injection.", "DBLP authors": ["Chang-Chih Chen", "Taizhi Liu", "Linda Milor"], "year": 2016, "MAG papers": [{"PaperId": 2328978473, "PaperTitle": "system level modeling of microprocessor reliability degradation due to bias temperature instability and hot carrier injection", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Enhanced Built-In Self-Repair Techniques for Improving Fabrication Yield and Reliability of Embedded Memories.", "DBLP authors": ["Shyue-Kung Lu", "Cheng-Ju Tsai", "Masaki Hashizume"], "year": 2016, "MAG papers": [{"PaperId": 2343549777, "PaperTitle": "enhanced built in self repair techniques for improving fabrication yield and reliability of embedded memories", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national taiwan university of science and technology", "university of tokushima", "national taiwan university of science and technology"]}], "source": "ES"}, {"DBLP title": "Reliable Power Gating With NBTI Aging Benefits.", "DBLP authors": ["Daniele Rossi", "Vasileios Tenentes", "Sheng Yang", "S. Saqib Khursheed", "Bashir M. Al-Hashimi"], "year": 2016, "MAG papers": [{"PaperId": 2343750816, "PaperTitle": "reliable power gating with nbti aging benefits", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of southampton", "university of southampton", "university of southampton", "university of liverpool", "university of southampton"]}], "source": "ES"}, {"DBLP title": "Analysis and Mapping for Thermal and Energy Efficiency of 3-D Video Processing on 3-D Multicore Processors.", "DBLP authors": ["Amit Kumar Singh", "Muhammad Shafique", "Akash Kumar", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2345029459, "PaperTitle": "analysis and mapping for thermal and energy efficiency of 3 d video processing on 3 d multicore processors", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "dresden university of technology", "university of york"]}], "source": "ES"}, {"DBLP title": "A Test Selection Procedure for Improving the Accuracy of Defect Diagnosis.", "DBLP authors": ["Irith Pomeranz"], "year": 2016, "MAG papers": [{"PaperId": 2335318588, "PaperTitle": "a test selection procedure for improving the accuracy of defect diagnosis", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "A 4\u00d75-Gb/s 1.12-\u00b5s Locking Time Reference-Less Receiver With Asynchronous Sampling-Based Frequency Acquisition and Clock Shared Subchannels.", "DBLP authors": ["Junyoung Song", "Sewook Hwang", "Chulwoo Kim"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Noise Coupling Models in Heterogeneous 3-D ICs.", "DBLP authors": ["Boris Vaisband", "Eby G. Friedman"], "year": 2016, "MAG papers": [{"PaperId": 2315610049, "PaperTitle": "noise coupling models in heterogeneous 3 d ics", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "Accelerated Accurate Timing Yield Estimation Based on Control Variates and Importance Sampling.", "DBLP authors": ["Alp Arslan Bayrakci"], "year": 2016, "MAG papers": [{"PaperId": 2342468858, "PaperTitle": "accelerated accurate timing yield estimation based on control variates and importance sampling", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["gebze institute of technology"]}], "source": "ES"}, {"DBLP title": "Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces.", "DBLP authors": ["Hyeon Uk Sim", "Atul Rahman", "Jongeun Lee"], "year": 2016, "MAG papers": [{"PaperId": 2344398102, "PaperTitle": "efficient high level synthesis for nested loops of nonrectangular iteration spaces", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ulsan national institute of science and technology", "ulsan national institute of science and technology", "ulsan national institute of science and technology"]}], "source": "ES"}, {"DBLP title": "An Equalizer With Controllable Transfer Function for 6-Gb/s HDMI and 5.4-Gb/s DisplayPort Receivers in 28-nm UTBB-FDSOI.", "DBLP authors": ["Paramjeet Singh Sahni", "Suresh Chandra Joshi", "Nitin Gupta", "Gangaikondan Subramani Visweswaran"], "year": 2016, "MAG papers": [{"PaperId": 2329557596, "PaperTitle": "an equalizer with controllable transfer function for 6 gb s hdmi and 5 4 gb s displayport receivers in 28 nm utbb fdsoi", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["indian institute of technology delhi", "stmicroelectronics", "stmicroelectronics", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "A Flexible-Weighted Nonbinary Searching Technique for High-Speed SAR-ADCs.", "DBLP authors": ["Lei Qiu", "Kai Tang", "Yuanjin Zheng", "Liter Siek"], "year": 2016, "MAG papers": [{"PaperId": 2335530728, "PaperTitle": "a flexible weighted nonbinary searching technique for high speed sar adcs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Defect- and Variation-Tolerant Logic Mapping in Nanocrossbar Using Bipartite Matching and Memetic Algorithm.", "DBLP authors": ["Bo Yuan", "Bin Li", "Huanhuan Chen", "Xin Yao"], "year": 2016, "MAG papers": [{"PaperId": 2324812159, "PaperTitle": "defect and variation tolerant logic mapping in nanocrossbar using bipartite matching and memetic algorithm", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of science and technology of china", "university of science and technology of china", "university of science and technology sana a", "university of birmingham"]}], "source": "ES"}, {"DBLP title": "Detector for MLC NAND Flash Memory Using Neighbor-A-Priori Information.", "DBLP authors": ["Chaudhry Adnan Aslam", "Yong Liang Guan", "Kui Cai"], "year": 2016, "MAG papers": [{"PaperId": 2343316582, "PaperTitle": "detector for mlc nand flash memory using neighbor a priori information", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["singapore university of technology and design", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Network-on-Chip-Enabled Multicore Platforms for Parallel Model Predictive Control.", "DBLP authors": ["Xian Li", "Karthi Duraisamy", "Paul Bogdan", "Turbo Majumder", "Partha Pratim Pande"], "year": 2016, "MAG papers": [{"PaperId": 2320684615, "PaperTitle": "network on chip enabled multicore platforms for parallel model predictive control", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["washington state university", "washington state university", "university of southern california", "intel", "washington state university"]}], "source": "ES"}, {"DBLP title": "Corner-Aware Dynamic Gate Voltage Scheme to Achieve High Read Yield in STT-RAM.", "DBLP authors": ["Sara Choi", "Taehui Na", "Jisu Kim", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2016, "MAG papers": [{"PaperId": 2323614752, "PaperTitle": "corner aware dynamic gate voltage scheme to achieve high read yield in stt ram", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["yonsei university", "qualcomm", "yonsei university", "qualcomm", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Magnetic Domain-Wall Racetrack Memory-Based Nonvolatile Logic for Low-Power Computing and Fast Run-Time-Reconfiguration.", "DBLP authors": ["Kejie Huang", "Rong Zhao"], "year": 2016, "MAG papers": [{"PaperId": 2343559494, "PaperTitle": "magnetic domain wall racetrack memory based nonvolatile logic for low power computing and fast run time reconfiguration", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["singapore university of technology and design", "singapore university of technology and design"]}], "source": "ES"}, {"DBLP title": "Reducing Power, Leakage, and Area of Standard-Cell ASICs Using Threshold Logic Flip-Flops.", "DBLP authors": ["Niranjan Kulkarni", "Jinghua Yang", "Jae-sun Seo", "Sarma B. K. Vrudhula"], "year": 2016, "MAG papers": [{"PaperId": 2345076121, "PaperTitle": "reducing power leakage and area of standard cell asics using threshold logic flip flops", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["arizona state university", "arizona state university", "arizona state university", "cadence design systems"]}], "source": "ES"}, {"DBLP title": "A 0.25-3.25-GHz Wideband CMOS-RF Spectrum Sensor for Narrowband Energy Detection.", "DBLP authors": ["Vishal Khatri", "Gaurab Banerjee"], "year": 2016, "MAG papers": [{"PaperId": 2323422058, "PaperTitle": "a 0 25 3 25 ghz wideband cmos rf spectrum sensor for narrowband energy detection", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["indian institute of science", "indian institute of science"]}], "source": "ES"}, {"DBLP title": "A Statistical Design Approach for a Digitally Programmable Mismatch-Tolerant High-Speed Nauta Structure Differential OTA in 65-nm CMOS.", "DBLP authors": ["Andrew Nicholson", "Artemij Iberzanov", "Julian Jenkins", "Tara Julia Hamilton", "Torsten Lehmann"], "year": 2016, "MAG papers": [{"PaperId": 2316430163, "PaperTitle": "a statistical design approach for a digitally programmable mismatch tolerant high speed nauta structure differential ota in 65 nm cmos", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of western sydney", "university of new south wales", "university of new south wales", "university of new south wales", null]}], "source": "ES"}, {"DBLP title": "A Process-Tolerant, Low-Voltage, Inverter-Based OTA for Continuous-Time \u03a3-\u0394 ADC.", "DBLP authors": ["Ayman Ismail", "Islam Mostafa"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Digitally Assisted Built-In Tuning Using Hamming Distance Proportional Signatures in RF Circuits.", "DBLP authors": ["Shyam Kumar Devarakond", "Shreyas Sen", "Aritra Banerjee", "Abhijit Chatterjee"], "year": 2016, "MAG papers": [{"PaperId": 2324503390, "PaperTitle": "digitally assisted built in tuning using hamming distance proportional signatures in rf circuits", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "intel", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Efficient Architecture for Soft-Input Soft-Output Sphere Detection With Perfect Node Enumeration.", "DBLP authors": ["Esther P. Adeva", "Gerhard P. Fettweis"], "year": 2016, "MAG papers": [{"PaperId": 2334821253, "PaperTitle": "efficient architecture for soft input soft output sphere detection with perfect node enumeration", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["dresden university of technology", "integrated device technology"]}], "source": "ES"}, {"DBLP title": "Building Trustworthy Systems Using Untrusted Components: A High-Level Synthesis Approach.", "DBLP authors": ["Jeyavijayan J. V. Rajendran", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2016, "MAG papers": [{"PaperId": 2330979548, "PaperTitle": "building trustworthy systems using untrusted components a high level synthesis approach", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of texas at dallas", "new york university abu dhabi", "new york university"]}], "source": "ES"}, {"DBLP title": "A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current-Mode- Controlled Switching Regulators.", "DBLP authors": ["Erhan Ozalevli"], "year": 2016, "MAG papers": [{"PaperId": 2333139145, "PaperTitle": "a compact one pin mode transition circuit for clock synchronization in current mode controlled switching regulators", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["texas instruments"]}], "source": "ES"}, {"DBLP title": "A Capacitor-Less LDO With High-Frequency PSR Suitable for a Wide Range of On-Chip Capacitive Loads.", "DBLP authors": ["Jorge Zarate-Roldan", "Mengde Wang", "Joselyn Torres", "Edgar S\u00e1nchez-Sinencio"], "year": 2016, "MAG papers": [{"PaperId": 2333133286, "PaperTitle": "a capacitor less ldo with high frequency psr suitable for a wide range of on chip capacitive loads", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["texas a m university", "texas a m university", "silicon labs", "silicon labs"]}], "source": "ES"}, {"DBLP title": "A 10-\u03bc s Transient Recovery Time Low-EMI DC-DC Buck Converter With \u0394 - \u0394 Modulator.", "DBLP authors": ["Yuh-Shyan Hwang", "Jiann-Jong Chen", "Wei-Jhih Hou", "Pao-Hua Liao", "Yi-Tsen Ku"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Multiple-Cell Reference Scheme for Narrow Reference Resistance Distribution in Deep Submicrometer STT-RAM.", "DBLP authors": ["Taehui Na", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2016, "MAG papers": [{"PaperId": 2329608471, "PaperTitle": "multiple cell reference scheme for narrow reference resistance distribution in deep submicrometer stt ram", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["yonsei university", "qualcomm", "yonsei university", "qualcomm"]}], "source": "ES"}, {"DBLP title": "FastRead: Improving Read Performance for Multilevel-Cell Flash Memory.", "DBLP authors": ["Da-Wei Chang", "Wei-Cheng Lin", "Hsin-Hung Chen"], "year": 2016, "MAG papers": [{"PaperId": 2327242323, "PaperTitle": "fastread improving read performance for multilevel cell flash memory", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Multiplierless Unity-Gain SDF FFTs.", "DBLP authors": ["Mario Garrido", "Rikard Andersson", "Fahad Qureshi", "Oscar Gustafsson"], "year": 2016, "MAG papers": [{"PaperId": 2324524642, "PaperTitle": "multiplierless unity gain sdf ffts", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["linkoping university", "tampere university of technology", "linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units.", "DBLP authors": ["Zhuo Qian", "Martin Margala"], "year": 2016, "MAG papers": [{"PaperId": 2336946788, "PaperTitle": "low power split radix fft processors using radix 2 butterfly units", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of massachusetts lowell", "university of massachusetts lowell"]}], "source": "ES"}, {"DBLP title": "Reducing Wire and Energy Overheads of the SMART NoC Using a Setup Request Network.", "DBLP authors": ["Xianmin Chen", "Niraj K. Jha"], "year": 2016, "MAG papers": [{"PaperId": 2319934965, "PaperTitle": "reducing wire and energy overheads of the smart noc using a setup request network", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Application Mapping and Scheduling for Network-on-Chip-Based Multiprocessor System-on-Chip With Fine-Grain Communication Optimization.", "DBLP authors": ["Lei Yang", "Weichen Liu", "Weiwen Jiang", "Mengquan Li", "Juan Yi", "Edwin Hsing-Mean Sha"], "year": 2016, "MAG papers": [{"PaperId": 2318454936, "PaperTitle": "application mapping and scheduling for network on chip based multiprocessor system on chip with fine grain communication optimization", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["chongqing university", "chongqing university", "chongqing university", "chongqing university", "chongqing university", "chongqing university"]}], "source": "ES"}, {"DBLP title": "Hybrid Drowsy SRAM and STT-RAM Buffer Designs for Dark-Silicon-Aware NoC.", "DBLP authors": ["Jia Zhan", "Jin Ouyang", "Fen Ge", "Jishen Zhao", "Yuan Xie"], "year": 2016, "MAG papers": [{"PaperId": 2319515669, "PaperTitle": "hybrid drowsy sram and stt ram buffer designs for dark silicon aware noc", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["nanjing university of aeronautics and astronautics", "university of california santa cruz", "university of california santa barbara", "nvidia", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "A Flexible Framework for the Automatic Generation of SBST Programs.", "DBLP authors": ["Andreas Riefert", "Riccardo Cantoro", "Matthias Sauer", "Matteo Sonza Reorda", "Bernd Becker"], "year": 2016, "MAG papers": [{"PaperId": 2334801967, "PaperTitle": "a flexible framework for the automatic generation of sbst programs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["polytechnic university of turin", "university of freiburg", "university of freiburg", "polytechnic university of turin", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "Leakage-Power-Aware Scheduling With Dual-Threshold Voltage Design.", "DBLP authors": ["Nan Wang", "Wei Zhong", "Cong Hao", "Song Chen", "Takeshi Yoshimura", "Yu Zhu"], "year": 2016, "MAG papers": [{"PaperId": 2332982257, "PaperTitle": "leakage power aware scheduling with dual threshold voltage design", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["east china university of science and technology", "waseda university", "waseda university", "university of science and technology of china", "east china university of science and technology", "university of science and technology of china"]}], "source": "ES"}, {"DBLP title": "Design Methodology for Voltage-Scaled Clock Distribution Networks.", "DBLP authors": ["Can Sitik", "Weicheng Liu", "Baris Taskin", "Emre Salman"], "year": 2016, "MAG papers": [{"PaperId": 2326765630, "PaperTitle": "design methodology for voltage scaled clock distribution networks", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["drexel university", "stony brook university", "stony brook university", "drexel university"]}], "source": "ES"}, {"DBLP title": "Efficient Data Placement for Improving Data Access Performance on Domain-Wall Memory.", "DBLP authors": ["Xianzhang Chen", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Chun Jason Xue", "Weiwen Jiang", "Yuangang Wang"], "year": 2016, "MAG papers": [{"PaperId": 2320746669, "PaperTitle": "efficient data placement for improving data access performance on domain wall memory", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["chongqing university", "chongqing university", "city university of hong kong", "huawei", "chongqing university", "chongqing university"]}], "source": "ES"}, {"DBLP title": "Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation.", "DBLP authors": ["Georgios Zervakis", "Kostas Tsoumanis", "Sotirios Xydis", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "year": 2016, "MAG papers": [{"PaperId": 2323130283, "PaperTitle": "design efficient approximate multiplication circuits through partial product perforation", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national technical university of athens", "national technical university of athens", "national technical university of athens", "national technical university of athens", "national technical university of athens"]}], "source": "ES"}, {"DBLP title": "Hybrid L2 NUCA Design and Management Considering Data Access Latency, Energy Efficiency, and Storage Lifetime.", "DBLP authors": ["Seunghan Lee", "Kyungsu Kang", "Jongpil Jung", "Chong-Min Kyung"], "year": 2016, "MAG papers": [{"PaperId": 2319433846, "PaperTitle": "hybrid l2 nuca design and management considering data access latency energy efficiency and storage lifetime", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kaist", "kaist", "samsung", "samsung"]}], "source": "ES"}, {"DBLP title": "Utilization-Aware Self-Tuning Design for TLC Flash Storage Devices.", "DBLP authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Chei-Wei Tsao", "Chung-Yu Liu"], "year": 2016, "MAG papers": [{"PaperId": 2328155254, "PaperTitle": "utilization aware self tuning design for tlc flash storage devices", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "academia sinica"]}], "source": "ES"}, {"DBLP title": "Fixation Ratio of Error Location-Aware Strategy for Increased Reliable Retention Time of Flash Memory.", "DBLP authors": ["Debao Wei", "Liyan Qiao", "Shiyuan Wang", "Xiyuan Peng"], "year": 2016, "MAG papers": [{"PaperId": 2333940685, "PaperTitle": "fixation ratio of error location aware strategy for increased reliable retention time of flash memory", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["harbin institute of technology", "harbin institute of technology", "harbin institute of technology", "harbin institute of technology"]}], "source": "ES"}, {"DBLP title": "Frequency-Boost Jitter Reduction for Voltage-Controlled Ring Oscillators.", "DBLP authors": ["Tsung-Hsueh Lee", "Pamela Abshire"], "year": 2016, "MAG papers": [{"PaperId": 2324756981, "PaperTitle": "frequency boost jitter reduction for voltage controlled ring oscillators", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Stochastic Circuit Design and Performance Evaluation of Vector Quantization for Different Error Measures.", "DBLP authors": ["Ran Wang", "Jie Han", "Bruce F. Cockburn", "Duncan G. Elliott"], "year": 2016, "MAG papers": [{"PaperId": 2319292801, "PaperTitle": "stochastic circuit design and performance evaluation of vector quantization for different error measures", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of alberta", "university of alberta", "university of alberta", "university of alberta"]}], "source": "ES"}, {"DBLP title": "Fully Integrated 10-GHz Active Circulator and Quasi-Circulator Using Bridged-T Networks in Standard CMOS.", "DBLP authors": ["Sen Wang", "Chih-Hsuan Lee", "Yan-Bin Wu"], "year": 2016, "MAG papers": [{"PaperId": 2330123107, "PaperTitle": "fully integrated 10 ghz active circulator and quasi circulator using bridged t networks in standard cmos", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national taipei university of technology", null, "national taipei university of technology"]}], "source": "ES"}, {"DBLP title": "A Fine-Grained Control Flow Integrity Approach Against Runtime Memory Attacks for Embedded Systems.", "DBLP authors": ["Sanjeev Das", "Wei Zhang", "Yang Liu"], "year": 2016, "MAG papers": [{"PaperId": 2346595863, "PaperTitle": "a fine grained control flow integrity approach against runtime memory attacks for embedded systems", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["nanyang technological university", "nanyang technological university", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Reconfigurable Systolic Array: From Architecture to Physical Design for NML.", "DBLP authors": ["Giovanni Causapruno", "Fabrizio Riente", "Giovanna Turvani", "Marco Vacca", "Massimo Ruo Roch", "Maurizio Zamboni", "Mariagrazia Graziano"], "year": 2016, "MAG papers": [{"PaperId": 2337949091, "PaperTitle": "reconfigurable systolic array from architecture to physical design for nml", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "A Study of 3-D Power Delivery Networks With Multiple Clock Domains.", "DBLP authors": ["Aida Todri-Sanial", "Yuanqing Cheng"], "year": 2016, "MAG papers": [{"PaperId": 2337632641, "PaperTitle": "a study of 3 d power delivery networks with multiple clock domains", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["centre national de la recherche scientifique", "beihang university"]}], "source": "ES"}, {"DBLP title": "All-Digital ON-Chip Process Sensor Using Ratioed Inverter-Based Ring Oscillator.", "DBLP authors": ["Young-Jae An", "Dong-Hoon Jung", "Kyungho Ryu", "Hyuck-Sang Yim", "Seong-Ook Jung"], "year": 2016, "MAG papers": [{"PaperId": 2357026499, "PaperTitle": "all digital on chip process sensor using ratioed inverter based ring oscillator", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["sk hynix", "yonsei university", "samsung", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "EMBIRA: An Accelerator for Model-Based Iterative Reconstruction.", "DBLP authors": ["Junshi Liu", "Swagath Venkataramani", "Singanallur V. Venkatakrishnan", "Yun Pan", "Charles A. Bouman", "Anand Raghunathan"], "year": 2016, "MAG papers": [{"PaperId": 2344450670, "PaperTitle": "embira an accelerator for model based iterative reconstruction", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["zhejiang university", "purdue university", "purdue university", "purdue university", "purdue university", "lawrence berkeley national laboratory"]}], "source": "ES"}, {"DBLP title": "Low-Latency ECDSA Signature Verification - A Road Toward Safer Traffic.", "DBLP authors": ["Miroslav Knezevic", "Ventzislav Nikov", "Peter Rombouts"], "year": 2016, "MAG papers": [{"PaperId": 2404488291, "PaperTitle": "low latency ecdsa signature verification a road toward safer traffic", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["nxp semiconductors", "nxp semiconductors", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology.", "DBLP authors": ["Yavar Safaei Mehrabani", "Mohammad Eshghi"], "year": 2016, "MAG papers": [{"PaperId": 2340158304, "PaperTitle": "noise and process variation tolerant low power high speed and low energy full adders in cnfet technology", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["shahid beheshti university", null]}], "source": "ES"}, {"DBLP title": "Temperature and Voltage Measurement for Field Test Using an Aging-Tolerant Monitor.", "DBLP authors": ["Yousuke Miyake", "Yasuo Sato", "Seiji Kajihara", "Yukiya Miura"], "year": 2016, "MAG papers": [{"PaperId": 2317523264, "PaperTitle": "temperature and voltage measurement for field test using an aging tolerant monitor", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tokyo metropolitan university", "kyushu institute of technology", "kyushu institute of technology", "kyushu institute of technology"]}], "source": "ES"}, {"DBLP title": "A Cache-Assisted Scratchpad Memory for Multiple-Bit-Error Correction.", "DBLP authors": ["Hamed Farbeh", "Nooshin Sadat Mirzadeh", "Nahid Farhady Ghalaty", "Seyed Ghassem Miremadi", "Mahdi Fazeli", "Hossein Asadi"], "year": 2016, "MAG papers": [{"PaperId": 2337807743, "PaperTitle": "a cache assisted scratchpad memory for multiple bit error correction", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sharif university of technology", "sharif university of technology", "sharif university of technology", "sharif university of technology", "sharif university of technology", "iran university of science and technology"]}], "source": "ES"}, {"DBLP title": "Alleviating Through-Silicon-Via Electromigration for 3-D Integrated Circuits Taking Advantage of Self-Healing Effect.", "DBLP authors": ["Yuanqing Cheng", "Aida Todri-Sanial", "Jianlei Yang", "Weisheng Zhao"], "year": 2016, "MAG papers": [{"PaperId": 2338152143, "PaperTitle": "alleviating through silicon via electromigration for 3 d integrated circuits taking advantage of self healing effect", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["beihang university", "university of pittsburgh", "beihang university", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Golay-Correlator Window-Based Noise Cancellation Equalization Technique for 60-GHz Wireless OFDM/SC Receiver.", "DBLP authors": ["Chih-Feng Wu", "Wei-Chang Liu", "Chia-Chun Tsui", "Chun-Yi Liu", "Meng-Siou Sie", "Shyh-Jye Jou"], "year": 2016, "MAG papers": [{"PaperId": 2342430562, "PaperTitle": "golay correlator window based noise cancellation equalization technique for 60 ghz wireless ofdm sc receiver", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "A 24- \u03bcW 12-bit 1-MS/s SAR ADC With Two-Step Decision DAC Switching in 110-nm CMOS.", "DBLP authors": ["Yung-Hui Chung", "Chia-Wei Yen", "Meng-Hsuan Wu"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Novel Wire Planning Schemes for Pin Minimization in Digital Microfluidic Biochips.", "DBLP authors": ["Pranab Roy", "Swati Saha", "Hafizur Rahaman", "Parthasarathi Dasgupta"], "year": 2016, "MAG papers": [{"PaperId": 2396660971, "PaperTitle": "novel wire planning schemes for pin minimization in digital microfluidic biochips", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["vlsi technology", null, "vlsi technology", "indian institute of management calcutta"]}], "source": "ES"}, {"DBLP title": "Defragmentation for Efficient Runtime Resource Management in NoC-Based Many-Core Systems.", "DBLP authors": ["Jim Ng", "Xiaohang Wang", "Amit Kumar Singh", "Terrence S. T. Mak"], "year": 2016, "MAG papers": [{"PaperId": 2342077212, "PaperTitle": "defragmentation for efficient runtime resource management in noc based many core systems", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of southampton", "university of york", "south china university of technology", "south china university of technology"]}], "source": "ES"}, {"DBLP title": "An Adaptive Process-Variation-Aware Technique for Power-Gating-Induced Power/Ground Noise Mitigation in MPSoC.", "DBLP authors": ["Zhe Wang", "Xuan Wang", "Jiang Xu", "Haoran Li", "Rafael K. V. Maeda", "Zhehui Wang", "Peng Yang", "Luan H. K. Duong", "Zhifei Wang"], "year": 2016, "MAG papers": [{"PaperId": 2346113994, "PaperTitle": "an adaptive process variation aware technique for power gating induced power ground noise mitigation in mpsoc", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Weighted Round Robin Configuration for Worst-Case Delay Optimization in Network-on-Chip.", "DBLP authors": ["Fahimeh Jafari", "Axel Jantsch", "Zhonghai Lu"], "year": 2016, "MAG papers": [{"PaperId": 26549463, "PaperTitle": "weighted round robin configuration for worst case delay optimization in network on chip", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["liverpool hope university", "vienna university of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Emulation-Based Analysis of System-on-Chip Performance Under Variations.", "DBLP authors": ["Vivek Joy Kozhikkottu", "Rangharajan Venkatesan", "Anand Raghunathan", "Sujit Dey"], "year": 2016, "MAG papers": [{"PaperId": 2344883001, "PaperTitle": "emulation based analysis of system on chip performance under variations", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "university of san diego", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Effective Radii of On-Chip Decoupling Capacitors Under Noise Constraint.", "DBLP authors": ["Jun Wang", "Jianmin Lu", "Yang Liu", "Xiuqin Chu", "Yushan Li"], "year": 2016, "MAG papers": [{"PaperId": 2359161038, "PaperTitle": "effective radii of on chip decoupling capacitors under noise constraint", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["xidian university", "xidian university", "xidian university", "xidian university", "xidian university"]}], "source": "ES"}, {"DBLP title": "A Highly Scalable Optical Network-on-Chip With Small Network Diameter and Deadlock Freedom.", "DBLP authors": ["Xiaolu Wang", "Huaxi Gu", "Yintang Yang", "Kun Wang", "Qinfen Hao"], "year": 2016, "MAG papers": [{"PaperId": 2395508525, "PaperTitle": "a highly scalable optical network on chip with small network diameter and deadlock freedom", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["xidian university", "xidian university", "xidian university", "huawei", "xidian university"]}], "source": "ES"}, {"DBLP title": "Architecture of Ring-Based Redundant TSV for Clustered Faults.", "DBLP authors": ["Wei-Hen Lo", "Kang Chi", "TingTing Hwang"], "year": 2016, "MAG papers": [{"PaperId": 2397543037, "PaperTitle": "architecture of ring based redundant tsv for clustered faults", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Efficiency Optimization of Silicon Photonic Links in 65-nm CMOS and 28-nm FDSOI Technology Nodes.", "DBLP authors": ["Robert Polster", "Yvain Thonnart", "Guillaume Waltener", "Jose-Luis Gonzalez Jimenez", "Eric Cassan"], "year": 2016, "MAG papers": [{"PaperId": 2343329434, "PaperTitle": "efficiency optimization of silicon photonic links in 65 nm cmos and 28 nm fdsoi technology nodes", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of paris sud", "commissariat a l energie atomique et aux energies alternatives", "commissariat a l energie atomique et aux energies alternatives", "commissariat a l energie atomique et aux energies alternatives", "commissariat a l energie atomique et aux energies alternatives"]}], "source": "ES"}, {"DBLP title": "Design Tradeoffs of Vertical RRAM-Based 3-D Cross-Point Array.", "DBLP authors": ["Pai-Yu Chen", "Zhiwei Li", "Shimeng Yu"], "year": 2016, "MAG papers": [{"PaperId": 2345132083, "PaperTitle": "design tradeoffs of vertical rram based 3 d cross point array", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "System-Level Power Analysis of a Multicore Multipower Domain Processor With ON-Chip Voltage Regulators.", "DBLP authors": ["Ayan Paul", "Sang Phill Park", "Dinesh Somasekhar", "Young Moon Kim", "Nitin Borkar", "Ulya R. Karpuzcu", "Chris H. Kim"], "year": 2016, "MAG papers": [{"PaperId": 2361579363, "PaperTitle": "system level power analysis of a multicore multipower domain processor with on chip voltage regulators", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["intel", "intel", "university of minnesota", "intel", "university of minnesota", "university of minnesota", "intel"]}], "source": "ES"}, {"DBLP title": "A High-SNR Projection-Based Atom Selection OMP Processor for Compressive Sensing.", "DBLP authors": ["Jin-Wei Jhang", "Yuan-Hao Huang"], "year": 2016, "MAG papers": [{"PaperId": 2353809413, "PaperTitle": "a high snr projection based atom selection omp processor for compressive sensing", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Designing Low Power and Durable Digital Blocks Using Shadow Nanoelectromechanical Relays.", "DBLP authors": ["Sadegh Yazdanshenas", "Behnam Khaleghi", "Paolo Ienne", "Hossein Asadi"], "year": 2016, "MAG papers": [{"PaperId": 2344619236, "PaperTitle": "designing low power and durable digital blocks using shadow nanoelectromechanical relays", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ecole polytechnique federale de lausanne", "sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "A Multimode Area-Efficient SCL Polar Decoder.", "DBLP authors": ["Chenrong Xiong", "Jun Lin", "Zhiyuan Yan"], "year": 2016, "MAG papers": [{"PaperId": 1831144764, "PaperTitle": "a multimode area efficient scl polar decoder", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["lehigh university", "lehigh university", "lehigh university"]}], "source": "ES"}, {"DBLP title": "5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications.", "DBLP authors": ["Yongsheng Xu", "Ge Wu", "Leonid Belostotski", "James W. Haslett"], "year": 2016, "MAG papers": [{"PaperId": 2354420835, "PaperTitle": "5 bit 5 gs s noninterleaved time based adc in 65 nm cmos for radio astronomy applications", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of calgary", "university of calgary", "university of calgary", "university of calgary"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Adaptive Hardware Accelerator for Text Mining Application Kernels.", "DBLP authors": ["Robert Karam", "Ruchir Puri", "Swarup Bhunia"], "year": 2016, "MAG papers": [{"PaperId": 2369950074, "PaperTitle": "energy efficient adaptive hardware accelerator for text mining application kernels", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of florida", "university of florida", "ibm"]}], "source": "ES"}, {"DBLP title": "Optimizing the Implementation of SEC-DAEC Codes in FPGAs.", "DBLP authors": ["Alfonso S\u00e1nchez-Maci\u00e1n", "Pedro Reviriego", "Juan Antonio Maestro"], "year": 2016, "MAG papers": [{"PaperId": 2347197634, "PaperTitle": "optimizing the implementation of sec daec codes in fpgas", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Asymmetrical Dead-Time Control Driver for Buck Regulator.", "DBLP authors": ["Chundong Wu", "Wang Ling Goh", "Chiang Liang Kok", "Liter Siek", "Yat-Hei Lam", "Xi Zhu", "Ravinder Pal Singh"], "year": 2016, "MAG papers": [{"PaperId": 2335912995, "PaperTitle": "asymmetrical dead time control driver for buck regulator", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "agency for science technology and research", "nanyang technological university", "nanyang technological university", "agency for science technology and research"]}], "source": "ES"}, {"DBLP title": "A Calibration Technique for Bang-Bang ADPLLs Using Jitter Distribution Monitoring.", "DBLP authors": ["Sebastian H\u00f6ppner", "Johannes Partzsch", "Johannes Neumann", "Ren\u00e9 Sch\u00fcffny", "Christian Mayr"], "year": 2016, "MAG papers": [{"PaperId": 2364515252, "PaperTitle": "a calibration technique for bang bang adplls using jitter distribution monitoring", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology", "dresden university of technology"]}], "source": "ES"}]