****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 22:59:34 2023
****************************************

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.606
  Critical Path Slack:                    1.085
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   2.126
  Critical Path Slack:                   -0.576
  Total Negative Slack:                  -7.048
  No. of Violating Paths:                    32
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           12
  Critical Path Length:                   3.630
  Critical Path Slack:                   -0.365
  Total Negative Slack:                  -7.447
  No. of Violating Paths:                    26
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   2.951
  Critical Path Slack:                    0.143
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_pclk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           33
  Critical Path Length:                   8.167
  Critical Path Slack:                   -0.105
  Total Negative Slack:                  -1.727
  No. of Violating Paths:                    27
  ---------------------------------------------

  Timing Path Group 'group_sdram' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   4.592
  Critical Path Slack:                   -0.148
  Total Negative Slack:                 -31.760
  No. of Violating Paths:                   778
  ---------------------------------------------

  Timing Path Group 'group_sys' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           38
  Critical Path Length:                   6.953
  Critical Path Slack:                    3.040
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.725
  Critical Path Slack:                   -0.183
  Total Negative Slack:                  -0.647
  No. of Violating Paths:                    13
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3295
  Leaf Cell Count:                        48424
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              68088.555
  Total cell area:                   390720.500
  Design Area:                       458809.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           191958
  sequential_clock_pulse_width Count:         1
  max_capacitance Count:                     99
  min_capacitance Count:                     16
  max_transition Count:                      29
  sequential_clock_pulse_width Cost:     -0.090
  max_capacitance Cost:                -800.614
  min_capacitance Cost:                  -1.424
  max_transition Cost:                   -0.828
  Total DRC Cost:                      -802.956
  ---------------------------------------------

1
