Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Feb 07 23:37:46 2017
| Host         : 2002-12 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file knightrider_control_sets_placed.rpt
| Design       : knightrider
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------+-----------------------------+------------------+----------------+
|            Clock Signal            |   Enable Signal  |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------------+------------------+-----------------------------+------------------+----------------+
|  clk1_IBUF_BUFG                    | ratecounter/E[0] | addrcounter/temp            |                1 |              5 |
|  ratecounter/limit_inferred__0_n_0 |                  |                             |                4 |             11 |
|  clk1_IBUF_BUFG                    | ce_IBUF          | ratecounter/temp[0]_i_1_n_0 |                6 |             24 |
|  clk1_IBUF_BUFG                    |                  |                             |                9 |             33 |
+------------------------------------+------------------+-----------------------------+------------------+----------------+


