<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="hls_sources/finn_feeder_chiplet.cpp:40:33" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem" VarName="ext_mem" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" OrigID="VITIS_LOOP_39_3.load.9" OrigAccess-DebugLoc="hls_sources/finn_feeder_chiplet.cpp:40:33" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="hls_sources/finn_feeder_chiplet.cpp:40:33" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem" VarName="ext_mem" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" OrigID="VITIS_LOOP_39_3.load.17" OrigAccess-DebugLoc="hls_sources/finn_feeder_chiplet.cpp:40:33" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="hls_sources/finn_feeder_chiplet.cpp:40:33" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem" VarName="ext_mem" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" OrigID="VITIS_LOOP_39_3.load.27" OrigAccess-DebugLoc="hls_sources/finn_feeder_chiplet.cpp:40:33" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="hls_sources/finn_feeder_chiplet.cpp:40:33" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem" VarName="ext_mem" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" OrigID="VITIS_LOOP_39_3.load.37" OrigAccess-DebugLoc="hls_sources/finn_feeder_chiplet.cpp:40:33" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="hls_sources/finn_feeder_chiplet.cpp:51:19" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem" VarName="done_irq" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" OrigID="for.inc22.store.9" OrigAccess-DebugLoc="hls_sources/finn_feeder_chiplet.cpp:51:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="hls_sources/finn_feeder_chiplet.cpp:30:19" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem" VarName="done_irq" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" OrigID="VITIS_LOOP_34_2.store.2" OrigAccess-DebugLoc="hls_sources/finn_feeder_chiplet.cpp:30:19" OrigDirection="write"/>
</VitisHLS:BurstInfo>

