+incdir+$ROOT/sim
+incdir+$ROOT/sim/sim_picorvsoc
+incdir+$RTL_ROOT
+incdir+$RTL_ROOT/sim_model
+incdir+$RTL_ROOT/sim_model/mdl_picorvsoc
// ***********************/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**
// picorv32             /**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/***
// *********************/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/****
$RTL_ROOT/sim_model/mdl_picorvsoc/ice40up5k_spram.sv
$RTL_ROOT/sim_model/mdl_picorvsoc/icebreaker.sv
$RTL_ROOT/sim_model/mdl_picorvsoc/icebreaker_tb.sv
$RTL_ROOT/sim_model/mdl_picorvsoc/picosoc.sv
$RTL_ROOT/sim_model/mdl_picorvsoc/simpleuart.sv
$RTL_ROOT/sim_model/mdl_picorvsoc/spiflash.sv
$RTL_ROOT/sim_model/mdl_picorvsoc/spiflash_tb.sv
$RTL_ROOT/sim_model/mdl_picorvsoc/spimemio.sv