#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\PROGRA~3\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\PROGRA~3\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\PROGRA~3\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\PROGRA~3\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\PROGRA~3\iverilog\lib\ivl\va_math.vpi";
S_000001d0edf3d640 .scope module, "ultrasonicModem300k_benchmk" "ultrasonicModem300k_benchmk" 2 4;
 .timescale -9 -9;
v000001d0edf44280_0 .var "clk100", 0 0;
v000001d0edf44460_0 .var "data_in", 0 0;
v000001d0edf43b00_0 .var "enable", 0 0;
v000001d0edf43d80_0 .net "fsk_out", 0 0, v000001d0edf44a00_0;  1 drivers
S_000001d0edf3d7d0 .scope module, "c1" "ultrasonicModem300k" 2 8, 3 1 0, S_000001d0edf3d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /INPUT 1 "fsk_in";
    .port_info 4 /OUTPUT 1 "fsk_out";
    .port_info 5 /OUTPUT 1 "data_out";
P_000001d0edf133a0 .param/l "COUNTER_MAX_BIT0" 0 3 11, +C4<00000000000000000000000010110111>;
P_000001d0edf133d8 .param/l "COUNTER_MAX_BIT1" 0 3 12, +C4<00000000000000000000000010010011>;
L_000001d0edf39ff0 .functor NOT 1, v000001d0edf43ce0_0, C4<0>, C4<0>, C4<0>;
L_000001d0edf3a6f0 .functor XOR 1, v000001d0edf44280_0, L_000001d0edf39ff0, C4<0>, C4<0>;
L_000001d0edf3a530 .functor NOT 1, L_000001d0edf3a6f0, C4<0>, C4<0>, C4<0>;
v000001d0edf4e490_0 .net *"_ivl_0", 0 0, L_000001d0edf39ff0;  1 drivers
v000001d0edf4e530_0 .net *"_ivl_2", 0 0, L_000001d0edf3a6f0;  1 drivers
v000001d0edf4e5d0_0 .var "arr", 7 0;
v000001d0edf4e670_0 .net "clk", 0 0, v000001d0edf44280_0;  1 drivers
v000001d0edf43ba0_0 .net "clk100", 0 0, L_000001d0edf3a530;  1 drivers
v000001d0edf44820_0 .var "counter_bit", 7 0;
v000001d0edf448c0_0 .net "data_in", 0 0, v000001d0edf44460_0;  1 drivers
v000001d0edf44500_0 .net "data_out", 0 0, v000001d0edf3d960_0;  1 drivers
v000001d0edf44640_0 .net "enable", 0 0, v000001d0edf43b00_0;  1 drivers
v000001d0edf44960_0 .net "fsk_in", 0 0, v000001d0edf44a00_0;  alias, 1 drivers
v000001d0edf44a00_0 .var "fsk_out", 0 0;
v000001d0edf43ce0_0 .var "temp_mul", 0 0;
E_000001d0edf37620 .event anyedge, v000001d0edf448c0_0;
E_000001d0edf50670 .event posedge, v000001d0edf43ba0_0;
S_000001d0edf48560 .scope module, "dem" "fsk_demodulator" 3 34, 4 1 0, S_000001d0edf3d7d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "fsk_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_000001d0edf486f0 .param/l "COUNTER_MAX" 0 4 8, +C4<00000000000000000010011100010000>;
P_000001d0edf48728 .param/l "PERIODS_NOISE" 0 4 14, +C4<00000000000000000000000000010100>;
P_000001d0edf48760 .param/l "PERIODS_TO_MEASURE" 0 4 9, +C4<00000000000000000000000000000010>;
P_000001d0edf48798 .param/l "THRESHOLD0" 0 4 10, +C4<0000000000000000000000000000000000000000000000000000000100011100>;
P_000001d0edf487d0 .param/l "THRESHOLD1" 0 4 11, +C4<0000000000000000000000000000000000000000000000000000000100101100>;
P_000001d0edf48808 .param/l "THRESHOLD2" 0 4 12, +C4<00000000000000000000000001100001>;
P_000001d0edf48840 .param/l "THRESHOLD3" 0 4 13, +C4<00000000000000000000000001100111>;
v000001d0edf3bce0_0 .net "clk", 0 0, v000001d0edf44280_0;  alias, 1 drivers
v000001d0edf13180_0 .var "counter", 13 0;
v000001d0edf3d960_0 .var "data_out", 0 0;
v000001d0edf48880_0 .net "fsk_in", 0 0, v000001d0edf44a00_0;  alias, 1 drivers
v000001d0edf48920_0 .var "fsk_in_last", 0 0;
v000001d0edf4e350_0 .var "period_sum", 15 0;
v000001d0edf4e3f0_0 .var "periods_measured", 8 0;
E_000001d0edf50530 .event posedge, v000001d0edf3bce0_0;
    .scope S_000001d0edf48560;
T_0 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v000001d0edf13180_0, 0, 14;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0edf48920_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001d0edf4e350_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001d0edf4e3f0_0, 0, 9;
    %end;
    .thread T_0;
    .scope S_000001d0edf48560;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0edf3d960_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001d0edf48560;
T_2 ;
    %wait E_000001d0edf50530;
    %load/vec4 v000001d0edf48880_0;
    %assign/vec4 v000001d0edf48920_0, 0;
    %load/vec4 v000001d0edf48880_0;
    %load/vec4 v000001d0edf48920_0;
    %cmp/ne;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001d0edf4e3f0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v000001d0edf4e350_0;
    %load/vec4 v000001d0edf13180_0;
    %pad/u 16;
    %add;
    %assign/vec4 v000001d0edf4e350_0, 0;
    %load/vec4 v000001d0edf4e3f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001d0edf4e3f0_0, 0;
T_2.2 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001d0edf13180_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d0edf13180_0;
    %pad/u 32;
    %cmpi/u 10000, 0, 32;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v000001d0edf13180_0;
    %addi 1, 0, 14;
    %assign/vec4 v000001d0edf13180_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v000001d0edf13180_0, 0, 14;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d0edf4e350_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001d0edf4e3f0_0, 0;
T_2.5 ;
T_2.1 ;
    %load/vec4 v000001d0edf4e3f0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v000001d0edf4e350_0;
    %pad/u 64;
    %cmpi/u 284, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_2.10, 5;
    %load/vec4 v000001d0edf4e350_0;
    %pad/u 64;
    %cmpi/u 300, 0, 64;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d0edf3d960_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d0edf3d960_0, 0;
T_2.9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d0edf4e350_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001d0edf4e3f0_0, 0;
T_2.6 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d0edf3d7d0;
T_3 ;
    %pushi/vec4 183, 0, 8;
    %store/vec4 v000001d0edf44820_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d0edf4e5d0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_000001d0edf3d7d0;
T_4 ;
    %wait E_000001d0edf50670;
    %load/vec4 v000001d0edf43ce0_0;
    %inv;
    %assign/vec4 v000001d0edf43ce0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d0edf3d7d0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0edf44a00_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001d0edf3d7d0;
T_6 ;
    %wait E_000001d0edf50530;
    %load/vec4 v000001d0edf44640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001d0edf44820_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001d0edf44820_0, 0;
    %load/vec4 v000001d0edf44820_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000001d0edf4e5d0_0;
    %assign/vec4 v000001d0edf44820_0, 0;
    %load/vec4 v000001d0edf44a00_0;
    %inv;
    %assign/vec4 v000001d0edf44a00_0, 0;
T_6.2 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d0edf44a00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d0edf3d7d0;
T_7 ;
    %wait E_000001d0edf37620;
    %load/vec4 v000001d0edf448c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 183, 0, 8;
    %assign/vec4 v000001d0edf4e5d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 147, 0, 8;
    %assign/vec4 v000001d0edf4e5d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d0edf3d640;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0edf44280_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v000001d0edf44280_0;
    %inv;
    %store/vec4 v000001d0edf44280_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001d0edf3d640;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0edf44460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0edf44460_0, 0, 1;
    %delay 32000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0edf44460_0, 0, 1;
    %delay 33000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0edf44460_0, 0, 1;
    %delay 34000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0edf44460_0, 0, 1;
    %delay 37000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0edf44460_0, 0, 1;
    %delay 39000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0edf44460_0, 0, 1;
    %delay 41000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0edf44460_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001d0edf3d640;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0edf43b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0edf43b00_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001d0edf3d640;
T_11 ;
    %vpi_call 2 35 "$dumpfile", "ultrasonicModem300k_benchmk.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d0edf3d640 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ultrasonic-modem-300k_benchmk.v";
    "./ultrasonic-modem-300k.v";
    "fsk_demodulator.v";
