v 20110115 2
C 40000 40000 0 0 0 title-B.sym
T 50500 40900 9 20 1 0 0 0 1
PerspiC 1 RAM Byte
T 54000 40100 9 10 1 0 0 0 1
Robert Edwards, ANU, Sept. 2012
C 46500 44300 1 0 0 PerspiC1_Reg.sym
{
T 48100 50100 5 10 1 1 0 0 1
refdes=Reg
T 46500 51100 5 10 0 0 0 0 1
device=PerspiC1 Register
T 46500 50300 5 10 0 0 0 0 1
footprint=conn_39x1
}
C 52500 46100 1 0 0 9_bit_oc_buffer.sym
{
T 54200 50100 5 10 1 1 0 0 1
refdes=B1
T 52500 50500 5 10 0 0 0 0 1
device=9 Bit OC Buffer
}
C 52500 41600 1 0 0 9_bit_oc_buffer.sym
{
T 54200 45600 5 10 1 1 0 0 1
refdes=B2
T 52500 46000 5 10 0 0 0 0 1
device=9 Bit OC Buffer
}
N 49000 49100 52500 49100 4
N 49000 49700 51700 49700 4
N 51700 44900 51700 49700 4
N 51700 49400 52500 49400 4
N 49000 48500 49600 48500 4
N 49600 44300 49600 48800 4
N 49600 48800 52500 48800 4
N 49000 47900 49900 47900 4
N 49900 44000 49900 48500 4
N 49900 48500 52500 48500 4
N 49000 47300 50200 47300 4
N 50200 43400 50200 47900 4
N 50200 47900 52500 47900 4
N 49000 46700 50500 46700 4
N 50500 43100 50500 47600 4
N 50500 47600 52500 47600 4
N 49000 46100 50800 46100 4
N 50800 42800 50800 47300 4
N 50800 47300 52500 47300 4
N 49000 45500 51100 45500 4
N 51100 42500 51100 47000 4
N 51100 47000 52500 47000 4
N 49000 44900 51400 44900 4
N 51400 41900 51400 46400 4
N 51400 46400 52500 46400 4
N 49300 49100 49300 44600 4
N 49300 44600 52500 44600 4
N 49600 44300 52500 44300 4
N 49900 44000 52500 44000 4
N 50200 43400 52500 43400 4
N 50500 43100 52500 43100 4
N 50800 42800 52500 42800 4
N 51100 42500 52500 42500 4
N 51400 41900 52500 41900 4
C 55000 46300 1 0 0 out-1.sym
{
T 55000 46600 5 10 0 0 0 0 1
device=OUTPUT
T 55100 46500 5 10 1 1 0 0 1
refdes=PA8
}
C 55000 46900 1 0 0 out-1.sym
{
T 55000 47200 5 10 0 0 0 0 1
device=OUTPUT
T 55100 47100 5 10 1 1 0 0 1
refdes=PA7
}
C 55000 47200 1 0 0 out-1.sym
{
T 55000 47500 5 10 0 0 0 0 1
device=OUTPUT
T 55100 47400 5 10 1 1 0 0 1
refdes=PA6
}
C 55000 47500 1 0 0 out-1.sym
{
T 55000 47800 5 10 0 0 0 0 1
device=OUTPUT
T 55100 47700 5 10 1 1 0 0 1
refdes=PA5
}
C 55000 47800 1 0 0 out-1.sym
{
T 55000 48100 5 10 0 0 0 0 1
device=OUTPUT
T 55100 48000 5 10 1 1 0 0 1
refdes=PA4
}
C 55000 48400 1 0 0 out-1.sym
{
T 55000 48700 5 10 0 0 0 0 1
device=OUTPUT
T 55100 48600 5 10 1 1 0 0 1
refdes=PA3
}
C 55000 48700 1 0 0 out-1.sym
{
T 55000 49000 5 10 0 0 0 0 1
device=OUTPUT
T 55100 48900 5 10 1 1 0 0 1
refdes=PA2
}
C 55000 49000 1 0 0 out-1.sym
{
T 55000 49300 5 10 0 0 0 0 1
device=OUTPUT
T 55100 49200 5 10 1 1 0 0 1
refdes=PA1
}
C 55000 49300 1 0 0 out-1.sym
{
T 55000 49600 5 10 0 0 0 0 1
device=OUTPUT
T 55100 49500 5 10 1 1 0 0 1
refdes=PA0
}
C 55000 41800 1 0 0 out-1.sym
{
T 55000 42100 5 10 0 0 0 0 1
device=OUTPUT
T 55100 42000 5 10 1 1 0 0 1
refdes=PB8
}
C 55000 42400 1 0 0 out-1.sym
{
T 55000 42700 5 10 0 0 0 0 1
device=OUTPUT
T 55100 42600 5 10 1 1 0 0 1
refdes=PB7
}
C 55000 42700 1 0 0 out-1.sym
{
T 55000 43000 5 10 0 0 0 0 1
device=OUTPUT
T 55100 42900 5 10 1 1 0 0 1
refdes=PB6
}
C 55000 43000 1 0 0 out-1.sym
{
T 55000 43300 5 10 0 0 0 0 1
device=OUTPUT
T 55100 43200 5 10 1 1 0 0 1
refdes=PB5
}
C 55000 43300 1 0 0 out-1.sym
{
T 55000 43600 5 10 0 0 0 0 1
device=OUTPUT
T 55100 43500 5 10 1 1 0 0 1
refdes=PB4
}
C 55000 43900 1 0 0 out-1.sym
{
T 55000 44200 5 10 0 0 0 0 1
device=OUTPUT
T 55100 44100 5 10 1 1 0 0 1
refdes=PB3
}
C 55000 44200 1 0 0 out-1.sym
{
T 55000 44500 5 10 0 0 0 0 1
device=OUTPUT
T 55100 44400 5 10 1 1 0 0 1
refdes=PB2
}
C 55000 44500 1 0 0 out-1.sym
{
T 55000 44800 5 10 0 0 0 0 1
device=OUTPUT
T 55100 44700 5 10 1 1 0 0 1
refdes=PB1
}
C 55000 44800 1 0 0 out-1.sym
{
T 55000 45100 5 10 0 0 0 0 1
device=OUTPUT
T 55100 45000 5 10 1 1 0 0 1
refdes=PB0
}
N 51700 44900 52500 44900 4
N 52500 45200 52300 45200 4
N 52300 42200 52300 45200 4
N 52300 43700 52500 43700 4
N 46000 42200 52500 42200 4
N 52500 49700 52000 49700 4
N 52000 43700 52000 49700 4
N 52000 48200 52500 48200 4
N 52000 46700 52500 46700 4
C 45400 49000 1 0 0 in-1.sym
{
T 45400 49300 5 10 0 0 0 0 1
device=INPUT
T 45500 49200 5 10 1 1 0 0 1
refdes=Din0
}
C 45400 48700 1 0 0 in-1.sym
{
T 45400 49000 5 10 0 0 0 0 1
device=INPUT
T 45500 48900 5 10 1 1 0 0 1
refdes=Din1
}
C 45400 48400 1 0 0 in-1.sym
{
T 45400 48700 5 10 0 0 0 0 1
device=INPUT
T 45500 48600 5 10 1 1 0 0 1
refdes=Din2
}
C 45400 48100 1 0 0 in-1.sym
{
T 45400 48400 5 10 0 0 0 0 1
device=INPUT
T 45500 48300 5 10 1 1 0 0 1
refdes=Din3
}
C 45400 46600 1 0 0 in-1.sym
{
T 45400 46900 5 10 0 0 0 0 1
device=INPUT
T 45500 46800 5 10 1 1 0 0 1
refdes=Din4
}
C 45400 46300 1 0 0 in-1.sym
{
T 45400 46600 5 10 0 0 0 0 1
device=INPUT
T 45500 46500 5 10 1 1 0 0 1
refdes=Din5
}
C 45400 46000 1 0 0 in-1.sym
{
T 45400 46300 5 10 0 0 0 0 1
device=INPUT
T 45500 46200 5 10 1 1 0 0 1
refdes=Din6
}
C 45400 45700 1 0 0 in-1.sym
{
T 45400 46000 5 10 0 0 0 0 1
device=INPUT
T 45500 45900 5 10 1 1 0 0 1
refdes=Din7
}
C 45400 44600 1 0 0 in-1.sym
{
T 45400 44900 5 10 0 0 0 0 1
device=INPUT
T 45500 44800 5 10 1 1 0 0 1
refdes=Din8
}
N 46000 49100 46500 49100 4
N 46500 48800 46000 48800 4
N 46000 48500 46500 48500 4
N 46500 48200 46000 48200 4
N 46000 46700 46500 46700 4
N 46500 46400 46000 46400 4
N 46000 46100 46500 46100 4
N 46500 45800 46000 45800 4
N 46000 44700 46500 44700 4
N 52000 43700 49900 43700 4
N 49900 43700 49900 43000 4
N 49900 43000 46000 43000 4
N 46000 47600 46500 47600 4
N 46400 44500 46400 47600 4
N 46100 44900 46100 49700 4
N 46100 49700 46500 49700 4
N 46100 47300 46500 47300 4
N 46100 44900 46500 44900 4
N 46500 45200 46400 45200 4
N 46400 44500 46500 44500 4
C 45400 42900 1 0 0 in-1.sym
{
T 45400 43200 5 10 0 0 0 0 1
device=INPUT
T 45500 43100 5 10 1 1 0 0 1
refdes=EnA
}
C 45400 42100 1 0 0 in-1.sym
{
T 45400 42400 5 10 0 0 0 0 1
device=INPUT
T 45500 42300 5 10 1 1 0 0 1
refdes=EnB
}
C 45400 47200 1 0 0 in-1.sym
{
T 45400 47500 5 10 0 0 0 0 1
device=INPUT
T 45500 47400 5 10 1 1 0 0 1
refdes=Set
}
C 45400 47500 1 0 0 in-1.sym
{
T 45400 47800 5 10 0 0 0 0 1
device=INPUT
T 45500 47700 5 10 1 1 0 0 1
refdes=\_Clr\_
}
N 46000 47300 46100 47300 4
