# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do project_signed_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul4x2_2x2Matrix.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:01 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed" C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul4x2_2x2Matrix.v 
# -- Compiling module Mul4x2_2x2Matrix
# 
# Top level modules:
# 	Mul4x2_2x2Matrix
# End time: 21:29:01 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:01 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed" C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul4bit.v 
# -- Compiling module Mul4bit
# 
# Top level modules:
# 	Mul4bit
# End time: 21:29:01 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul2vector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:01 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed" C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/Mul2vector.v 
# -- Compiling module Mul2vector
# 
# Top level modules:
# 	Mul2vector
# End time: 21:29:01 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/AddNbitSigned.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:01 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed" C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/RTL/main_signed/AddNbitSigned.v 
# -- Compiling module AddNbitSigned
# 
# Top level modules:
# 	AddNbitSigned
# End time: 21:29:01 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/DELL/OneDrive\ -\ ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/Synth/../RTL/main_signed {C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/Synth/../RTL/main_signed/TB_Mul4x2_2x2Matrix.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:01 on Apr 03,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/Synth/../RTL/main_signed" C:/Users/DELL/OneDrive - ptit.edu.vn/Documents/FPGA/NhatKyCongViec/240409/Project/Signed/Synth/../RTL/main_signed/TB_Mul4x2_2x2Matrix.sv 
# -- Compiling module TB_Mul4x2_2x2Matrix
# 
# Top level modules:
# 	TB_Mul4x2_2x2Matrix
# End time: 21:29:01 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  TB_Mul4x2_2x2Matrix
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" TB_Mul4x2_2x2Matrix 
# Start time: 21:29:01 on Apr 03,2024
# Loading sv_std.std
# Loading work.TB_Mul4x2_2x2Matrix
# Loading work.Mul4x2_2x2Matrix
# Loading work.Mul2vector
# Loading work.Mul4bit
# Loading work.AddNbitSigned
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Ma tran A
# [ -1   2]
# [  2   2]
# [  2   1]
# [  2   3]
# Ma tran B 
# [  6   5]
# [  1  -3]
# Ma tran ket qua
# [   -4   -11]
# [   14     4]
# [   13     7]
# [   15     1]
# Ma tran A
# [ -7   2]
# [  2   2]
# [  2   1]
# [  2   6]
# Ma tran B 
# [  6   5]
# [  1  -3]
# Ma tran ket qua
# [  -40   -41]
# [   14     4]
# [   13     7]
# [   18    -8]
# WARNING: No extended dataflow license exists
# A time value could not be extracted from the current line
# End time: 15:03:13 on Apr 04,2024, Elapsed time: 17:34:12
# Errors: 0, Warnings: 1
