// Seed: 2231927128
module module_0 #(
    parameter id_5 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire _id_5;
  input wire id_4;
  inout tri1 id_3;
  output wire id_2;
  output wire id_1;
  wire id_10 = id_9, id_11;
  assign id_3 = -1;
  wire [-1 : id_5] id_12;
endmodule
module module_1 #(
    parameter id_1 = 32'd57,
    parameter id_3 = 32'd97
) (
    _id_1,
    id_2
);
  inout wire id_2;
  input wire _id_1;
  parameter id_3 = 1;
  logic [id_1 : id_1] id_4;
  ;
  assign id_2 = id_2;
  wire [id_1 : -1] id_5;
  logic [-1 'b0 : id_3] id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_5,
      id_3,
      id_5,
      id_6,
      id_6,
      id_4
  );
  logic [-1 : -1] id_8;
  ;
  wire id_9;
endmodule
