<stg><name>sa_compute</name>


<trans_list>

<trans id="154" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="sa_buffer_a_li_ready_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="sa_buffer_a_li_ready_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="sa_buffer_b_tw_ready_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="5" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="sa_buffer_b_tw_ready_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="18" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_li), !map !18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_tw), !map !24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_ri), !map !28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_bw), !map !32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_ba), !map !36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %sa_buffer_a_li_ready), !map !40

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sa_buffer_a_li_value), !map !45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %sa_buffer_b_tw_ready), !map !49

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sa_buffer_b_tw_value), !map !53

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_ba_sa), !map !57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @sa_compute_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i2 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln35 = icmp eq i2 %i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %i = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln35, label %.preheader12.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="2">
<![CDATA[
:0  %zext_ln36 = zext i2 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sa_buffer_a_li_ready_1 = getelementptr [2 x i1]* %sa_buffer_a_li_ready, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="sa_buffer_a_li_ready_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1">
<![CDATA[
:2  %sa_buffer_a_li_ready_2 = load i1* %sa_buffer_a_li_ready_1, align 1

]]></Node>
<StgValue><ssdm name="sa_buffer_a_li_ready_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1">
<![CDATA[
:2  %sa_buffer_a_li_ready_2 = load i1* %sa_buffer_a_li_ready_1, align 1

]]></Node>
<StgValue><ssdm name="sa_buffer_a_li_ready_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %sa_buffer_a_li_ready_2, label %1, label %.loopexit.loopexit8

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sa_buffer_a_li_ready_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit8:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader12:0  %j_0 = phi i2 [ %j, %3 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:1  %icmp_ln43 = icmp eq i2 %j_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:3  %j = add i2 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %icmp_ln43, label %.preheader11.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="2">
<![CDATA[
:0  %zext_ln44 = zext i2 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sa_buffer_b_tw_ready_1 = getelementptr [2 x i1]* %sa_buffer_b_tw_ready, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="sa_buffer_b_tw_ready_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1">
<![CDATA[
:2  %sa_buffer_b_tw_ready_2 = load i1* %sa_buffer_b_tw_ready_1, align 1

]]></Node>
<StgValue><ssdm name="sa_buffer_b_tw_ready_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1">
<![CDATA[
:2  %sa_buffer_b_tw_ready_2 = load i1* %sa_buffer_b_tw_ready_1, align 1

]]></Node>
<StgValue><ssdm name="sa_buffer_b_tw_ready_2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %sa_buffer_b_tw_ready_2, label %.preheader12, label %.loopexit.loopexit7

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sa_buffer_b_tw_ready_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit7:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader11:0  %i_1 = phi i2 [ %i_3, %4 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader11:1  %icmp_ln51 = icmp eq i2 %i_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader11:3  %i_3 = add i2 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %icmp_ln51, label %.preheader10.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="2">
<![CDATA[
:0  %zext_ln52 = zext i2 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sa_buffer_a_li_value_1 = getelementptr [2 x i32]* %sa_buffer_a_li_value, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="sa_buffer_a_li_value_1"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1">
<![CDATA[
:5  %sa_buffer_a_li_value_2 = load i32* %sa_buffer_a_li_value_1, align 4

]]></Node>
<StgValue><ssdm name="sa_buffer_a_li_value_2"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sa_buffer_a_li_ready_3 = getelementptr [2 x i1]* %sa_buffer_a_li_ready, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="sa_buffer_a_li_ready_3"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  store i1 false, i1* %sa_buffer_a_li_ready_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:1  %tmp = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="3">
<![CDATA[
:2  %zext_ln52_1 = zext i3 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sa_pe_li_addr = getelementptr [4 x i32]* %sa_pe_li, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="sa_pe_li_addr"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1">
<![CDATA[
:5  %sa_buffer_a_li_value_2 = load i32* %sa_buffer_a_li_value_1, align 4

]]></Node>
<StgValue><ssdm name="sa_buffer_a_li_value_2"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:6  store i32 %sa_buffer_a_li_value_2, i32* %sa_pe_li_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader10:0  %j_1 = phi i2 [ %j_2, %5 ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader10:1  %icmp_ln57 = icmp eq i2 %j_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader10:3  %j_2 = add i2 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:4  br i1 %icmp_ln57, label %.preheader9.preheader, label %5

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="2">
<![CDATA[
:0  %zext_ln58 = zext i2 %j_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sa_buffer_b_tw_value_1 = getelementptr [2 x i32]* %sa_buffer_b_tw_value, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="sa_buffer_b_tw_value_1"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1">
<![CDATA[
:3  %sa_buffer_b_tw_value_2 = load i32* %sa_buffer_b_tw_value_1, align 4

]]></Node>
<StgValue><ssdm name="sa_buffer_b_tw_value_2"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sa_pe_tw_addr = getelementptr [4 x i32]* %sa_pe_tw, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="sa_pe_tw_addr"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1">
<![CDATA[
:3  %sa_buffer_b_tw_value_2 = load i32* %sa_buffer_b_tw_value_1, align 4

]]></Node>
<StgValue><ssdm name="sa_buffer_b_tw_value_2"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:4  store i32 %sa_buffer_b_tw_value_2, i32* %sa_pe_tw_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sa_buffer_b_tw_ready_3 = getelementptr [2 x i1]* %sa_buffer_b_tw_ready, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="sa_buffer_b_tw_ready_3"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  store i1 false, i1* %sa_buffer_b_tw_ready_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader9:0  %i_2 = phi i2 [ %i_5, %.preheader8.preheader ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:1  %icmp_ln63 = icmp eq i2 %i_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:3  %i_5 = add i2 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %icmp_ln63, label %.preheader6.0.preheader, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader8.preheader:0  %tmp_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="3">
<![CDATA[
.preheader8.preheader:1  %zext_ln65 = zext i3 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:5  %sa_pe_ri_addr = getelementptr [4 x i32]* %sa_pe_ri, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="sa_pe_ri_addr"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="2">
<![CDATA[
.preheader8.preheader:6  %sa_pe_ri_load = load i32* %sa_pe_ri_addr, align 4

]]></Node>
<StgValue><ssdm name="sa_pe_ri_load"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.0.preheader:0  br label %.preheader6.0

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8.preheader:2  %or_ln65 = or i3 %tmp_1, 1

]]></Node>
<StgValue><ssdm name="or_ln65"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.preheader8.preheader:3  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %or_ln65)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:4  %sa_pe_li_addr_1 = getelementptr [4 x i32]* %sa_pe_li, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="sa_pe_li_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="2">
<![CDATA[
.preheader8.preheader:6  %sa_pe_ri_load = load i32* %sa_pe_ri_addr, align 4

]]></Node>
<StgValue><ssdm name="sa_pe_ri_load"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
.preheader8.preheader:7  store i32 %sa_pe_ri_load, i32* %sa_pe_li_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:8  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader6.0:0  %j_3_0 = phi i2 [ %add_ln71, %6 ], [ 0, %.preheader6.0.preheader ]

]]></Node>
<StgValue><ssdm name="j_3_0"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6.0:1  %icmp_ln71 = icmp eq i2 %j_3_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.0:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6.0:3  %add_ln71 = add i2 %j_3_0, 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.0:4  br i1 %icmp_ln71, label %.preheader5.preheader, label %6

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="2">
<![CDATA[
:0  %zext_ln72 = zext i2 %j_3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sa_pe_bw_addr = getelementptr [4 x i32]* %sa_pe_bw, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="sa_pe_bw_addr"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="2">
<![CDATA[
:5  %sa_pe_bw_load = load i32* %sa_pe_bw_addr, align 4

]]></Node>
<StgValue><ssdm name="sa_pe_bw_load"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="112" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %xor_ln72 = xor i2 %j_3_0, -2

]]></Node>
<StgValue><ssdm name="xor_ln72"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="2">
<![CDATA[
:2  %zext_ln72_1 = zext i2 %xor_ln72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sa_pe_tw_addr_1 = getelementptr [4 x i32]* %sa_pe_tw, i64 0, i64 %zext_ln72_1

]]></Node>
<StgValue><ssdm name="sa_pe_tw_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="2">
<![CDATA[
:5  %sa_pe_bw_load = load i32* %sa_pe_bw_addr, align 4

]]></Node>
<StgValue><ssdm name="sa_pe_bw_load"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:6  store i32 %sa_pe_bw_load, i32* %sa_pe_tw_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader6.0

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5:0  %i_4 = phi i2 [ %i_6, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:1  %icmp_ln77 = icmp eq i2 %i_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:3  %i_6 = add i2 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln77, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader.preheader:0  %tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader:1  %zext_ln78 = zext i3 %tmp_3 to i4

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln92"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0  %j_4 = phi i2 [ %j_3, %7 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %icmp_ln78 = icmp eq i2 %j_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %j_3 = add i2 %j_4, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln78, label %.preheader5.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="2">
<![CDATA[
:0  %zext_ln79 = zext i2 %j_4 to i4

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %add_ln79 = add i4 %zext_ln78, %zext_ln79

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="4">
<![CDATA[
:2  %zext_ln79_1 = zext i4 %add_ln79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sa_pe_li_addr_2 = getelementptr [4 x i32]* %sa_pe_li, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="sa_pe_li_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sa_pe_tw_addr_2 = getelementptr [4 x i32]* %sa_pe_tw, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="sa_pe_tw_addr_2"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="2">
<![CDATA[
:8  %sa_pe_li_load = load i32* %sa_pe_li_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sa_pe_li_load"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="2">
<![CDATA[
:9  %sa_pe_tw_load = load i32* %sa_pe_tw_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sa_pe_tw_load"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sa_pe_ri_addr_1 = getelementptr [4 x i32]* %sa_pe_ri, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="sa_pe_ri_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sa_pe_bw_addr_1 = getelementptr [4 x i32]* %sa_pe_bw, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="sa_pe_bw_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sa_pe_ba_addr = getelementptr [4 x i32]* %sa_pe_ba, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="sa_pe_ba_addr"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="2">
<![CDATA[
:8  %sa_pe_li_load = load i32* %sa_pe_li_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sa_pe_li_load"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="2">
<![CDATA[
:9  %sa_pe_tw_load = load i32* %sa_pe_tw_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sa_pe_tw_load"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:14  store i32 %sa_pe_li_load, i32* %sa_pe_ri_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:15  store i32 %sa_pe_tw_load, i32* %sa_pe_bw_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="148" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="2">
<![CDATA[
:10  %sa_pe_ba_load = load i32* %sa_pe_ba_addr, align 4

]]></Node>
<StgValue><ssdm name="sa_pe_ba_load"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mul_ln14 = mul nsw i32 %sa_pe_tw_load, %sa_pe_li_load

]]></Node>
<StgValue><ssdm name="mul_ln14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="150" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="2">
<![CDATA[
:10  %sa_pe_ba_load = load i32* %sa_pe_ba_addr, align 4

]]></Node>
<StgValue><ssdm name="sa_pe_ba_load"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %add_ln14 = add nsw i32 %mul_ln14, %sa_pe_ba_load

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="32">
<![CDATA[
:13  store i32 %add_ln14, i32* %sa_pe_ba_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="188" name="sa_pe_li" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sa_pe_li"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="189" name="sa_pe_tw" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sa_pe_tw"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="190" name="sa_pe_ri" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sa_pe_ri"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="191" name="sa_pe_bw" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sa_pe_bw"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="192" name="sa_pe_ba" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sa_pe_ba"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="193" name="sa_buffer_a_li_ready" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sa_buffer_a_li_ready"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="194" name="sa_buffer_a_li_value" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sa_buffer_a_li_value"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="195" name="sa_buffer_b_tw_ready" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sa_buffer_b_tw_ready"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="196" name="sa_buffer_b_tw_value" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sa_buffer_b_tw_value"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="197" name="sa_ba_sa" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="sa_ba_sa"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="199" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="19">
</dataflow>
<dataflow id="200" from="sa_pe_li" to="specbitsmap_ln0" fromId="188" toId="19">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="20">
</dataflow>
<dataflow id="202" from="sa_pe_tw" to="specbitsmap_ln0" fromId="189" toId="20">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="21">
</dataflow>
<dataflow id="204" from="sa_pe_ri" to="specbitsmap_ln0" fromId="190" toId="21">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="22">
</dataflow>
<dataflow id="206" from="sa_pe_bw" to="specbitsmap_ln0" fromId="191" toId="22">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="23">
</dataflow>
<dataflow id="208" from="sa_pe_ba" to="specbitsmap_ln0" fromId="192" toId="23">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="24">
</dataflow>
<dataflow id="210" from="sa_buffer_a_li_ready" to="specbitsmap_ln0" fromId="193" toId="24">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="25">
</dataflow>
<dataflow id="212" from="sa_buffer_a_li_value" to="specbitsmap_ln0" fromId="194" toId="25">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="26">
</dataflow>
<dataflow id="214" from="sa_buffer_b_tw_ready" to="specbitsmap_ln0" fromId="195" toId="26">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="27">
</dataflow>
<dataflow id="216" from="sa_buffer_b_tw_value" to="specbitsmap_ln0" fromId="196" toId="27">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="28">
</dataflow>
<dataflow id="218" from="sa_ba_sa" to="specbitsmap_ln0" fromId="197" toId="28">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="219" toId="29">
</dataflow>
<dataflow id="222" from="sa_compute_str" to="spectopmodule_ln0" fromId="221" toId="29">
</dataflow>
<dataflow id="224" from="StgValue_223" to="i_0" fromId="223" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="225" from="br_ln35" to="i_0" fromId="30" toId="31">
</dataflow>
<dataflow id="226" from="i" to="i_0" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="sa_buffer_a_li_ready_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="227" from="br_ln36" to="i_0" fromId="41" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="228" from="i_0" to="icmp_ln35" fromId="31" toId="32">
</dataflow>
<dataflow id="230" from="StgValue_229" to="icmp_ln35" fromId="229" toId="32">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="231" toId="33">
</dataflow>
<dataflow id="234" from="StgValue_233" to="empty" fromId="233" toId="33">
</dataflow>
<dataflow id="236" from="StgValue_235" to="empty" fromId="235" toId="33">
</dataflow>
<dataflow id="237" from="StgValue_233" to="empty" fromId="233" toId="33">
</dataflow>
<dataflow id="238" from="i_0" to="i" fromId="31" toId="34">
</dataflow>
<dataflow id="240" from="StgValue_239" to="i" fromId="239" toId="34">
</dataflow>
<dataflow id="241" from="icmp_ln35" to="br_ln35" fromId="32" toId="35">
</dataflow>
<dataflow id="242" from="i_0" to="zext_ln36" fromId="31" toId="36">
</dataflow>
<dataflow id="243" from="sa_buffer_a_li_ready" to="sa_buffer_a_li_ready_1" fromId="193" toId="37">
</dataflow>
<dataflow id="245" from="StgValue_244" to="sa_buffer_a_li_ready_1" fromId="244" toId="37">
</dataflow>
<dataflow id="246" from="zext_ln36" to="sa_buffer_a_li_ready_1" fromId="36" toId="37">
</dataflow>
<dataflow id="247" from="sa_buffer_a_li_ready_1" to="sa_buffer_a_li_ready_2" fromId="37" toId="38">
</dataflow>
<dataflow id="248" from="sa_buffer_a_li_ready_1" to="sa_buffer_a_li_ready_2" fromId="37" toId="40">
</dataflow>
<dataflow id="249" from="sa_buffer_a_li_ready_2" to="br_ln36" fromId="40" toId="41">
</dataflow>
<dataflow id="250" from="j" to="j_0" fromId="46" toId="43">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="sa_buffer_b_tw_ready_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="251" from="br_ln44" to="j_0" fromId="53" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="252" from="StgValue_223" to="j_0" fromId="223" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="253" from="br_ln43" to="j_0" fromId="39" toId="43">
</dataflow>
<dataflow id="254" from="j_0" to="icmp_ln43" fromId="43" toId="44">
</dataflow>
<dataflow id="255" from="StgValue_229" to="icmp_ln43" fromId="229" toId="44">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="231" toId="45">
</dataflow>
<dataflow id="257" from="StgValue_233" to="empty_2" fromId="233" toId="45">
</dataflow>
<dataflow id="258" from="StgValue_235" to="empty_2" fromId="235" toId="45">
</dataflow>
<dataflow id="259" from="StgValue_233" to="empty_2" fromId="233" toId="45">
</dataflow>
<dataflow id="260" from="j_0" to="j" fromId="43" toId="46">
</dataflow>
<dataflow id="261" from="StgValue_239" to="j" fromId="239" toId="46">
</dataflow>
<dataflow id="262" from="icmp_ln43" to="br_ln43" fromId="44" toId="47">
</dataflow>
<dataflow id="263" from="j_0" to="zext_ln44" fromId="43" toId="48">
</dataflow>
<dataflow id="264" from="sa_buffer_b_tw_ready" to="sa_buffer_b_tw_ready_1" fromId="195" toId="49">
</dataflow>
<dataflow id="265" from="StgValue_244" to="sa_buffer_b_tw_ready_1" fromId="244" toId="49">
</dataflow>
<dataflow id="266" from="zext_ln44" to="sa_buffer_b_tw_ready_1" fromId="48" toId="49">
</dataflow>
<dataflow id="267" from="sa_buffer_b_tw_ready_1" to="sa_buffer_b_tw_ready_2" fromId="49" toId="50">
</dataflow>
<dataflow id="268" from="sa_buffer_b_tw_ready_1" to="sa_buffer_b_tw_ready_2" fromId="49" toId="52">
</dataflow>
<dataflow id="269" from="sa_buffer_b_tw_ready_2" to="br_ln44" fromId="52" toId="53">
</dataflow>
<dataflow id="270" from="i_3" to="i_1" fromId="58" toId="55">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="271" from="br_ln51" to="i_1" fromId="71" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="272" from="StgValue_223" to="i_1" fromId="223" toId="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="273" from="br_ln51" to="i_1" fromId="51" toId="55">
</dataflow>
<dataflow id="274" from="i_1" to="icmp_ln51" fromId="55" toId="56">
</dataflow>
<dataflow id="275" from="StgValue_229" to="icmp_ln51" fromId="229" toId="56">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="231" toId="57">
</dataflow>
<dataflow id="277" from="StgValue_235" to="empty_3" fromId="235" toId="57">
</dataflow>
<dataflow id="278" from="StgValue_235" to="empty_3" fromId="235" toId="57">
</dataflow>
<dataflow id="279" from="StgValue_235" to="empty_3" fromId="235" toId="57">
</dataflow>
<dataflow id="280" from="i_1" to="i_3" fromId="55" toId="58">
</dataflow>
<dataflow id="281" from="StgValue_239" to="i_3" fromId="239" toId="58">
</dataflow>
<dataflow id="282" from="icmp_ln51" to="br_ln51" fromId="56" toId="59">
</dataflow>
<dataflow id="283" from="i_1" to="zext_ln52" fromId="55" toId="60">
</dataflow>
<dataflow id="284" from="sa_buffer_a_li_value" to="sa_buffer_a_li_value_1" fromId="194" toId="61">
</dataflow>
<dataflow id="285" from="StgValue_244" to="sa_buffer_a_li_value_1" fromId="244" toId="61">
</dataflow>
<dataflow id="286" from="zext_ln52" to="sa_buffer_a_li_value_1" fromId="60" toId="61">
</dataflow>
<dataflow id="287" from="sa_buffer_a_li_value_1" to="sa_buffer_a_li_value_2" fromId="61" toId="62">
</dataflow>
<dataflow id="288" from="sa_buffer_a_li_ready" to="sa_buffer_a_li_ready_3" fromId="193" toId="63">
</dataflow>
<dataflow id="289" from="StgValue_244" to="sa_buffer_a_li_ready_3" fromId="244" toId="63">
</dataflow>
<dataflow id="290" from="zext_ln52" to="sa_buffer_a_li_ready_3" fromId="60" toId="63">
</dataflow>
<dataflow id="292" from="StgValue_291" to="store_ln53" fromId="291" toId="64">
</dataflow>
<dataflow id="293" from="sa_buffer_a_li_ready_3" to="store_ln53" fromId="63" toId="64">
</dataflow>
<dataflow id="295" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="tmp" fromId="294" toId="66">
</dataflow>
<dataflow id="296" from="i_1" to="tmp" fromId="55" toId="66">
</dataflow>
<dataflow id="297" from="StgValue_291" to="tmp" fromId="291" toId="66">
</dataflow>
<dataflow id="298" from="tmp" to="zext_ln52_1" fromId="66" toId="67">
</dataflow>
<dataflow id="299" from="sa_pe_li" to="sa_pe_li_addr" fromId="188" toId="68">
</dataflow>
<dataflow id="300" from="StgValue_244" to="sa_pe_li_addr" fromId="244" toId="68">
</dataflow>
<dataflow id="301" from="zext_ln52_1" to="sa_pe_li_addr" fromId="67" toId="68">
</dataflow>
<dataflow id="302" from="sa_buffer_a_li_value_1" to="sa_buffer_a_li_value_2" fromId="61" toId="69">
</dataflow>
<dataflow id="303" from="sa_buffer_a_li_value_2" to="store_ln52" fromId="69" toId="70">
</dataflow>
<dataflow id="304" from="sa_pe_li_addr" to="store_ln52" fromId="68" toId="70">
</dataflow>
<dataflow id="305" from="j_2" to="j_1" fromId="75" toId="72">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="306" from="br_ln57" to="j_1" fromId="86" toId="72">
<BackEdge/>
</dataflow>
<dataflow id="307" from="StgValue_223" to="j_1" fromId="223" toId="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="308" from="br_ln57" to="j_1" fromId="65" toId="72">
</dataflow>
<dataflow id="309" from="j_1" to="icmp_ln57" fromId="72" toId="73">
</dataflow>
<dataflow id="310" from="StgValue_229" to="icmp_ln57" fromId="229" toId="73">
</dataflow>
<dataflow id="311" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="231" toId="74">
</dataflow>
<dataflow id="312" from="StgValue_235" to="empty_4" fromId="235" toId="74">
</dataflow>
<dataflow id="313" from="StgValue_235" to="empty_4" fromId="235" toId="74">
</dataflow>
<dataflow id="314" from="StgValue_235" to="empty_4" fromId="235" toId="74">
</dataflow>
<dataflow id="315" from="j_1" to="j_2" fromId="72" toId="75">
</dataflow>
<dataflow id="316" from="StgValue_239" to="j_2" fromId="239" toId="75">
</dataflow>
<dataflow id="317" from="icmp_ln57" to="br_ln57" fromId="73" toId="76">
</dataflow>
<dataflow id="318" from="j_1" to="zext_ln58" fromId="72" toId="77">
</dataflow>
<dataflow id="319" from="sa_buffer_b_tw_value" to="sa_buffer_b_tw_value_1" fromId="196" toId="78">
</dataflow>
<dataflow id="320" from="StgValue_244" to="sa_buffer_b_tw_value_1" fromId="244" toId="78">
</dataflow>
<dataflow id="321" from="zext_ln58" to="sa_buffer_b_tw_value_1" fromId="77" toId="78">
</dataflow>
<dataflow id="322" from="sa_buffer_b_tw_value_1" to="sa_buffer_b_tw_value_2" fromId="78" toId="79">
</dataflow>
<dataflow id="323" from="sa_pe_tw" to="sa_pe_tw_addr" fromId="189" toId="81">
</dataflow>
<dataflow id="324" from="StgValue_244" to="sa_pe_tw_addr" fromId="244" toId="81">
</dataflow>
<dataflow id="325" from="zext_ln58" to="sa_pe_tw_addr" fromId="77" toId="81">
</dataflow>
<dataflow id="326" from="sa_buffer_b_tw_value_1" to="sa_buffer_b_tw_value_2" fromId="78" toId="82">
</dataflow>
<dataflow id="327" from="sa_buffer_b_tw_value_2" to="store_ln58" fromId="82" toId="83">
</dataflow>
<dataflow id="328" from="sa_pe_tw_addr" to="store_ln58" fromId="81" toId="83">
</dataflow>
<dataflow id="329" from="sa_buffer_b_tw_ready" to="sa_buffer_b_tw_ready_3" fromId="195" toId="84">
</dataflow>
<dataflow id="330" from="StgValue_244" to="sa_buffer_b_tw_ready_3" fromId="244" toId="84">
</dataflow>
<dataflow id="331" from="zext_ln58" to="sa_buffer_b_tw_ready_3" fromId="77" toId="84">
</dataflow>
<dataflow id="332" from="StgValue_291" to="store_ln59" fromId="291" toId="85">
</dataflow>
<dataflow id="333" from="sa_buffer_b_tw_ready_3" to="store_ln59" fromId="84" toId="85">
</dataflow>
<dataflow id="334" from="i_5" to="i_2" fromId="90" toId="87">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="335" from="br_ln63" to="i_2" fromId="102" toId="87">
<BackEdge/>
</dataflow>
<dataflow id="336" from="StgValue_223" to="i_2" fromId="223" toId="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="337" from="br_ln63" to="i_2" fromId="80" toId="87">
</dataflow>
<dataflow id="338" from="i_2" to="icmp_ln63" fromId="87" toId="88">
</dataflow>
<dataflow id="339" from="StgValue_229" to="icmp_ln63" fromId="229" toId="88">
</dataflow>
<dataflow id="340" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="231" toId="89">
</dataflow>
<dataflow id="341" from="StgValue_235" to="empty_5" fromId="235" toId="89">
</dataflow>
<dataflow id="342" from="StgValue_235" to="empty_5" fromId="235" toId="89">
</dataflow>
<dataflow id="343" from="StgValue_235" to="empty_5" fromId="235" toId="89">
</dataflow>
<dataflow id="344" from="i_2" to="i_5" fromId="87" toId="90">
</dataflow>
<dataflow id="345" from="StgValue_239" to="i_5" fromId="239" toId="90">
</dataflow>
<dataflow id="346" from="icmp_ln63" to="br_ln63" fromId="88" toId="91">
</dataflow>
<dataflow id="347" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="tmp_1" fromId="294" toId="92">
</dataflow>
<dataflow id="348" from="i_2" to="tmp_1" fromId="87" toId="92">
</dataflow>
<dataflow id="349" from="StgValue_291" to="tmp_1" fromId="291" toId="92">
</dataflow>
<dataflow id="350" from="tmp_1" to="zext_ln65" fromId="92" toId="93">
</dataflow>
<dataflow id="351" from="sa_pe_ri" to="sa_pe_ri_addr" fromId="190" toId="94">
</dataflow>
<dataflow id="352" from="StgValue_244" to="sa_pe_ri_addr" fromId="244" toId="94">
</dataflow>
<dataflow id="353" from="zext_ln65" to="sa_pe_ri_addr" fromId="93" toId="94">
</dataflow>
<dataflow id="354" from="sa_pe_ri_addr" to="sa_pe_ri_load" fromId="94" toId="95">
</dataflow>
<dataflow id="355" from="tmp_1" to="or_ln65" fromId="92" toId="97">
</dataflow>
<dataflow id="357" from="StgValue_356" to="or_ln65" fromId="356" toId="97">
</dataflow>
<dataflow id="359" from="_ssdm_op_BitConcatenate.i64.i61.i3" to="tmp_2" fromId="358" toId="98">
</dataflow>
<dataflow id="361" from="StgValue_360" to="tmp_2" fromId="360" toId="98">
</dataflow>
<dataflow id="362" from="or_ln65" to="tmp_2" fromId="97" toId="98">
</dataflow>
<dataflow id="363" from="sa_pe_li" to="sa_pe_li_addr_1" fromId="188" toId="99">
</dataflow>
<dataflow id="364" from="StgValue_244" to="sa_pe_li_addr_1" fromId="244" toId="99">
</dataflow>
<dataflow id="365" from="tmp_2" to="sa_pe_li_addr_1" fromId="98" toId="99">
</dataflow>
<dataflow id="366" from="sa_pe_ri_addr" to="sa_pe_ri_load" fromId="94" toId="100">
</dataflow>
<dataflow id="367" from="sa_pe_ri_load" to="store_ln65" fromId="100" toId="101">
</dataflow>
<dataflow id="368" from="sa_pe_li_addr_1" to="store_ln65" fromId="99" toId="101">
</dataflow>
<dataflow id="369" from="add_ln71" to="j_3_0" fromId="106" toId="103">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="370" from="br_ln71" to="j_3_0" fromId="117" toId="103">
<BackEdge/>
</dataflow>
<dataflow id="371" from="StgValue_223" to="j_3_0" fromId="223" toId="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="372" from="br_ln71" to="j_3_0" fromId="96" toId="103">
</dataflow>
<dataflow id="373" from="j_3_0" to="icmp_ln71" fromId="103" toId="104">
</dataflow>
<dataflow id="374" from="StgValue_229" to="icmp_ln71" fromId="229" toId="104">
</dataflow>
<dataflow id="375" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="231" toId="105">
</dataflow>
<dataflow id="376" from="StgValue_235" to="empty_6" fromId="235" toId="105">
</dataflow>
<dataflow id="377" from="StgValue_235" to="empty_6" fromId="235" toId="105">
</dataflow>
<dataflow id="378" from="StgValue_235" to="empty_6" fromId="235" toId="105">
</dataflow>
<dataflow id="379" from="j_3_0" to="add_ln71" fromId="103" toId="106">
</dataflow>
<dataflow id="380" from="StgValue_239" to="add_ln71" fromId="239" toId="106">
</dataflow>
<dataflow id="381" from="icmp_ln71" to="br_ln71" fromId="104" toId="107">
</dataflow>
<dataflow id="382" from="j_3_0" to="zext_ln72" fromId="103" toId="108">
</dataflow>
<dataflow id="383" from="sa_pe_bw" to="sa_pe_bw_addr" fromId="191" toId="109">
</dataflow>
<dataflow id="384" from="StgValue_244" to="sa_pe_bw_addr" fromId="244" toId="109">
</dataflow>
<dataflow id="385" from="zext_ln72" to="sa_pe_bw_addr" fromId="108" toId="109">
</dataflow>
<dataflow id="386" from="sa_pe_bw_addr" to="sa_pe_bw_load" fromId="109" toId="110">
</dataflow>
<dataflow id="387" from="j_3_0" to="xor_ln72" fromId="103" toId="112">
</dataflow>
<dataflow id="388" from="StgValue_229" to="xor_ln72" fromId="229" toId="112">
</dataflow>
<dataflow id="389" from="xor_ln72" to="zext_ln72_1" fromId="112" toId="113">
</dataflow>
<dataflow id="390" from="sa_pe_tw" to="sa_pe_tw_addr_1" fromId="189" toId="114">
</dataflow>
<dataflow id="391" from="StgValue_244" to="sa_pe_tw_addr_1" fromId="244" toId="114">
</dataflow>
<dataflow id="392" from="zext_ln72_1" to="sa_pe_tw_addr_1" fromId="113" toId="114">
</dataflow>
<dataflow id="393" from="sa_pe_bw_addr" to="sa_pe_bw_load" fromId="109" toId="115">
</dataflow>
<dataflow id="394" from="sa_pe_bw_load" to="store_ln72" fromId="115" toId="116">
</dataflow>
<dataflow id="395" from="sa_pe_tw_addr_1" to="store_ln72" fromId="114" toId="116">
</dataflow>
<dataflow id="396" from="i_6" to="i_4" fromId="121" toId="118">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="397" from="br_ln0" to="i_4" fromId="140" toId="118">
<BackEdge/>
</dataflow>
<dataflow id="398" from="StgValue_223" to="i_4" fromId="223" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="399" from="br_ln77" to="i_4" fromId="111" toId="118">
</dataflow>
<dataflow id="400" from="i_4" to="icmp_ln77" fromId="118" toId="119">
</dataflow>
<dataflow id="401" from="StgValue_229" to="icmp_ln77" fromId="229" toId="119">
</dataflow>
<dataflow id="402" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="231" toId="120">
</dataflow>
<dataflow id="403" from="StgValue_235" to="empty_7" fromId="235" toId="120">
</dataflow>
<dataflow id="404" from="StgValue_235" to="empty_7" fromId="235" toId="120">
</dataflow>
<dataflow id="405" from="StgValue_235" to="empty_7" fromId="235" toId="120">
</dataflow>
<dataflow id="406" from="i_4" to="i_6" fromId="118" toId="121">
</dataflow>
<dataflow id="407" from="StgValue_239" to="i_6" fromId="239" toId="121">
</dataflow>
<dataflow id="408" from="icmp_ln77" to="br_ln77" fromId="119" toId="122">
</dataflow>
<dataflow id="409" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="tmp_3" fromId="294" toId="123">
</dataflow>
<dataflow id="410" from="i_4" to="tmp_3" fromId="118" toId="123">
</dataflow>
<dataflow id="411" from="StgValue_291" to="tmp_3" fromId="291" toId="123">
</dataflow>
<dataflow id="412" from="tmp_3" to="zext_ln78" fromId="123" toId="124">
</dataflow>
<dataflow id="413" from="j_3" to="j_4" fromId="131" toId="128">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="414" from="br_ln78" to="j_4" fromId="153" toId="128">
<BackEdge/>
</dataflow>
<dataflow id="415" from="StgValue_223" to="j_4" fromId="223" toId="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="416" from="br_ln78" to="j_4" fromId="125" toId="128">
</dataflow>
<dataflow id="417" from="j_4" to="icmp_ln78" fromId="128" toId="129">
</dataflow>
<dataflow id="418" from="StgValue_229" to="icmp_ln78" fromId="229" toId="129">
</dataflow>
<dataflow id="419" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="231" toId="130">
</dataflow>
<dataflow id="420" from="StgValue_235" to="empty_8" fromId="235" toId="130">
</dataflow>
<dataflow id="421" from="StgValue_235" to="empty_8" fromId="235" toId="130">
</dataflow>
<dataflow id="422" from="StgValue_235" to="empty_8" fromId="235" toId="130">
</dataflow>
<dataflow id="423" from="j_4" to="j_3" fromId="128" toId="131">
</dataflow>
<dataflow id="424" from="StgValue_239" to="j_3" fromId="239" toId="131">
</dataflow>
<dataflow id="425" from="icmp_ln78" to="br_ln78" fromId="129" toId="132">
</dataflow>
<dataflow id="426" from="j_4" to="zext_ln79" fromId="128" toId="133">
</dataflow>
<dataflow id="427" from="zext_ln78" to="add_ln79" fromId="124" toId="134">
</dataflow>
<dataflow id="428" from="zext_ln79" to="add_ln79" fromId="133" toId="134">
</dataflow>
<dataflow id="429" from="add_ln79" to="zext_ln79_1" fromId="134" toId="135">
</dataflow>
<dataflow id="430" from="sa_pe_li" to="sa_pe_li_addr_2" fromId="188" toId="136">
</dataflow>
<dataflow id="431" from="StgValue_244" to="sa_pe_li_addr_2" fromId="244" toId="136">
</dataflow>
<dataflow id="432" from="zext_ln79_1" to="sa_pe_li_addr_2" fromId="135" toId="136">
</dataflow>
<dataflow id="433" from="sa_pe_tw" to="sa_pe_tw_addr_2" fromId="189" toId="137">
</dataflow>
<dataflow id="434" from="StgValue_244" to="sa_pe_tw_addr_2" fromId="244" toId="137">
</dataflow>
<dataflow id="435" from="zext_ln79_1" to="sa_pe_tw_addr_2" fromId="135" toId="137">
</dataflow>
<dataflow id="436" from="sa_pe_li_addr_2" to="sa_pe_li_load" fromId="136" toId="138">
</dataflow>
<dataflow id="437" from="sa_pe_tw_addr_2" to="sa_pe_tw_load" fromId="137" toId="139">
</dataflow>
<dataflow id="438" from="sa_pe_ri" to="sa_pe_ri_addr_1" fromId="190" toId="141">
</dataflow>
<dataflow id="439" from="StgValue_244" to="sa_pe_ri_addr_1" fromId="244" toId="141">
</dataflow>
<dataflow id="440" from="zext_ln79_1" to="sa_pe_ri_addr_1" fromId="135" toId="141">
</dataflow>
<dataflow id="441" from="sa_pe_bw" to="sa_pe_bw_addr_1" fromId="191" toId="142">
</dataflow>
<dataflow id="442" from="StgValue_244" to="sa_pe_bw_addr_1" fromId="244" toId="142">
</dataflow>
<dataflow id="443" from="zext_ln79_1" to="sa_pe_bw_addr_1" fromId="135" toId="142">
</dataflow>
<dataflow id="444" from="sa_pe_ba" to="sa_pe_ba_addr" fromId="192" toId="143">
</dataflow>
<dataflow id="445" from="StgValue_244" to="sa_pe_ba_addr" fromId="244" toId="143">
</dataflow>
<dataflow id="446" from="zext_ln79_1" to="sa_pe_ba_addr" fromId="135" toId="143">
</dataflow>
<dataflow id="447" from="sa_pe_li_addr_2" to="sa_pe_li_load" fromId="136" toId="144">
</dataflow>
<dataflow id="448" from="sa_pe_tw_addr_2" to="sa_pe_tw_load" fromId="137" toId="145">
</dataflow>
<dataflow id="449" from="sa_pe_li_load" to="store_ln79" fromId="144" toId="146">
</dataflow>
<dataflow id="450" from="sa_pe_ri_addr_1" to="store_ln79" fromId="141" toId="146">
</dataflow>
<dataflow id="451" from="sa_pe_tw_load" to="store_ln79" fromId="145" toId="147">
</dataflow>
<dataflow id="452" from="sa_pe_bw_addr_1" to="store_ln79" fromId="142" toId="147">
</dataflow>
<dataflow id="453" from="sa_pe_ba_addr" to="sa_pe_ba_load" fromId="143" toId="148">
</dataflow>
<dataflow id="454" from="sa_pe_tw_load" to="mul_ln14" fromId="145" toId="149">
</dataflow>
<dataflow id="455" from="sa_pe_li_load" to="mul_ln14" fromId="144" toId="149">
</dataflow>
<dataflow id="456" from="sa_pe_ba_addr" to="sa_pe_ba_load" fromId="143" toId="150">
</dataflow>
<dataflow id="457" from="mul_ln14" to="add_ln14" fromId="149" toId="151">
</dataflow>
<dataflow id="458" from="sa_pe_ba_load" to="add_ln14" fromId="150" toId="151">
</dataflow>
<dataflow id="459" from="add_ln14" to="store_ln79" fromId="151" toId="152">
</dataflow>
<dataflow id="460" from="sa_pe_ba_addr" to="store_ln79" fromId="143" toId="152">
</dataflow>
<dataflow id="461" from="icmp_ln35" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="462" from="sa_buffer_a_li_ready_2" to="StgValue_3" fromId="40" toId="3">
</dataflow>
<dataflow id="463" from="icmp_ln43" to="StgValue_4" fromId="44" toId="4">
</dataflow>
<dataflow id="464" from="sa_buffer_b_tw_ready_2" to="StgValue_5" fromId="52" toId="5">
</dataflow>
<dataflow id="465" from="icmp_ln51" to="StgValue_6" fromId="56" toId="6">
</dataflow>
<dataflow id="466" from="icmp_ln57" to="StgValue_8" fromId="73" toId="8">
</dataflow>
<dataflow id="467" from="icmp_ln63" to="StgValue_10" fromId="88" toId="10">
</dataflow>
<dataflow id="468" from="icmp_ln71" to="StgValue_12" fromId="104" toId="12">
</dataflow>
<dataflow id="469" from="icmp_ln35" to="StgValue_14" fromId="32" toId="14">
</dataflow>
<dataflow id="470" from="icmp_ln43" to="StgValue_14" fromId="44" toId="14">
</dataflow>
<dataflow id="471" from="icmp_ln77" to="StgValue_14" fromId="119" toId="14">
</dataflow>
<dataflow id="472" from="icmp_ln78" to="StgValue_15" fromId="129" toId="15">
</dataflow>
</dataflows>


</stg>
