// Seed: 74260203
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_16, id_17;
  wire id_18;
  assign id_12 = id_15;
  wire id_19;
  assign id_16 = 1;
  assign id_12 = 1;
  assign id_17 = 1;
  assign id_10 = 1;
  assign id_2  = 1 - 1 * {1'b0{1}};
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  uwire id_2;
  wire  id_3;
  module_0(
      id_3, id_2, id_2, id_1, id_3, id_2, id_3, id_3, id_3, id_3, id_2, id_1, id_1, id_3, id_2
  ); id_4(
      .id_0(id_3 - id_2)
  );
endmodule
