#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct 17 10:51:20 2024
# Process ID: 8032
# Current directory: C:/Users/User/Desktop/1135/1134_1135_JK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3936 C:\Users\User\Desktop\1135\1134_1135_JK\1134_1135_JK.xpr
# Log file: C:/Users/User/Desktop/1135/1134_1135_JK/vivado.log
# Journal file: C:/Users/User/Desktop/1135/1134_1135_JK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/1135/1134_1135_JK/1134_1135_JK.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/1135/1134_1135_JK/1134_1135_JK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'JK01' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/1135/1134_1135_JK/1134_1135_JK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj JK01_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/1135/1134_1135_JK/1134_1135_JK.sim/sim_1/behav/xsim'
"xelab -wto d08a031215e647c098d7ceb6db8094f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot JK01_behav xil_defaultlib.JK01 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d08a031215e647c098d7ceb6db8094f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot JK01_behav xil_defaultlib.JK01 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/1135/1134_1135_JK/1134_1135_JK.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "JK01_behav -key {Behavioral:sim_1:Functional:JK01} -tclbatch {JK01.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source JK01.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 | j = 0, k = 0, clk = 0 | q = 0, q_bar = 1
Time = 5000 | j = 0, k = 0, clk = 1 | q = 0, q_bar = 1
Time = 10000 | j = 0, k = 0, clk = 0 | q = 0, q_bar = 1
Time = 15000 | j = 0, k = 0, clk = 1 | q = 0, q_bar = 1
Time = 20000 | j = 0, k = 1, clk = 0 | q = 0, q_bar = 1
Time = 25000 | j = 0, k = 1, clk = 1 | q = 0, q_bar = 1
Time = 30000 | j = 1, k = 0, clk = 0 | q = 0, q_bar = 1
Time = 35000 | j = 1, k = 0, clk = 1 | q = 1, q_bar = 0
Time = 40000 | j = 1, k = 1, clk = 0 | q = 1, q_bar = 0
Time = 45000 | j = 1, k = 1, clk = 1 | q = 0, q_bar = 1
Time = 50000 | j = 1, k = 1, clk = 0 | q = 0, q_bar = 1
Time = 55000 | j = 1, k = 1, clk = 1 | q = 1, q_bar = 0
Time = 60000 | j = 1, k = 1, clk = 0 | q = 1, q_bar = 0
Time = 65000 | j = 1, k = 1, clk = 1 | q = 0, q_bar = 1
Time = 70000 | j = 1, k = 1, clk = 0 | q = 0, q_bar = 1
Time = 75000 | j = 1, k = 1, clk = 1 | q = 1, q_bar = 0
Time = 80000 | j = 1, k = 1, clk = 0 | q = 1, q_bar = 0
Time = 85000 | j = 1, k = 1, clk = 1 | q = 0, q_bar = 1
$finish called at time : 90 ns : File "C:/Users/User/Desktop/1135/1134_1135_JK/1134_1135_JK.srcs/sim_1/new/JK01.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'JK01_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 984.527 ; gain = 18.617
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: JKoop
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-2611] redeclaration of ansi port q is not allowed [C:/Users/User/Desktop/1135/1134_1135_JK/1134_1135_JK.srcs/sources_1/new/JKoop.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1459.574 ; gain = 204.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'JKoop' [C:/Users/User/Desktop/1135/1134_1135_JK/1134_1135_JK.srcs/sources_1/new/JKoop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'JKoop' (1#1) [C:/Users/User/Desktop/1135/1134_1135_JK/1134_1135_JK.srcs/sources_1/new/JKoop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.539 ; gain = 246.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1501.539 ; gain = 246.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1501.539 ; gain = 246.695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1501.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1542.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1622.316 ; gain = 367.473
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1622.316 ; gain = 635.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 11:30:04 2024...
