<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.02.08.02:33:50"
 outputDirectory="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CEBA4F23C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_1_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="1789819" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="true" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_1_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk_1_clk_reset" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="reset" />
   <property name="associatedResetSinks" value="reset" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="clk_1_clk_reset_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="clk_ppu_0_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="clk" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="true" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_ppu_0_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk_ppu_0_clk_reset" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="reset" />
   <property name="associatedResetSinks" value="reset" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="clk_ppu_0_clk_reset_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="cpu_debug_bus_bridge_0_interrupt" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="clk_1_clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="cpu_debug_bus_bridge_0_interrupt_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="ppu_debug_bus_bridge_0_interrupt" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="ppu_debug_bus_bridge_0_interrupt_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface
     name="to_external_bus_bridge_0_external_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="to_external_bus_bridge_0_external_interface_acknowledge"
       direction="input"
       role="acknowledge"
       width="1" />
   <port
       name="to_external_bus_bridge_0_external_interface_irq"
       direction="input"
       role="irq"
       width="1" />
   <port
       name="to_external_bus_bridge_0_external_interface_address"
       direction="output"
       role="address"
       width="16" />
   <port
       name="to_external_bus_bridge_0_external_interface_bus_enable"
       direction="output"
       role="bus_enable"
       width="1" />
   <port
       name="to_external_bus_bridge_0_external_interface_byte_enable"
       direction="output"
       role="byte_enable"
       width="2" />
   <port
       name="to_external_bus_bridge_0_external_interface_rw"
       direction="output"
       role="rw"
       width="1" />
   <port
       name="to_external_bus_bridge_0_external_interface_write_data"
       direction="output"
       role="write_data"
       width="16" />
   <port
       name="to_external_bus_bridge_0_external_interface_read_data"
       direction="input"
       role="read_data"
       width="16" />
  </interface>
  <interface
     name="to_external_bus_bridge_1_external_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="to_external_bus_bridge_1_external_interface_acknowledge"
       direction="input"
       role="acknowledge"
       width="1" />
   <port
       name="to_external_bus_bridge_1_external_interface_irq"
       direction="input"
       role="irq"
       width="1" />
   <port
       name="to_external_bus_bridge_1_external_interface_address"
       direction="output"
       role="address"
       width="16" />
   <port
       name="to_external_bus_bridge_1_external_interface_bus_enable"
       direction="output"
       role="bus_enable"
       width="1" />
   <port
       name="to_external_bus_bridge_1_external_interface_byte_enable"
       direction="output"
       role="byte_enable"
       width="2" />
   <port
       name="to_external_bus_bridge_1_external_interface_rw"
       direction="output"
       role="rw"
       width="1" />
   <port
       name="to_external_bus_bridge_1_external_interface_write_data"
       direction="output"
       role="write_data"
       width="16" />
   <port
       name="to_external_bus_bridge_1_external_interface_read_data"
       direction="input"
       role="read_data"
       width="16" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="debug_subsystem:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CEBA4F23C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1644255209,AUTO_UNIQUE_ID=(clock_source:21.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:21.1:clockFrequency=1789773,clockFrequencyKnown=true,inputClockFrequency=1789819,resetSynchronousEdges=NONE)(clock_source:21.1:clockFrequency=5369318,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_avalon_mm_clock_crossing_bridge:21.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=16,AUTO_ADDRESS_WIDTH=16,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=32,HDL_ADDR_WIDTH=16,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=4,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=16,USE_AUTO_ADDRESS_WIDTH=0)(altera_up_avalon_to_external_bus_bridge:18.0:AUTO_CLK_CLOCK_RATE=1789819,AUTO_DEVICE_FAMILY=Cyclone V,addr_size=64,addr_size_multiplier=Kbytes,data_size=16)(altera_jtag_avalon_master:21.1:AUTO_DEVICE=5CEBA4F23C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:21.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:21.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:))(altera_pll:21.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=212,c_cnt_hi_div1=71,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=211,c_cnt_lo_div1=70,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CEBA4F23C7,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=2961,gui_actual_divide_factor1=987,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=106,gui_actual_multiply_factor1=106,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=2,gui_operation_mode=direct,gui_output_clock_frequency0=1.789773,gui_output_clock_frequency1=5.369318,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=6.0E-5,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=53,53,4,3,false,false,false,true,212,211,1,0,ph_mux_clk,false,true,71,70,1,0,ph_mux_clk,false,true,1,20,10000,757.142857 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=false,m_cnt_bypass_en=false,m_cnt_hi_div=53,m_cnt_lo_div=53,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=false,n_cnt_hi_div=4,n_cnt_lo_div=3,n_cnt_odd_div_duty_en=true,number_of_cascade_counters=0,number_of_clocks=2,operation_mode=direct,output_clock_frequency0=1.789819 MHz,output_clock_frequency1=5.369458 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=10000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=757.142857 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_avalon_mm_clock_crossing_bridge:21.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=16,AUTO_ADDRESS_WIDTH=16,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=32,HDL_ADDR_WIDTH=16,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=4,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=16,USE_AUTO_ADDRESS_WIDTH=0)(altera_up_avalon_to_external_bus_bridge:18.0:AUTO_CLK_CLOCK_RATE=5369458,AUTO_DEVICE_FAMILY=Cyclone V,addr_size=64,addr_size_multiplier=Kbytes,data_size=16)(altera_avalon_sysid_qsys:21.1:id=-1432791706,timestamp=1644255209)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x20000000,defaultConnection=false)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)"
   instancePathKey="debug_subsystem"
   kind="debug_subsystem"
   version="1.0"
   name="debug_subsystem">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1644255209" />
  <parameter name="AUTO_DEVICE" value="5CEBA4F23C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/debug_subsystem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_cpu_debug_bus_bridge_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_jtag_to_avalon_master_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_jtag_to_avalon_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_jtag_to_avalon_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_jtag_to_avalon_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_pll_0.qip"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_ppu_debug_bus_bridge_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_sysid_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/bridges/altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/guava-30.1-jre.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/bridges/altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 0 starting:debug_subsystem "debug_subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>31</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master cpu_clock_bridge_0.m0 and slave cpu_debug_bus_bridge_0.avalon_slave because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master cpu_clock_bridge_0.m0 and slave cpu_debug_bus_bridge_0.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master cpu_clock_bridge_0.m0 and slave cpu_debug_bus_bridge_0.avalon_slave because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master cpu_clock_bridge_0.m0 and slave cpu_debug_bus_bridge_0.avalon_slave because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master cpu_clock_bridge_0.m0 and slave cpu_debug_bus_bridge_0.avalon_slave because the master has address signal 16 bit wide, but the slave is 15 bit wide.</message>
   <message level="Info">Interconnect is inserted between master cpu_clock_bridge_0.m0 and slave cpu_debug_bus_bridge_0.avalon_slave because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide.</message>
   <message level="Info">Interconnect is inserted between master cpu_clock_bridge_0.m0 and slave cpu_debug_bus_bridge_0.avalon_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master cpu_clock_bridge_0.m0 and slave cpu_debug_bus_bridge_0.avalon_slave because they have different clock source.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_clock_bridge_0.m0 and cpu_clock_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_anti_slave_0 and cpu_debug_bus_bridge_0.avalon_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>12</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>14</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>15</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>18</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>20</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>22</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>26</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>11</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master ppu_clock_bridge_0.m0 and slave ppu_debug_bus_bridge_0.avalon_slave because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ppu_clock_bridge_0.m0 and slave ppu_debug_bus_bridge_0.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ppu_clock_bridge_0.m0 and slave ppu_debug_bus_bridge_0.avalon_slave because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ppu_clock_bridge_0.m0 and slave ppu_debug_bus_bridge_0.avalon_slave because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ppu_clock_bridge_0.m0 and slave ppu_debug_bus_bridge_0.avalon_slave because the master has address signal 16 bit wide, but the slave is 15 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ppu_clock_bridge_0.m0 and slave ppu_debug_bus_bridge_0.avalon_slave because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ppu_clock_bridge_0.m0 and slave ppu_debug_bus_bridge_0.avalon_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ppu_clock_bridge_0.m0 and slave ppu_debug_bus_bridge_0.avalon_slave because they have different clock source.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ppu_clock_bridge_0.m0 and ppu_clock_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_anti_slave_0 and ppu_debug_bus_bridge_0.avalon_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>12</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>14</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>15</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>18</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>20</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>22</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>26</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>12</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>10</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_to_avalon_master_0.master and jtag_to_avalon_master_0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_0_control_slave_translator.avalon_anti_slave_0 and sysid_0.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_clock_bridge_0_s0_translator.avalon_anti_slave_0 and cpu_clock_bridge_0.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ppu_clock_bridge_0_s0_translator.avalon_anti_slave_0 and ppu_clock_bridge_0.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>20</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>24</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>25</b> modules, <b>99</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>32</b> modules, <b>115</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>36</b> modules, <b>139</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>36</b> modules, <b>140</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>43</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>13</b> modules, <b>53</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>13</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>19</b> modules, <b>60</b> connections]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>submodules/altera_avalon_mm_clock_crossing_bridge</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_up_avalon_to_external_bus_bridge</b> "<b>submodules/debug_subsystem_cpu_debug_bus_bridge_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/debug_subsystem_jtag_to_avalon_master_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_pll</b> "<b>submodules/debug_subsystem_pll_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>submodules/altera_avalon_mm_clock_crossing_bridge</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_up_avalon_to_external_bus_bridge</b> "<b>submodules/debug_subsystem_ppu_debug_bus_bridge_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/debug_subsystem_sysid_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/debug_subsystem_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/debug_subsystem_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/debug_subsystem_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem"><![CDATA["<b>debug_subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 15 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="cpu_clock_bridge_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>cpu_clock_bridge_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 14 starting:altera_up_avalon_to_external_bus_bridge "submodules/debug_subsystem_cpu_debug_bus_bridge_0"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0">Starting Generation of Avalon to External Bus Bridge</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_up_avalon_to_external_bus_bridge</b> "<b>cpu_debug_bus_bridge_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 13 starting:altera_jtag_avalon_master "submodules/debug_subsystem_jtag_to_avalon_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/debug_subsystem_jtag_to_avalon_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/debug_subsystem_jtag_to_avalon_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/debug_subsystem_jtag_to_avalon_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="jtag_to_avalon_master_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>jtag_to_avalon_master_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 77 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 76 starting:timing_adapter "submodules/debug_subsystem_jtag_to_avalon_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 75 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 74 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 73 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 72 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 71 starting:channel_adapter "submodules/debug_subsystem_jtag_to_avalon_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 70 starting:channel_adapter "submodules/debug_subsystem_jtag_to_avalon_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 83 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 21 starting:altera_pll "submodules/debug_subsystem_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 19 starting:altera_up_avalon_to_external_bus_bridge "submodules/debug_subsystem_ppu_debug_bus_bridge_0"</message>
   <message level="Info" culprit="ppu_debug_bus_bridge_0">Starting Generation of Avalon to External Bus Bridge</message>
   <message level="Info" culprit="ppu_debug_bus_bridge_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_up_avalon_to_external_bus_bridge</b> "<b>ppu_debug_bus_bridge_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 18 starting:altera_avalon_sysid_qsys "submodules/debug_subsystem_sysid_0"</message>
   <message level="Info" culprit="sysid_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 17 starting:altera_mm_interconnect "submodules/debug_subsystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.008s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>22</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 68 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_clock_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 67 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 66 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_clock_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 65 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 75 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 62 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 61 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 60 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 59 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 58 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 57 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 56 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 55 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 53 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 51 starting:altera_avalon_st_adapter "submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 1 starting:error_adapter "submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 34 starting:altera_mm_interconnect "submodules/debug_subsystem_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.008s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>22</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 68 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_clock_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 67 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 66 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_clock_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 65 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 75 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 62 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 61 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 60 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 59 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 58 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 40 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 56 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 55 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 53 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 51 starting:altera_avalon_st_adapter "submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 1 starting:error_adapter "submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 51 starting:altera_mm_interconnect "submodules/debug_subsystem_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>37</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.007s/0.008s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.007s/0.008s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.008s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 68 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_clock_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 67 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 66 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_clock_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 65 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 75 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 20 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 19 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 16 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="jtag_to_avalon_master_0_master_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>jtag_to_avalon_master_0_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 15 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 14 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 11 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 10 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_2_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 9 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_2_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 8 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 53 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 3 starting:altera_avalon_st_adapter "submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 0 starting:error_adapter "submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 83 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_clock_crossing_bridge:21.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=16,AUTO_ADDRESS_WIDTH=16,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=32,HDL_ADDR_WIDTH=16,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=4,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=16,USE_AUTO_ADDRESS_WIDTH=0"
   instancePathKey="debug_subsystem:.:cpu_clock_bridge_0"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="21.1"
   name="altera_avalon_mm_clock_crossing_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem"
     as="cpu_clock_bridge_0,ppu_clock_bridge_0" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 15 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="cpu_clock_bridge_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>cpu_clock_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_to_external_bus_bridge:18.0:AUTO_CLK_CLOCK_RATE=1789819,AUTO_DEVICE_FAMILY=Cyclone V,addr_size=64,addr_size_multiplier=Kbytes,data_size=16"
   instancePathKey="debug_subsystem:.:cpu_debug_bus_bridge_0"
   kind="altera_up_avalon_to_external_bus_bridge"
   version="18.0"
   name="debug_subsystem_cpu_debug_bus_bridge_0">
  <parameter name="data_size" value="16" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="1789819" />
  <parameter name="addr_size" value="64" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="addr_size_multiplier" value="Kbytes" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_cpu_debug_bus_bridge_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/bridges/altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem" as="cpu_debug_bus_bridge_0" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 14 starting:altera_up_avalon_to_external_bus_bridge "submodules/debug_subsystem_cpu_debug_bus_bridge_0"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0">Starting Generation of Avalon to External Bus Bridge</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_up_avalon_to_external_bus_bridge</b> "<b>cpu_debug_bus_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:21.1:AUTO_DEVICE=5CEBA4F23C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:21.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:21.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)"
   instancePathKey="debug_subsystem:.:jtag_to_avalon_master_0"
   kind="altera_jtag_avalon_master"
   version="21.1"
   name="debug_subsystem_jtag_to_avalon_master_0">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="5CEBA4F23C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_jtag_to_avalon_master_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_jtag_to_avalon_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_jtag_to_avalon_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_jtag_to_avalon_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="debug_subsystem" as="jtag_to_avalon_master_0" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 13 starting:altera_jtag_avalon_master "submodules/debug_subsystem_jtag_to_avalon_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/debug_subsystem_jtag_to_avalon_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/debug_subsystem_jtag_to_avalon_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/debug_subsystem_jtag_to_avalon_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="jtag_to_avalon_master_0"><![CDATA["<b>jtag_to_avalon_master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="jtag_to_avalon_master_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>jtag_to_avalon_master_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 77 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 76 starting:timing_adapter "submodules/debug_subsystem_jtag_to_avalon_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 75 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 74 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 73 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 72 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 71 starting:channel_adapter "submodules/debug_subsystem_jtag_to_avalon_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 70 starting:channel_adapter "submodules/debug_subsystem_jtag_to_avalon_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 83 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:21.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=212,c_cnt_hi_div1=71,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=211,c_cnt_lo_div1=70,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CEBA4F23C7,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=2961,gui_actual_divide_factor1=987,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=106,gui_actual_multiply_factor1=106,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=2,gui_operation_mode=direct,gui_output_clock_frequency0=1.789773,gui_output_clock_frequency1=5.369318,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=6.0E-5,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=53,53,4,3,false,false,false,true,212,211,1,0,ph_mux_clk,false,true,71,70,1,0,ph_mux_clk,false,true,1,20,10000,757.142857 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=false,m_cnt_bypass_en=false,m_cnt_hi_div=53,m_cnt_lo_div=53,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=false,n_cnt_hi_div=4,n_cnt_lo_div=3,n_cnt_odd_div_duty_en=true,number_of_cascade_counters=0,number_of_clocks=2,operation_mode=direct,output_clock_frequency0=1.789819 MHz,output_clock_frequency1=5.369458 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=10000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=757.142857 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="debug_subsystem:.:pll_0"
   kind="altera_pll"
   version="21.1"
   name="debug_subsystem_pll_0">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="3" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="1" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="2961" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="987" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="53" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="false" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="757.142857 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="2" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="1.789773" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="10000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="false" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="5.369318" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="6.0E-5" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="1" />
  <parameter name="gui_actual_multiply_factor1" value="106" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="106" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="212" />
  <parameter name="c_cnt_hi_div1" value="71" />
  <parameter name="c_cnt_hi_div2" value="1" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="53" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="true" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="53,53,4,3,false,false,false,true,212,211,1,0,ph_mux_clk,false,true,71,70,1,0,ph_mux_clk,false,true,1,20,10000,757.142857 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="true" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="1" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="70" />
  <parameter name="c_cnt_lo_div2" value="1" />
  <parameter name="c_cnt_lo_div0" value="211" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="20" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="2" />
  <parameter name="n_cnt_hi_div" value="4" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="1.789819 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="5.369458 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="0 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="true" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_pll_0.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/guava-30.1-jre.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA_lite/21.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem" as="pll_0" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 21 starting:altera_pll "submodules/debug_subsystem_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_to_external_bus_bridge:18.0:AUTO_CLK_CLOCK_RATE=5369458,AUTO_DEVICE_FAMILY=Cyclone V,addr_size=64,addr_size_multiplier=Kbytes,data_size=16"
   instancePathKey="debug_subsystem:.:ppu_debug_bus_bridge_0"
   kind="altera_up_avalon_to_external_bus_bridge"
   version="18.0"
   name="debug_subsystem_ppu_debug_bus_bridge_0">
  <parameter name="data_size" value="16" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="5369458" />
  <parameter name="addr_size" value="64" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="addr_size_multiplier" value="Kbytes" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_ppu_debug_bus_bridge_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/university_program/bridges/altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem" as="ppu_debug_bus_bridge_0" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 19 starting:altera_up_avalon_to_external_bus_bridge "submodules/debug_subsystem_ppu_debug_bus_bridge_0"</message>
   <message level="Info" culprit="ppu_debug_bus_bridge_0">Starting Generation of Avalon to External Bus Bridge</message>
   <message level="Info" culprit="ppu_debug_bus_bridge_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_up_avalon_to_external_bus_bridge</b> "<b>ppu_debug_bus_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:21.1:id=-1432791706,timestamp=1644255209"
   instancePathKey="debug_subsystem:.:sysid_0"
   kind="altera_avalon_sysid_qsys"
   version="21.1"
   name="debug_subsystem_sysid_0">
  <parameter name="id" value="-1432791706" />
  <parameter name="timestamp" value="1644255209" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_sysid_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem" as="sysid_0" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 18 starting:altera_avalon_sysid_qsys "submodules/debug_subsystem_sysid_0"</message>
   <message level="Info" culprit="sysid_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:21.1:AUTO_DEVICE=5CEBA4F23C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {cpu_clock_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {cpu_debug_bus_bridge_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_clock_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_QOS_H} {70};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_QOS_L} {70};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {68};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {68};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {67};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {67};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_CACHE_H} {80};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_CACHE_L} {77};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_THREAD_ID_H} {73};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_THREAD_ID_L} {73};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {ST_DATA_W} {86};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_debug_bus_bridge_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {67};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {65};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {64};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {63};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {46};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {44};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_LOCK} {38};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BEGIN_BURST} {51};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_PROTECTION_H} {58};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_PROTECTION_L} {56};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {42};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {40};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ADDR_H} {33};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_POSTED} {35};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_WRITE} {36};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_READ} {37};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_SRC_ID_H} {53};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_SRC_ID_L} {53};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DEST_ID_H} {54};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DEST_ID_L} {54};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {ST_DATA_W} {68};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {69};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {51};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router} {PKT_TRANS_READ} {55};set_instance_parameter_value {router} {ST_DATA_W} {86};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {33};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {58};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {56};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {54};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {54};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {36};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {37};set_instance_parameter_value {router_001} {ST_DATA_W} {68};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_ADDR_H} {33};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {51};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {42};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {40};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {46};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {44};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {48};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {47};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {36};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_TRANS_READ} {37};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {ST_DATA_W} {68};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {41};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {33};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {42};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {40};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {36};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {46};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {44};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {64};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {63};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {39};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {48};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {47};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {65};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {67};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {68};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {51};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {51};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {54};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {33};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {42};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {40};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {46};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {44};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {64};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {63};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {39};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {48};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {47};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {65};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {67};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {68};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {86};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {86};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {cpu_clock_bridge_0_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_clock_bridge_0_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_clock_bridge_0_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cpu_debug_bus_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_debug_bus_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_debug_bus_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {1789819};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_clock_bridge_0_m0_translator.avalon_universal_master_0} {cpu_clock_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {cpu_clock_bridge_0_m0_translator.avalon_universal_master_0/cpu_clock_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_clock_bridge_0_m0_translator.avalon_universal_master_0/cpu_clock_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_clock_bridge_0_m0_translator.avalon_universal_master_0/cpu_clock_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {cpu_clock_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_clock_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {cpu_debug_bus_bridge_0_avalon_slave_agent.m0} {cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent.m0/cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent.m0/cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent.m0/cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_bus_bridge_0_avalon_slave_agent.rf_source} {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.out} {cpu_debug_bus_bridge_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_bus_bridge_0_avalon_slave_agent.rdata_fifo_src} {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.out} {cpu_debug_bus_bridge_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_clock_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_clock_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {cpu_debug_bus_bridge_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_bus_bridge_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter.source0} {cpu_debug_bus_bridge_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter.source0/cpu_debug_bus_bridge_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {router_001.src} {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.src} {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.src/cpu_debug_bus_bridge_0_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {cpu_clock_bridge_0_m0_translator.reset} {reset};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {cpu_clock_bridge_0_m0_agent.clk_reset} {reset};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_translator.reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_agent.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_clock_bridge_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_clock_bridge_0_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_clock_bridge_0_m0_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter.cr0} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pll_0_outclk0} {clock} {slave};set_interface_property {pll_0_outclk0} {EXPORT_OF} {pll_0_outclk0_clock_bridge.in_clk};add_interface {cpu_clock_bridge_0_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_clock_bridge_0_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_clock_bridge_0_m0_reset_reset_bridge.in_reset};add_interface {cpu_debug_bus_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_debug_bus_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_debug_bus_bridge_0_reset_reset_bridge.in_reset};add_interface {cpu_clock_bridge_0_m0} {avalon} {slave};set_interface_property {cpu_clock_bridge_0_m0} {EXPORT_OF} {cpu_clock_bridge_0_m0_translator.avalon_anti_master_0};add_interface {cpu_debug_bus_bridge_0_avalon_slave} {avalon} {master};set_interface_property {cpu_debug_bus_bridge_0_avalon_slave} {EXPORT_OF} {cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu_clock_bridge_0.m0} {0};set_module_assignment {interconnect_id.cpu_debug_bus_bridge_0.avalon_slave} {0};(altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1789819,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=67,PKT_ADDR_SIDEBAND_L=67,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_CACHE_H=80,PKT_CACHE_L=77,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=68,PKT_DATA_SIDEBAND_L=68,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_QOS_H=70,PKT_QOS_L=70,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=71,PKT_SRC_ID_L=71,PKT_THREAD_ID_H=73,PKT_THREAD_ID_L=73,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_EXCLUSIVE=57,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=86,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),PKT_ADDR_H=33,PKT_ADDR_L=18,PKT_BEGIN_BURST=51,PKT_BURSTWRAP_H=43,PKT_BURSTWRAP_L=43,PKT_BURST_SIZE_H=46,PKT_BURST_SIZE_L=44,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=42,PKT_BYTE_CNT_L=40,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=54,PKT_DEST_ID_L=54,PKT_ORI_BURST_SIZE_H=67,PKT_ORI_BURST_SIZE_L=65,PKT_PROTECTION_H=58,PKT_PROTECTION_L=56,PKT_RESPONSE_STATUS_H=64,PKT_RESPONSE_STATUS_L=63,PKT_SRC_ID_H=53,PKT_SRC_ID_L=53,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=34,PKT_TRANS_LOCK=38,PKT_TRANS_POSTED=35,PKT_TRANS_READ=37,PKT_TRANS_WRITE=36,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=68,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=69,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x10000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x10000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=86,TYPE_OF_TRANSACTION=both)(altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=33,PKT_ADDR_L=18,PKT_DEST_ID_H=54,PKT_DEST_ID_L=54,PKT_PROTECTION_H=58,PKT_PROTECTION_L=56,PKT_TRANS_READ=37,PKT_TRANS_WRITE=36,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=68,TYPE_OF_TRANSACTION=both)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=43,OUT_BYTE_CNT_H=41,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=33,PKT_ADDR_L=18,PKT_BEGIN_BURST=51,PKT_BURSTWRAP_H=43,PKT_BURSTWRAP_L=43,PKT_BURST_SIZE_H=46,PKT_BURST_SIZE_L=44,PKT_BURST_TYPE_H=48,PKT_BURST_TYPE_L=47,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=42,PKT_BYTE_CNT_L=40,PKT_TRANS_COMPRESSED_READ=34,PKT_TRANS_READ=37,PKT_TRANS_WRITE=36,ST_CHANNEL_W=1,ST_DATA_W=68)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=86,VALID_WIDTH=1)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=56,ST_CHANNEL_W=1,ST_DATA_W=86,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=1789819,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=86,VALID_WIDTH=1)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=56,ST_CHANNEL_W=1,ST_DATA_W=86,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=33,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=43,IN_PKT_BURSTWRAP_L=43,IN_PKT_BURST_SIZE_H=46,IN_PKT_BURST_SIZE_L=44,IN_PKT_BURST_TYPE_H=48,IN_PKT_BURST_TYPE_L=47,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=42,IN_PKT_BYTE_CNT_L=40,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=67,IN_PKT_ORI_BURST_SIZE_L=65,IN_PKT_RESPONSE_STATUS_H=64,IN_PKT_RESPONSE_STATUS_L=63,IN_PKT_TRANS_COMPRESSED_READ=34,IN_PKT_TRANS_EXCLUSIVE=39,IN_PKT_TRANS_WRITE=36,IN_ST_DATA_W=68,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=51,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=60,OUT_PKT_BYTE_CNT_L=58,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=52,OUT_PKT_TRANS_EXCLUSIVE=57,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=51,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=61,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=60,IN_PKT_BYTE_CNT_L=58,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=52,IN_PKT_TRANS_EXCLUSIVE=57,IN_PKT_TRANS_WRITE=54,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=33,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=46,OUT_PKT_BURST_SIZE_L=44,OUT_PKT_BURST_TYPE_H=48,OUT_PKT_BURST_TYPE_L=47,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=42,OUT_PKT_BYTE_CNT_L=40,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=67,OUT_PKT_ORI_BURST_SIZE_L=65,OUT_PKT_RESPONSE_STATUS_H=64,OUT_PKT_RESPONSE_STATUS_L=63,OUT_PKT_TRANS_COMPRESSED_READ=34,OUT_PKT_TRANS_EXCLUSIVE=39,OUT_ST_DATA_W=68,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=1)(altera_avalon_st_handshake_clock_crosser:21.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=1789819,BITS_PER_SYMBOL=86,CHANNEL_WIDTH=1,DATA_WIDTH=86,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:21.1:AUTO_IN_CLK_CLOCK_RATE=1789819,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=86,CHANNEL_WIDTH=1,DATA_WIDTH=86,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=1789819,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=1789819,NUM_CLOCK_OUTPUTS=1)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)"
   instancePathKey="debug_subsystem:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="21.1"
   name="debug_subsystem_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CEBA4F23C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {cpu_clock_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {cpu_debug_bus_bridge_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_clock_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_QOS_H} {70};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_QOS_L} {70};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {68};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {68};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {67};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {67};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_CACHE_H} {80};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_CACHE_L} {77};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_THREAD_ID_H} {73};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_THREAD_ID_L} {73};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {ST_DATA_W} {86};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_debug_bus_bridge_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {67};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {65};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {64};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {63};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {46};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {44};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_LOCK} {38};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BEGIN_BURST} {51};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_PROTECTION_H} {58};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_PROTECTION_L} {56};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {42};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {40};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ADDR_H} {33};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_POSTED} {35};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_WRITE} {36};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_READ} {37};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_SRC_ID_H} {53};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_SRC_ID_L} {53};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DEST_ID_H} {54};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DEST_ID_L} {54};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {ST_DATA_W} {68};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {69};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {51};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router} {PKT_TRANS_READ} {55};set_instance_parameter_value {router} {ST_DATA_W} {86};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {33};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {58};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {56};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {54};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {54};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {36};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {37};set_instance_parameter_value {router_001} {ST_DATA_W} {68};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_ADDR_H} {33};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {51};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {42};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {40};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {46};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {44};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {48};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {47};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {36};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_TRANS_READ} {37};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {ST_DATA_W} {68};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {41};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {33};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {42};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {40};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {36};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {43};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {46};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {44};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {64};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {63};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {39};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {48};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {47};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {65};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {67};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {68};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {51};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {51};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {54};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {33};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {42};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {40};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {46};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {44};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {64};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {63};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {39};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {48};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {47};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {65};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {67};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {68};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {86};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {86};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {cpu_clock_bridge_0_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_clock_bridge_0_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_clock_bridge_0_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_clock_bridge_0_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_clock_bridge_0_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cpu_debug_bus_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_debug_bus_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_debug_bus_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_debug_bus_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_debug_bus_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {1789819};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_clock_bridge_0_m0_translator.avalon_universal_master_0} {cpu_clock_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {cpu_clock_bridge_0_m0_translator.avalon_universal_master_0/cpu_clock_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_clock_bridge_0_m0_translator.avalon_universal_master_0/cpu_clock_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_clock_bridge_0_m0_translator.avalon_universal_master_0/cpu_clock_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {cpu_clock_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_clock_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {cpu_debug_bus_bridge_0_avalon_slave_agent.m0} {cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent.m0/cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent.m0/cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_bus_bridge_0_avalon_slave_agent.m0/cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_bus_bridge_0_avalon_slave_agent.rf_source} {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.out} {cpu_debug_bus_bridge_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_bus_bridge_0_avalon_slave_agent.rdata_fifo_src} {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.out} {cpu_debug_bus_bridge_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_clock_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_clock_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {cpu_debug_bus_bridge_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_bus_bridge_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter.source0} {cpu_debug_bus_bridge_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter.source0/cpu_debug_bus_bridge_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {router_001.src} {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.src} {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.src/cpu_debug_bus_bridge_0_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {cpu_clock_bridge_0_m0_translator.reset} {reset};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {cpu_clock_bridge_0_m0_agent.clk_reset} {reset};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {cpu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_translator.reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_agent.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {cpu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_clock_bridge_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_clock_bridge_0_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_clock_bridge_0_m0_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_burst_adapter.cr0} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_debug_bus_bridge_0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pll_0_outclk0} {clock} {slave};set_interface_property {pll_0_outclk0} {EXPORT_OF} {pll_0_outclk0_clock_bridge.in_clk};add_interface {cpu_clock_bridge_0_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_clock_bridge_0_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_clock_bridge_0_m0_reset_reset_bridge.in_reset};add_interface {cpu_debug_bus_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_debug_bus_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_debug_bus_bridge_0_reset_reset_bridge.in_reset};add_interface {cpu_clock_bridge_0_m0} {avalon} {slave};set_interface_property {cpu_clock_bridge_0_m0} {EXPORT_OF} {cpu_clock_bridge_0_m0_translator.avalon_anti_master_0};add_interface {cpu_debug_bus_bridge_0_avalon_slave} {avalon} {master};set_interface_property {cpu_debug_bus_bridge_0_avalon_slave} {EXPORT_OF} {cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu_clock_bridge_0.m0} {0};set_module_assignment {interconnect_id.cpu_debug_bus_bridge_0.avalon_slave} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="debug_subsystem" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 17 starting:altera_mm_interconnect "submodules/debug_subsystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.008s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>22</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 68 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_clock_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 67 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 66 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_clock_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 65 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 75 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 62 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 61 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 60 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 59 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 58 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 57 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 56 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 55 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 53 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 51 starting:altera_avalon_st_adapter "submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 1 starting:error_adapter "submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:21.1:AUTO_DEVICE=5CEBA4F23C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {ppu_clock_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {ppu_debug_bus_bridge_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ppu_clock_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_QOS_H} {70};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_QOS_L} {70};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {68};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {68};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {67};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {67};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_CACHE_H} {80};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_CACHE_L} {77};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_THREAD_ID_H} {73};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_THREAD_ID_L} {73};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {ST_DATA_W} {86};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {ppu_debug_bus_bridge_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {67};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {65};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {64};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {63};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {46};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {44};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_LOCK} {38};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BEGIN_BURST} {51};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_PROTECTION_H} {58};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_PROTECTION_L} {56};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {42};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {40};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ADDR_H} {33};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_POSTED} {35};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_WRITE} {36};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_READ} {37};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_SRC_ID_H} {53};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_SRC_ID_L} {53};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DEST_ID_H} {54};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DEST_ID_L} {54};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {ST_DATA_W} {68};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {69};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {51};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router} {PKT_TRANS_READ} {55};set_instance_parameter_value {router} {ST_DATA_W} {86};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {33};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {58};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {56};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {54};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {54};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {36};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {37};set_instance_parameter_value {router_001} {ST_DATA_W} {68};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_ADDR_H} {33};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {51};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {42};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {40};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {46};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {44};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {48};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {47};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {36};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_TRANS_READ} {37};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {ST_DATA_W} {68};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {41};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {33};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {42};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {40};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {36};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {46};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {44};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {64};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {63};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {39};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {48};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {47};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {65};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {67};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {68};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {51};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {51};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {54};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {33};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {42};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {40};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {46};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {44};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {64};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {63};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {39};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {48};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {47};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {65};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {67};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {68};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {86};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {86};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {ppu_clock_bridge_0_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ppu_clock_bridge_0_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ppu_clock_bridge_0_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ppu_debug_bus_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ppu_debug_bus_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ppu_debug_bus_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_0_outclk1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {EXPLICIT_CLOCK_RATE} {5369458};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ppu_clock_bridge_0_m0_translator.avalon_universal_master_0} {ppu_clock_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {ppu_clock_bridge_0_m0_translator.avalon_universal_master_0/ppu_clock_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ppu_clock_bridge_0_m0_translator.avalon_universal_master_0/ppu_clock_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ppu_clock_bridge_0_m0_translator.avalon_universal_master_0/ppu_clock_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {ppu_clock_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/ppu_clock_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {ppu_debug_bus_bridge_0_avalon_slave_agent.m0} {ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent.m0/ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent.m0/ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent.m0/ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ppu_debug_bus_bridge_0_avalon_slave_agent.rf_source} {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.out} {ppu_debug_bus_bridge_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {ppu_debug_bus_bridge_0_avalon_slave_agent.rdata_fifo_src} {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.out} {ppu_debug_bus_bridge_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ppu_clock_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {ppu_clock_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {ppu_debug_bus_bridge_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {ppu_debug_bus_bridge_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter.source0} {ppu_debug_bus_bridge_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter.source0/ppu_debug_bus_bridge_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {router_001.src} {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.src} {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.src/ppu_debug_bus_bridge_0_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {ppu_clock_bridge_0_m0_translator.reset} {reset};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {ppu_clock_bridge_0_m0_agent.clk_reset} {reset};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_translator.reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_agent.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {ppu_clock_bridge_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ppu_clock_bridge_0_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ppu_clock_bridge_0_m0_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter.cr0} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pll_0_outclk1} {clock} {slave};set_interface_property {pll_0_outclk1} {EXPORT_OF} {pll_0_outclk1_clock_bridge.in_clk};add_interface {ppu_clock_bridge_0_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ppu_clock_bridge_0_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {ppu_clock_bridge_0_m0_reset_reset_bridge.in_reset};add_interface {ppu_debug_bus_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ppu_debug_bus_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {ppu_debug_bus_bridge_0_reset_reset_bridge.in_reset};add_interface {ppu_clock_bridge_0_m0} {avalon} {slave};set_interface_property {ppu_clock_bridge_0_m0} {EXPORT_OF} {ppu_clock_bridge_0_m0_translator.avalon_anti_master_0};add_interface {ppu_debug_bus_bridge_0_avalon_slave} {avalon} {master};set_interface_property {ppu_debug_bus_bridge_0_avalon_slave} {EXPORT_OF} {ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ppu_clock_bridge_0.m0} {0};set_module_assignment {interconnect_id.ppu_debug_bus_bridge_0.avalon_slave} {0};(altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=5369458,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=67,PKT_ADDR_SIDEBAND_L=67,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_CACHE_H=80,PKT_CACHE_L=77,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=68,PKT_DATA_SIDEBAND_L=68,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_QOS_H=70,PKT_QOS_L=70,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=71,PKT_SRC_ID_L=71,PKT_THREAD_ID_H=73,PKT_THREAD_ID_L=73,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_EXCLUSIVE=57,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=86,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),PKT_ADDR_H=33,PKT_ADDR_L=18,PKT_BEGIN_BURST=51,PKT_BURSTWRAP_H=43,PKT_BURSTWRAP_L=43,PKT_BURST_SIZE_H=46,PKT_BURST_SIZE_L=44,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=42,PKT_BYTE_CNT_L=40,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=54,PKT_DEST_ID_L=54,PKT_ORI_BURST_SIZE_H=67,PKT_ORI_BURST_SIZE_L=65,PKT_PROTECTION_H=58,PKT_PROTECTION_L=56,PKT_RESPONSE_STATUS_H=64,PKT_RESPONSE_STATUS_L=63,PKT_SRC_ID_H=53,PKT_SRC_ID_L=53,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=34,PKT_TRANS_LOCK=38,PKT_TRANS_POSTED=35,PKT_TRANS_READ=37,PKT_TRANS_WRITE=36,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=68,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=69,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x10000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x10000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=86,TYPE_OF_TRANSACTION=both)(altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=33,PKT_ADDR_L=18,PKT_DEST_ID_H=54,PKT_DEST_ID_L=54,PKT_PROTECTION_H=58,PKT_PROTECTION_L=56,PKT_TRANS_READ=37,PKT_TRANS_WRITE=36,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=68,TYPE_OF_TRANSACTION=both)(altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=43,OUT_BYTE_CNT_H=41,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=33,PKT_ADDR_L=18,PKT_BEGIN_BURST=51,PKT_BURSTWRAP_H=43,PKT_BURSTWRAP_L=43,PKT_BURST_SIZE_H=46,PKT_BURST_SIZE_L=44,PKT_BURST_TYPE_H=48,PKT_BURST_TYPE_L=47,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=42,PKT_BYTE_CNT_L=40,PKT_TRANS_COMPRESSED_READ=34,PKT_TRANS_READ=37,PKT_TRANS_WRITE=36,ST_CHANNEL_W=1,ST_DATA_W=68)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=86,VALID_WIDTH=1)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=56,ST_CHANNEL_W=1,ST_DATA_W=86,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=5369458,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=86,VALID_WIDTH=1)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=56,ST_CHANNEL_W=1,ST_DATA_W=86,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=33,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=43,IN_PKT_BURSTWRAP_L=43,IN_PKT_BURST_SIZE_H=46,IN_PKT_BURST_SIZE_L=44,IN_PKT_BURST_TYPE_H=48,IN_PKT_BURST_TYPE_L=47,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=42,IN_PKT_BYTE_CNT_L=40,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=67,IN_PKT_ORI_BURST_SIZE_L=65,IN_PKT_RESPONSE_STATUS_H=64,IN_PKT_RESPONSE_STATUS_L=63,IN_PKT_TRANS_COMPRESSED_READ=34,IN_PKT_TRANS_EXCLUSIVE=39,IN_PKT_TRANS_WRITE=36,IN_ST_DATA_W=68,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=51,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=60,OUT_PKT_BYTE_CNT_L=58,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=52,OUT_PKT_TRANS_EXCLUSIVE=57,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=51,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=61,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=60,IN_PKT_BYTE_CNT_L=58,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=52,IN_PKT_TRANS_EXCLUSIVE=57,IN_PKT_TRANS_WRITE=54,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=33,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=46,OUT_PKT_BURST_SIZE_L=44,OUT_PKT_BURST_TYPE_H=48,OUT_PKT_BURST_TYPE_L=47,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=42,OUT_PKT_BYTE_CNT_L=40,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=67,OUT_PKT_ORI_BURST_SIZE_L=65,OUT_PKT_RESPONSE_STATUS_H=64,OUT_PKT_RESPONSE_STATUS_L=63,OUT_PKT_TRANS_COMPRESSED_READ=34,OUT_PKT_TRANS_EXCLUSIVE=39,OUT_ST_DATA_W=68,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=1)(altera_avalon_st_handshake_clock_crosser:21.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=5369458,BITS_PER_SYMBOL=86,CHANNEL_WIDTH=1,DATA_WIDTH=86,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:21.1:AUTO_IN_CLK_CLOCK_RATE=5369458,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=86,CHANNEL_WIDTH=1,DATA_WIDTH=86,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=5369458,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=5369458,NUM_CLOCK_OUTPUTS=1)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)"
   instancePathKey="debug_subsystem:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="21.1"
   name="debug_subsystem_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5CEBA4F23C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ppu_clock_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {ppu_debug_bus_bridge_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ppu_clock_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_QOS_H} {70};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_QOS_L} {70};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {68};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {68};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {67};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {67};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_CACHE_H} {80};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_CACHE_L} {77};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_THREAD_ID_H} {73};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_THREAD_ID_L} {73};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {ST_DATA_W} {86};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {ppu_debug_bus_bridge_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {67};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {65};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {64};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {63};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {46};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {44};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_LOCK} {38};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BEGIN_BURST} {51};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_PROTECTION_H} {58};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_PROTECTION_L} {56};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {42};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {40};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ADDR_H} {33};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_POSTED} {35};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_WRITE} {36};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_TRANS_READ} {37};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_SRC_ID_H} {53};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_SRC_ID_L} {53};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DEST_ID_H} {54};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_DEST_ID_L} {54};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {ST_DATA_W} {68};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {69};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {51};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router} {PKT_TRANS_READ} {55};set_instance_parameter_value {router} {ST_DATA_W} {86};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {33};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {58};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {56};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {54};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {54};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {36};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {37};set_instance_parameter_value {router_001} {ST_DATA_W} {68};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_ADDR_H} {33};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {51};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {42};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {40};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {46};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {44};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {48};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {47};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {36};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PKT_TRANS_READ} {37};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {ST_DATA_W} {68};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {41};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {33};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {42};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {40};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {36};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {43};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {46};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {44};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {64};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {63};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {39};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {48};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {47};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {65};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {67};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {68};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {51};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {51};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {54};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {33};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {42};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {40};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {34};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {46};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {44};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {64};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {63};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {39};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {48};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {47};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {65};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {67};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {68};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {86};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {86};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {ppu_clock_bridge_0_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ppu_clock_bridge_0_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ppu_clock_bridge_0_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ppu_clock_bridge_0_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ppu_clock_bridge_0_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ppu_debug_bus_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ppu_debug_bus_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ppu_debug_bus_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ppu_debug_bus_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ppu_debug_bus_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_0_outclk1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {EXPLICIT_CLOCK_RATE} {5369458};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ppu_clock_bridge_0_m0_translator.avalon_universal_master_0} {ppu_clock_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {ppu_clock_bridge_0_m0_translator.avalon_universal_master_0/ppu_clock_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ppu_clock_bridge_0_m0_translator.avalon_universal_master_0/ppu_clock_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ppu_clock_bridge_0_m0_translator.avalon_universal_master_0/ppu_clock_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {ppu_clock_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/ppu_clock_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {ppu_debug_bus_bridge_0_avalon_slave_agent.m0} {ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent.m0/ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent.m0/ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ppu_debug_bus_bridge_0_avalon_slave_agent.m0/ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ppu_debug_bus_bridge_0_avalon_slave_agent.rf_source} {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.out} {ppu_debug_bus_bridge_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {ppu_debug_bus_bridge_0_avalon_slave_agent.rdata_fifo_src} {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.out} {ppu_debug_bus_bridge_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ppu_clock_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {ppu_clock_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {ppu_debug_bus_bridge_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {ppu_debug_bus_bridge_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter.source0} {ppu_debug_bus_bridge_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter.source0/ppu_debug_bus_bridge_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {router_001.src} {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.src} {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.src/ppu_debug_bus_bridge_0_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {ppu_clock_bridge_0_m0_translator.reset} {reset};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {ppu_clock_bridge_0_m0_agent.clk_reset} {reset};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {ppu_clock_bridge_0_m0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_translator.reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_agent.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {ppu_debug_bus_bridge_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {ppu_clock_bridge_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ppu_clock_bridge_0_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ppu_clock_bridge_0_m0_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_burst_adapter.cr0} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_debug_bus_bridge_0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pll_0_outclk1} {clock} {slave};set_interface_property {pll_0_outclk1} {EXPORT_OF} {pll_0_outclk1_clock_bridge.in_clk};add_interface {ppu_clock_bridge_0_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ppu_clock_bridge_0_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {ppu_clock_bridge_0_m0_reset_reset_bridge.in_reset};add_interface {ppu_debug_bus_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ppu_debug_bus_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {ppu_debug_bus_bridge_0_reset_reset_bridge.in_reset};add_interface {ppu_clock_bridge_0_m0} {avalon} {slave};set_interface_property {ppu_clock_bridge_0_m0} {EXPORT_OF} {ppu_clock_bridge_0_m0_translator.avalon_anti_master_0};add_interface {ppu_debug_bus_bridge_0_avalon_slave} {avalon} {master};set_interface_property {ppu_debug_bus_bridge_0_avalon_slave} {EXPORT_OF} {ppu_debug_bus_bridge_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ppu_clock_bridge_0.m0} {0};set_module_assignment {interconnect_id.ppu_debug_bus_bridge_0.avalon_slave} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="debug_subsystem" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 34 starting:altera_mm_interconnect "submodules/debug_subsystem_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.008s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>22</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 68 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_clock_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 67 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 66 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_clock_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 65 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 75 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 62 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 61 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 60 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 59 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 58 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 40 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 56 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 55 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 53 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 51 starting:altera_avalon_st_adapter "submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 1 starting:error_adapter "submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:21.1:AUTO_DEVICE=5CEBA4F23C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {jtag_to_avalon_master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {SYNC_RESET} {0};add_instance {sysid_0_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_0_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_0_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_0_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sysid_0_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_clock_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ppu_clock_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {jtag_to_avalon_master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_CACHE_H} {98};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_CACHE_L} {95};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {ST_DATA_W} {104};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sysid_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_clock_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ppu_clock_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020000000&quot;
   end=&quot;0x00000000020010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {ID} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {sysid_0_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_0_control_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {sysid_0_control_slave_agent} {ST_DATA_W} {104};set_instance_parameter_value {sysid_0_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_0_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_0_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_0_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_0_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_0_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_0_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_0_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sysid_0_control_slave_agent} {ID} {2};set_instance_parameter_value {sysid_0_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_0_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_0_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_0_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_clock_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {ST_DATA_W} {104};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {ID} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {cpu_clock_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_clock_bridge_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {16};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ppu_clock_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {ST_DATA_W} {104};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {ID} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {ppu_clock_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ppu_clock_bridge_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {16};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x10000000 0x20000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x10010000 0x20010000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {104};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {104};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {104};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {104};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {jtag_to_avalon_master_0_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_DEST_ID_H} {90};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_DEST_ID_L} {89};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_SRC_ID_H} {88};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {MAX_OUTSTANDING_RESPONSES} {12};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PIPELINED} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {ST_DATA_W} {104};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {104};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {104};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {104};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {jtag_to_avalon_master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_to_avalon_master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_to_avalon_master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_to_avalon_master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_to_avalon_master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sysid_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sysid_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sysid_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sysid_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sysid_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cpu_clock_bridge_0_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_clock_bridge_0_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_clock_bridge_0_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ppu_clock_bridge_0_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ppu_clock_bridge_0_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ppu_clock_bridge_0_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {1789819};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_0_outclk1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {EXPLICIT_CLOCK_RATE} {5369458};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {jtag_to_avalon_master_0_master_translator.avalon_universal_master_0} {jtag_to_avalon_master_0_master_agent.av} {avalon};set_connection_parameter_value {jtag_to_avalon_master_0_master_translator.avalon_universal_master_0/jtag_to_avalon_master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {jtag_to_avalon_master_0_master_translator.avalon_universal_master_0/jtag_to_avalon_master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {jtag_to_avalon_master_0_master_translator.avalon_universal_master_0/jtag_to_avalon_master_0_master_agent.av} {defaultConnection} {false};add_connection {sysid_0_control_slave_agent.m0} {sysid_0_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_0_control_slave_agent.m0/sysid_0_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_0_control_slave_agent.m0/sysid_0_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_0_control_slave_agent.m0/sysid_0_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_0_control_slave_agent.rf_source} {sysid_0_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_0_control_slave_agent_rsp_fifo.out} {sysid_0_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_0_control_slave_agent.rdata_fifo_src} {sysid_0_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {sysid_0_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sysid_0_control_slave_agent.cp} {qsys_mm.command};add_connection {cpu_clock_bridge_0_s0_agent.m0} {cpu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_clock_bridge_0_s0_agent.m0/cpu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_clock_bridge_0_s0_agent.m0/cpu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_clock_bridge_0_s0_agent.m0/cpu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_clock_bridge_0_s0_agent.rf_source} {cpu_clock_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_clock_bridge_0_s0_agent_rsp_fifo.out} {cpu_clock_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {cpu_clock_bridge_0_s0_agent.rdata_fifo_src} {cpu_clock_bridge_0_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {cpu_clock_bridge_0_s0_agent_rdata_fifo.out} {cpu_clock_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {cpu_clock_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/cpu_clock_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {ppu_clock_bridge_0_s0_agent.m0} {ppu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ppu_clock_bridge_0_s0_agent.m0/ppu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ppu_clock_bridge_0_s0_agent.m0/ppu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ppu_clock_bridge_0_s0_agent.m0/ppu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ppu_clock_bridge_0_s0_agent.rf_source} {ppu_clock_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {ppu_clock_bridge_0_s0_agent_rsp_fifo.out} {ppu_clock_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {ppu_clock_bridge_0_s0_agent.rdata_fifo_src} {ppu_clock_bridge_0_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {ppu_clock_bridge_0_s0_agent_rdata_fifo.out} {ppu_clock_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {ppu_clock_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/ppu_clock_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {jtag_to_avalon_master_0_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {jtag_to_avalon_master_0_master_agent.cp/router.sink} {qsys_mm.command};add_connection {sysid_0_control_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sysid_0_control_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cpu_clock_bridge_0_s0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {cpu_clock_bridge_0_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {ppu_clock_bridge_0_s0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {ppu_clock_bridge_0_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {jtag_to_avalon_master_0_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/jtag_to_avalon_master_0_master_limiter.cmd_sink} {qsys_mm.command};add_connection {jtag_to_avalon_master_0_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {jtag_to_avalon_master_0_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {jtag_to_avalon_master_0_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/jtag_to_avalon_master_0_master_limiter.rsp_sink} {qsys_mm.response};add_connection {jtag_to_avalon_master_0_master_limiter.rsp_src} {jtag_to_avalon_master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {jtag_to_avalon_master_0_master_limiter.rsp_src/jtag_to_avalon_master_0_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {cmd_demux.src1} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink2} {qsys_mm.response};add_connection {jtag_to_avalon_master_0_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {sysid_0_reset_reset_bridge.out_reset} {jtag_to_avalon_master_0_master_translator.reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {sysid_0_control_slave_translator.reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {jtag_to_avalon_master_0_master_agent.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {sysid_0_control_slave_agent.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {sysid_0_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {jtag_to_avalon_master_0_master_limiter.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {cpu_clock_bridge_0_s0_translator.reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {cpu_clock_bridge_0_s0_agent.clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {cpu_clock_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {cpu_clock_bridge_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {ppu_clock_bridge_0_s0_translator.reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {ppu_clock_bridge_0_s0_agent.clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {ppu_clock_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {ppu_clock_bridge_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_to_avalon_master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_0_control_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_to_avalon_master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_0_control_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_0_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_to_avalon_master_0_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_to_avalon_master_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_0_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_clock_bridge_0_s0_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_clock_bridge_0_s0_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_clock_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_clock_bridge_0_s0_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_clock_bridge_0_s0_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_clock_bridge_0_s0_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_clock_bridge_0_s0_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_clock_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_clock_bridge_0_s0_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_clock_bridge_0_s0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pll_0_outclk0} {clock} {slave};set_interface_property {pll_0_outclk0} {EXPORT_OF} {pll_0_outclk0_clock_bridge.in_clk};add_interface {pll_0_outclk1} {clock} {slave};set_interface_property {pll_0_outclk1} {EXPORT_OF} {pll_0_outclk1_clock_bridge.in_clk};add_interface {cpu_clock_bridge_0_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_clock_bridge_0_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_clock_bridge_0_s0_reset_reset_bridge.in_reset};add_interface {jtag_to_avalon_master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_to_avalon_master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_to_avalon_master_0_clk_reset_reset_bridge.in_reset};add_interface {ppu_clock_bridge_0_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ppu_clock_bridge_0_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {ppu_clock_bridge_0_s0_reset_reset_bridge.in_reset};add_interface {sysid_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sysid_0_reset_reset_bridge_in_reset} {EXPORT_OF} {sysid_0_reset_reset_bridge.in_reset};add_interface {jtag_to_avalon_master_0_master} {avalon} {slave};set_interface_property {jtag_to_avalon_master_0_master} {EXPORT_OF} {jtag_to_avalon_master_0_master_translator.avalon_anti_master_0};add_interface {cpu_clock_bridge_0_s0} {avalon} {master};set_interface_property {cpu_clock_bridge_0_s0} {EXPORT_OF} {cpu_clock_bridge_0_s0_translator.avalon_anti_slave_0};add_interface {ppu_clock_bridge_0_s0} {avalon} {master};set_interface_property {ppu_clock_bridge_0_s0} {EXPORT_OF} {ppu_clock_bridge_0_s0_translator.avalon_anti_slave_0};add_interface {sysid_0_control_slave} {avalon} {master};set_interface_property {sysid_0_control_slave} {EXPORT_OF} {sysid_0_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu_clock_bridge_0.s0} {0};set_module_assignment {interconnect_id.jtag_to_avalon_master_0.master} {0};set_module_assignment {interconnect_id.ppu_clock_bridge_0.s0} {1};set_module_assignment {interconnect_id.sysid_0.control_slave} {2};(altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=8,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1789819,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=8,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=5369458,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sysid_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_clock_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ppu_clock_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020000000&quot;
   end=&quot;0x00000000020010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=98,PKT_CACHE_L=95,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=104,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=9,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=9,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:21.1:CHANNEL_ID=001,010,100,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x8,0x10010000,0x20010000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x8:read:1:0:0:1,0:010:0x10000000:0x10010000:both:1:0:0:1,1:100:0x20000000:0x20010000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x10000000,0x20000000,ST_CHANNEL_W=3,ST_DATA_W=104,TYPE_OF_TRANSACTION=read,both,both)(altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=104,TYPE_OF_TRANSACTION=both)(altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=104,TYPE_OF_TRANSACTION=both)(altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=104,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:21.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=12,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=104,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=104,VALID_WIDTH=3)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=1789819,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=5369458,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:21.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=1789819,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=3,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:21.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=5369458,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=3,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:21.1:AUTO_IN_CLK_CLOCK_RATE=1789819,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=3,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:21.1:AUTO_IN_CLK_CLOCK_RATE=5369458,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=3,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=1789819,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=5369458,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=1789819,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=5369458,NUM_CLOCK_OUTPUTS=1)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)"
   instancePathKey="debug_subsystem:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="21.1"
   name="debug_subsystem_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="5CEBA4F23C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {jtag_to_avalon_master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_translator} {SYNC_RESET} {0};add_instance {sysid_0_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_0_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_0_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_0_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sysid_0_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_0_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_clock_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ppu_clock_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {jtag_to_avalon_master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_CACHE_H} {98};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_CACHE_L} {95};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {ST_DATA_W} {104};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sysid_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_clock_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ppu_clock_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020000000&quot;
   end=&quot;0x00000000020010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {ID} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {sysid_0_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {sysid_0_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_0_control_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {sysid_0_control_slave_agent} {ST_DATA_W} {104};set_instance_parameter_value {sysid_0_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_0_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_0_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_0_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_0_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_0_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_0_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_0_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sysid_0_control_slave_agent} {ID} {2};set_instance_parameter_value {sysid_0_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_0_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_0_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_0_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_0_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_clock_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {ST_DATA_W} {104};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {ID} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {cpu_clock_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_clock_bridge_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {16};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_clock_bridge_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ppu_clock_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {ST_DATA_W} {104};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {ID} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {ppu_clock_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ppu_clock_bridge_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {16};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ppu_clock_bridge_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x10000000 0x20000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x10010000 0x20010000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {104};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {104};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {104};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {104};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {jtag_to_avalon_master_0_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_DEST_ID_H} {90};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_DEST_ID_L} {89};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_SRC_ID_H} {88};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {MAX_OUTSTANDING_RESPONSES} {12};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PIPELINED} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {ST_DATA_W} {104};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_to_avalon_master_0_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {104};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {104};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {104};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {jtag_to_avalon_master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_to_avalon_master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_to_avalon_master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_to_avalon_master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_to_avalon_master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sysid_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sysid_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sysid_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sysid_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sysid_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cpu_clock_bridge_0_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_clock_bridge_0_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_clock_bridge_0_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_clock_bridge_0_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_clock_bridge_0_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ppu_clock_bridge_0_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ppu_clock_bridge_0_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ppu_clock_bridge_0_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ppu_clock_bridge_0_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ppu_clock_bridge_0_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {1789819};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_0_outclk1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {EXPLICIT_CLOCK_RATE} {5369458};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {jtag_to_avalon_master_0_master_translator.avalon_universal_master_0} {jtag_to_avalon_master_0_master_agent.av} {avalon};set_connection_parameter_value {jtag_to_avalon_master_0_master_translator.avalon_universal_master_0/jtag_to_avalon_master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {jtag_to_avalon_master_0_master_translator.avalon_universal_master_0/jtag_to_avalon_master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {jtag_to_avalon_master_0_master_translator.avalon_universal_master_0/jtag_to_avalon_master_0_master_agent.av} {defaultConnection} {false};add_connection {sysid_0_control_slave_agent.m0} {sysid_0_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_0_control_slave_agent.m0/sysid_0_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_0_control_slave_agent.m0/sysid_0_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_0_control_slave_agent.m0/sysid_0_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_0_control_slave_agent.rf_source} {sysid_0_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_0_control_slave_agent_rsp_fifo.out} {sysid_0_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_0_control_slave_agent.rdata_fifo_src} {sysid_0_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {sysid_0_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sysid_0_control_slave_agent.cp} {qsys_mm.command};add_connection {cpu_clock_bridge_0_s0_agent.m0} {cpu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_clock_bridge_0_s0_agent.m0/cpu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_clock_bridge_0_s0_agent.m0/cpu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_clock_bridge_0_s0_agent.m0/cpu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_clock_bridge_0_s0_agent.rf_source} {cpu_clock_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_clock_bridge_0_s0_agent_rsp_fifo.out} {cpu_clock_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {cpu_clock_bridge_0_s0_agent.rdata_fifo_src} {cpu_clock_bridge_0_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {cpu_clock_bridge_0_s0_agent_rdata_fifo.out} {cpu_clock_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {cpu_clock_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/cpu_clock_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {ppu_clock_bridge_0_s0_agent.m0} {ppu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ppu_clock_bridge_0_s0_agent.m0/ppu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ppu_clock_bridge_0_s0_agent.m0/ppu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ppu_clock_bridge_0_s0_agent.m0/ppu_clock_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ppu_clock_bridge_0_s0_agent.rf_source} {ppu_clock_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {ppu_clock_bridge_0_s0_agent_rsp_fifo.out} {ppu_clock_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {ppu_clock_bridge_0_s0_agent.rdata_fifo_src} {ppu_clock_bridge_0_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {ppu_clock_bridge_0_s0_agent_rdata_fifo.out} {ppu_clock_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {ppu_clock_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/ppu_clock_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {jtag_to_avalon_master_0_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {jtag_to_avalon_master_0_master_agent.cp/router.sink} {qsys_mm.command};add_connection {sysid_0_control_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sysid_0_control_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cpu_clock_bridge_0_s0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {cpu_clock_bridge_0_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {ppu_clock_bridge_0_s0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {ppu_clock_bridge_0_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {jtag_to_avalon_master_0_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/jtag_to_avalon_master_0_master_limiter.cmd_sink} {qsys_mm.command};add_connection {jtag_to_avalon_master_0_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {jtag_to_avalon_master_0_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {jtag_to_avalon_master_0_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/jtag_to_avalon_master_0_master_limiter.rsp_sink} {qsys_mm.response};add_connection {jtag_to_avalon_master_0_master_limiter.rsp_src} {jtag_to_avalon_master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {jtag_to_avalon_master_0_master_limiter.rsp_src/jtag_to_avalon_master_0_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {cmd_demux.src1} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink2} {qsys_mm.response};add_connection {jtag_to_avalon_master_0_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {sysid_0_reset_reset_bridge.out_reset} {jtag_to_avalon_master_0_master_translator.reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {sysid_0_control_slave_translator.reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {jtag_to_avalon_master_0_master_agent.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {sysid_0_control_slave_agent.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {sysid_0_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {jtag_to_avalon_master_0_master_limiter.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {sysid_0_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {cpu_clock_bridge_0_s0_translator.reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {cpu_clock_bridge_0_s0_agent.clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {cpu_clock_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {cpu_clock_bridge_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {cpu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {ppu_clock_bridge_0_s0_translator.reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {ppu_clock_bridge_0_s0_agent.clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {ppu_clock_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {ppu_clock_bridge_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ppu_clock_bridge_0_s0_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_to_avalon_master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_0_control_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_to_avalon_master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_0_control_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_0_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_to_avalon_master_0_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_to_avalon_master_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_0_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_clock_bridge_0_s0_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_clock_bridge_0_s0_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_clock_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_clock_bridge_0_s0_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu_clock_bridge_0_s0_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_clock_bridge_0_s0_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_clock_bridge_0_s0_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_clock_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_clock_bridge_0_s0_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {ppu_clock_bridge_0_s0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pll_0_outclk0} {clock} {slave};set_interface_property {pll_0_outclk0} {EXPORT_OF} {pll_0_outclk0_clock_bridge.in_clk};add_interface {pll_0_outclk1} {clock} {slave};set_interface_property {pll_0_outclk1} {EXPORT_OF} {pll_0_outclk1_clock_bridge.in_clk};add_interface {cpu_clock_bridge_0_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_clock_bridge_0_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_clock_bridge_0_s0_reset_reset_bridge.in_reset};add_interface {jtag_to_avalon_master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_to_avalon_master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_to_avalon_master_0_clk_reset_reset_bridge.in_reset};add_interface {ppu_clock_bridge_0_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ppu_clock_bridge_0_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {ppu_clock_bridge_0_s0_reset_reset_bridge.in_reset};add_interface {sysid_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sysid_0_reset_reset_bridge_in_reset} {EXPORT_OF} {sysid_0_reset_reset_bridge.in_reset};add_interface {jtag_to_avalon_master_0_master} {avalon} {slave};set_interface_property {jtag_to_avalon_master_0_master} {EXPORT_OF} {jtag_to_avalon_master_0_master_translator.avalon_anti_master_0};add_interface {cpu_clock_bridge_0_s0} {avalon} {master};set_interface_property {cpu_clock_bridge_0_s0} {EXPORT_OF} {cpu_clock_bridge_0_s0_translator.avalon_anti_slave_0};add_interface {ppu_clock_bridge_0_s0} {avalon} {master};set_interface_property {ppu_clock_bridge_0_s0} {EXPORT_OF} {ppu_clock_bridge_0_s0_translator.avalon_anti_slave_0};add_interface {sysid_0_control_slave} {avalon} {master};set_interface_property {sysid_0_control_slave} {EXPORT_OF} {sysid_0_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu_clock_bridge_0.s0} {0};set_module_assignment {interconnect_id.jtag_to_avalon_master_0.master} {0};set_module_assignment {interconnect_id.ppu_clock_bridge_0.s0} {1};set_module_assignment {interconnect_id.sysid_0.control_slave} {2};" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="debug_subsystem" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 51 starting:altera_mm_interconnect "submodules/debug_subsystem_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>37</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.007s/0.008s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.007s/0.008s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.008s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/debug_subsystem_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/debug_subsystem_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 68 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_clock_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 67 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 66 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_clock_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 65 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 75 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 20 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 19 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 16 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="jtag_to_avalon_master_0_master_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>jtag_to_avalon_master_0_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 15 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 14 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 11 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 10 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_2_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 9 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_2_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 8 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 53 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 3 starting:altera_avalon_st_adapter "submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 0 starting:error_adapter "submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:21.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="debug_subsystem:.:rst_controller"
   kind="altera_reset_controller"
   version="21.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004,rst_controller_005" />
  <instantiator
     instantiator="debug_subsystem_jtag_to_avalon_master_0"
     as="rst_controller" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 83 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>debug_subsystem</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:21.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="debug_subsystem:.:jtag_to_avalon_master_0:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="21.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_jtag_to_avalon_master_0"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 77 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="debug_subsystem:.:jtag_to_avalon_master_0:.:timing_adt"
   kind="timing_adapter"
   version="21.1"
   name="debug_subsystem_jtag_to_avalon_master_0_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_jtag_to_avalon_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_jtag_to_avalon_master_0"
     as="timing_adt" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 76 starting:timing_adapter "submodules/debug_subsystem_jtag_to_avalon_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="debug_subsystem:.:jtag_to_avalon_master_0:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="21.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_jtag_to_avalon_master_0" as="fifo" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_0"
     as="cpu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo,cpu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_1"
     as="ppu_debug_bus_bridge_0_avalon_slave_agent_rsp_fifo,ppu_debug_bus_bridge_0_avalon_slave_agent_rdata_fifo" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_2"
     as="sysid_0_control_slave_agent_rsp_fifo,cpu_clock_bridge_0_s0_agent_rsp_fifo,cpu_clock_bridge_0_s0_agent_rdata_fifo,ppu_clock_bridge_0_s0_agent_rsp_fifo,ppu_clock_bridge_0_s0_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 75 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="debug_subsystem:.:jtag_to_avalon_master_0:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="21.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_jtag_to_avalon_master_0" as="b2p" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 74 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="debug_subsystem:.:jtag_to_avalon_master_0:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="21.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_jtag_to_avalon_master_0" as="p2b" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 73 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:21.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="debug_subsystem:.:jtag_to_avalon_master_0:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="21.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_jtag_to_avalon_master_0" as="transacto" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 72 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="debug_subsystem:.:jtag_to_avalon_master_0:.:b2p_adapter"
   kind="channel_adapter"
   version="21.1"
   name="debug_subsystem_jtag_to_avalon_master_0_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_jtag_to_avalon_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_jtag_to_avalon_master_0"
     as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 71 starting:channel_adapter "submodules/debug_subsystem_jtag_to_avalon_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="debug_subsystem:.:jtag_to_avalon_master_0:.:p2b_adapter"
   kind="channel_adapter"
   version="21.1"
   name="debug_subsystem_jtag_to_avalon_master_0_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_jtag_to_avalon_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_jtag_to_avalon_master_0"
     as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 70 starting:channel_adapter "submodules/debug_subsystem_jtag_to_avalon_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>jtag_to_avalon_master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:cpu_clock_bridge_0_m0_translator"
   kind="altera_merlin_master_translator"
   version="21.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_0"
     as="cpu_clock_bridge_0_m0_translator" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_1"
     as="ppu_clock_bridge_0_m0_translator" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_2"
     as="jtag_to_avalon_master_0_master_translator" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 68 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_clock_bridge_0_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1789819,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:cpu_debug_bus_bridge_0_avalon_slave_translator"
   kind="altera_merlin_slave_translator"
   version="21.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_0"
     as="cpu_debug_bus_bridge_0_avalon_slave_translator" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_1"
     as="ppu_debug_bus_bridge_0_avalon_slave_translator" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_2"
     as="sysid_0_control_slave_translator,cpu_clock_bridge_0_s0_translator,ppu_clock_bridge_0_s0_translator" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 67 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_bus_bridge_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=67,PKT_ADDR_SIDEBAND_L=67,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_CACHE_H=80,PKT_CACHE_L=77,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=68,PKT_DATA_SIDEBAND_L=68,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_QOS_H=70,PKT_QOS_L=70,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=71,PKT_SRC_ID_L=71,PKT_THREAD_ID_H=73,PKT_THREAD_ID_L=73,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_EXCLUSIVE=57,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=86,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:cpu_clock_bridge_0_m0_agent"
   kind="altera_merlin_master_agent"
   version="21.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_0"
     as="cpu_clock_bridge_0_m0_agent" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_1"
     as="ppu_clock_bridge_0_m0_agent" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_2"
     as="jtag_to_avalon_master_0_master_agent" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 66 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_clock_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_clock_bridge_0_m0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),PKT_ADDR_H=33,PKT_ADDR_L=18,PKT_BEGIN_BURST=51,PKT_BURSTWRAP_H=43,PKT_BURSTWRAP_L=43,PKT_BURST_SIZE_H=46,PKT_BURST_SIZE_L=44,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=42,PKT_BYTE_CNT_L=40,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=54,PKT_DEST_ID_L=54,PKT_ORI_BURST_SIZE_H=67,PKT_ORI_BURST_SIZE_L=65,PKT_PROTECTION_H=58,PKT_PROTECTION_L=56,PKT_RESPONSE_STATUS_H=64,PKT_RESPONSE_STATUS_L=63,PKT_SRC_ID_H=53,PKT_SRC_ID_L=53,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=34,PKT_TRANS_LOCK=38,PKT_TRANS_POSTED=35,PKT_TRANS_READ=37,PKT_TRANS_WRITE=36,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=68,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:cpu_debug_bus_bridge_0_avalon_slave_agent"
   kind="altera_merlin_slave_agent"
   version="21.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_0"
     as="cpu_debug_bus_bridge_0_avalon_slave_agent" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_1"
     as="ppu_debug_bus_bridge_0_avalon_slave_agent" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_2"
     as="sysid_0_control_slave_agent,cpu_clock_bridge_0_s0_agent,ppu_clock_bridge_0_s0_agent" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 65 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cpu_debug_bus_bridge_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x10000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x10000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=86,TYPE_OF_TRANSACTION=both"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="21.1"
   name="debug_subsystem_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="55" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x10000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="51" />
  <parameter name="PKT_DEST_ID_H" value="72" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="72" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="76" />
  <parameter name="END_ADDRESS" value="0x10000" />
  <parameter name="PKT_PROTECTION_L" value="74" />
  <parameter name="PKT_TRANS_WRITE" value="54" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_0" as="router" />
  <instantiator instantiator="debug_subsystem_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 62 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=33,PKT_ADDR_L=18,PKT_DEST_ID_H=54,PKT_DEST_ID_L=54,PKT_PROTECTION_H=58,PKT_PROTECTION_L=56,PKT_TRANS_READ=37,PKT_TRANS_WRITE=36,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=68,TYPE_OF_TRANSACTION=both"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="21.1"
   name="debug_subsystem_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="37" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="33" />
  <parameter name="PKT_DEST_ID_H" value="54" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="54" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="68" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="58" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="56" />
  <parameter name="PKT_TRANS_WRITE" value="36" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_0" as="router_001" />
  <instantiator instantiator="debug_subsystem_mm_interconnect_1" as="router_001" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 61 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:21.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=43,OUT_BYTE_CNT_H=41,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=33,PKT_ADDR_L=18,PKT_BEGIN_BURST=51,PKT_BURSTWRAP_H=43,PKT_BURSTWRAP_L=43,PKT_BURST_SIZE_H=46,PKT_BURST_SIZE_L=44,PKT_BURST_TYPE_H=48,PKT_BURST_TYPE_L=47,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=42,PKT_BYTE_CNT_L=40,PKT_TRANS_COMPRESSED_READ=34,PKT_TRANS_READ=37,PKT_TRANS_WRITE=36,ST_CHANNEL_W=1,ST_DATA_W=68"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:cpu_debug_bus_bridge_0_avalon_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="21.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="34" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_0"
     as="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_1"
     as="ppu_debug_bus_bridge_0_avalon_slave_burst_adapter" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 60 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="cpu_debug_bus_bridge_0_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=86,VALID_WIDTH=1"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="debug_subsystem_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_0" as="cmd_demux" />
  <instantiator instantiator="debug_subsystem_mm_interconnect_1" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 59 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=56,ST_CHANNEL_W=1,ST_DATA_W=86,USE_EXTERNAL_ARB=0"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="debug_subsystem_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="56" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_0" as="cmd_mux" />
  <instantiator instantiator="debug_subsystem_mm_interconnect_1" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 58 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=1789819,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=86,VALID_WIDTH=1"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="debug_subsystem_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="1789819" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 57 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=56,ST_CHANNEL_W=1,ST_DATA_W=86,USE_EXTERNAL_ARB=0"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="debug_subsystem_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="56" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_0" as="rsp_mux" />
  <instantiator instantiator="debug_subsystem_mm_interconnect_1" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 56 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=33,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=43,IN_PKT_BURSTWRAP_L=43,IN_PKT_BURST_SIZE_H=46,IN_PKT_BURST_SIZE_L=44,IN_PKT_BURST_TYPE_H=48,IN_PKT_BURST_TYPE_L=47,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=42,IN_PKT_BYTE_CNT_L=40,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=67,IN_PKT_ORI_BURST_SIZE_L=65,IN_PKT_RESPONSE_STATUS_H=64,IN_PKT_RESPONSE_STATUS_L=63,IN_PKT_TRANS_COMPRESSED_READ=34,IN_PKT_TRANS_EXCLUSIVE=39,IN_PKT_TRANS_WRITE=36,IN_ST_DATA_W=68,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=51,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=60,OUT_PKT_BYTE_CNT_L=58,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=52,OUT_PKT_TRANS_EXCLUSIVE=57,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="21.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="85" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="83" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="67" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(67:65) response_status(64:63) cache(62:59) protection(58:56) thread_id(55) dest_id(54) src_id(53) qos(52) begin_burst(51) data_sideband(50) addr_sideband(49) burst_type(48:47) burst_size(46:44) burstwrap(43) byte_cnt(42:40) trans_exclusive(39) trans_lock(38) trans_read(37) trans_write(36) trans_posted(35) trans_compressed_read(34) addr(33:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="65" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_0"
     as="cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter,cpu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_1"
     as="ppu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter,ppu_debug_bus_bridge_0_avalon_slave_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 55 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>cpu_debug_bus_bridge_0_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:21.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=1789819,BITS_PER_SYMBOL=86,CHANNEL_WIDTH=1,DATA_WIDTH=86,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="21.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="1789819" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="86" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="1" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_0"
     as="crosser,crosser_001" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_1"
     as="crosser,crosser_001" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_2"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 53 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:21.1:AUTO_DEVICE=5CEBA4F23C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:21.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:21.1:)(clock:21.1:)(reset:21.1:)"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="21.1"
   name="debug_subsystem_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CEBA4F23C7" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_0"
     as="avalon_st_adapter" />
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_1"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 51 starting:altera_avalon_st_adapter "submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 1 starting:error_adapter "submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=5369458,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=86,VALID_WIDTH=1"
   instancePathKey="debug_subsystem:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="debug_subsystem_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="5369458" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_1" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 40 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=001,010,100,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x8,0x10010000,0x20010000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x8:read:1:0:0:1,0:010:0x10000000:0x10010000:both:1:0:0:1,1:100:0x20000000:0x20010000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x10000000,0x20000000,ST_CHANNEL_W=3,ST_DATA_W=104,TYPE_OF_TRANSACTION=read,both,both"
   instancePathKey="debug_subsystem:.:mm_interconnect_2:.:router"
   kind="altera_merlin_router"
   version="21.1"
   name="debug_subsystem_mm_interconnect_2_router">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x10000000,0x20000000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:001:0x0:0x8:read:1:0:0:1,0:010:0x10000000:0x10010000:both:1:0:0:1,1:100:0x20000000:0x20010000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="90" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="94" />
  <parameter name="END_ADDRESS" value="0x8,0x10010000,0x20010000" />
  <parameter name="PKT_PROTECTION_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="2,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_2" as="router" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 20 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=104,TYPE_OF_TRANSACTION=both"
   instancePathKey="debug_subsystem:.:mm_interconnect_2:.:router_001"
   kind="altera_merlin_router"
   version="21.1"
   name="debug_subsystem_mm_interconnect_2_router_001">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="90" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="94" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_2"
     as="router_001,router_002,router_003" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 19 starting:altera_merlin_router "submodules/debug_subsystem_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:21.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=12,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=90,PKT_DEST_ID_L=89,PKT_SRC_ID_H=88,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=104,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3"
   instancePathKey="debug_subsystem:.:mm_interconnect_2:.:jtag_to_avalon_master_0_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="21.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_2"
     as="jtag_to_avalon_master_0_master_limiter" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 16 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="jtag_to_avalon_master_0_master_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>jtag_to_avalon_master_0_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=104,VALID_WIDTH=3"
   instancePathKey="debug_subsystem:.:mm_interconnect_2:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="debug_subsystem_mm_interconnect_2_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_2" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 15 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="debug_subsystem:.:mm_interconnect_2:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="debug_subsystem_mm_interconnect_2_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_2"
     as="cmd_mux,cmd_mux_001,cmd_mux_002" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 14 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="debug_subsystem:.:mm_interconnect_2:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="debug_subsystem_mm_interconnect_2_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_2" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 11 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=1789819,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="debug_subsystem:.:mm_interconnect_2:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="debug_subsystem_mm_interconnect_2_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="1789819" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_2" as="rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 10 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_2_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=5369458,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="debug_subsystem:.:mm_interconnect_2:.:rsp_demux_002"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="debug_subsystem_mm_interconnect_2_rsp_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="5369458" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_2" as="rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 9 starting:altera_merlin_demultiplexer "submodules/debug_subsystem_mm_interconnect_2_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="debug_subsystem:.:mm_interconnect_2:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="debug_subsystem_mm_interconnect_2_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:89) src_id(88:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="debug_subsystem_mm_interconnect_2" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 8 starting:altera_merlin_multiplexer "submodules/debug_subsystem_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:21.1:AUTO_DEVICE=5CEBA4F23C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:21.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:21.1:)(clock:21.1:)(reset:21.1:)"
   instancePathKey="debug_subsystem:.:mm_interconnect_2:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="21.1"
   name="debug_subsystem_mm_interconnect_2_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CEBA4F23C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_2"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 3 starting:altera_avalon_st_adapter "submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="debug_subsystem">queue size: 0 starting:error_adapter "submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:21.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="debug_subsystem:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="21.1"
   name="debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 1 starting:error_adapter "submodules/debug_subsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:21.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="debug_subsystem:.:mm_interconnect_2:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="21.1"
   name="debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/user/repos/chisel-nes/eda/quartusprime_lite_21.1/debug_subsystem/synthesis/submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="debug_subsystem_mm_interconnect_2_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="debug_subsystem">queue size: 0 starting:error_adapter "submodules/debug_subsystem_mm_interconnect_2_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
