# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:21 on Oct 12,2017
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# -- Compiling module mux2to1_testbench
# 
# Top level modules:
# 	mux2to1_testbench
# End time: 14:13:21 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:21 on Oct 12,2017
# vlog -reportprogress 300 ./mux4to1.sv 
# -- Compiling module mux4to1
# -- Compiling module mux4to1_testbench
# 
# Top level modules:
# 	mux4to1_testbench
# End time: 14:13:21 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:21 on Oct 12,2017
# vlog -reportprogress 300 ./mux8to1.sv 
# -- Compiling module mux8to1
# -- Compiling module mux8to1_testbench
# 
# Top level modules:
# 	mux8to1_testbench
# End time: 14:13:21 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:21 on Oct 12,2017
# vlog -reportprogress 300 ./mux16to1.sv 
# -- Compiling module mux16to1
# -- Compiling module mux16to1_testbench
# 
# Top level modules:
# 	mux16to1_testbench
# End time: 14:13:21 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:21 on Oct 12,2017
# vlog -reportprogress 300 ./mux32to1.sv 
# -- Compiling module mux32to1
# -- Compiling module mux32to1_testbench
# 
# Top level modules:
# 	mux32to1_testbench
# End time: 14:13:21 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:21 on Oct 12,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 14:13:21 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:21 on Oct 12,2017
# vlog -reportprogress 300 ./D_FF_Enable.sv 
# -- Compiling module D_FF_Enable
# -- Compiling module D_FF_Enable_testbench
# 
# Top level modules:
# 	D_FF_Enable_testbench
# End time: 14:13:21 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:21 on Oct 12,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:13:22 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:22 on Oct 12,2017
# vlog -reportprogress 300 ./decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4
# 	decoder2to4_testbench
# End time: 14:13:22 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:22 on Oct 12,2017
# vlog -reportprogress 300 ./decoder3to8.sv 
# -- Compiling module decoder3to8
# -- Compiling module decoder3to8_testbench
# 
# Top level modules:
# 	decoder3to8_testbench
# End time: 14:13:22 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:22 on Oct 12,2017
# vlog -reportprogress 300 ./decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 14:13:22 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:22 on Oct 12,2017
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 14:13:22 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 14:13:22 on Oct 12,2017
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.register
# Loading work.decoder3to8
# Loading work.D_FF_Enable
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.mux2to1
# ** Warning: Design size of 10024 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regFile.sv(109)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regFile.sv line 109
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 14:14:09 on Oct 12,2017, Elapsed time: 0:00:47
# Errors: 0, Warnings: 1
