

================================================================
== Vitis HLS Report for 'twoNormSquared_6_Pipeline_accum_loop'
================================================================
* Date:           Fri Jan  9 14:31:05 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.300 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- accum_loop  |        ?|        ?|        14|          1|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|       23|       70|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     24|     2304|     3320|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|     3856|     -|
|Register             |        -|      -|     5492|      474|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     24|     7819|     7720|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_7_no_dsp_1_U730   |dadd_64ns_64ns_64_7_no_dsp_1   |        0|   0|  536|  820|    0|
    |dadd_64ns_64ns_64_7_no_dsp_1_U731   |dadd_64ns_64ns_64_7_no_dsp_1   |        0|   0|  536|  820|    0|
    |dadd_64ns_64ns_64_7_no_dsp_1_U732   |dadd_64ns_64ns_64_7_no_dsp_1   |        0|   0|  536|  820|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U733  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U734  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U735  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U736  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|  24| 2304| 3320|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+----+----+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+----+----+------------+------------+
    |add_ln120_fu_828_p2                            |         +|   0|   0|  31|          31|           1|
    |ap_frp_data_req_primalInfeasBound_edotfifo_ub  |         -|   0|  23|  15|           4|           1|
    |ap_block_pp0_stage0_00001                      |       and|   0|   0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1               |       and|   0|   0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start                  |       and|   0|   0|   2|           1|           1|
    |icmp_ln120_fu_838_p2                           |      icmp|   0|   0|  16|          32|          32|
    |ap_enable_pp0                                  |       xor|   0|   0|   2|           1|           2|
    +-----------------------------------------------+----------+----+----+----+------------+------------+
    |Total                                          |          |   0|  23|  70|          71|          39|
    +-----------------------------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                    |   8|          2|    1|          2|
    |ap_frp_data_req_primalInfeasBound_edotfifo_ub  |   8|          2|    4|          8|
    |ap_sig_allocacmp_i_load                        |  32|          2|   31|         62|
    |ap_sig_allocacmp_p_load                        |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load31                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load32                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load33                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load34                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load35                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load36                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load37                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load38                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load39                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load40                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load41                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load42                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load43                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load44                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load45                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load46                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load47                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load48                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load49                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load50                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load51                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load52                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load53                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load54                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load56                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load58                      |  64|          2|   64|        128|
    |ap_sig_allocacmp_p_load60                      |  64|          2|   64|        128|
    |empty_143_fu_112                               |  64|          2|   64|        128|
    |empty_144_fu_116                               |  64|          2|   64|        128|
    |empty_145_fu_120                               |  64|          2|   64|        128|
    |empty_146_fu_124                               |  64|          2|   64|        128|
    |empty_147_fu_128                               |  64|          2|   64|        128|
    |empty_148_fu_132                               |  64|          2|   64|        128|
    |empty_149_fu_136                               |  64|          2|   64|        128|
    |empty_150_fu_140                               |  64|          2|   64|        128|
    |empty_151_fu_144                               |  64|          2|   64|        128|
    |empty_152_fu_148                               |  64|          2|   64|        128|
    |empty_153_fu_152                               |  64|          2|   64|        128|
    |empty_154_fu_156                               |  64|          2|   64|        128|
    |empty_155_fu_160                               |  64|          2|   64|        128|
    |empty_156_fu_164                               |  64|          2|   64|        128|
    |empty_157_fu_168                               |  64|          2|   64|        128|
    |empty_158_fu_172                               |  64|          2|   64|        128|
    |empty_159_fu_176                               |  64|          2|   64|        128|
    |empty_160_fu_180                               |  64|          2|   64|        128|
    |empty_161_fu_184                               |  64|          2|   64|        128|
    |empty_162_fu_188                               |  64|          2|   64|        128|
    |empty_163_fu_192                               |  64|          2|   64|        128|
    |empty_164_fu_196                               |  64|          2|   64|        128|
    |empty_165_fu_200                               |  64|          2|   64|        128|
    |empty_166_fu_204                               |  64|          2|   64|        128|
    |empty_167_fu_208                               |  64|          2|   64|        128|
    |empty_168_fu_212                               |  64|          2|   64|        128|
    |empty_169_fu_216                               |  64|          2|   64|        128|
    |empty_fu_108                                   |  64|          2|   64|        128|
    |grp_fu_432_p2                                  |  64|          2|   64|        128|
    |grp_fu_436_p2                                  |  64|          2|   64|        128|
    |grp_fu_440_p2                                  |  64|          2|   64|        128|
    |i_fu_104                                       |  32|          2|   31|         62|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |3856|        126| 3843|       7686|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+-----+----+-----+-----------+
    |                      Name                     |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                      |    1|   0|    1|          0|
    |ap_done_reg                                    |    1|   0|    1|          0|
    |ap_frp_data_req_primalInfeasBound_edotfifo_ub  |    4|   0|    4|          0|
    |ap_loop_exit_ready_pp0_iter10_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg               |    1|   0|    1|          0|
    |empty_143_fu_112                               |   64|   0|   64|          0|
    |empty_144_fu_116                               |   64|   0|   64|          0|
    |empty_145_fu_120                               |   64|   0|   64|          0|
    |empty_146_fu_124                               |   64|   0|   64|          0|
    |empty_147_fu_128                               |   64|   0|   64|          0|
    |empty_148_fu_132                               |   64|   0|   64|          0|
    |empty_149_fu_136                               |   64|   0|   64|          0|
    |empty_150_fu_140                               |   64|   0|   64|          0|
    |empty_151_fu_144                               |   64|   0|   64|          0|
    |empty_152_fu_148                               |   64|   0|   64|          0|
    |empty_153_fu_152                               |   64|   0|   64|          0|
    |empty_154_fu_156                               |   64|   0|   64|          0|
    |empty_155_fu_160                               |   64|   0|   64|          0|
    |empty_156_fu_164                               |   64|   0|   64|          0|
    |empty_157_fu_168                               |   64|   0|   64|          0|
    |empty_158_fu_172                               |   64|   0|   64|          0|
    |empty_159_fu_176                               |   64|   0|   64|          0|
    |empty_160_fu_180                               |   64|   0|   64|          0|
    |empty_161_fu_184                               |   64|   0|   64|          0|
    |empty_162_fu_188                               |   64|   0|   64|          0|
    |empty_163_fu_192                               |   64|   0|   64|          0|
    |empty_164_fu_196                               |   64|   0|   64|          0|
    |empty_165_fu_200                               |   64|   0|   64|          0|
    |empty_166_fu_204                               |   64|   0|   64|          0|
    |empty_167_fu_208                               |   64|   0|   64|          0|
    |empty_168_fu_212                               |   64|   0|   64|          0|
    |empty_169_fu_216                               |   64|   0|   64|          0|
    |empty_fu_108                                   |   64|   0|   64|          0|
    |grp_fu_432_ce                                  |    0|   0|    1|          1|
    |grp_fu_432_p0                                  |   64|   0|   64|          0|
    |grp_fu_432_p1                                  |   64|   0|   64|          0|
    |grp_fu_436_ce                                  |    0|   0|    1|          1|
    |grp_fu_436_p0                                  |   64|   0|   64|          0|
    |grp_fu_436_p1                                  |   64|   0|   64|          0|
    |grp_fu_440_ce                                  |    0|   0|    1|          1|
    |grp_fu_440_p0                                  |   64|   0|   64|          0|
    |grp_fu_440_p1                                  |   64|   0|   64|          0|
    |i_fu_104                                       |   31|   0|   31|          0|
    |icmp_ln120_reg_1874                            |    1|   0|    1|          0|
    |p_load31_reg_2084                              |   64|   0|   64|          0|
    |p_load32_reg_2060                              |   64|   0|   64|          0|
    |p_load32_reg_2060_pp0_iter11_reg               |   64|   0|   64|          0|
    |p_load33_reg_2036                              |   64|   0|   64|          0|
    |p_load34_reg_2012                              |   64|   0|   64|          0|
    |p_load35_reg_1988                              |   64|   0|   64|          0|
    |p_load37_reg_2078                              |   64|   0|   64|          0|
    |p_load38_reg_2054                              |   64|   0|   64|          0|
    |p_load38_reg_2054_pp0_iter11_reg               |   64|   0|   64|          0|
    |p_load39_reg_2030                              |   64|   0|   64|          0|
    |p_load40_reg_2006                              |   64|   0|   64|          0|
    |p_load41_reg_1982                              |   64|   0|   64|          0|
    |p_load43_reg_2072                              |   64|   0|   64|          0|
    |p_load44_reg_2048                              |   64|   0|   64|          0|
    |p_load44_reg_2048_pp0_iter11_reg               |   64|   0|   64|          0|
    |p_load45_reg_2024                              |   64|   0|   64|          0|
    |p_load46_reg_2000                              |   64|   0|   64|          0|
    |p_load47_reg_1976                              |   64|   0|   64|          0|
    |p_load49_reg_2066                              |   64|   0|   64|          0|
    |p_load50_reg_2042                              |   64|   0|   64|          0|
    |p_load50_reg_2042_pp0_iter11_reg               |   64|   0|   64|          0|
    |p_load51_reg_2018                              |   64|   0|   64|          0|
    |p_load52_reg_1994                              |   64|   0|   64|          0|
    |p_load53_reg_1970                              |   64|   0|   64|          0|
    |pre_grp_fu_432_p2_reg                          |   64|   0|   64|          0|
    |pre_grp_fu_436_p2_reg                          |   64|   0|   64|          0|
    |pre_grp_fu_440_p2_reg                          |   64|   0|   64|          0|
    |trunc_ln123_7_reg_1883                         |   64|   0|   64|          0|
    |trunc_ln123_8_reg_1888                         |   64|   0|   64|          0|
    |trunc_ln123_9_reg_1893                         |   64|   0|   64|          0|
    |trunc_ln123_reg_1878                           |   64|   0|   64|          0|
    |icmp_ln120_reg_1874                            |    2|   2|    1|          0|
    |p_load33_reg_2036                              |  192|  54|   64|          0|
    |p_load34_reg_2012                              |   64|  32|   64|          0|
    |p_load35_reg_1988                              |   64|  32|   64|          0|
    |p_load39_reg_2030                              |  192|  54|   64|          0|
    |p_load40_reg_2006                              |   64|  32|   64|          0|
    |p_load41_reg_1982                              |   64|  32|   64|          0|
    |p_load45_reg_2024                              |  192|  54|   64|          0|
    |p_load46_reg_2000                              |   64|  32|   64|          0|
    |p_load47_reg_1976                              |   64|  32|   64|          0|
    |p_load51_reg_2018                              |  192|  54|   64|          0|
    |p_load52_reg_1994                              |   64|  32|   64|          0|
    |p_load53_reg_1970                              |   64|  32|   64|          0|
    +-----------------------------------------------+-----+----+-----+-----------+
    |Total                                          | 5492| 474| 4982|          3|
    +-----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|  twoNormSquared.6_Pipeline_accum_loop|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|  twoNormSquared.6_Pipeline_accum_loop|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|  twoNormSquared.6_Pipeline_accum_loop|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|  twoNormSquared.6_Pipeline_accum_loop|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|  twoNormSquared.6_Pipeline_accum_loop|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|  twoNormSquared.6_Pipeline_accum_loop|  return value|
|grp_fu_188_p_din0                             |  out|   64|  ap_ctrl_hs|  twoNormSquared.6_Pipeline_accum_loop|  return value|
|grp_fu_188_p_din1                             |  out|   64|  ap_ctrl_hs|  twoNormSquared.6_Pipeline_accum_loop|  return value|
|grp_fu_188_p_opcode                           |  out|    2|  ap_ctrl_hs|  twoNormSquared.6_Pipeline_accum_loop|  return value|
|grp_fu_188_p_dout0                            |   in|   64|  ap_ctrl_hs|  twoNormSquared.6_Pipeline_accum_loop|  return value|
|grp_fu_188_p_ce                               |  out|    1|  ap_ctrl_hs|  twoNormSquared.6_Pipeline_accum_loop|  return value|
|primalInfeasBound_edotfifo_ub_dout            |   in|  512|     ap_fifo|         primalInfeasBound_edotfifo_ub|       pointer|
|primalInfeasBound_edotfifo_ub_num_data_valid  |   in|    3|     ap_fifo|         primalInfeasBound_edotfifo_ub|       pointer|
|primalInfeasBound_edotfifo_ub_fifo_cap        |   in|    3|     ap_fifo|         primalInfeasBound_edotfifo_ub|       pointer|
|primalInfeasBound_edotfifo_ub_empty_n         |   in|    1|     ap_fifo|         primalInfeasBound_edotfifo_ub|       pointer|
|primalInfeasBound_edotfifo_ub_read            |  out|    1|     ap_fifo|         primalInfeasBound_edotfifo_ub|       pointer|
|n                                             |   in|   32|     ap_none|                                     n|        scalar|
|p_out                                         |  out|   64|      ap_vld|                                 p_out|       pointer|
|p_out_ap_vld                                  |  out|    1|      ap_vld|                                 p_out|       pointer|
|p_out1                                        |  out|   64|      ap_vld|                                p_out1|       pointer|
|p_out1_ap_vld                                 |  out|    1|      ap_vld|                                p_out1|       pointer|
|p_out2                                        |  out|   64|      ap_vld|                                p_out2|       pointer|
|p_out2_ap_vld                                 |  out|    1|      ap_vld|                                p_out2|       pointer|
|p_out3                                        |  out|   64|      ap_vld|                                p_out3|       pointer|
|p_out3_ap_vld                                 |  out|    1|      ap_vld|                                p_out3|       pointer|
|p_out4                                        |  out|   64|      ap_vld|                                p_out4|       pointer|
|p_out4_ap_vld                                 |  out|    1|      ap_vld|                                p_out4|       pointer|
|p_out5                                        |  out|   64|      ap_vld|                                p_out5|       pointer|
|p_out5_ap_vld                                 |  out|    1|      ap_vld|                                p_out5|       pointer|
|p_out6                                        |  out|   64|      ap_vld|                                p_out6|       pointer|
|p_out6_ap_vld                                 |  out|    1|      ap_vld|                                p_out6|       pointer|
|p_out7                                        |  out|   64|      ap_vld|                                p_out7|       pointer|
|p_out7_ap_vld                                 |  out|    1|      ap_vld|                                p_out7|       pointer|
|p_out8                                        |  out|   64|      ap_vld|                                p_out8|       pointer|
|p_out8_ap_vld                                 |  out|    1|      ap_vld|                                p_out8|       pointer|
|p_out9                                        |  out|   64|      ap_vld|                                p_out9|       pointer|
|p_out9_ap_vld                                 |  out|    1|      ap_vld|                                p_out9|       pointer|
|p_out10                                       |  out|   64|      ap_vld|                               p_out10|       pointer|
|p_out10_ap_vld                                |  out|    1|      ap_vld|                               p_out10|       pointer|
|p_out11                                       |  out|   64|      ap_vld|                               p_out11|       pointer|
|p_out11_ap_vld                                |  out|    1|      ap_vld|                               p_out11|       pointer|
|p_out12                                       |  out|   64|      ap_vld|                               p_out12|       pointer|
|p_out12_ap_vld                                |  out|    1|      ap_vld|                               p_out12|       pointer|
|p_out13                                       |  out|   64|      ap_vld|                               p_out13|       pointer|
|p_out13_ap_vld                                |  out|    1|      ap_vld|                               p_out13|       pointer|
|p_out14                                       |  out|   64|      ap_vld|                               p_out14|       pointer|
|p_out14_ap_vld                                |  out|    1|      ap_vld|                               p_out14|       pointer|
|p_out15                                       |  out|   64|      ap_vld|                               p_out15|       pointer|
|p_out15_ap_vld                                |  out|    1|      ap_vld|                               p_out15|       pointer|
|p_out16                                       |  out|   64|      ap_vld|                               p_out16|       pointer|
|p_out16_ap_vld                                |  out|    1|      ap_vld|                               p_out16|       pointer|
|p_out17                                       |  out|   64|      ap_vld|                               p_out17|       pointer|
|p_out17_ap_vld                                |  out|    1|      ap_vld|                               p_out17|       pointer|
|p_out18                                       |  out|   64|      ap_vld|                               p_out18|       pointer|
|p_out18_ap_vld                                |  out|    1|      ap_vld|                               p_out18|       pointer|
|p_out19                                       |  out|   64|      ap_vld|                               p_out19|       pointer|
|p_out19_ap_vld                                |  out|    1|      ap_vld|                               p_out19|       pointer|
|p_out20                                       |  out|   64|      ap_vld|                               p_out20|       pointer|
|p_out20_ap_vld                                |  out|    1|      ap_vld|                               p_out20|       pointer|
|p_out21                                       |  out|   64|      ap_vld|                               p_out21|       pointer|
|p_out21_ap_vld                                |  out|    1|      ap_vld|                               p_out21|       pointer|
|p_out22                                       |  out|   64|      ap_vld|                               p_out22|       pointer|
|p_out22_ap_vld                                |  out|    1|      ap_vld|                               p_out22|       pointer|
|p_out23                                       |  out|   64|      ap_vld|                               p_out23|       pointer|
|p_out23_ap_vld                                |  out|    1|      ap_vld|                               p_out23|       pointer|
|p_out24                                       |  out|   64|      ap_vld|                               p_out24|       pointer|
|p_out24_ap_vld                                |  out|    1|      ap_vld|                               p_out24|       pointer|
|p_out25                                       |  out|   64|      ap_vld|                               p_out25|       pointer|
|p_out25_ap_vld                                |  out|    1|      ap_vld|                               p_out25|       pointer|
|p_out26                                       |  out|   64|      ap_vld|                               p_out26|       pointer|
|p_out26_ap_vld                                |  out|    1|      ap_vld|                               p_out26|       pointer|
|p_out27                                       |  out|   64|      ap_vld|                               p_out27|       pointer|
|p_out27_ap_vld                                |  out|    1|      ap_vld|                               p_out27|       pointer|
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

