<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `kernel/ixgbe/src/regs.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>regs.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../ixgbe/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../ixgbe/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../ixgbe/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1">
                                <a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
</pre><pre class="rust"><code><span class="doccomment">//! This file contains the structs that are used to access device registers and contains configuration values to write to registers.</span>
<span class="doccomment">//! </span>
<span class="doccomment">//! The registers are divided into multiple structs because we need to separate out the </span>
<span class="doccomment">//! receive and transmit queue registers and store them separately for virtualization. </span>
<span class="doccomment">//! </span>
<span class="doccomment">//! The 7 structs which cover the registers of the entire memory-mapped region are:</span>
<span class="doccomment">//! * `IntelIxgbeRegisters1`</span>
<span class="doccomment">//! * `IntelIxgbeRxRegisters1`</span>
<span class="doccomment">//! * `IntelIxgbeRegisters2`</span>
<span class="doccomment">//! * `IntelIxgbeTxRegisters`</span>
<span class="doccomment">//! * `IntelIxgbeMacRegisters`</span>
<span class="doccomment">//! * `IntelIxgbeRxRegisters2`</span>
<span class="doccomment">//! * `IntelIxgbeRegisters3`</span>

<span class="kw">use</span> <span class="ident">volatile</span>::{<span class="ident">Volatile</span>, <span class="ident">ReadOnly</span>, <span class="ident">WriteOnly</span>};
<span class="kw">use</span> <span class="ident">zerocopy::FromBytes</span>;

<span class="doccomment">/// The layout in memory of the first set of general registers of the 82599 device.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IntelIxgbeRegisters1</span> {
    <span class="doccomment">/// Device Control Register</span>
    <span class="kw">pub</span> <span class="ident">ctrl</span>:                           <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x0</span>
    <span class="ident">_padding0</span>:                          [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x4 - 0x7</span>
    
    <span class="doccomment">/// Device Status Register</span>
    <span class="kw">pub</span> <span class="ident">status</span>:                         <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x8</span>
    <span class="ident">_padding1</span>:                          [<span class="ident">u8</span>; <span class="number">12</span>],               <span class="comment">// 0xC - 0x17</span>

    <span class="doccomment">/// Extended Device Control Register</span>
    <span class="kw">pub</span> <span class="ident">ctrl_ext</span>:                       <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x18</span>
    <span class="ident">_padding2</span>:                          [<span class="ident">u8</span>; <span class="number">12</span>],               <span class="comment">// 0x1C - 0x27</span>

    <span class="doccomment">/// I2C Control</span>
    <span class="kw">pub</span> <span class="ident">i2cctl</span>:                         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x28</span>
    <span class="ident">_padding3</span>:                          [<span class="ident">u8</span>; <span class="number">2004</span>],             <span class="comment">// 0x2C - 0x7FF</span>

    <span class="doccomment">/// Extended Interrupt Cause Register</span>
    <span class="kw">pub</span> <span class="ident">eicr</span>:                           <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x800</span>
    <span class="ident">_padding4</span>:                          [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x804 - 0x807</span>

    <span class="doccomment">/// Extended Interrupt Cause Set Register</span>
    <span class="kw">pub</span> <span class="ident">eics</span>:                           <span class="ident">WriteOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x808</span>
    <span class="ident">_padding5</span>:                          [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x80C - 0x80F</span>

    <span class="doccomment">/// Extended Interrupt Auto Clear Register</span>
    <span class="kw">pub</span> <span class="ident">eiac</span>:                           <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x810; </span>
    <span class="ident">_padding6</span>:                          [<span class="ident">u8</span>; <span class="number">12</span>],               <span class="comment">// 0x814 - 0x81F </span>
    
    <span class="doccomment">/// Extended Interrupt Throttle Registers</span>
    <span class="kw">pub</span> <span class="ident">eitr</span>:                           [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">24</span>],    <span class="comment">// 0x820 - 0x87F; </span>

    <span class="doccomment">/// Extended Interrupt Mask Set/ Read Register</span>
    <span class="kw">pub</span> <span class="ident">eims</span>:                           <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x880; </span>
    <span class="ident">_padding7</span>:                          [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x884 - 0x887</span>

    <span class="doccomment">/// Extended Interrupt Mask Clear Register</span>
    <span class="kw">pub</span> <span class="ident">eimc</span>:                           <span class="ident">WriteOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,         <span class="comment">// 0x888; </span>
    <span class="ident">_padding8</span>:                          [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x88C - 0x88F     </span>

    <span class="doccomment">/// Extended Interrupt Auto Mask Enable Register</span>
    <span class="kw">pub</span> <span class="ident">eiam</span>:                           <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x890; </span>
    <span class="ident">_padding9</span>:                          [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x894 - 0x897</span>

    <span class="doccomment">/// General Purpose Interrupt Enable</span>
    <span class="kw">pub</span> <span class="ident">gpie</span>:                           <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x898; </span>
    <span class="ident">_padding10</span>:                         [<span class="ident">u8</span>; <span class="number">100</span>],              <span class="comment">// 0x89C - 0x8FF</span>

    <span class="doccomment">/// Interrupt Vector Allocation Registers</span>
    <span class="kw">pub</span> <span class="ident">ivar</span>:                           [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">64</span>],    <span class="comment">// 0x900 - 0x9FF  </span>
    <span class="ident">_padding11</span>:                         [<span class="ident">u8</span>; <span class="number">1536</span>],             <span class="comment">// 0xA00 - 0xFFF</span>

} <span class="comment">// 1 4KiB page</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeRegisters1</span><span class="op">&gt;</span>(), <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of the first set of receive queue registers of the 82599 device.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IntelIxgbeRxRegisters1</span> {
    <span class="doccomment">/// First set of Rx Registers for 64 Rx Queues</span>
    <span class="kw">pub</span> <span class="ident">rx_regs1</span>:                       [<span class="ident">RegistersRx</span>; <span class="number">64</span>],      <span class="comment">// 0x1000 - 0x1FFF</span>

} <span class="comment">// 1 4KiB page</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeRxRegisters1</span><span class="op">&gt;</span>(), <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of the second set of general registers of the 82599 device.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IntelIxgbeRegisters2</span> {
    <span class="ident">_padding1</span>:                          [<span class="ident">u8</span>; <span class="number">3840</span>],             <span class="comment">// 0x2000 - 0x2EFF</span>
    
    <span class="doccomment">/// Receive DMA Control Register</span>
    <span class="kw">pub</span> <span class="ident">rdrxctl</span>:                        <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x2F00;</span>
    <span class="ident">_padding2</span>:                          [<span class="ident">u8</span>; <span class="number">252</span>],              <span class="comment">// 0x2F04 - 0x2FFF</span>

    <span class="doccomment">/// Receive Control Register</span>
    <span class="kw">pub</span> <span class="ident">rxctrl</span>:                         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x3000;</span>
    <span class="ident">_padding3</span>:                          [<span class="ident">u8</span>; <span class="number">508</span>],              <span class="comment">// 0x3004 - 0x31FF</span>

    <span class="doccomment">/// Flow Control Transmit Timer Value</span>
    <span class="kw">pub</span> <span class="ident">fcttv</span>:                          [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">4</span>],      <span class="comment">// 0x3200 - 0x320F</span>
    <span class="ident">_padding4</span>:                          [<span class="ident">u8</span>; <span class="number">16</span>],               <span class="comment">// 0x3210 - 0x321F</span>

    <span class="doccomment">/// Flow Control Receive Threshold Low</span>
    <span class="kw">pub</span> <span class="ident">fcrtl</span>:                          [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">8</span>],      <span class="comment">// 0x3220 - 0x323F</span>
    <span class="ident">_padding5</span>:                          [<span class="ident">u8</span>; <span class="number">32</span>],               <span class="comment">// 0x3240 - 0x325F </span>

    <span class="doccomment">/// Flow Control Receive Threshold High</span>
    <span class="kw">pub</span> <span class="ident">fcrth</span>:                          [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">8</span>],      <span class="comment">// 0x3260 - 0x327F</span>
    <span class="ident">_padding6</span>:                          [<span class="ident">u8</span>; <span class="number">32</span>],               <span class="comment">// 0x3280 - 0x329F</span>

    <span class="doccomment">/// Flow Control Refresh Threshold Value</span>
    <span class="kw">pub</span> <span class="ident">fcrtv</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x32A0;</span>
    <span class="ident">_padding7</span>:                          [<span class="ident">u8</span>; <span class="number">2396</span>],             <span class="comment">// 0x32A4 - 0x3CFF</span>

    <span class="doccomment">///Receive Packet Buffer Size</span>
    <span class="kw">pub</span> <span class="ident">rxpbsize</span>:                       [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">8</span>],      <span class="comment">// 0x3C00   </span>
    <span class="ident">_padding8</span>:                          [<span class="ident">u8</span>; <span class="number">224</span>],              <span class="comment">// 0x3C20 - 0x3CFF        </span>

    <span class="doccomment">/// Flow Control Configuration</span>
    <span class="kw">pub</span> <span class="ident">fccfg</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x3D00;</span>
    <span class="ident">_padding9</span>:                          [<span class="ident">u8</span>; <span class="number">880</span>],              <span class="comment">// 0x3D04 - 0x4073</span>

    <span class="doccomment">/// Good Packets Received Count</span>
    <span class="kw">pub</span> <span class="ident">gprc</span>:                           <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x4074</span>
    <span class="ident">_padding10</span>:                         [<span class="ident">u8</span>; <span class="number">8</span>],                <span class="comment">// 0x4078 - 0x407F</span>

    <span class="doccomment">/// Good Packets Transmitted Count</span>
    <span class="kw">pub</span> <span class="ident">gptc</span>:                           <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x4080</span>
    <span class="ident">_padding11</span>:                         [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x4084 - 0x4087 </span>

    <span class="doccomment">/// Good Octets Received Count Low</span>
    <span class="kw">pub</span> <span class="ident">gorcl</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x4088</span>

    <span class="doccomment">/// Good Octets Received Count High</span>
    <span class="kw">pub</span> <span class="ident">gorch</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x408C</span>
    
    <span class="doccomment">/// Good Octets Transmitted Count Low</span>
    <span class="kw">pub</span> <span class="ident">gotcl</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x4090</span>

    <span class="doccomment">/// Good Octets Transmitted Count High</span>
    <span class="kw">pub</span> <span class="ident">gotch</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x4094</span>
    <span class="ident">_padding12</span>:                         [<span class="ident">u8</span>; <span class="number">424</span>],              <span class="comment">// 0x4098 - 0x423F</span>

    <span class="doccomment">/// MAC Core Control 0 Register </span>
    <span class="kw">pub</span> <span class="ident">hlreg0</span>:                         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x4240;</span>
    <span class="ident">_padding13</span>:                         [<span class="ident">u8</span>; <span class="number">92</span>],               <span class="comment">// 0x4244 - 0x429F</span>

    <span class="doccomment">/// Auto-Negotiation Control Register</span>
    <span class="kw">pub</span> <span class="ident">autoc</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x42A0;</span>

    <span class="doccomment">/// Link Status Register</span>
    <span class="kw">pub</span> <span class="ident">links</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x42A4;</span>

    <span class="doccomment">/// Auto-Negotiation Control 2 Register    </span>
    <span class="kw">pub</span> <span class="ident">autoc2</span>:                         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x42A8;</span>
    <span class="ident">_padding14</span>:                         [<span class="ident">u8</span>; <span class="number">120</span>],              <span class="comment">// 0x42AC - 0x4323</span>

    <span class="doccomment">/// Link Status Register 2</span>
    <span class="kw">pub</span> <span class="ident">links2</span>:                         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x4324</span>
    <span class="ident">_padding15</span>:                         [<span class="ident">u8</span>; <span class="number">1496</span>],             <span class="comment">// 0x4328 - 0x48FF</span>

    <span class="doccomment">/// DCB Transmit Descriptor Plane Control and Status</span>
    <span class="kw">pub</span> <span class="ident">rttdcs</span>:                         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x4900;</span>
    <span class="ident">_padding16</span>:                         [<span class="ident">u8</span>; <span class="number">380</span>],              <span class="comment">// 0x4904 - 0x4A7F</span>

    <span class="doccomment">/// DMA Tx Control</span>
    <span class="kw">pub</span> <span class="ident">dmatxctl</span>:                       <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x4A80;</span>
    <span class="ident">_padding17</span>:                         [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x4A84 - 0x4A87</span>
    
    <span class="doccomment">/// DMA Tx TCP Flags Control Low</span>
    <span class="kw">pub</span> <span class="ident">dtxtcpflgl</span>:                     <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x4A88;</span>
    
    <span class="doccomment">/// DMA Tx TCP Flags Control High</span>
    <span class="kw">pub</span> <span class="ident">dtxtcpflgh</span>:                     <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x4A8C;</span>
    <span class="ident">_padding18</span>:                         [<span class="ident">u8</span>; <span class="number">1392</span>],             <span class="comment">// 0x4A90 - 0x4FFF</span>

    <span class="doccomment">/// Receive Checksum Control</span>
    <span class="kw">pub</span> <span class="ident">rxcsum</span>:                         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x5000</span>
    <span class="ident">_padding19</span>:                         [<span class="ident">u8</span>; <span class="number">124</span>],              <span class="comment">// 0x5004 - 0x507F</span>

    <span class="doccomment">/// Filter Control Register</span>
    <span class="kw">pub</span> <span class="ident">fctrl</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x5080;</span>
    <span class="ident">_padding20</span>:                         [<span class="ident">u8</span>; <span class="number">164</span>],              <span class="comment">// 0x5084 - 0x5127</span>

    <span class="doccomment">/// EType Queue Filter</span>
    <span class="kw">pub</span> <span class="ident">etqf</span>:                           [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">8</span>],      <span class="comment">// 0x5128 - 0x5147;</span>
    <span class="ident">_padding21</span>:                         [<span class="ident">u8</span>; <span class="number">3768</span>],             <span class="comment">// 0x5148 - 0x5FFF</span>
} <span class="comment">// 4 4KiB page</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeRegisters2</span><span class="op">&gt;</span>(), <span class="number">4</span> <span class="op">*</span> <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of the transmit queue registers of the 82599 device.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IntelIxgbeTxRegisters</span> {
    <span class="doccomment">/// Set of registers for 128 transmit descriptor queues</span>
    <span class="kw">pub</span> <span class="ident">tx_regs</span>:                        [<span class="ident">RegistersTx</span>; <span class="number">128</span>],     <span class="comment">// 0x6000 - 0x7FFF</span>
} <span class="comment">// 2 4KiB page</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeTxRegisters</span><span class="op">&gt;</span>(), <span class="number">2</span> <span class="op">*</span> <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of the set of registers containing the MAC address of the 82599 device.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IntelIxgbeMacRegisters</span> {
    <span class="ident">_padding1</span>:                          [<span class="ident">u8</span>; <span class="number">256</span>],              <span class="comment">// 0x8000 - 0x80FF</span>
    <span class="doccomment">/// DMA Tx TCP Max Allow Size Requests</span>
    <span class="kw">pub</span> <span class="ident">dtxmxszrq</span>:                      <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0X8100</span>
    <span class="ident">_padding2</span>:                          [<span class="ident">u8</span>; <span class="number">8444</span>],             <span class="comment">// 0x8104 - 0xA1FF</span>
    
    <span class="doccomment">/// Receive Address Low</span>
    <span class="kw">pub</span> <span class="ident">ral</span>:                            <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0xA200;</span>
    
    <span class="doccomment">/// Receive Address High</span>
    <span class="kw">pub</span> <span class="ident">rah</span>:                            <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0xA204;</span>
    <span class="ident">_padding3</span>:                          [<span class="ident">u8</span>; <span class="number">10744</span>],            <span class="comment">// 0xA208 - 0xCBFF</span>

    <span class="doccomment">/// Transmit Packet Buffer Size</span>
    <span class="kw">pub</span> <span class="ident">txpbsize</span>:                       [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">8</span>],      <span class="comment">// 0xCC00</span>
    <span class="ident">_padding4</span>:                          [<span class="ident">u8</span>; <span class="number">992</span>],              <span class="comment">// 0xCC20 - 0xCFFF</span>
} <span class="comment">// 5 4KiB page</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeMacRegisters</span><span class="op">&gt;</span>(), <span class="number">5</span> <span class="op">*</span> <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of the second set of receive queue registers of the 82599 device.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IntelIxgbeRxRegisters2</span> {
    <span class="doccomment">/// Second set of Rx Registers for 64 Rx Queues</span>
    <span class="kw">pub</span> <span class="ident">rx_regs2</span>:                       [<span class="ident">RegistersRx</span>; <span class="number">64</span>],      <span class="comment">// 0xD000 - 0xDFFF, for 64 queues</span>
} <span class="comment">// 1 4KiB page</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeRxRegisters2</span><span class="op">&gt;</span>(), <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of the third set of general registers of the 82599 device.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IntelIxgbeRegisters3</span> {
    <span class="doccomment">/// Source Address Queue Filter</span>
    <span class="kw">pub</span> <span class="ident">saqf</span>:                           [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">128</span>],    <span class="comment">// 0xE000 - 0xE1FF</span>
    
    <span class="doccomment">/// Destination Address Queue Filter</span>
    <span class="kw">pub</span> <span class="ident">daqf</span>:                           [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">128</span>],    <span class="comment">// 0xE200 - 0xE3FF</span>
    
    <span class="doccomment">/// Source Destination Port Queue Filter</span>
    <span class="kw">pub</span> <span class="ident">sdpqf</span>:                          [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">128</span>],    <span class="comment">// 0xE400 - 0xE5FF</span>
    
    <span class="doccomment">/// Five Tuple Queue Filter</span>
    <span class="kw">pub</span> <span class="ident">ftqf</span>:                           [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">128</span>],    <span class="comment">// 0xE600 - 0xE7FF</span>
    
    <span class="doccomment">/// L3 L4 Tuples Immediate Interrupt Rx </span>
    <span class="kw">pub</span> <span class="ident">l34timir</span>:                       [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">128</span>],    <span class="comment">// 0xE800 - 0xE9FF</span>

    <span class="ident">_padding1</span>:                          [<span class="ident">u8</span>; <span class="number">256</span>],              <span class="comment">// 0xEA00 - 0xEAFF</span>

    <span class="doccomment">/// Redirection Table</span>
    <span class="kw">pub</span> <span class="ident">reta</span>:                           [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">32</span>],     <span class="comment">// 0xEB00 - 0xEB7F</span>

    <span class="doccomment">/// RSS Random Key Register</span>
    <span class="kw">pub</span> <span class="ident">rssrk</span>:                          [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">10</span>],     <span class="comment">// 0xEB80 - 0xEBA7</span>
    <span class="ident">_padding2</span>:                          [<span class="ident">u8</span>; <span class="number">88</span>],               <span class="comment">// 0xEBA8 - 0xEBFF</span>

    <span class="doccomment">/// EType Queue Select</span>
    <span class="kw">pub</span> <span class="ident">etqs</span>:                           [<span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>;<span class="number">8</span>],      <span class="comment">// 0xEC00 - 0xEC1F;</span>
    <span class="ident">_padding3</span>:                          [<span class="ident">u8</span>; <span class="number">96</span>],               <span class="comment">// 0xEC20 - 0xEC7F</span>

    <span class="doccomment">/// Multiple Receive Queues Command Register</span>
    <span class="kw">pub</span> <span class="ident">mrqc</span>:                           <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0xEC80;</span>
    <span class="ident">_padding4</span>:                          [<span class="ident">u8</span>; <span class="number">5004</span>],             <span class="comment">// 0xEC84 - 0x1000F</span>

    <span class="doccomment">/// EEPROM/ Flash Control Register</span>
    <span class="kw">pub</span> <span class="ident">eec</span>:                            <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x10010</span>

    <span class="doccomment">/// EEPROM Read Register</span>
    <span class="kw">pub</span> <span class="ident">eerd</span>:                           <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x10014;</span>
    <span class="ident">_padding5</span>:                          [<span class="ident">u8</span>; <span class="number">296</span>],              <span class="comment">// 0x10018 - 0x1013F</span>

    <span class="doccomment">/// Software Semaphore Register</span>
    <span class="kw">pub</span> <span class="ident">swsm</span>:                           <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x10140</span>
    <span class="ident">_padding6</span>:                          [<span class="ident">u8</span>; <span class="number">28</span>],               <span class="comment">// 0x10144 - 0x1015F</span>

    <span class="doccomment">/// Software Firmware Synchronization</span>
    <span class="kw">pub</span> <span class="ident">sw_fw_sync</span>:                     <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x10160 </span>
    <span class="ident">_padding7</span>:                          [<span class="ident">u8</span>; <span class="number">3852</span>],             <span class="comment">// 0x10164 - 0x1106F</span>

    <span class="doccomment">/// DCA Requester ID Information Register</span>
    <span class="kw">pub</span> <span class="ident">dca_id</span>:                         <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x11070</span>

    <span class="doccomment">/// DCA Control Register</span>
    <span class="kw">pub</span> <span class="ident">dca_ctrl</span>:                       <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x11074</span>
    <span class="ident">_padding8</span>:                          [<span class="ident">u8</span>; <span class="number">61320</span>],            <span class="comment">// 0x11078 - 0x1FFFF</span>

} <span class="comment">// 18 4KiB page (total NIC mem = 128 KB)</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeRegisters3</span><span class="op">&gt;</span>(), <span class="number">18</span> <span class="op">*</span> <span class="number">4096</span>);

<span class="comment">// check that the sum of all the register structs is equal to the memory of the ixgbe device (128 KiB).</span>
<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeRegisters1</span><span class="op">&gt;</span>() <span class="op">+</span> <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeRxRegisters1</span><span class="op">&gt;</span>() <span class="op">+</span>
    <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeRegisters2</span><span class="op">&gt;</span>() <span class="op">+</span> <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeTxRegisters</span><span class="op">&gt;</span>() <span class="op">+</span> 
    <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeMacRegisters</span><span class="op">&gt;</span>() <span class="op">+</span> <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeRxRegisters2</span><span class="op">&gt;</span>() <span class="op">+</span>
    <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">IntelIxgbeRegisters3</span><span class="op">&gt;</span>(), <span class="number">0x20000</span>);

<span class="doccomment">/// Set of registers associated with one transmit descriptor queue.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegistersTx</span> {
    <span class="doccomment">/// Transmit Descriptor Base Address Low</span>
    <span class="kw">pub</span> <span class="ident">tdbal</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0x6000</span>

    <span class="doccomment">/// Transmit Descriptor Base Address High</span>
    <span class="kw">pub</span> <span class="ident">tdbah</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0x6004</span>
    
    <span class="doccomment">/// Transmit Descriptor Length    </span>
    <span class="kw">pub</span> <span class="ident">tdlen</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0x6008</span>

    <span class="doccomment">/// Tx DCA Control Register</span>
    <span class="kw">pub</span> <span class="ident">dca_txctrl</span>:                     <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x600C</span>

    <span class="doccomment">/// Transmit Descriptor Head</span>
    <span class="kw">pub</span> <span class="ident">tdh</span>:                            <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x6010</span>
    <span class="ident">_padding0</span>:                          [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x6014 - 0x6017</span>

    <span class="doccomment">/// Transmit Descriptor Tail</span>
    <span class="kw">pub</span> <span class="ident">tdt</span>:                            <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x6018</span>
    <span class="ident">_padding1</span>:                          [<span class="ident">u8</span>; <span class="number">12</span>],               <span class="comment">// 0x601C - 0x6027</span>

    <span class="doccomment">/// Transmit Descriptor Control</span>
    <span class="kw">pub</span> <span class="ident">txdctl</span>:                         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x6028</span>
    <span class="ident">_padding2</span>:                          [<span class="ident">u8</span>; <span class="number">12</span>],               <span class="comment">// 0x602C - 0x6037</span>

    <span class="doccomment">/// Transmit Descriptor Completion Write Back Address Low</span>
    <span class="kw">pub</span> <span class="ident">tdwbal</span>:                         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x6038</span>

    <span class="doccomment">/// Transmit Descriptor Completion Write Back Address High</span>
    <span class="kw">pub</span> <span class="ident">tdwbah</span>:                         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x603C</span>
} <span class="comment">// 64B</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">RegistersTx</span><span class="op">&gt;</span>(), <span class="number">64</span>);

<span class="doccomment">/// Set of registers associated with one receive descriptor queue.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegistersRx</span> {
    <span class="doccomment">/// Receive Descriptor Base Address Low</span>
    <span class="kw">pub</span> <span class="ident">rdbal</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0x1000</span>

    <span class="doccomment">/// Recive Descriptor Base Address High</span>
    <span class="kw">pub</span> <span class="ident">rdbah</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0x1004</span>

    <span class="doccomment">/// Recive Descriptor Length</span>
    <span class="kw">pub</span> <span class="ident">rdlen</span>:                          <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0x1008</span>

    <span class="doccomment">/// Rx DCA Control Register</span>
    <span class="kw">pub</span> <span class="ident">dca_rxctrl</span>:                     <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x100C</span>

    <span class="doccomment">/// Recive Descriptor Head</span>
    <span class="kw">pub</span> <span class="ident">rdh</span>:                            <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x1010</span>

    <span class="doccomment">/// Split Receive Control Registers</span>
    <span class="kw">pub</span> <span class="ident">srrctl</span>:                         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x1014 //specify descriptor type</span>

    <span class="doccomment">/// Receive Descriptor Tail</span>
    <span class="kw">pub</span> <span class="ident">rdt</span>:                            <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x1018</span>
    <span class="ident">_padding1</span>:                          [<span class="ident">u8</span>;<span class="number">12</span>],                <span class="comment">// 0x101C - 0x1027</span>

    <span class="doccomment">/// Receive Descriptor Control</span>
    <span class="kw">pub</span> <span class="ident">rxdctl</span>:                         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x1028</span>
    <span class="ident">_padding2</span>:                          [<span class="ident">u8</span>;<span class="number">20</span>],                <span class="comment">// 0x102C - 0x103F                                            </span>
} <span class="comment">// 64B</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">RegistersRx</span><span class="op">&gt;</span>(), <span class="number">64</span>);

<span class="doccomment">/// Offset where the RDT register starts for the first 64 rx queues</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RDT_1</span>:                        <span class="ident">usize</span> <span class="op">=</span> <span class="number">0x1018</span>;
<span class="doccomment">/// Offset where the RDT register starts for the second set of 64 rx queues</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RDT_2</span>:                        <span class="ident">usize</span> <span class="op">=</span> <span class="number">0xD018</span>;
<span class="doccomment">/// Number of bytes between consecutive RDT registers</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RDT_DIST</span>:                     <span class="ident">usize</span> <span class="op">=</span> <span class="number">0x40</span>;
<span class="doccomment">/// Offset where the TDT register starts for the first 64 queues</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TDT</span>:                          <span class="ident">usize</span> <span class="op">=</span> <span class="number">0x6018</span>;
<span class="doccomment">/// Number of bytes between consecutive TDT registers</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TDT_DIST</span>:                     <span class="ident">usize</span> <span class="op">=</span> <span class="number">0x40</span>;

<span class="comment">// Link set up commands</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">AUTOC_LMS_CLEAR</span>:              <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0000_E000</span>; 
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">AUTOC_LMS_1_GB</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0000_E000</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">AUTOC_LMS_10_GBE_P</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">13</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">AUTOC_LMS_10_GBE_S</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">3</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">13</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">AUTOC_LMS_KX_KX4_AUTONEG</span>:     <span class="ident">u32</span> <span class="op">=</span> <span class="number">6</span><span class="op">&lt;</span><span class="op">&lt;</span><span class="number">13</span>; <span class="comment">//KX/KX4//KR</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">AUTOC_FLU</span>:                    <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">AUTOC_RESTART_AN</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span><span class="op">&lt;</span><span class="op">&lt;</span><span class="number">12</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">AUTOC_1G_PMA_PMD</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0000_0200</span>; <span class="comment">//clear bit 9</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">AUTOC_10G_PMA_PMD_CLEAR</span>:      <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0000_0180</span>; 
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">AUTOC_10G_PMA_PMD_XAUI</span>:       <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>; 
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">AUTOC2_10G_PMA_PMD_S_CLEAR</span>:   <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0003_0000</span>; <span class="comment">//clear bits 16 and 17 </span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">AUTOC2_10G_PMA_PMD_S_SFI</span>:     <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">17</span>;

<span class="comment">// CTRL commands</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CTRL_LRST</span>:                    <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span><span class="op">&lt;</span><span class="op">&lt;</span><span class="number">3</span>; 
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CTRL_RST</span>:                     <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span><span class="op">&lt;</span><span class="op">&lt;</span><span class="number">26</span>;

<span class="comment">// semaphore commands</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SWSM_SMBI</span>:                    <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">0</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SWSM_SWESMBI</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SW_FW_SYNC_SMBITS_MASK</span>:       <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x3FF</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SW_FW_SYNC_SMBITS_SW</span>:         <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x1F</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SW_FW_SYNC_SMBITS_FW</span>:         <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x3E0</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SW_FW_SYNC_SW_MAC</span>:            <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SW_FW_SYNC_FW_MAC</span>:            <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;

<span class="comment">// EEPROM Commands</span>
<span class="doccomment">/// Bit which indicates that auto-read by hardware from EEPROM is done</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EEC_AUTO_RD</span>:                  <span class="ident">u32</span> <span class="op">=</span> <span class="number">9</span>;

<span class="comment">// Link Commands</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">LINKS_SPEED_MASK</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x3</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">28</span>;

<span class="comment">// MAC Control Commands</span>
<span class="doccomment">/// Tx CRC Enable by HW (bit 0)</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">HLREG0_TXCRCEN</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span>;
<span class="doccomment">/// Tx Pad Frame Enable (bit 10)</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">HLREG0_TXPADEN</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">10</span>;
<span class="doccomment">/// Enable CRC strip by HW</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">HLREG0_CRC_STRIP</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;
<span class="doccomment">/// Enable CRC strip by HW</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RDRXCTL_CRC_STRIP</span>:            <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span>;
<span class="doccomment">/// These 5 bits have to be cleared by software</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RDRXCTL_RSCFRSTSIZE</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x1F</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">17</span>;

<span class="doccomment">/// DCB Arbiters Disable</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RTTDCS_ARBDIS</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>;

<span class="doccomment">/// For DCB and VT disabled, set TXPBSIZE.SIZE to 160KB</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TXPBSIZE_160KB</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xA0</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">10</span>;
<span class="doccomment">/// For DCB and VT disabled, set RXPBSIZE.SIZE to 512KB</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RXPBSIZE_512KB</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x200</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">10</span>;

<span class="comment">// RCTL commands</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BSIZEPACKET_8K</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">8</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BSIZEHEADER_256B</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">4</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BSIZEHEADER_0B</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DESCTYPE_LEG</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DESCTYPE_ADV_1BUFFER</span>:         <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DESCTYPE_ADV_HS</span>:              <span class="ident">u32</span> <span class="op">=</span> <span class="number">2</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RX_Q_ENABLE</span>:                  <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">STORE_BAD_PACKETS</span>:            <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MULTICAST_PROMISCUOUS_ENABLE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">UNICAST_PROMISCUOUS_ENABLE</span>:   <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">9</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">BROADCAST_ACCEPT_MODE</span>:        <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">10</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RECEIVE_ENABLE</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DROP_ENABLE</span>:                  <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">28</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DCA_RXCTRL_CLEAR_BIT_12</span>:      <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CTRL_EXT_NO_SNOOP_DIS</span>:        <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;

<span class="comment">// RSS commands</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RXCSUM_PCSD</span>:                  <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">13</span>; 
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MRQC_MRQE_RSS</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span>; <span class="comment">// set bits 0..3 in MRQC</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MRQC_TCPIPV4</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>; 
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MRQC_IPV4</span>:                    <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">17</span>; 
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MRQC_IPV6</span>:                    <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">20</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MRQC_TCPIPV6</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">21</span>;  
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MRQC_UDPIPV4</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">22</span>; 
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MRQC_UDPIPV6</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">23</span>;  
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RETA_ENTRY_0_OFFSET</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RETA_ENTRY_1_OFFSET</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">8</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RETA_ENTRY_2_OFFSET</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">16</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RETA_ENTRY_3_OFFSET</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">24</span>;

<span class="comment">// DCA commands</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RX_DESC_DCA_ENABLE</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">5</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RX_HEADER_DCA_ENABLE</span>:         <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RX_PAYLOAD_DCA_ENABLE</span>:        <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RX_DESC_R_RELAX_ORDER_EN</span>:     <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">9</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RX_DATA_W_RELAX_ORDER_EN</span>:     <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">13</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RX_SP_HEAD_RELAX_ORDER_EN</span>:    <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">15</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DCA_CPUID_SHIFT</span>:              <span class="ident">u32</span> <span class="op">=</span> <span class="number">24</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DCA_CTRL_ENABLE</span>:              <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DCA_MODE_1</span>:                   <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;  
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DCA_MODE_2</span>:                   <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;

<span class="comment">// 5-tuple Queue Filter commands</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SPDQF_SOURCE_SHIFT</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SPDQF_DEST_SHIFT</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">16</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_PROTOCOL</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">3</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_PROTOCOL_TCP</span>:            <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_PROTOCOL_UDP</span>:            <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_PROTOCOL_SCTP</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">2</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_PRIORITY</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">7</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_PRIORITY_SHIFT</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">2</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_SOURCE_ADDRESS_MASK</span>:     <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_DEST_ADDRESS_MASK</span>:       <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">26</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_SOURCE_PORT_MASK</span>:        <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">27</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_DEST_PORT_MASK</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">28</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_PROTOCOL_MASK</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">29</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_POOL_MASK</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">30</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FTQF_Q_ENABLE</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">31</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">L34TIMIR_BYPASS_SIZE_CHECK</span>:   <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">L34TIMIR_RESERVED</span>:            <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x40</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">13</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">L34TIMIR_LLI_ENABLE</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">20</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">L34TIMIR_RX_Q_SHIFT</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">21</span>;

 
<span class="comment">// Buffer Sizes</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_256</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">3</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_512</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">2</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_1024</span>:              <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_2048</span>:              <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_4096</span>:              <span class="ident">u32</span> <span class="op">=</span> (<span class="number">3</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>);
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_8192</span>:              <span class="ident">u32</span> <span class="op">=</span> (<span class="number">2</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>);
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_16384</span>:             <span class="ident">u32</span> <span class="op">=</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>);
  
 
<span class="doccomment">/// Enable a transmit queue</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TX_Q_ENABLE</span>:                  <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>;
<span class="doccomment">/// Transmit Enable</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TE</span>:                           <span class="ident">u32</span>  <span class="op">=</span> <span class="number">1</span>;           
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DTXMXSZRQ_MAX_BYTES</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xFFF</span>;

<span class="doccomment">/// Tx descriptor pre-fetch threshold (value taken from DPDK)</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TXDCTL_PTHRESH</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">36</span>; 
<span class="doccomment">/// Tx descriptor host threshold (value taken from DPDK)</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TXDCTL_HTHRESH</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">8</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>; 
<span class="doccomment">/// Tx descriptor write-back threshold (value taken from DPDK)</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TXDCTL_WTHRESH</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">4</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>; 

<span class="comment">// Interrupt Register Commands </span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DISABLE_INTERRUPTS</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x7FFFFFFF</span>; 
<span class="doccomment">/// MSI-X Mode</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GPIE_MULTIPLE_MSIX</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;
<span class="doccomment">/// EICS Immediate Interrupt Enable</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GPIE_EIMEN</span>:                   <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>;
<span class="doccomment">/// Should be set in MSIX mode and cleared in legacy/msi mode</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">GPIE_PBA_SUPPORT</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">31</span>;
<span class="doccomment">/// Each bit enables auto clear of the corresponding RTxQ bit in the EICR register following interrupt assertion</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EIAC_RTXQ_AUTO_CLEAR</span>:         <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xFFFF</span>;
<span class="doccomment">/// Bit position where the throttling interval is written</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EITR_ITR_INTERVAL_SHIFT</span>:      <span class="ident">u32</span> <span class="op">=</span> <span class="number">3</span>;
<span class="doccomment">/// Enables the corresponding interrupt in the EICR register by setting the bit</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">EIMS_INTERRUPT_ENABLE</span>:        <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span>;

<span class="doccomment">/// The number of msi-x vectors this device can have. </span>
<span class="doccomment">/// It can be set from PCI space, but we took the value from the data sheet.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">IXGBE_MAX_MSIX_VECTORS</span>:     <span class="ident">usize</span> <span class="op">=</span> <span class="number">64</span>;

<span class="doccomment">/// Table that contains msi-x vector entries. </span>
<span class="doccomment">/// It is mapped to a physical memory region specified by the BAR from the PCI space.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">MsixVectorTable</span> {
    <span class="kw">pub</span> <span class="ident">msi_vector</span>:     [<span class="ident">MsixVectorEntry</span>; <span class="ident">IXGBE_MAX_MSIX_VECTORS</span>],
}

<span class="doccomment">/// A single Message Signaled Interrupt entry.</span>
<span class="doccomment">/// It contains the interrupt number for this vector and the core this interrupt is redirected to.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">MsixVectorEntry</span> {
    <span class="doccomment">/// The lower portion of the address for the memory write transaction.</span>
    <span class="doccomment">/// This part contains the apic id which the interrupt will be redirected to.</span>
    <span class="kw">pub</span> <span class="ident">msg_lower_addr</span>:         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// The upper portion of the address for the memory write transaction.</span>
    <span class="kw">pub</span> <span class="ident">msg_upper_addr</span>:         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// The data portion of the msi vector which contains the interrupt number.</span>
    <span class="kw">pub</span> <span class="ident">msg_data</span>:               <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// The control portion which contains the interrupt mask bit.</span>
    <span class="kw">pub</span> <span class="ident">vector_control</span>:         <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// A constant which indicates the region that is reserved for interrupt messages</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MSIX_INTERRUPT_REGION</span>:    <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xFEE</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">20</span>;
<span class="doccomment">/// The location in the lower address register where the destination core id is written</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MSIX_DEST_ID_SHIFT</span>:       <span class="ident">u32</span> <span class="op">=</span> <span class="number">12</span>;
<span class="doccomment">/// The bits in the lower address register that need to be cleared and set</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MSIX_ADDRESS_BITS</span>:        <span class="ident">u32</span> <span class="op">=</span> <span class="number">0xFFFF_FFF0</span>;
<span class="doccomment">/// Clear the vector control field to unmask the interrupt</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MSIX_UNMASK_INT</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span>;</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="ixgbe" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0-nightly (f8588549c 2022-07-18)" ></div>
</body></html>