Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 16 14:59:36 2023
| Host         : DESKTOP-3SGIC21 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_twinkle_timing_summary_routed.rpt -pb led_twinkle_timing_summary_routed.pb -rpx led_twinkle_timing_summary_routed.rpx -warn_on_violation
| Design       : led_twinkle
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.967        0.000                      0                   26        0.267        0.000                      0                   26        9.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            14.967        0.000                      0                   26        0.267        0.000                      0                   26        9.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.967ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 2.360ns (46.875%)  route 2.675ns (53.125%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.448    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.456     5.904 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.862     6.766    cnt_reg[22]
    SLICE_X42Y59         LUT4 (Prop_lut4_I1_O)        0.146     6.912 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.623     8.535    cnt[0]_i_9_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     8.863 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.190     9.053    cnt[0]_i_3_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.579 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    cnt_reg[0]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.693    cnt_reg[4]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.807    cnt_reg[8]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    cnt_reg[12]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    cnt_reg[16]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    cnt_reg[20]_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.483 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.483    cnt_reg[24]_i_1_n_6
    SLICE_X43Y60         FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X43Y60         FDCE (Setup_fdce_C_D)        0.062    25.450    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         25.450    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                 14.967    

Slack (MET) :             15.078ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 2.249ns (45.677%)  route 2.675ns (54.323%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.448    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.456     5.904 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.862     6.766    cnt_reg[22]
    SLICE_X42Y59         LUT4 (Prop_lut4_I1_O)        0.146     6.912 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.623     8.535    cnt[0]_i_9_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     8.863 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.190     9.053    cnt[0]_i_3_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.579 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    cnt_reg[0]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.693    cnt_reg[4]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.807    cnt_reg[8]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    cnt_reg[12]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    cnt_reg[16]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.149 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.149    cnt_reg[20]_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.372 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.372    cnt_reg[24]_i_1_n_7
    SLICE_X43Y60         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X43Y60         FDCE (Setup_fdce_C_D)        0.062    25.450    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.450    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                 15.078    

Slack (MET) :             15.106ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 2.250ns (45.964%)  route 2.645ns (54.036%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.456     5.905 f  cnt_reg[19]/Q
                         net (fo=3, routed)           0.832     6.737    cnt_reg[19]
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.150     6.887 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.623     8.510    cnt[0]_i_9_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     8.838 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.190     9.028    cnt[0]_i_3_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.554 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.554    cnt_reg[0]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.668    cnt_reg[4]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    cnt_reg[8]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    cnt_reg[12]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    cnt_reg[16]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.344 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.344    cnt_reg[20]_i_1_n_6
    SLICE_X43Y59         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X43Y59         FDCE (Setup_fdce_C_D)        0.062    25.450    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.450    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 15.106    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.229ns (45.732%)  route 2.645ns (54.268%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.456     5.905 f  cnt_reg[19]/Q
                         net (fo=3, routed)           0.832     6.737    cnt_reg[19]
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.150     6.887 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.623     8.510    cnt[0]_i_9_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     8.838 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.190     9.028    cnt[0]_i_3_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.554 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.554    cnt_reg[0]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.668    cnt_reg[4]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    cnt_reg[8]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    cnt_reg[12]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    cnt_reg[16]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.323 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.323    cnt_reg[20]_i_1_n_4
    SLICE_X43Y59         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X43Y59         FDCE (Setup_fdce_C_D)        0.062    25.450    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.450    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.196ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 2.132ns (44.355%)  route 2.675ns (55.645%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.448    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.456     5.904 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.862     6.766    cnt_reg[22]
    SLICE_X42Y59         LUT4 (Prop_lut4_I1_O)        0.146     6.912 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.623     8.535    cnt[0]_i_9_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     8.863 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.190     9.053    cnt[0]_i_3_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.579 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    cnt_reg[0]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.693    cnt_reg[4]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.807    cnt_reg[8]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    cnt_reg[12]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.255 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.255    cnt_reg[16]_i_1_n_6
    SLICE_X43Y58         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X43Y58         FDCE (Setup_fdce_C_D)        0.062    25.451    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                 15.196    

Slack (MET) :             15.201ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 2.155ns (44.895%)  route 2.645ns (55.105%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.456     5.905 f  cnt_reg[19]/Q
                         net (fo=3, routed)           0.832     6.737    cnt_reg[19]
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.150     6.887 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.623     8.510    cnt[0]_i_9_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     8.838 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.190     9.028    cnt[0]_i_3_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.554 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.554    cnt_reg[0]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.668    cnt_reg[4]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    cnt_reg[8]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    cnt_reg[12]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    cnt_reg[16]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.249 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.249    cnt_reg[20]_i_1_n_5
    SLICE_X43Y59         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X43Y59         FDCE (Setup_fdce_C_D)        0.062    25.450    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.450    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                 15.201    

Slack (MET) :             15.217ns  (required time - arrival time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 2.139ns (44.711%)  route 2.645ns (55.289%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.456     5.905 f  cnt_reg[19]/Q
                         net (fo=3, routed)           0.832     6.737    cnt_reg[19]
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.150     6.887 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.623     8.510    cnt[0]_i_9_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     8.838 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.190     9.028    cnt[0]_i_3_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.554 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.554    cnt_reg[0]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.668    cnt_reg[4]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.782 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.782    cnt_reg[8]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.896 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.896    cnt_reg[12]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.010 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    cnt_reg[16]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.233 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.233    cnt_reg[20]_i_1_n_7
    SLICE_X43Y59         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    24.994    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.429    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X43Y59         FDCE (Setup_fdce_C_D)        0.062    25.450    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.450    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                 15.217    

Slack (MET) :             15.217ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 2.111ns (44.111%)  route 2.675ns (55.889%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.448    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.456     5.904 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.862     6.766    cnt_reg[22]
    SLICE_X42Y59         LUT4 (Prop_lut4_I1_O)        0.146     6.912 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.623     8.535    cnt[0]_i_9_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     8.863 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.190     9.053    cnt[0]_i_3_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.579 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    cnt_reg[0]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.693    cnt_reg[4]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.807    cnt_reg[8]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    cnt_reg[12]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.234 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.234    cnt_reg[16]_i_1_n_4
    SLICE_X43Y58         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X43Y58         FDCE (Setup_fdce_C_D)        0.062    25.451    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                 15.217    

Slack (MET) :             15.291ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 2.037ns (43.233%)  route 2.675ns (56.767%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.448    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.456     5.904 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.862     6.766    cnt_reg[22]
    SLICE_X42Y59         LUT4 (Prop_lut4_I1_O)        0.146     6.912 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.623     8.535    cnt[0]_i_9_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     8.863 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.190     9.053    cnt[0]_i_3_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.579 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    cnt_reg[0]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.693    cnt_reg[4]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.807    cnt_reg[8]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    cnt_reg[12]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.160 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.160    cnt_reg[16]_i_1_n_5
    SLICE_X43Y58         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X43Y58         FDCE (Setup_fdce_C_D)        0.062    25.451    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                 15.291    

Slack (MET) :             15.307ns  (required time - arrival time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 2.021ns (43.040%)  route 2.675ns (56.960%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.448    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.456     5.904 f  cnt_reg[22]/Q
                         net (fo=3, routed)           0.862     6.766    cnt_reg[22]
    SLICE_X42Y59         LUT4 (Prop_lut4_I1_O)        0.146     6.912 r  cnt[0]_i_9/O
                         net (fo=26, routed)          1.623     8.535    cnt[0]_i_9_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.328     8.863 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.190     9.053    cnt[0]_i_3_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.579 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.579    cnt_reg[0]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.693    cnt_reg[4]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.807    cnt_reg[8]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    cnt_reg[12]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.144 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.144    cnt_reg[16]_i_1_n_7
    SLICE_X43Y58         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X43Y58         FDCE (Setup_fdce_C_D)        0.062    25.451    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                 15.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  cnt_reg[20]/Q
                         net (fo=3, routed)           0.116     1.797    cnt_reg[20]
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  cnt[20]_i_5/O
                         net (fo=1, routed)           0.000     1.842    cnt[20]_i_5_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    cnt_reg[20]_i_1_n_7
    SLICE_X43Y59         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.105     1.644    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  cnt_reg[10]/Q
                         net (fo=3, routed)           0.121     1.802    cnt_reg[10]
    SLICE_X43Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  cnt[8]_i_3/O
                         net (fo=1, routed)           0.000     1.847    cnt[8]_i_3_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.913 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    cnt_reg[8]_i_1_n_5
    SLICE_X43Y56         FDCE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y56         FDCE (Hold_fdce_C_D)         0.105     1.645    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  cnt_reg[22]/Q
                         net (fo=3, routed)           0.121     1.801    cnt_reg[22]
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  cnt[20]_i_3/O
                         net (fo=1, routed)           0.000     1.846    cnt[20]_i_3_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.912 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    cnt_reg[20]_i_1_n_5
    SLICE_X43Y59         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.105     1.644    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.251ns (63.258%)  route 0.146ns (36.742%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.680 f  cnt_reg[18]/Q
                         net (fo=5, routed)           0.146     1.826    cnt_reg[18]
    SLICE_X43Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.871 r  cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     1.871    cnt[24]_i_2_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.936 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.936    cnt_reg[24]_i_1_n_6
    SLICE_X43Y60         FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.056    sys_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  cnt_reg[25]/C
                         clock pessimism             -0.502     1.554    
    SLICE_X43Y60         FDCE (Hold_fdce_C_D)         0.105     1.659    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.132%)  route 0.160ns (38.868%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.538    sys_clk_IBUF_BUFG
    SLICE_X43Y60         FDCE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     1.679 f  cnt_reg[25]/Q
                         net (fo=29, routed)          0.160     1.839    cnt_reg[25]
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.884 r  cnt[20]_i_4/O
                         net (fo=1, routed)           0.000     1.884    cnt[20]_i_4_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.949 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.949    cnt_reg[20]_i_1_n_6
    SLICE_X43Y59         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism             -0.502     1.555    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.105     1.660    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  cnt_reg[10]/Q
                         net (fo=3, routed)           0.121     1.802    cnt_reg[10]
    SLICE_X43Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  cnt[8]_i_3/O
                         net (fo=1, routed)           0.000     1.847    cnt[8]_i_3_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.946 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    cnt_reg[8]_i_1_n_4
    SLICE_X43Y56         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y56         FDCE (Hold_fdce_C_D)         0.105     1.645    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  cnt_reg[22]/Q
                         net (fo=3, routed)           0.121     1.801    cnt_reg[22]
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  cnt[20]_i_3/O
                         net (fo=1, routed)           0.000     1.846    cnt[20]_i_3_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.945 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    cnt_reg[20]_i_1_n_4
    SLICE_X43Y59         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.105     1.644    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.158     1.839    cnt_reg_n_0_[3]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.884 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.884    cnt[0]_i_4_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.947 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    cnt_reg[0]_i_1_n_4
    SLICE_X43Y54         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y54         FDCE (Hold_fdce_C_D)         0.105     1.645    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.156     1.837    cnt_reg_n_0_[4]
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.882    cnt[4]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.952 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    cnt_reg[4]_i_1_n_7
    SLICE_X43Y55         FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.105     1.645    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  cnt_reg[7]/Q
                         net (fo=3, routed)           0.170     1.852    cnt_reg[7]
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.897    cnt[4]_i_2_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.960 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[4]_i_1_n_4
    SLICE_X43Y55         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.105     1.645    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y54   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y56   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y56   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y57   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y57   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y57   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y57   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y58   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y58   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y54   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58   cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58   cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58   cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59   cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59   cnt_reg[21]/C



