set $CLOCK_FREQ_MHZ to [125]
echo "$(date +%s)" > start.log
sbt "runMain top.Instantiator --verilog --testArgs zedboard"
[0m[[0m[0minfo[0m] [0m[0mUpdated file /home/spatial/spatial/gen/Conv_test/project/build.properties: set sbt.version to 1.2.8[0m
[0m[[0m[0minfo[0m] [0m[0mLoading project definition from /home/spatial/spatial/gen/Conv_test/project[0m
[0m[[0m[0minfo[0m] [0m[0mUpdating ProjectRef(uri("file:/home/spatial/spatial/gen/Conv_test/project/"), "conv_test-build")...[0m
[0m[[0m[0minfo[0m] [0m[0mDone updating.[0m
[0m[[0m[0minfo[0m] [0m[0mLoading settings for project conv_test from build.sbt ...[0m
[0m[[0m[0minfo[0m] [0m[0mSet current project to spatial-app (in build file:/home/spatial/spatial/gen/Conv_test/)[0m
[0m[[0m[0minfo[0m] [0m[0mUpdating ...[0m
[0m[[0m[33mwarn[0m] [0m[0mSorting results from edu.stanford.cs.dawn#fringe_2.12;1.1-SNAPSHOT, using Tue Mar 05 15:22:55 CST 2019 and Tue Mar 05 15:22:55 CST 2019.[0m
[0m[[0m[33mwarn[0m] [0m[0mSorting results from edu.stanford.cs.dawn#fringe_2.12;1.1-SNAPSHOT, using Tue Mar 05 15:22:55 CST 2019 and Tue Mar 05 15:22:55 CST 2019.[0m
[0m[[0m[33mwarn[0m] [0m[0mResolving a snapshot version. It's going to be slow unless you use `updateOptions := updateOptions.value.withLatestSnapshots(false)` options.[0m
[0m[[0m[0minfo[0m] [0m[0mOut of 2 candidates we found for edu.stanford.cs.dawn#fringe_2.12;1.1-SNAPSHOT in local and sonatype-snapshots, we are choosing local.[0m
[0m[[0m[0minfo[0m] [0m[0mOut of 2 candidates we found for edu.stanford.cs.dawn#fringe_2.12;1.1-SNAPSHOT in local and sonatype-snapshots, we are choosing sonatype-snapshots.[0m
[0m[[0m[33mwarn[0m] [0m[0mSorting results from edu.stanford.cs.dawn#emul_2.12;1.1-SNAPSHOT, using Tue Mar 05 15:22:32 CST 2019 and Tue Mar 05 15:22:32 CST 2019.[0m
[0m[[0m[33mwarn[0m] [0m[0mSorting results from edu.stanford.cs.dawn#emul_2.12;1.1-SNAPSHOT, using Tue Mar 05 15:22:32 CST 2019 and Tue Mar 05 15:22:32 CST 2019.[0m
[0m[[0m[33mwarn[0m] [0m[0mResolving a snapshot version. It's going to be slow unless you use `updateOptions := updateOptions.value.withLatestSnapshots(false)` options.[0m
[0m[[0m[0minfo[0m] [0m[0mOut of 2 candidates we found for edu.stanford.cs.dawn#emul_2.12;1.1-SNAPSHOT in local and sonatype-snapshots, we are choosing local.[0m
[0m[[0m[0minfo[0m] [0m[0mOut of 2 candidates we found for edu.stanford.cs.dawn#emul_2.12;1.1-SNAPSHOT in local and sonatype-snapshots, we are choosing sonatype-snapshots.[0m
[0m[[0m[0minfo[0m] [0m[0mDone updating.[0m
[0m[[0m[33mwarn[0m] [0m[0mThere may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.[0m
[0m[[0m[0minfo[0m] [0m[0mCompiling 35 Scala sources to /home/spatial/spatial/gen/Conv_test/target/scala-2.12/classes ...[0m
[0m[[0m[0minfo[0m] [0m[0mDone compiling.[0m
[0m[[0m[0minfo[0m] [0m[0mPackaging /home/spatial/spatial/gen/Conv_test/target/scala-2.12/spatial-app_2.12-1.1.jar ...[0m
[0m[[0m[0minfo[0m] [0m[0mDone packaging.[0m
[0m[[0m[0minfo[0m] [0m[0mRunning top.Instantiator --verilog --testArgs zedboard[0m
[[35minfo[0m] [0.002] Elaborating design...
[Fringe] loadStreamInfo: List(StreamParInfo(32,1,0), StreamParInfo(32,1,0)), storeStreamInfo: List(StreamParInfo(32,1,0))
[Fringe] Creating Stream Arbiter 0, assignment: List(0, 1, 2), Loads: List(0, 1), Stores: List(0)
[Fringe] Creating Stream Arbiter 1, assignment: List(), Loads: List(), Stores: List()
[Fringe] Creating Stream Arbiter 2, assignment: List(), Loads: List(), Stores: List()
[Fringe] Creating Stream Arbiter 3, assignment: List(), Loads: List(), Stores: List()
[[35minfo[0m] [8.965] Done elaborating.
Total FIRRTL Compile Time: 18702.0 ms
[0m[[0m[32msuccess[0m] [0m[0mTotal time: 58 s, completed Mar 6, 2019 9:58:15 AM[0m
mv bigIP.tcl verilog-zedboard/
cat zedboard.hw-resources/SRAMVerilogAWS.v >> verilog-zedboard/Top.v
if [ "" = "1" ]; then sed -i "s/^module/(* keep_hierarchy = \"yes\" *) module/g" verilog-zedboard/Top.v; fi
cp zedboard.hw-resources/build/* verilog-zedboard
mv verilog-zedboard/fsbl.elf._ verilog-zedboard/fsbl.elf
mv verilog-zedboard/u-boot.elf._ verilog-zedboard/u-boot.elf
make -C verilog-zedboard
make[1]: Entering directory '/home/spatial/spatial/gen/Conv_test/verilog-zedboard'
set $XILINXD_LICENSE_FILE to [7193@cadlic0.stanford.edu]
time vivado -mode batch -source bdproject.tcl -tclargs 125 2>&1 | tee vivado_bdproject.log

****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bdproject.tcl
# if { $argc != 1 } {
#   puts $argc
#   puts [llength $argv]
#   foreach i $argv {puts $i}
#   puts "The second arg is [lindex $argv 1]"; #indexes start at 0
#   puts "Usage: settings.tcl <clockFreqMHz>"
#   exit -1
# }
# set CLOCK_FREQ_MHZ [lindex $argv 0]
# set CLOCK_FREQ_HZ  [expr $CLOCK_FREQ_MHZ * 1000000]
# source settings.tcl
## set TARGET Zedboard
## switch $TARGET {
##   "ZC706" {
##     set BOARD xilinx.com:zc706:part0:1.4
##     set PART xc7z045ffg900-2
##   }
##   "Zedboard" {
##     set BOARD em.avnet.com:zed:part0:1.3
##     set PART xc7z020clg484-1
##   }
##   "ZCU102" {
##     set BOARD xilinx.com:zcu102:part0:3.0
##     set PART xczu9eg-ffvb1156-2-i
##   }
##   default {
##     puts "$TARGET" is not a valid target! Must either be 'ZC706' or 'Zedboard' or 'ZCU102'
##   }
## }
# create_project bd_project ./bd_project -part $PART
# set_property board_part $BOARD [current_project]
# add_files -norecurse [glob *.v]
# add_files -norecurse [glob *.sv]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# create_bd_design "design_1"
Wrote  : </home/spatial/spatial/gen/Conv_test/verilog-zedboard/bd_project/bd_project.srcs/sources_1/bd/design_1/design_1.bd> 
# update_compile_order -fileset sources_1
# switch $TARGET {
#   "ZCU102" {
#     set RST_FREQ [expr $CLOCK_FREQ_MHZ - 1]
# 
#     # Drop in ps-pl and Top
#     create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.0 zynq_ultra_ps_e_0
#     create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps8_0_${RST_FREQ}M
#     ## Set freqs
#     set_property -dict [list CONFIG.PSU__FPGA_PL1_ENABLE {1} CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {250}] [get_bd_cells zynq_ultra_ps_e_0]
#     set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ $CLOCK_FREQ_MHZ] [get_bd_cells zynq_ultra_ps_e_0]
#     apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
#     create_bd_cell -type module -reference Top Top_0    
#     apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD" Clk "/zynq_ultra_ps_e_0/pl_clk0 ($CLOCK_FREQ_MHZ MHz)" }  [get_bd_intf_pins Top_0/io_S_AXI]
# 
#     # DWIDTH converters
#     create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0
#     create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_1
# 
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins zynq_ultra_ps_e_0/maxihpm1_fpd_aclk]
# 
#     # # Make AXI4 to AXI3 protocol converters
#     # create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_0
#     # create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_1
#     # create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_2
#     # create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_3
# 
#     # Disable unused interfaces
#     set_property -dict [list CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {0} CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {0}] [get_bd_cells zynq_ultra_ps_e_0]
# 
#     # # Enable EMIO reset
#     # set_property -dict [list CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE {1}] [get_bd_cells zynq_ultra_ps_e_0]
#     
#     # Use HP
#     set_property -dict [list CONFIG.PSU__USE__S_AXI_GP2 {0} CONFIG.PSU__USE__S_AXI_GP3 {0} CONFIG.PSU__USE__S_AXI_GP4 {0} CONFIG.PSU__USE__S_AXI_GP5 {0}] [get_bd_cells zynq_ultra_ps_e_0]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxihp0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] 
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxihp1_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] 
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxihp2_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] 
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxihp3_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] 
#     # connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_0/M_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
#     # connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_1/M_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP1_FPD]
#     # Use ACP
#     set_property -dict [list CONFIG.PSU__USE__S_AXI_ACP {0}] [get_bd_cells zynq_ultra_ps_e_0]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxiacp_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] 
#     # connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_0/M_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_ACP_FPD]
#     # Use HPC
#     set_property -dict [list CONFIG.PSU__USE__S_AXI_GP0 {1} CONFIG.PSU__USE__S_AXI_GP1 {1}] [get_bd_cells zynq_ultra_ps_e_0]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxihpc0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] 
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxihpc1_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] 
#     connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_0/M_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HPC0_FPD]
#     connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_1/M_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HPC1_FPD]
# 
#     # Use kingston ddr4
#     # set_property -dict [list CONFIG.SUBPRESET1 {DDR4_KINGSTON_KVR21SE15S8}] [get_bd_cells zynq_ultra_ps_e_0]
#     # set_property -dict [list CONFIG.SUBPRESET1 {DDR4_MICRON_MT40A256M16GE_083E}] [get_bd_cells zynq_ultra_ps_e_0]
#     # set_property -dict [list CONFIG.SUBPRESET1 {DDR4_SAMSUNG_K4A8G165WB_BCRC}] [get_bd_cells zynq_ultra_ps_e_0]
# 
#     # 512-to-64 data width converters
#     # create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_2
#     # create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_3
#     set_property -dict [list CONFIG.SI_ID_WIDTH.VALUE_SRC USER CONFIG.SI_DATA_WIDTH.VALUE_SRC USER CONFIG.MI_DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER] [get_bd_cells axi_dwidth_converter_0]
#     set_property -dict [list CONFIG.SI_ID_WIDTH.VALUE_SRC USER CONFIG.SI_DATA_WIDTH.VALUE_SRC USER CONFIG.MI_DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER] [get_bd_cells axi_dwidth_converter_1]
#     # set_property -dict [list CONFIG.SI_ID_WIDTH.VALUE_SRC USER CONFIG.SI_DATA_WIDTH.VALUE_SRC USER CONFIG.MI_DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER] [get_bd_cells axi_dwidth_converter_2]
#     # set_property -dict [list CONFIG.SI_ID_WIDTH.VALUE_SRC USER CONFIG.SI_DATA_WIDTH.VALUE_SRC USER CONFIG.MI_DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER] [get_bd_cells axi_dwidth_converter_3]
#     set_property -dict [list CONFIG.SI_DATA_WIDTH {512} CONFIG.SI_ID_WIDTH {32} CONFIG.MI_DATA_WIDTH {128}] [get_bd_cells axi_dwidth_converter_0]
#     set_property -dict [list CONFIG.SI_DATA_WIDTH {512} CONFIG.SI_ID_WIDTH {32} CONFIG.MI_DATA_WIDTH {128}] [get_bd_cells axi_dwidth_converter_1]
#     # set_property -dict [list CONFIG.SI_DATA_WIDTH {512} CONFIG.SI_ID_WIDTH {32} CONFIG.MI_DATA_WIDTH {128}] [get_bd_cells axi_dwidth_converter_2]
#     # set_property -dict [list CONFIG.SI_DATA_WIDTH {512} CONFIG.SI_ID_WIDTH {32} CONFIG.MI_DATA_WIDTH {128}] [get_bd_cells axi_dwidth_converter_3]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_dwidth_converter_0/s_axi_aclk]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_dwidth_converter_1/s_axi_aclk]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_dwidth_converter_2/s_axi_aclk]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_dwidth_converter_3/s_axi_aclk]
#     connect_bd_net [get_bd_pins rst_ps8_0_${RST_FREQ}M/peripheral_aresetn] [get_bd_pins axi_dwidth_converter_0/s_axi_aresetn]
#     connect_bd_net [get_bd_pins rst_ps8_0_${RST_FREQ}M/peripheral_aresetn] [get_bd_pins axi_dwidth_converter_1/s_axi_aresetn]
#     # connect_bd_net [get_bd_pins rst_ps8_0_${RST_FREQ}M/peripheral_aresetn] [get_bd_pins axi_dwidth_converter_2/s_axi_aresetn]
#     # connect_bd_net [get_bd_pins rst_ps8_0_${RST_FREQ}M/peripheral_aresetn] [get_bd_pins axi_dwidth_converter_3/s_axi_aresetn]
# 
#     # # AXI4 to AXI3 protocol converter
#     # set_property -dict [list CONFIG.MI_PROTOCOL.VALUE_SRC USER CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.SI_PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_protocol_converter_0]
#     # set_property -dict [list CONFIG.MI_PROTOCOL {AXI3} CONFIG.DATA_WIDTH {64} CONFIG.ID_WIDTH {6} CONFIG.TRANSLATION_MODE {2}] [get_bd_cells axi_protocol_converter_0]
#     # connect_bd_net [get_bd_pins proc_sys_reset_fclk1/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
#     # connect_bd_net [get_bd_pins axi_protocol_converter_0/aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
#     # connect_bd_net [get_bd_pins axi_protocol_converter_1/aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
#     # connect_bd_net [get_bd_pins axi_protocol_converter_2/aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
#     # connect_bd_net [get_bd_pins axi_protocol_converter_3/aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
#     # connect_bd_net [get_bd_pins axi_protocol_converter_0/aresetn] [get_bd_pins rst_ps8_0_${RST_FREQ}M/peripheral_aresetn]
#     # connect_bd_net [get_bd_pins axi_protocol_converter_1/aresetn] [get_bd_pins rst_ps8_0_${RST_FREQ}M/peripheral_aresetn]
#     # connect_bd_net [get_bd_pins axi_protocol_converter_2/aresetn] [get_bd_pins rst_ps8_0_${RST_FREQ}M/peripheral_aresetn]
#     # connect_bd_net [get_bd_pins axi_protocol_converter_3/aresetn] [get_bd_pins rst_ps8_0_${RST_FREQ}M/peripheral_aresetn]
#     # # Clock converters from FCLKCLK0 <-> FCLKCLK1
#     # create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
#     # create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_1
#     # create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_2
#     # create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_3
#     # set_property -dict [list CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_clock_converter_0]
#     # set_property -dict [list CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_clock_converter_1]
#     # set_property -dict [list CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_clock_converter_2]
#     # set_property -dict [list CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_clock_converter_3]
#     # set_property -dict [list CONFIG.PROTOCOL {AXI4} CONFIG.DATA_WIDTH {128} CONFIG.ID_WIDTH {6}] [get_bd_cells axi_clock_converter_0]
#     # set_property -dict [list CONFIG.PROTOCOL {AXI4} CONFIG.DATA_WIDTH {128} CONFIG.ID_WIDTH {6}] [get_bd_cells axi_clock_converter_1]
#     # set_property -dict [list CONFIG.PROTOCOL {AXI4} CONFIG.DATA_WIDTH {128} CONFIG.ID_WIDTH {6}] [get_bd_cells axi_clock_converter_2]
#     # set_property -dict [list CONFIG.PROTOCOL {AXI4} CONFIG.DATA_WIDTH {128} CONFIG.ID_WIDTH {6}] [get_bd_cells axi_clock_converter_3]
# 
#     # Loopback debuggers
#     # top signals
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARVALID] [get_bd_pins Top_0/io_TOP_AXI_ARVALID]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_arvalid] [get_bd_pins Top_0/io_M_AXI_0_ARVALID]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARREADY] [get_bd_pins Top_0/io_TOP_AXI_ARREADY]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_arready] [get_bd_pins Top_0/io_M_AXI_0_ARREADY]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARADDR] [get_bd_pins Top_0/io_TOP_AXI_ARADDR]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_araddr] [get_bd_pins Top_0/io_M_AXI_0_ARADDR]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARLEN] [get_bd_pins Top_0/io_TOP_AXI_ARLEN]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_arlen] [get_bd_pins Top_0/io_M_AXI_0_ARLEN]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARSIZE] [get_bd_pins Top_0/io_TOP_AXI_ARSIZE]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_arsize] [get_bd_pins Top_0/io_M_AXI_0_ARSIZE]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARID] [get_bd_pins Top_0/io_TOP_AXI_ARID]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_arid] [get_bd_pins Top_0/io_M_AXI_0_ARID]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARBURST] [get_bd_pins Top_0/io_TOP_AXI_ARBURST]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_arburst] [get_bd_pins Top_0/io_M_AXI_0_ARBURST]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARLOCK] [get_bd_pins Top_0/io_TOP_AXI_ARLOCK]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_arlock] [get_bd_pins Top_0/io_M_AXI_0_ARLOCK]
# 
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_AWVALID] [get_bd_pins Top_0/io_TOP_AXI_AWVALID]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_awvalid] [get_bd_pins Top_0/io_M_AXI_0_AWVALID]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_AWREADY] [get_bd_pins Top_0/io_TOP_AXI_AWREADY]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_awready] [get_bd_pins Top_0/io_M_AXI_0_AWREADY]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_AWADDR] [get_bd_pins Top_0/io_TOP_AXI_AWADDR]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_awaddr] [get_bd_pins Top_0/io_M_AXI_0_AWADDR]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_AWLEN] [get_bd_pins Top_0/io_TOP_AXI_AWLEN]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_awlen] [get_bd_pins Top_0/io_M_AXI_0_AWLEN]
# 
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_RVALID] [get_bd_pins Top_0/io_TOP_AXI_RVALID]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_rvalid] [get_bd_pins Top_0/io_M_AXI_0_RVALID]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_RREADY] [get_bd_pins Top_0/io_TOP_AXI_RREADY]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_rready] [get_bd_pins Top_0/io_M_AXI_0_RREADY]
# 
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_WVALID] [get_bd_pins Top_0/io_TOP_AXI_WVALID]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_wvalid] [get_bd_pins Top_0/io_M_AXI_0_WVALID]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_WREADY] [get_bd_pins Top_0/io_TOP_AXI_WREADY]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_wready] [get_bd_pins Top_0/io_M_AXI_0_WREADY]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_WDATA] [get_bd_pins Top_0/io_TOP_AXI_WDATA]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_wdata] [get_bd_pins Top_0/io_M_AXI_0_WDATA]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_WSTRB] [get_bd_pins Top_0/io_TOP_AXI_WSTRB]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_wstrb] [get_bd_pins Top_0/io_M_AXI_0_WSTRB]
# 
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_BVALID] [get_bd_pins Top_0/io_TOP_AXI_BVALID]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_bvalid] [get_bd_pins Top_0/io_M_AXI_0_BVALID]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_BREADY] [get_bd_pins Top_0/io_TOP_AXI_BREADY]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/s_axi_bready] [get_bd_pins Top_0/io_M_AXI_0_BREADY]
# 
#     # dwidth signals
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arvalid] [get_bd_pins Top_0/io_DWIDTH_AXI_ARVALID]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arready] [get_bd_pins Top_0/io_DWIDTH_AXI_ARREADY]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_araddr] [get_bd_pins Top_0/io_DWIDTH_AXI_ARADDR]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arlen] [get_bd_pins Top_0/io_DWIDTH_AXI_ARLEN]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arsize] [get_bd_pins Top_0/io_DWIDTH_AXI_ARSIZE]
#     # connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arid] [get_bd_pins Top_0/io_DWIDTH_AXI_ARID]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arburst] [get_bd_pins Top_0/io_DWIDTH_AXI_ARBURST]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arlock] [get_bd_pins Top_0/io_DWIDTH_AXI_ARLOCK]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_awvalid] [get_bd_pins Top_0/io_DWIDTH_AXI_AWVALID]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_awready] [get_bd_pins Top_0/io_DWIDTH_AXI_AWREADY]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_awaddr] [get_bd_pins Top_0/io_DWIDTH_AXI_AWADDR]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_awlen] [get_bd_pins Top_0/io_DWIDTH_AXI_AWLEN]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_rvalid] [get_bd_pins Top_0/io_DWIDTH_AXI_RVALID]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_rready] [get_bd_pins Top_0/io_DWIDTH_AXI_RREADY]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_wvalid] [get_bd_pins Top_0/io_DWIDTH_AXI_WVALID]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_wready] [get_bd_pins Top_0/io_DWIDTH_AXI_WREADY]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_wdata] [get_bd_pins Top_0/io_DWIDTH_AXI_WDATA]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_wstrb] [get_bd_pins Top_0/io_DWIDTH_AXI_WSTRB]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_bvalid] [get_bd_pins Top_0/io_DWIDTH_AXI_BVALID]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_bready] [get_bd_pins Top_0/io_DWIDTH_AXI_BREADY]
# 
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arvalid] [get_bd_pins axi_dwidth_converter_0/m_axi_arvalid]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arready] [get_bd_pins axi_dwidth_converter_0/m_axi_arready]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_araddr] [get_bd_pins axi_dwidth_converter_0/m_axi_araddr]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arlen] [get_bd_pins axi_dwidth_converter_0/m_axi_arlen]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arsize] [get_bd_pins axi_dwidth_converter_0/m_axi_arsize]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arid] [get_bd_pins axi_dwidth_converter_0/m_axi_arid]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arburst] [get_bd_pins axi_dwidth_converter_0/m_axi_arburst]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arlock] [get_bd_pins axi_dwidth_converter_0/m_axi_arlock]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_awvalid] [get_bd_pins axi_dwidth_converter_0/m_axi_awvalid]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_awready] [get_bd_pins axi_dwidth_converter_0/m_axi_awready]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_awaddr] [get_bd_pins axi_dwidth_converter_0/m_axi_awaddr]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_awlen] [get_bd_pins axi_dwidth_converter_0/m_axi_awlen]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_rvalid] [get_bd_pins axi_dwidth_converter_0/m_axi_rvalid]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_rready] [get_bd_pins axi_dwidth_converter_0/m_axi_rready]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_wvalid] [get_bd_pins axi_dwidth_converter_0/m_axi_wvalid]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_wready] [get_bd_pins axi_dwidth_converter_0/m_axi_wready]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_wdata] [get_bd_pins axi_dwidth_converter_0/m_axi_wdata]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_wstrb] [get_bd_pins axi_dwidth_converter_0/m_axi_wstrb]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_bvalid] [get_bd_pins axi_dwidth_converter_0/m_axi_bvalid]
#     connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_bready] [get_bd_pins axi_dwidth_converter_0/m_axi_bready]
# 
#     # # clockconverter signals
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arvalid] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARVALID]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arvalid] [get_bd_pins axi_clock_converter_0/m_axi_arvalid]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arready] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARREADY]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arready] [get_bd_pins axi_clock_converter_0/m_axi_arready]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_araddr] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARADDR]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_araddr] [get_bd_pins axi_clock_converter_0/m_axi_araddr]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arlen] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARLEN]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arlen] [get_bd_pins axi_clock_converter_0/m_axi_arlen]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arsize] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARSIZE]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arsize] [get_bd_pins axi_clock_converter_0/m_axi_arsize]
#     # # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arid] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARID]
#     # # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arid] [get_bd_pins axi_clock_converter_0/m_axi_arid]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arburst] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARBURST]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arburst] [get_bd_pins axi_clock_converter_0/m_axi_arburst]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arlock] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARLOCK]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_arlock] [get_bd_pins axi_clock_converter_0/m_axi_arlock]
# 
# 
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_awvalid] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_AWVALID]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_awvalid] [get_bd_pins axi_clock_converter_0/m_axi_awvalid]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_awready] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_AWREADY]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_awready] [get_bd_pins axi_clock_converter_0/m_axi_awready]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_awaddr] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_AWADDR]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_awaddr] [get_bd_pins axi_clock_converter_0/m_axi_awaddr]
# 
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_rvalid] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_RVALID]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_rvalid] [get_bd_pins axi_clock_converter_0/m_axi_rvalid]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_rready] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_RREADY]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_rready] [get_bd_pins axi_clock_converter_0/m_axi_rready]
# 
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_wvalid] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_WVALID]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_wvalid] [get_bd_pins axi_clock_converter_0/m_axi_wvalid]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_wready] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_WREADY]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_wready] [get_bd_pins axi_clock_converter_0/m_axi_wready]
# 
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_bvalid] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_BVALID]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_bvalid] [get_bd_pins axi_clock_converter_0/m_axi_bvalid]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_bready] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_BREADY]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/saxigp0_bready] [get_bd_pins axi_clock_converter_0/m_axi_bready]
# 
# 
#     # # top -> dwidth converter
#     connect_bd_intf_net [get_bd_intf_pins Top_0/io_M_AXI_0] [get_bd_intf_pins axi_dwidth_converter_0/S_AXI]
#     connect_bd_intf_net [get_bd_intf_pins Top_0/io_M_AXI_1] [get_bd_intf_pins axi_dwidth_converter_1/S_AXI]
#     # connect_bd_intf_net [get_bd_intf_pins Top_0/io_M_AXI_2] [get_bd_intf_pins axi_dwidth_converter_2/S_AXI]
#     # connect_bd_intf_net [get_bd_intf_pins Top_0/io_M_AXI_3] [get_bd_intf_pins axi_dwidth_converter_3/S_AXI]
#     # CLOCK CROSSING HACK
#     # # data width converter -> clock converter
#     # connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_0/M_AXI] [get_bd_intf_pins axi_clock_converter_0/S_AXI]
#     # connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_1/M_AXI] [get_bd_intf_pins axi_clock_converter_1/S_AXI]
#     # connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_2/M_AXI] [get_bd_intf_pins axi_clock_converter_2/S_AXI]
#     # connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_3/M_AXI] [get_bd_intf_pins axi_clock_converter_3/S_AXI]
#     # # clock converter -> Top
#     # connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_0/M_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
#     # connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_1/M_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP1_FPD]
#     # connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_2/M_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP2_FPD]
#     # connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_3/M_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP3_FPD]
# 
# 
#     # Wire up the resets
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/s_axi_aresetn] [get_bd_pins axi_clock_converter_0/m_axi_aresetn]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_aresetn] [get_bd_pins axi_clock_converter_1/s_axi_aresetn]
#     # connect_bd_net [get_bd_pins axi_clock_converter_1/s_axi_aresetn] [get_bd_pins axi_clock_converter_1/m_axi_aresetn]
#     # connect_bd_net [get_bd_pins axi_clock_converter_1/m_axi_aresetn] [get_bd_pins axi_clock_converter_2/s_axi_aresetn]
#     # connect_bd_net [get_bd_pins axi_clock_converter_2/s_axi_aresetn] [get_bd_pins axi_clock_converter_2/m_axi_aresetn]
#     # connect_bd_net [get_bd_pins axi_clock_converter_2/m_axi_aresetn] [get_bd_pins axi_clock_converter_3/s_axi_aresetn]
#     # connect_bd_net [get_bd_pins axi_clock_converter_3/s_axi_aresetn] [get_bd_pins axi_clock_converter_3/m_axi_aresetn]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_aresetn] [get_bd_pins rst_ps8_0_${RST_FREQ}M/peripheral_aresetn]
#     
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_clock_converter_0/s_axi_aclk]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_clock_converter_1/s_axi_aclk]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_clock_converter_2/s_axi_aclk]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_clock_converter_3/s_axi_aclk]
#     ## CLOCK CROSSING HACK
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk1] [get_bd_pins axi_clock_converter_0/m_axi_aclk]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk1] [get_bd_pins axi_clock_converter_1/m_axi_aclk]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk1] [get_bd_pins axi_clock_converter_2/m_axi_aclk]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk1] [get_bd_pins axi_clock_converter_3/m_axi_aclk]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_clock_converter_0/m_axi_aclk]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_clock_converter_1/m_axi_aclk]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_clock_converter_2/m_axi_aclk]
#     # connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_clock_converter_3/m_axi_aclk]
#     # what to do about Clock converter -> HP0?
#     # what to do about Address assignment to HP0?
# 
#     # set_property DONT_TOUCH true [get_cells /Top_0]
# 
#   }
#   default {
#     create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
#     apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
#     create_bd_cell -type module -reference Top Top_0
#     set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ $CLOCK_FREQ_MHZ] [get_bd_cells processing_system7_0]
#     set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {250} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
#     apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "/processing_system7_0/FCLK_CLK0 ($CLOCK_FREQ_MHZ MHz)" }  [get_bd_intf_pins Top_0/io_S_AXI]
#     # Faster clock (200 MHz) for memory interface
#     create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_fclk1
#     connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins proc_sys_reset_fclk1/slowest_sync_clk]
#     connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_fclk1/ext_reset_in]
#     ### HP0 Begin {
#       # Enable HP0, connect faster clock
#       set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
#       ## CLOCK CROSSING HACK
#       # connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
#       # Create axi slice for timing
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_register_slice:2.1 axi_register_slice_0
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_register_slice_0/aclk]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_register_slice_0/aresetn]
#       set_property -dict [list CONFIG.REG_AW {9} CONFIG.REG_AR {9} CONFIG.REG_R {9} CONFIG.REG_W {9} CONFIG.REG_B {9}] [get_bd_cells axi_register_slice_0]
#       # 512-to-64 data width converter
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0
#       set_property -dict [list CONFIG.SI_ID_WIDTH.VALUE_SRC USER CONFIG.SI_DATA_WIDTH.VALUE_SRC USER CONFIG.MI_DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER] [get_bd_cells axi_dwidth_converter_0]
#       set_property -dict [list CONFIG.SI_DATA_WIDTH {512} CONFIG.SI_ID_WIDTH {32} CONFIG.MI_DATA_WIDTH {64}] [get_bd_cells axi_dwidth_converter_0]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_dwidth_converter_0/s_axi_aclk]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_dwidth_converter_0/s_axi_aresetn]
#       # AXI4 to AXI3 protocol converter
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_0
#       set_property -dict [list CONFIG.MI_PROTOCOL.VALUE_SRC USER CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.SI_PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_protocol_converter_0]
#       set_property -dict [list CONFIG.MI_PROTOCOL {AXI3} CONFIG.DATA_WIDTH {64} CONFIG.ID_WIDTH {6} CONFIG.TRANSLATION_MODE {2}] [get_bd_cells axi_protocol_converter_0]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_protocol_converter_0/aresetn]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_protocol_converter_0/aclk]
#       # Clock converter from FCLKCLK0 <-> FCLKCLK1
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
#       set_property -dict [list CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_clock_converter_0]
#       set_property -dict [list CONFIG.PROTOCOL {AXI3} CONFIG.DATA_WIDTH {64} CONFIG.ID_WIDTH {6}] [get_bd_cells axi_clock_converter_0]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_clock_converter_0/s_axi_aresetn]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_clock_converter_0/s_axi_aclk]
#       ## CLOCK CROSSING HACK
#       # connect_bd_net [get_bd_pins proc_sys_reset_fclk1/peripheral_aresetn] [get_bd_pins axi_clock_converter_0/m_axi_aresetn]
#       # connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins axi_clock_converter_0/m_axi_aclk]
#       connect_bd_net [get_bd_pins proc_sys_reset_fclk1/peripheral_aresetn] [get_bd_pins axi_clock_converter_0/m_axi_aresetn]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_clock_converter_0/m_axi_aclk]
# 
#     ### } HP0 end
# 
#     # Loopback debuggers
#     # top signals
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARVALID] [get_bd_pins Top_0/io_TOP_AXI_ARVALID]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_arvalid] [get_bd_pins Top_0/io_M_AXI_0_ARVALID]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARREADY] [get_bd_pins Top_0/io_TOP_AXI_ARREADY]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_arready] [get_bd_pins Top_0/io_M_AXI_0_ARREADY]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARADDR] [get_bd_pins Top_0/io_TOP_AXI_ARADDR]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_araddr] [get_bd_pins Top_0/io_M_AXI_0_ARADDR]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARLEN] [get_bd_pins Top_0/io_TOP_AXI_ARLEN]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_arlen] [get_bd_pins Top_0/io_M_AXI_0_ARLEN]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARSIZE] [get_bd_pins Top_0/io_TOP_AXI_ARSIZE]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_arsize] [get_bd_pins Top_0/io_M_AXI_0_ARSIZE]
#     # connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARID] [get_bd_pins Top_0/io_TOP_AXI_ARID]
#     # connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_arid] [get_bd_pins Top_0/io_M_AXI_0_ARID]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARBURST] [get_bd_pins Top_0/io_TOP_AXI_ARBURST]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_arburst] [get_bd_pins Top_0/io_M_AXI_0_ARBURST]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_ARLOCK] [get_bd_pins Top_0/io_TOP_AXI_ARLOCK]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_arlock] [get_bd_pins Top_0/io_M_AXI_0_ARLOCK]
# 
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_AWVALID] [get_bd_pins Top_0/io_TOP_AXI_AWVALID]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_awvalid] [get_bd_pins Top_0/io_M_AXI_0_AWVALID]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_AWREADY] [get_bd_pins Top_0/io_TOP_AXI_AWREADY]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_awready] [get_bd_pins Top_0/io_M_AXI_0_AWREADY]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_AWADDR] [get_bd_pins Top_0/io_TOP_AXI_AWADDR]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_awaddr] [get_bd_pins Top_0/io_M_AXI_0_AWADDR]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_AWLEN] [get_bd_pins Top_0/io_TOP_AXI_AWLEN]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_awlen] [get_bd_pins Top_0/io_M_AXI_0_AWLEN]
# 
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_RVALID] [get_bd_pins Top_0/io_TOP_AXI_RVALID]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_rvalid] [get_bd_pins Top_0/io_M_AXI_0_RVALID]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_RREADY] [get_bd_pins Top_0/io_TOP_AXI_RREADY]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_rready] [get_bd_pins Top_0/io_M_AXI_0_RREADY]
# 
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_WVALID] [get_bd_pins Top_0/io_TOP_AXI_WVALID]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_wvalid] [get_bd_pins Top_0/io_M_AXI_0_WVALID]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_WREADY] [get_bd_pins Top_0/io_TOP_AXI_WREADY]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_wready] [get_bd_pins Top_0/io_M_AXI_0_WREADY]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_WDATA] [get_bd_pins Top_0/io_TOP_AXI_WDATA]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_wdata] [get_bd_pins Top_0/io_M_AXI_0_WDATA]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_WSTRB] [get_bd_pins Top_0/io_TOP_AXI_WSTRB]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_wstrb] [get_bd_pins Top_0/io_M_AXI_0_WSTRB]
# 
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_BVALID] [get_bd_pins Top_0/io_TOP_AXI_BVALID]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_bvalid] [get_bd_pins Top_0/io_M_AXI_0_BVALID]
#     connect_bd_net [get_bd_pins Top_0/io_M_AXI_0_BREADY] [get_bd_pins Top_0/io_TOP_AXI_BREADY]
#     connect_bd_net [get_bd_pins axi_register_slice_0/s_axi_bready] [get_bd_pins Top_0/io_M_AXI_0_BREADY]
# 
# 
#     # dwidth signals
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arvalid] [get_bd_pins Top_0/io_DWIDTH_AXI_ARVALID]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_arvalid] [get_bd_pins axi_dwidth_converter_0/m_axi_arvalid]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arready] [get_bd_pins Top_0/io_DWIDTH_AXI_ARREADY]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_arready] [get_bd_pins axi_dwidth_converter_0/m_axi_arready]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_araddr] [get_bd_pins Top_0/io_DWIDTH_AXI_ARADDR]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_araddr] [get_bd_pins axi_dwidth_converter_0/m_axi_araddr]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arlen] [get_bd_pins Top_0/io_DWIDTH_AXI_ARLEN]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_arlen] [get_bd_pins axi_dwidth_converter_0/m_axi_arlen]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arsize] [get_bd_pins Top_0/io_DWIDTH_AXI_ARSIZE]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_arsize] [get_bd_pins axi_dwidth_converter_0/m_axi_arsize]
#     # connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arid] [get_bd_pins Top_0/io_DWIDTH_AXI_ARID]
#     # connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_arid] [get_bd_pins axi_dwidth_converter_0/m_axi_arid]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arburst] [get_bd_pins Top_0/io_DWIDTH_AXI_ARBURST]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_arburst] [get_bd_pins axi_dwidth_converter_0/m_axi_arburst]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_arlock] [get_bd_pins Top_0/io_DWIDTH_AXI_ARLOCK]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_arlock] [get_bd_pins axi_dwidth_converter_0/m_axi_arlock]
# 
# 
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_awvalid] [get_bd_pins Top_0/io_DWIDTH_AXI_AWVALID]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_awvalid] [get_bd_pins axi_dwidth_converter_0/m_axi_awvalid]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_awready] [get_bd_pins Top_0/io_DWIDTH_AXI_AWREADY]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_awready] [get_bd_pins axi_dwidth_converter_0/m_axi_awready]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_awaddr] [get_bd_pins Top_0/io_DWIDTH_AXI_AWADDR]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_awaddr] [get_bd_pins axi_dwidth_converter_0/m_axi_awaddr]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_awlen] [get_bd_pins Top_0/io_DWIDTH_AXI_AWLEN]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_awlen] [get_bd_pins axi_dwidth_converter_0/m_axi_awlen]
# 
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_rvalid] [get_bd_pins Top_0/io_DWIDTH_AXI_RVALID]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_rvalid] [get_bd_pins axi_dwidth_converter_0/m_axi_rvalid]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_rready] [get_bd_pins Top_0/io_DWIDTH_AXI_RREADY]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_rready] [get_bd_pins axi_dwidth_converter_0/m_axi_rready]
# 
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_wvalid] [get_bd_pins Top_0/io_DWIDTH_AXI_WVALID]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_wvalid] [get_bd_pins axi_dwidth_converter_0/m_axi_wvalid]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_wready] [get_bd_pins Top_0/io_DWIDTH_AXI_WREADY]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_wready] [get_bd_pins axi_dwidth_converter_0/m_axi_wready]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_wdata] [get_bd_pins Top_0/io_DWIDTH_AXI_WDATA]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_wdata] [get_bd_pins axi_dwidth_converter_0/m_axi_wdata]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_wstrb] [get_bd_pins Top_0/io_DWIDTH_AXI_WSTRB]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_wstrb] [get_bd_pins axi_dwidth_converter_0/m_axi_wstrb]
# 
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_bvalid] [get_bd_pins Top_0/io_DWIDTH_AXI_BVALID]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_bvalid] [get_bd_pins axi_dwidth_converter_0/m_axi_bvalid]
#     connect_bd_net [get_bd_pins axi_dwidth_converter_0/m_axi_bready] [get_bd_pins Top_0/io_DWIDTH_AXI_BREADY]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/s_axi_bready] [get_bd_pins axi_dwidth_converter_0/m_axi_bready]
# 
#     # protocol signals
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_arvalid] [get_bd_pins Top_0/io_PROTOCOL_AXI_ARVALID]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARVALID] [get_bd_pins axi_protocol_converter_0/m_axi_arvalid]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_arready] [get_bd_pins Top_0/io_PROTOCOL_AXI_ARREADY]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARREADY] [get_bd_pins axi_protocol_converter_0/m_axi_arready]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_araddr] [get_bd_pins Top_0/io_PROTOCOL_AXI_ARADDR]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARADDR] [get_bd_pins axi_protocol_converter_0/m_axi_araddr]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_arlen] [get_bd_pins Top_0/io_PROTOCOL_AXI_ARLEN]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARLEN] [get_bd_pins axi_protocol_converter_0/m_axi_arlen]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_arsize] [get_bd_pins Top_0/io_PROTOCOL_AXI_ARSIZE]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARSIZE] [get_bd_pins axi_protocol_converter_0/m_axi_arsize]
#     # connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_arid] [get_bd_pins Top_0/io_PROTOCOL_AXI_ARID]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARID] [get_bd_pins axi_protocol_converter_0/m_axi_arid]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_arburst] [get_bd_pins Top_0/io_PROTOCOL_AXI_ARBURST]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARBURST] [get_bd_pins axi_protocol_converter_0/m_axi_arburst]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_arlock] [get_bd_pins Top_0/io_PROTOCOL_AXI_ARLOCK]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARLOCK] [get_bd_pins axi_protocol_converter_0/m_axi_arlock]
# 
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_awvalid] [get_bd_pins Top_0/io_PROTOCOL_AXI_AWVALID]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_AWVALID] [get_bd_pins axi_protocol_converter_0/m_axi_awvalid]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_awready] [get_bd_pins Top_0/io_PROTOCOL_AXI_AWREADY]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_AWREADY] [get_bd_pins axi_protocol_converter_0/m_axi_awready]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_awaddr] [get_bd_pins Top_0/io_PROTOCOL_AXI_AWADDR]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_AWADDR] [get_bd_pins axi_protocol_converter_0/m_axi_awaddr]
# 
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_rvalid] [get_bd_pins Top_0/io_PROTOCOL_AXI_RVALID]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_RVALID] [get_bd_pins axi_protocol_converter_0/m_axi_rvalid]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_rready] [get_bd_pins Top_0/io_PROTOCOL_AXI_RREADY]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_RREADY] [get_bd_pins axi_protocol_converter_0/m_axi_rready]
# 
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_wvalid] [get_bd_pins Top_0/io_PROTOCOL_AXI_WVALID]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_WVALID] [get_bd_pins axi_protocol_converter_0/m_axi_wvalid]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_wready] [get_bd_pins Top_0/io_PROTOCOL_AXI_WREADY]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_WREADY] [get_bd_pins axi_protocol_converter_0/m_axi_wready]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_wdata] [get_bd_pins Top_0/io_PROTOCOL_AXI_WDATA]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_WDATA] [get_bd_pins axi_protocol_converter_0/m_axi_wdata]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_wstrb] [get_bd_pins Top_0/io_PROTOCOL_AXI_WSTRB]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_WSTRB] [get_bd_pins axi_protocol_converter_0/m_axi_wstrb]
# 
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_bvalid] [get_bd_pins Top_0/io_PROTOCOL_AXI_BVALID]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_BVALID] [get_bd_pins axi_protocol_converter_0/m_axi_bvalid]
#     connect_bd_net [get_bd_pins axi_protocol_converter_0/m_axi_bready] [get_bd_pins Top_0/io_PROTOCOL_AXI_BREADY]
#     connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_BREADY] [get_bd_pins axi_protocol_converter_0/m_axi_bready]
# 
#     # # clockconverter signals
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arvalid] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARVALID]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARVALID] [get_bd_pins axi_clock_converter_0/m_axi_arvalid]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arready] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARREADY]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARREADY] [get_bd_pins axi_clock_converter_0/m_axi_arready]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_araddr] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARADDR]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARADDR] [get_bd_pins axi_clock_converter_0/m_axi_araddr]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arlen] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARLEN]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARLEN] [get_bd_pins axi_clock_converter_0/m_axi_arlen]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arsize] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARSIZE]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARSIZE] [get_bd_pins axi_clock_converter_0/m_axi_arsize]
#     # # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arid] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARID]
#     # # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARID] [get_bd_pins axi_clock_converter_0/m_axi_arid]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arburst] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARBURST]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARBURST] [get_bd_pins axi_clock_converter_0/m_axi_arburst]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_arlock] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_ARLOCK]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ARLOCK] [get_bd_pins axi_clock_converter_0/m_axi_arlock]
# 
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_awvalid] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_AWVALID]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_AWVALID] [get_bd_pins axi_clock_converter_0/m_axi_awvalid]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_awready] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_AWREADY]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_AWREADY] [get_bd_pins axi_clock_converter_0/m_axi_awready]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_awaddr] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_AWADDR]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_AWADDR] [get_bd_pins axi_clock_converter_0/m_axi_awaddr]
# 
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_rvalid] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_RVALID]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_RVALID] [get_bd_pins axi_clock_converter_0/m_axi_rvalid]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_rready] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_RREADY]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_RREADY] [get_bd_pins axi_clock_converter_0/m_axi_rready]
# 
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_wvalid] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_WVALID]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_WVALID] [get_bd_pins axi_clock_converter_0/m_axi_wvalid]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_wready] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_WREADY]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_WREADY] [get_bd_pins axi_clock_converter_0/m_axi_wready]
# 
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_bvalid] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_BVALID]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_BVALID] [get_bd_pins axi_clock_converter_0/m_axi_bvalid]
#     # connect_bd_net [get_bd_pins axi_clock_converter_0/m_axi_bready] [get_bd_pins Top_0/io_CLOCKCONVERT_AXI_BREADY]
#     # connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_BREADY] [get_bd_pins axi_clock_converter_0/m_axi_bready]
# 
#     ### FINISH UP HP0
#       # Top -> axi slicer
#       connect_bd_intf_net [get_bd_intf_pins Top_0/io_M_AXI_0] [get_bd_intf_pins axi_register_slice_0/S_AXI]
#       # axi slicer -> data width converter
#       connect_bd_intf_net [get_bd_intf_pins axi_register_slice_0/M_AXI] [get_bd_intf_pins axi_dwidth_converter_0/S_AXI]
#       # data width converter -> protocol converter
#       connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_0/M_AXI] [get_bd_intf_pins axi_protocol_converter_0/S_AXI]
# 
#     ### HP1 Begin {
#       # Enable HP1, connect faster clock
#       set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
#       ## CLOCK CROSSING HACK
#       # connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
# 
#       # Create axi slice for timing
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_register_slice:2.1 axi_register_slice_1
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_register_slice_1/aclk]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_register_slice_1/aresetn]
#     set_property -dict [list CONFIG.REG_AW {9} CONFIG.REG_AR {9} CONFIG.REG_R {9} CONFIG.REG_W {9} CONFIG.REG_B {9}] [get_bd_cells axi_register_slice_1]
# 
#       # 512-to-64 data width converter
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_1
#       set_property -dict [list CONFIG.SI_ID_WIDTH.VALUE_SRC USER CONFIG.SI_DATA_WIDTH.VALUE_SRC USER CONFIG.MI_DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER] [get_bd_cells axi_dwidth_converter_1]
#       set_property -dict [list CONFIG.SI_DATA_WIDTH {512} CONFIG.SI_ID_WIDTH {32} CONFIG.MI_DATA_WIDTH {64}] [get_bd_cells axi_dwidth_converter_1]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_dwidth_converter_1/s_axi_aclk]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_dwidth_converter_1/s_axi_aresetn]
# 
#       # AXI4 to AXI3 protocol converter
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_1
#       set_property -dict [list CONFIG.MI_PROTOCOL.VALUE_SRC USER CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.SI_PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_protocol_converter_1]
#       set_property -dict [list CONFIG.MI_PROTOCOL {AXI3} CONFIG.DATA_WIDTH {64} CONFIG.ID_WIDTH {6} CONFIG.TRANSLATION_MODE {2}] [get_bd_cells axi_protocol_converter_1]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_protocol_converter_1/aresetn]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_protocol_converter_1/aclk]
# 
#       # Clock converter from FCLKCLK0 <-> FCLKCLK1
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_1
#       set_property -dict [list CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_clock_converter_1]
#       set_property -dict [list CONFIG.PROTOCOL {AXI3} CONFIG.DATA_WIDTH {64} CONFIG.ID_WIDTH {6}] [get_bd_cells axi_clock_converter_1]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_clock_converter_1/s_axi_aresetn]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_clock_converter_1/s_axi_aclk]
#       ## CLOCK CROSSING HACK
#       # connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins axi_clock_converter_1/m_axi_aclk]
#       # connect_bd_net [get_bd_pins proc_sys_reset_fclk1/peripheral_aresetn] [get_bd_pins axi_clock_converter_1/m_axi_aresetn]
#       connect_bd_net [get_bd_pins proc_sys_reset_fclk1/peripheral_aresetn] [get_bd_pins axi_clock_converter_1/m_axi_aresetn]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_clock_converter_1/m_axi_aclk]
# 
#       # Top -> axi slicer
#       connect_bd_intf_net [get_bd_intf_pins Top_0/io_M_AXI_1] [get_bd_intf_pins axi_register_slice_1/S_AXI]
#       # axi slicer -> data width converter
#       connect_bd_intf_net [get_bd_intf_pins axi_register_slice_1/M_AXI] [get_bd_intf_pins axi_dwidth_converter_1/S_AXI]
#       # data width converter -> protocol converter
#       connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_1/M_AXI] [get_bd_intf_pins axi_protocol_converter_1/S_AXI]
# 
#     ### } HP1 end
# 
#     ### HP2 Begin {
#       # Enable HP2, connect faster clock
#       set_property -dict [list CONFIG.PCW_USE_S_AXI_HP2 {1}] [get_bd_cells processing_system7_0]
#       ## CLOCK CROSSING HACK
#       # connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins processing_system7_0/S_AXI_HP2_ACLK]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP2_ACLK]
# 
#       # Create axi slice for timing
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_register_slice:2.1 axi_register_slice_2
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_register_slice_2/aclk]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_register_slice_2/aresetn]
#       set_property -dict [list CONFIG.REG_AW {9} CONFIG.REG_AR {9} CONFIG.REG_R {9} CONFIG.REG_W {9} CONFIG.REG_B {9}] [get_bd_cells axi_register_slice_0]
# 
# 
#       # 512-to-64 data width converter
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_2
#       set_property -dict [list CONFIG.SI_ID_WIDTH.VALUE_SRC USER CONFIG.SI_DATA_WIDTH.VALUE_SRC USER CONFIG.MI_DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER] [get_bd_cells axi_dwidth_converter_2]
#       set_property -dict [list CONFIG.SI_DATA_WIDTH {512} CONFIG.SI_ID_WIDTH {32} CONFIG.MI_DATA_WIDTH {64}] [get_bd_cells axi_dwidth_converter_2]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_dwidth_converter_2/s_axi_aclk]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_dwidth_converter_2/s_axi_aresetn]
# 
#       # AXI4 to AXI3 protocol converter
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_2
#       set_property -dict [list CONFIG.MI_PROTOCOL.VALUE_SRC USER CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.SI_PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_protocol_converter_2]
#       set_property -dict [list CONFIG.MI_PROTOCOL {AXI3} CONFIG.DATA_WIDTH {64} CONFIG.ID_WIDTH {6} CONFIG.TRANSLATION_MODE {2}] [get_bd_cells axi_protocol_converter_2]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_protocol_converter_2/aresetn]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_protocol_converter_2/aclk]
# 
#       # Clock converter from FCLKCLK0 <-> FCLKCLK1
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_2
#       set_property -dict [list CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_clock_converter_2]
#       set_property -dict [list CONFIG.PROTOCOL {AXI3} CONFIG.DATA_WIDTH {64} CONFIG.ID_WIDTH {6}] [get_bd_cells axi_clock_converter_2]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_clock_converter_2/s_axi_aresetn]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_clock_converter_2/s_axi_aclk]
#       ## CLOCK CROSSING HACK
#       # connect_bd_net [get_bd_pins proc_sys_reset_fclk1/peripheral_aresetn] [get_bd_pins axi_clock_converter_2/m_axi_aresetn]
#       # connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins axi_clock_converter_2/m_axi_aclk]
#       connect_bd_net [get_bd_pins proc_sys_reset_fclk1/peripheral_aresetn] [get_bd_pins axi_clock_converter_2/m_axi_aresetn]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_clock_converter_2/m_axi_aclk]
# 
#       # Top -> axi slicer
#       connect_bd_intf_net [get_bd_intf_pins Top_0/io_M_AXI_2] [get_bd_intf_pins axi_register_slice_2/S_AXI]
#       # axi slicer -> data width converter
#       connect_bd_intf_net [get_bd_intf_pins axi_register_slice_2/M_AXI] [get_bd_intf_pins axi_dwidth_converter_2/S_AXI]
#       # data width converter -> protocol converter
#       connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_2/M_AXI] [get_bd_intf_pins axi_protocol_converter_2/S_AXI]
#     ### } HP2 end
# 
#     ### HP3 Begin {
#       # Enable HP3, connect faster clock
#       set_property -dict [list CONFIG.PCW_USE_S_AXI_HP3 {1}] [get_bd_cells processing_system7_0]
#       ## CLOCK CROSSING HACK
#       # connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins processing_system7_0/S_AXI_HP3_ACLK]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP3_ACLK]
# 
#       # Create axi slice for timing
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_register_slice:2.1 axi_register_slice_3
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_register_slice_3/aclk]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_register_slice_3/aresetn]
#       set_property -dict [list CONFIG.REG_AW {9} CONFIG.REG_AR {9} CONFIG.REG_R {9} CONFIG.REG_W {9} CONFIG.REG_B {9}] [get_bd_cells axi_register_slice_0]
# 
#       # 512-to-64 data width converter
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_3
#       set_property -dict [list CONFIG.SI_ID_WIDTH.VALUE_SRC USER CONFIG.SI_DATA_WIDTH.VALUE_SRC USER CONFIG.MI_DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER] [get_bd_cells axi_dwidth_converter_3]
#       set_property -dict [list CONFIG.SI_DATA_WIDTH {512} CONFIG.SI_ID_WIDTH {32} CONFIG.MI_DATA_WIDTH {64}] [get_bd_cells axi_dwidth_converter_3]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_dwidth_converter_3/s_axi_aclk]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_dwidth_converter_3/s_axi_aresetn]
# 
#       # AXI4 to AXI3 protocol converter
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_3
#       set_property -dict [list CONFIG.MI_PROTOCOL.VALUE_SRC USER CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.SI_PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_protocol_converter_3]
#       set_property -dict [list CONFIG.MI_PROTOCOL {AXI3} CONFIG.DATA_WIDTH {64} CONFIG.ID_WIDTH {6} CONFIG.TRANSLATION_MODE {2}] [get_bd_cells axi_protocol_converter_3]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_protocol_converter_3/aresetn]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_protocol_converter_3/aclk]
# 
#       # Clock converter from FCLKCLK0 <-> FCLKCLK1
#       create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_3
#       set_property -dict [list CONFIG.ID_WIDTH.VALUE_SRC USER CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER CONFIG.PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_clock_converter_3]
#       set_property -dict [list CONFIG.PROTOCOL {AXI3} CONFIG.DATA_WIDTH {64} CONFIG.ID_WIDTH {6}] [get_bd_cells axi_clock_converter_3]
#       connect_bd_net [get_bd_pins rst_ps7_0_${CLOCK_FREQ_MHZ}M/peripheral_aresetn] [get_bd_pins axi_clock_converter_3/s_axi_aresetn]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_clock_converter_3/s_axi_aclk]
#       ## CLOCK CROSSING HACK
#       # connect_bd_net [get_bd_pins proc_sys_reset_fclk1/peripheral_aresetn] [get_bd_pins axi_clock_converter_3/m_axi_aresetn]
#       # connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins axi_clock_converter_3/m_axi_aclk]
#       connect_bd_net [get_bd_pins proc_sys_reset_fclk1/peripheral_aresetn] [get_bd_pins axi_clock_converter_3/m_axi_aresetn]
#       connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_clock_converter_3/m_axi_aclk]
# 
#       # Top -> axi slicer
#       connect_bd_intf_net [get_bd_intf_pins Top_0/io_M_AXI_3] [get_bd_intf_pins axi_register_slice_3/S_AXI]
#       # axi slicer -> data width converter
#       connect_bd_intf_net [get_bd_intf_pins axi_register_slice_3/M_AXI] [get_bd_intf_pins axi_dwidth_converter_3/S_AXI]
#       # data width converter -> protocol converter
#       connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_3/M_AXI] [get_bd_intf_pins axi_protocol_converter_3/S_AXI]
#     ### } HP3 end
# 
#     ## CLOCK CROSSING HACK
#     # # protocol converter -> Clock converter
#     # connect_bd_intf_net [get_bd_intf_pins axi_protocol_converter_0/M_AXI] [get_bd_intf_pins axi_clock_converter_0/S_AXI]
#     # connect_bd_intf_net [get_bd_intf_pins axi_protocol_converter_1/M_AXI] [get_bd_intf_pins axi_clock_converter_1/S_AXI]
#     # connect_bd_intf_net [get_bd_intf_pins axi_protocol_converter_2/M_AXI] [get_bd_intf_pins axi_clock_converter_2/S_AXI]
#     # connect_bd_intf_net [get_bd_intf_pins axi_protocol_converter_3/M_AXI] [get_bd_intf_pins axi_clock_converter_3/S_AXI]
#     # # Clock converter -> PS
#     # connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_3/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP3]
#     # connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_0/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
#     # connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_1/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
#     # connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_2/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
# 
#     connect_bd_intf_net [get_bd_intf_pins axi_protocol_converter_0/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
#     connect_bd_intf_net [get_bd_intf_pins axi_protocol_converter_1/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
#     connect_bd_intf_net [get_bd_intf_pins axi_protocol_converter_2/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
#     connect_bd_intf_net [get_bd_intf_pins axi_protocol_converter_3/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP3]
#     # Address assignments
#     assign_bd_address [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -target_address_space /Top_0/io_M_AXI_0
#     assign_bd_address [get_bd_addr_segs processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM] -target_address_space /Top_0/io_M_AXI_1
#     assign_bd_address [get_bd_addr_segs processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM] -target_address_space /Top_0/io_M_AXI_2
#     assign_bd_address [get_bd_addr_segs processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM] -target_address_space /Top_0/io_M_AXI_3
# 
# 
#   }
# }
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'io' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-5107] Inferred bus interface 'io_CLOCKCONVERT_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'io_DWIDTH_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'io_M_AXI_0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'io_M_AXI_1' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'io_M_AXI_2' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'io_M_AXI_3' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'io_PROTOCOL_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'io_S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'io_TOP_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clock' as interface 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'io_CLOCKCONVERT_AXI:io_DWIDTH_AXI:io_M_AXI_0:io_M_AXI_1:io_M_AXI_2:io_M_AXI_3:io_PROTOCOL_AXI:io_S_AXI:io_TOP_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_AWREADY' and definition port 'AWREADY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_WREADY' and definition port 'WREADY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_BID' and definition port 'BID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_BRESP' and definition port 'BRESP'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_BUSER' and definition port 'BUSER'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_BVALID' and definition port 'BVALID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_ARREADY' and definition port 'ARREADY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_RID' and definition port 'RID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_RDATA' and definition port 'RDATA'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_RRESP' and definition port 'RRESP'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_RLAST' and definition port 'RLAST'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_RUSER' and definition port 'RUSER'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_CLOCKCONVERT_AXI_RVALID' and definition port 'RVALID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_AWREADY' and definition port 'AWREADY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_WREADY' and definition port 'WREADY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_BID' and definition port 'BID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_BRESP' and definition port 'BRESP'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_BUSER' and definition port 'BUSER'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_BVALID' and definition port 'BVALID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_ARREADY' and definition port 'ARREADY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_RID' and definition port 'RID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_RDATA' and definition port 'RDATA'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_RRESP' and definition port 'RRESP'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_RLAST' and definition port 'RLAST'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_RUSER' and definition port 'RUSER'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_DWIDTH_AXI_RVALID' and definition port 'RVALID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_AWREADY' and definition port 'AWREADY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_WREADY' and definition port 'WREADY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_BID' and definition port 'BID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_BRESP' and definition port 'BRESP'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_BUSER' and definition port 'BUSER'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_BVALID' and definition port 'BVALID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_ARREADY' and definition port 'ARREADY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_RID' and definition port 'RID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_RDATA' and definition port 'RDATA'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_RRESP' and definition port 'RRESP'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_RLAST' and definition port 'RLAST'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_RUSER' and definition port 'RUSER'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_PROTOCOL_AXI_RVALID' and definition port 'RVALID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_AWREADY' and definition port 'AWREADY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_WREADY' and definition port 'WREADY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_BID' and definition port 'BID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_BRESP' and definition port 'BRESP'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_BUSER' and definition port 'BUSER'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_BVALID' and definition port 'BVALID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_ARREADY' and definition port 'ARREADY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_RID' and definition port 'RID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_RDATA' and definition port 'RDATA'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_RRESP' and definition port 'RRESP'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_RLAST' and definition port 'RLAST'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_RUSER' and definition port 'RUSER'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'io_TOP_AXI_RVALID' and definition port 'RVALID'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</Top_0/io_S_AXI/reg0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 1G ]>
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_ARVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_ARVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_arvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_ARREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_ARREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_arready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_ARADDR is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_ARADDR is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_araddr is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_ARLEN is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_ARLEN is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_arlen is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_ARSIZE is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_ARSIZE is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_arsize is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_ARBURST is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_ARBURST is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_arburst is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_ARLOCK is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_ARLOCK is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_arlock is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_AWVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_AWVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_awvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_AWREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_AWREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_awready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_AWADDR is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_AWADDR is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_awaddr is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_AWLEN is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_AWLEN is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_awlen is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_RVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_RVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_rvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_RREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_RREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_rready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_WVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_WVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_wvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_WREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_WREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_wready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_WDATA is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_WDATA is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_wdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_WSTRB is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_WSTRB is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_wstrb is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_BVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_BVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_bvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_M_AXI_0_BREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_M_AXI_0
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_TOP_AXI_BREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_TOP_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_register_slice_0/s_axi_bready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_arvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_ARVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_arvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_arready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_ARREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_arready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_araddr is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_ARADDR is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_araddr is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_arlen is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_ARLEN is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_arlen is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_arsize is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_ARSIZE is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_arsize is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_arburst is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_ARBURST is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_arburst is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_arlock is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_ARLOCK is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_arlock is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_awvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_AWVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_awvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_awready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_AWREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_awready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_awaddr is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_AWADDR is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_awaddr is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_awlen is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_AWLEN is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_awlen is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_rvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_RVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_rvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_rready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_RREADY is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_rready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_wvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
WARNING: [BD 41-1306] The connection to interface pin /Top_0/io_DWIDTH_AXI_WVALID is being overridden by the user. This pin will not be connected as a part of interface connection io_DWIDTH_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_protocol_converter_0/s_axi_wvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_dwidth_converter_0/m_axi_wready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXI
INFO: [Common 17-14] Message 'BD 41-1306' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </Top_0/io_M_AXI_0> at <0x00000000 [ 512M ]>
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </Top_0/io_M_AXI_1> at <0x00000000 [ 512M ]>
</processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </Top_0/io_M_AXI_2> at <0x00000000 [ 512M ]>
</processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM> is being mapped into </Top_0/io_M_AXI_3> at <0x00000000 [ 512M ]>
# validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_clock_converter_0/m_axi_aresetn (associated clock /axi_clock_converter_0/m_axi_aclk) is connected to reset source /proc_sys_reset_fclk1/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK1).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_125M/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_clock_converter_1/m_axi_aresetn (associated clock /axi_clock_converter_1/m_axi_aclk) is connected to reset source /proc_sys_reset_fclk1/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK1).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_125M/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_clock_converter_2/m_axi_aresetn (associated clock /axi_clock_converter_2/m_axi_aclk) is connected to reset source /proc_sys_reset_fclk1/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK1).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_125M/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_clock_converter_3/m_axi_aresetn (associated clock /axi_clock_converter_3/m_axi_aclk) is connected to reset source /proc_sys_reset_fclk1/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK1).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_125M/interconnect_aresetn.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_dwidth_converter_0/S_AXI(0) and /axi_register_slice_0/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_dwidth_converter_0/S_AXI(0) and /axi_register_slice_0/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_dwidth_converter_0/S_AXI(0) and /axi_register_slice_0/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_dwidth_converter_0/S_AXI(0) and /axi_register_slice_0/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_dwidth_converter_1/S_AXI(0) and /axi_register_slice_1/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_dwidth_converter_1/S_AXI(0) and /axi_register_slice_1/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_dwidth_converter_1/S_AXI(0) and /axi_register_slice_1/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_dwidth_converter_1/S_AXI(0) and /axi_register_slice_1/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_dwidth_converter_2/S_AXI(0) and /axi_register_slice_2/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_dwidth_converter_2/S_AXI(0) and /axi_register_slice_2/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_dwidth_converter_2/S_AXI(0) and /axi_register_slice_2/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_dwidth_converter_2/S_AXI(0) and /axi_register_slice_2/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_dwidth_converter_3/S_AXI(0) and /axi_register_slice_3/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_dwidth_converter_3/S_AXI(0) and /axi_register_slice_3/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_dwidth_converter_3/S_AXI(0) and /axi_register_slice_3/M_AXI(32)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_dwidth_converter_3/S_AXI(0) and /axi_register_slice_3/M_AXI(32)
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_WVALID has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_ARVALID has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_RREADY has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_AWADDR has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_ARSIZE has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_AWLEN has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_register_slice_0/s_axi_bvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_BREADY has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_register_slice_0/s_axi_awready has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_ARLOCK has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_WSTRB has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_AWVALID has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_register_slice_0/s_axi_wready has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_ARADDR has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_ARLEN has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_register_slice_0/s_axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_WDATA has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_ARBURST has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_register_slice_0/s_axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/s_axi_wready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_wvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_awlen has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_arsize has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/s_axi_bvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_awaddr has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_bready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/s_axi_awready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_arlock has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_wstrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_awvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_arlen has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/s_axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_wdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_arburst has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/s_axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_rready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_wvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_awaddr has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_arsize has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_HP0_BVALID has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_bready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_HP0_AWREADY has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_arlock has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_wstrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_awvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_HP0_WREADY has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_arlen has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_HP0_ARREADY has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_wdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_arburst has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_HP0_RVALID has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_rready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Top_0/io_raddr
/Top_0/io_wen
/Top_0/io_waddr
/Top_0/io_TOP_AXI_AWSIZE
/Top_0/io_DWIDTH_AXI_AWSIZE
/Top_0/io_PROTOCOL_AXI_AWSIZE
/Top_0/io_CLOCKCONVERT_AXI_AWSIZE
/Top_0/io_CLOCKCONVERT_AXI_ARSIZE

# save_bd_design
Wrote  : </home/spatial/spatial/gen/Conv_test/verilog-zedboard/bd_project/bd_project.srcs/sources_1/bd/design_1/design_1.bd> 
# make_wrapper -files [get_files ./bd_project/bd_project.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_WVALID has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_ARVALID has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_RREADY has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_AWADDR has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_ARSIZE has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_AWLEN has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_register_slice_0/s_axi_bvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_BREADY has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_register_slice_0/s_axi_awready has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_ARLOCK has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_WSTRB has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_AWVALID has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_register_slice_0/s_axi_wready has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_ARADDR has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_ARLEN has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_register_slice_0/s_axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_WDATA has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /Top_0/io_M_AXI_0_ARBURST has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_register_slice_0/s_axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: Top_0_io_M_AXI_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/s_axi_wready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_wvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_awlen has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_arsize has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/s_axi_bvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_awaddr has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_bready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/s_axi_awready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_arlock has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_wstrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_awvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_araddr has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_arlen has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/s_axi_arready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_wdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_arburst has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/s_axi_rvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_dwidth_converter_0/m_axi_rready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dwidth_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_wvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_arvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_awaddr has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_arsize has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_HP0_BVALID has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
WARNING: [BD 41-1271] The connection to the pin: /axi_protocol_converter_0/m_axi_bready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_protocol_converter_0_M_AXI 
INFO: [Common 17-14] Message 'BD 41-1271' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Top_0/io_raddr
/Top_0/io_wen
/Top_0/io_waddr
/Top_0/io_TOP_AXI_AWSIZE
/Top_0/io_DWIDTH_AXI_AWSIZE
/Top_0/io_PROTOCOL_AXI_AWSIZE
/Top_0/io_CLOCKCONVERT_AXI_AWSIZE
/Top_0/io_CLOCKCONVERT_AXI_ARSIZE

CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Top_0/io_TOP_AXI_WDATA'(32) to net 'Top_0_io_M_AXI_0_WDATA'(512) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Top_0/io_DWIDTH_AXI_WDATA'(32) to net 'axi_dwidth_converter_0_m_axi_wdata'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Top_0/io_DWIDTH_AXI_WSTRB'(64) to net 'axi_dwidth_converter_0_m_axi_wstrb'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Top_0/io_PROTOCOL_AXI_ARLEN'(8) to net 'axi_protocol_converter_0_m_axi_arlen'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Top_0/io_PROTOCOL_AXI_WDATA'(32) to net 'axi_protocol_converter_0_m_axi_wdata'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Top_0/io_PROTOCOL_AXI_WSTRB'(64) to net 'axi_protocol_converter_0_m_axi_wstrb'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/spatial/spatial/gen/Conv_test/verilog-zedboard/bd_project/bd_project.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/spatial/spatial/gen/Conv_test/verilog-zedboard/bd_project/bd_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
# add_files -norecurse ./bd_project/bd_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
# update_compile_order -fileset sources_1
# set_property top design_1_wrapper [current_fileset]
# update_compile_order -fileset sources_1
# file copy -force ./bd_project/bd_project.srcs/sources_1/bd/design_1/hdl/design_1.v ./design_1.v
# file copy -force ./bd_project/bd_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v ./design_1_wrapper.v
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 09:58:35 2019...
sed -i 's/design_1_Top_0_0/Top/' design_1.v
sed -i 's/(\*/\/\/ (\*/' design_1.v
time vivado -mode batch -source vivado.tcl -tclargs 125 2>&1 | tee vivado_synthesis.log

****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vivado.tcl
# if { $argc != 1 } {
#   puts $argc
#   puts [llength $argv]
#   foreach i $argv {puts $i}
#   puts "The second arg is [lindex $argv 1]"; #indexes start at 0
#   puts "Usage: settings.tcl <clockFreqMHz>"
#   exit -1
# }
# set CLOCK_FREQ_MHZ [lindex $argv 0]
# set CLOCK_FREQ_HZ  [expr $CLOCK_FREQ_MHZ * 1000000]
# set RST_FREQ [expr $CLOCK_FREQ_MHZ - 1]
# source settings.tcl
## set TARGET Zedboard
## switch $TARGET {
##   "ZC706" {
##     set BOARD xilinx.com:zc706:part0:1.4
##     set PART xc7z045ffg900-2
##   }
##   "Zedboard" {
##     set BOARD em.avnet.com:zed:part0:1.3
##     set PART xc7z020clg484-1
##   }
##   "ZCU102" {
##     set BOARD xilinx.com:zcu102:part0:3.0
##     set PART xczu9eg-ffvb1156-2-i
##   }
##   default {
##     puts "$TARGET" is not a valid target! Must either be 'ZC706' or 'Zedboard' or 'ZCU102'
##   }
## }
# create_project project_1 ./project_1 -part $PART
# set_property board_part $BOARD [current_project]
# add_files -norecurse [glob *.v]
# add_files -norecurse [glob *.sv]
# switch $TARGET {
#   "ZCU102" {
#     import_ip -files [list \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xci                  \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_${RST_FREQ}M_0/design_1_rst_ps8_0_${RST_FREQ}M_0.xci  \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci                                            \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.xci
#     #  ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_data_fifo_0_0/design_1_axi_data_fifo_0_0.xci
#     ]
#   }
#   default {
#     import_ip -files [list \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci                  \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_${CLOCK_FREQ_MHZ}M_0/design_1_rst_ps7_0_${CLOCK_FREQ_MHZ}M_0.xci  \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0.xci                  \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci                                            \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_0_0/design_1_axi_register_slice_0_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_1_0/design_1_axi_register_slice_1_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_2_0/design_1_axi_register_slice_2_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_3_0/design_1_axi_register_slice_3_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_2_0/design_1_axi_dwidth_converter_2_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_3_0/design_1_axi_dwidth_converter_3_0.xci              \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_converter_0_0/design_1_axi_protocol_converter_0_0.xci          \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_converter_1_0/design_1_axi_protocol_converter_1_0.xci          \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_converter_2_0/design_1_axi_protocol_converter_2_0.xci          \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_converter_3_0/design_1_axi_protocol_converter_3_0.xci          \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0.xci                \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_1_0/design_1_axi_clock_converter_1_0.xci                \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_2_0/design_1_axi_clock_converter_2_0.xci                \
#       ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_3_0/design_1_axi_clock_converter_3_0.xci
#     #  ./bd_project/bd_project.srcs/sources_1/bd/design_1/ip/design_1_axi_data_fifo_0_0/design_1_axi_data_fifo_0_0.xci
#     ]
#   }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2017.1/data/ip'.
# source bigIP.tcl
## create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mul_48_48_48_6_Unsigned_Use_Mults
WARNING: [IP_Flow 19-4832] The IP name 'mul_48_48_48_6_Unsigned_Use_Mults' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
## set_property -dict [list CONFIG.MultType {Parallel_Multiplier} CONFIG.PortAType {Unsigned}  CONFIG.PortAWidth {48} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {48} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OptGoal {Speed} CONFIG.Use_Custom_Output_Width {true} CONFIG.OutputWidthHigh {48} CONFIG.PipeStages {6} CONFIG.ClockEnable {true}] [get_ips mul_48_48_48_6_Unsigned_Use_Mults]
## set_property -dict [list CONFIG.clk_intf.FREQ_HZ $CLOCK_FREQ_HZ] [get_ips mul_48_48_48_6_Unsigned_Use_Mults]
## set_property generate_synth_checkpoint false [get_files mul_48_48_48_6_Unsigned_Use_Mults.xci]
## generate_target {all} [get_ips mul_48_48_48_6_Unsigned_Use_Mults]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mul_48_48_48_6_Unsigned_Use_Mults'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mul_48_48_48_6_Unsigned_Use_Mults'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mul_48_48_48_6_Unsigned_Use_Mults'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mul_48_48_48_6_Unsigned_Use_Mults'...
# update_compile_order -fileset sources_1
# set_property top design_1_wrapper [current_fileset]
# set_property STEPS.SYNTH_DESIGN.ARGS.KEEP_EQUIVALENT_REGISTERS true [get_runs synth_1]
# launch_runs synth_1 -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_ps7_0_125M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_ps7_0_125M_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_ps7_0_125M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_proc_sys_reset_fclk1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_proc_sys_reset_fclk1_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_proc_sys_reset_fclk1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_register_slice_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_register_slice_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_register_slice_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_register_slice_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_protocol_converter_3_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_3_0/design_1_axi_protocol_converter_3_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_protocol_converter_2_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_2_0/design_1_axi_protocol_converter_2_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_protocol_converter_1_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_1_0/design_1_axi_protocol_converter_1_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_protocol_converter_0_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_0_0/design_1_axi_protocol_converter_0_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dwidth_converter_3_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_3_0/design_1_axi_dwidth_converter_3_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_3_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_3_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dwidth_converter_2_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_2_0/design_1_axi_dwidth_converter_2_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_2_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_2_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dwidth_converter_1_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dwidth_converter_0_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_dwidth_converter_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_clock_converter_3_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_3_0/design_1_axi_clock_converter_3_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_clock_converter_3_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_clock_converter_3_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_clock_converter_2_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_2_0/design_1_axi_clock_converter_2_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_clock_converter_2_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_clock_converter_2_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_clock_converter_1_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_1_0/design_1_axi_clock_converter_1_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_clock_converter_1_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_clock_converter_1_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_clock_converter_0_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_clock_converter_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_axi_clock_converter_0_0'. Target already exists and is up to date.
[Wed Mar  6 10:00:03 2019] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_125M_0_synth_1, design_1_axi_register_slice_0_0_synth_1, design_1_axi_register_slice_1_0_synth_1, design_1_axi_register_slice_2_0_synth_1, design_1_axi_register_slice_3_0_synth_1, design_1_axi_dwidth_converter_0_0_synth_1, design_1_proc_sys_reset_fclk1_0_synth_1, design_1_auto_pc_0_synth_1, design_1_axi_dwidth_converter_1_0_synth_1, design_1_axi_dwidth_converter_2_0_synth_1, design_1_axi_dwidth_converter_3_0_synth_1, design_1_axi_protocol_converter_0_0_synth_1, design_1_axi_protocol_converter_1_0_synth_1, design_1_axi_protocol_converter_2_0_synth_1, design_1_axi_protocol_converter_3_0_synth_1, design_1_axi_clock_converter_0_0_synth_1, design_1_axi_clock_converter_1_0_synth_1, design_1_axi_clock_converter_2_0_synth_1, design_1_axi_clock_converter_3_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_125M_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_rst_ps7_0_125M_0_synth_1/runme.log
design_1_axi_register_slice_0_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_register_slice_0_0_synth_1/runme.log
design_1_axi_register_slice_1_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_register_slice_1_0_synth_1/runme.log
design_1_axi_register_slice_2_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_register_slice_2_0_synth_1/runme.log
design_1_axi_register_slice_3_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_register_slice_3_0_synth_1/runme.log
design_1_axi_dwidth_converter_0_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_dwidth_converter_0_0_synth_1/runme.log
design_1_proc_sys_reset_fclk1_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_proc_sys_reset_fclk1_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_axi_dwidth_converter_1_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_dwidth_converter_1_0_synth_1/runme.log
design_1_axi_dwidth_converter_2_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_dwidth_converter_2_0_synth_1/runme.log
design_1_axi_dwidth_converter_3_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_dwidth_converter_3_0_synth_1/runme.log
design_1_axi_protocol_converter_0_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_protocol_converter_0_0_synth_1/runme.log
design_1_axi_protocol_converter_1_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_protocol_converter_1_0_synth_1/runme.log
design_1_axi_protocol_converter_2_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_protocol_converter_2_0_synth_1/runme.log
design_1_axi_protocol_converter_3_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_protocol_converter_3_0_synth_1/runme.log
design_1_axi_clock_converter_0_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_clock_converter_0_0_synth_1/runme.log
design_1_axi_clock_converter_1_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_clock_converter_1_0_synth_1/runme.log
design_1_axi_clock_converter_2_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_clock_converter_2_0_synth_1/runme.log
design_1_axi_clock_converter_3_0_synth_1: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/design_1_axi_clock_converter_3_0_synth_1/runme.log
[Wed Mar  6 10:00:03 2019] Launched synth_1...
Run output will be captured here: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1289.543 ; gain = 142.117 ; free physical = 2537 ; free virtual = 5200
# wait_on_run synth_1
[Wed Mar  6 10:00:03 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1 -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1197.098 ; gain = 85.000 ; free physical = 5375 ; free virtual = 8129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'Top' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:50254]
INFO: [Synth 8-638] synthesizing module 'AccelTop' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:13790]
INFO: [Synth 8-638] synthesizing module 'SingleCounter' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:125]
INFO: [Synth 8-638] synthesizing module 'FF' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1]
INFO: [Synth 8-256] done synthesizing module 'FF' (1#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1]
INFO: [Synth 8-638] synthesizing module 'SRFF' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:60]
INFO: [Synth 8-256] done synthesizing module 'SRFF' (2#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:60]
INFO: [Synth 8-256] done synthesizing module 'SingleCounter' (3#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:125]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:187]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister' (4#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper' (5#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:187]
INFO: [Synth 8-638] synthesizing module 'RootController_sm' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:215]
INFO: [Synth 8-256] done synthesizing module 'RootController_sm' (6#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:215]
INFO: [Synth 8-638] synthesizing module 'RootController_kernelRootController_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:13166]
INFO: [Synth 8-638] synthesizing module 'x180_sldwin_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1441]
INFO: [Synth 8-638] synthesizing module 'NBufController' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:699]
INFO: [Synth 8-638] synthesizing module 'NBufCtr' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:555]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_13' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:527]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized0' (6#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_13' (7#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:527]
INFO: [Synth 8-256] done synthesizing module 'NBufCtr' (8#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:555]
INFO: [Synth 8-638] synthesizing module 'NBufCtr_2' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:634]
INFO: [Synth 8-256] done synthesizing module 'NBufCtr_2' (9#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:634]
INFO: [Synth 8-256] done synthesizing module 'NBufController' (10#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:699]
INFO: [Synth 8-638] synthesizing module 'sr' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1025]
INFO: [Synth 8-256] done synthesizing module 'sr' (11#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1025]
INFO: [Synth 8-638] synthesizing module 'sr_1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1213]
INFO: [Synth 8-256] done synthesizing module 'sr_1' (12#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1213]
INFO: [Synth 8-256] done synthesizing module 'x180_sldwin_0' (13#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1441]
INFO: [Synth 8-638] synthesizing module 'x181_rawdata_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1836]
INFO: [Synth 8-638] synthesizing module 'SRAM_1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1769]
INFO: [Synth 8-638] synthesizing module 'Mem1D' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1682]
INFO: [Synth 8-638] synthesizing module 'SRAM' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1560]
INFO: [Synth 8-638] synthesizing module 'SRAMVerilogAWS' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:51209]
INFO: [Synth 8-256] done synthesizing module 'SRAMVerilogAWS' (14#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:51209]
INFO: [Synth 8-256] done synthesizing module 'SRAM' (15#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1560]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_27' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1654]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized1' (15#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_27' (16#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1654]
INFO: [Synth 8-256] done synthesizing module 'Mem1D' (17#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1682]
INFO: [Synth 8-638] synthesizing module 'StickySelects' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1735]
INFO: [Synth 8-256] done synthesizing module 'StickySelects' (18#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1735]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_28' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1741]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized2' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized2' (18#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_28' (19#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1741]
INFO: [Synth 8-256] done synthesizing module 'SRAM_1' (20#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1769]
INFO: [Synth 8-256] done synthesizing module 'x181_rawdata_0' (21#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1836]
INFO: [Synth 8-638] synthesizing module 'x183_kersram_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2124]
INFO: [Synth 8-638] synthesizing module 'Mem1D_4' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2069]
INFO: [Synth 8-638] synthesizing module 'SRAM_8' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1947]
INFO: [Synth 8-638] synthesizing module 'SRAMVerilogAWS__parameterized0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:51209]
INFO: [Synth 8-256] done synthesizing module 'SRAMVerilogAWS__parameterized0' (21#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:51209]
INFO: [Synth 8-256] done synthesizing module 'SRAM_8' (22#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:1947]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_46' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2041]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized3' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized3' (22#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_46' (23#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2041]
INFO: [Synth 8-256] done synthesizing module 'Mem1D_4' (24#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2069]
INFO: [Synth 8-256] done synthesizing module 'x183_kersram_0' (25#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2124]
INFO: [Synth 8-638] synthesizing module 'x220_outr_UnitPipe_sm' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2190]
INFO: [Synth 8-256] done synthesizing module 'x220_outr_UnitPipe_sm' (26#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2190]
INFO: [Synth 8-638] synthesizing module 'x220_outr_UnitPipe_kernelx220_outr_UnitPipe_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:4810]
INFO: [Synth 8-638] synthesizing module 'x185_fifo' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2945]
INFO: [Synth 8-638] synthesizing module 'CompactingCounter' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2637]
INFO: [Synth 8-638] synthesizing module 'FF_1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2574]
INFO: [Synth 8-256] done synthesizing module 'FF_1' (27#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2574]
INFO: [Synth 8-256] done synthesizing module 'CompactingCounter' (28#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2637]
INFO: [Synth 8-638] synthesizing module 'CompactingIncDincCtr' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2693]
INFO: [Synth 8-256] done synthesizing module 'CompactingIncDincCtr' (29#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2693]
INFO: [Synth 8-638] synthesizing module 'Mem1D_5' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2783]
INFO: [Synth 8-256] done synthesizing module 'Mem1D_5' (30#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2783]
INFO: [Synth 8-638] synthesizing module 'CompactingEnqNetwork' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2849]
INFO: [Synth 8-638] synthesizing module 'Compactor' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2843]
INFO: [Synth 8-256] done synthesizing module 'Compactor' (31#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2843]
INFO: [Synth 8-256] done synthesizing module 'CompactingEnqNetwork' (32#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2849]
INFO: [Synth 8-638] synthesizing module 'CompactingDeqNetwork' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2922]
INFO: [Synth 8-256] done synthesizing module 'CompactingDeqNetwork' (33#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2922]
INFO: [Synth 8-256] done synthesizing module 'x185_fifo' (34#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:2945]
INFO: [Synth 8-638] synthesizing module 'x193_inr_UnitPipe_sm' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3118]
INFO: [Synth 8-256] done synthesizing module 'x193_inr_UnitPipe_sm' (35#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3118]
INFO: [Synth 8-638] synthesizing module 'x193_inr_UnitPipe_kernelx193_inr_UnitPipe_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3344]
INFO: [Synth 8-256] done synthesizing module 'x193_inr_UnitPipe_kernelx193_inr_UnitPipe_concrete1' (36#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3344]
INFO: [Synth 8-638] synthesizing module 'x219_outr_UnitPipe_kernelx219_outr_UnitPipe_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:4418]
INFO: [Synth 8-638] synthesizing module 'x195_reg' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3374]
INFO: [Synth 8-256] done synthesizing module 'x195_reg' (37#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3374]
INFO: [Synth 8-638] synthesizing module 'x203_inr_UnitPipe_sm' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3461]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_69' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3433]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized4' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized4' (37#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_69' (38#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3433]
INFO: [Synth 8-256] done synthesizing module 'x203_inr_UnitPipe_sm' (39#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3461]
INFO: [Synth 8-638] synthesizing module 'x203_inr_UnitPipe_kernelx203_inr_UnitPipe_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3724]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_76' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3697]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized5' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized5' (39#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_76' (40#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3697]
INFO: [Synth 8-256] done synthesizing module 'x203_inr_UnitPipe_kernelx203_inr_UnitPipe_concrete1' (41#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3724]
INFO: [Synth 8-638] synthesizing module 'x206_ctrchain' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3890]
INFO: [Synth 8-638] synthesizing module 'SingleCounter_1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3814]
INFO: [Synth 8-256] done synthesizing module 'SingleCounter_1' (42#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3814]
INFO: [Synth 8-256] done synthesizing module 'x206_ctrchain' (43#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3890]
INFO: [Synth 8-638] synthesizing module 'x218_inr_Foreach_sm' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3995]
INFO: [Synth 8-256] done synthesizing module 'x218_inr_Foreach_sm' (44#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:3995]
INFO: [Synth 8-638] synthesizing module 'x218_inr_Foreach_kernelx218_inr_Foreach_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:4287]
INFO: [Synth 8-638] synthesizing module 'fix2fixBox' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:4254]
INFO: [Synth 8-256] done synthesizing module 'fix2fixBox' (45#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:4254]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_87' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:4260]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_87' (46#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:4260]
INFO: [Synth 8-256] done synthesizing module 'x218_inr_Foreach_kernelx218_inr_Foreach_concrete1' (47#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:4287]
INFO: [Synth 8-256] done synthesizing module 'x219_outr_UnitPipe_kernelx219_outr_UnitPipe_concrete1' (48#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:4418]
INFO: [Synth 8-256] done synthesizing module 'x220_outr_UnitPipe_kernelx220_outr_UnitPipe_concrete1' (49#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:4810]
INFO: [Synth 8-638] synthesizing module 'x222_ctrchain' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:5278]
INFO: [Synth 8-638] synthesizing module 'SingleCounter_2' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:5205]
INFO: [Synth 8-256] done synthesizing module 'SingleCounter_2' (50#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:5205]
INFO: [Synth 8-256] done synthesizing module 'x222_ctrchain' (51#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:5278]
INFO: [Synth 8-638] synthesizing module 'x312_outr_Foreach_sm' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:5375]
INFO: [Synth 8-256] done synthesizing module 'x312_outr_Foreach_sm' (52#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:5375]
INFO: [Synth 8-638] synthesizing module 'x312_outr_Foreach_kernelx312_outr_Foreach_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:12251]
INFO: [Synth 8-638] synthesizing module 'b223_chain' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6802]
INFO: [Synth 8-638] synthesizing module 'NBuf' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6635]
INFO: [Synth 8-638] synthesizing module 'NBufController_3' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6114]
INFO: [Synth 8-638] synthesizing module 'NBufCtr_9' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:5891]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_115' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:5863]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_115' (53#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:5863]
INFO: [Synth 8-256] done synthesizing module 'NBufCtr_9' (54#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:5891]
INFO: [Synth 8-638] synthesizing module 'NBufCtr_11' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:5970]
INFO: [Synth 8-256] done synthesizing module 'NBufCtr_11' (55#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:5970]
INFO: [Synth 8-638] synthesizing module 'NBufCtr_12' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6035]
INFO: [Synth 8-256] done synthesizing module 'NBufCtr_12' (56#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6035]
INFO: [Synth 8-256] done synthesizing module 'NBufController_3' (57#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6114]
INFO: [Synth 8-638] synthesizing module 'FF_5' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6570]
INFO: [Synth 8-256] done synthesizing module 'FF_5' (58#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6570]
INFO: [Synth 8-256] done synthesizing module 'NBuf' (59#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6635]
INFO: [Synth 8-256] done synthesizing module 'b223_chain' (60#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6802]
INFO: [Synth 8-638] synthesizing module 'b224_chain' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7097]
INFO: [Synth 8-638] synthesizing module 'NBuf_1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6930]
INFO: [Synth 8-638] synthesizing module 'FF_8' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6865]
INFO: [Synth 8-256] done synthesizing module 'FF_8' (61#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6865]
INFO: [Synth 8-256] done synthesizing module 'NBuf_1' (62#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:6930]
INFO: [Synth 8-256] done synthesizing module 'b224_chain' (63#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7097]
INFO: [Synth 8-638] synthesizing module 'x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7603]
INFO: [Synth 8-638] synthesizing module 'x234_inr_UnitPipe_kernelx234_inr_UnitPipe_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7212]
INFO: [Synth 8-638] synthesizing module 'fix2fixBox_4' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7160]
INFO: [Synth 8-256] done synthesizing module 'fix2fixBox_4' (64#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7160]
INFO: [Synth 8-638] synthesizing module 'fix2fixBox_5' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7170]
INFO: [Synth 8-256] done synthesizing module 'fix2fixBox_5' (65#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7170]
INFO: [Synth 8-638] synthesizing module 'fix2fixBox_7' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7178]
INFO: [Synth 8-256] done synthesizing module 'fix2fixBox_7' (66#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7178]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_156' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7184]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized6' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized6' (66#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_156' (67#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7184]
INFO: [Synth 8-256] done synthesizing module 'x234_inr_UnitPipe_kernelx234_inr_UnitPipe_concrete1' (68#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7212]
INFO: [Synth 8-638] synthesizing module 'x237_ctrchain' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7403]
INFO: [Synth 8-638] synthesizing module 'SingleCounter_3' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7327]
INFO: [Synth 8-256] done synthesizing module 'SingleCounter_3' (69#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7327]
INFO: [Synth 8-256] done synthesizing module 'x237_ctrchain' (70#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7403]
INFO: [Synth 8-638] synthesizing module 'x245_inr_Foreach_kernelx245_inr_Foreach_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7503]
INFO: [Synth 8-256] done synthesizing module 'x245_inr_Foreach_kernelx245_inr_Foreach_concrete1' (71#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7503]
INFO: [Synth 8-256] done synthesizing module 'x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1' (72#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7603]
INFO: [Synth 8-638] synthesizing module 'x284_outr_Foreach_kernelx284_outr_Foreach_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:10176]
INFO: [Synth 8-638] synthesizing module 'x256_inr_UnitPipe_kernelx256_inr_UnitPipe_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7961]
INFO: [Synth 8-256] done synthesizing module 'x256_inr_UnitPipe_kernelx256_inr_UnitPipe_concrete1' (73#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:7961]
INFO: [Synth 8-638] synthesizing module 'x257_reg' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8029]
INFO: [Synth 8-256] done synthesizing module 'x257_reg' (74#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8029]
INFO: [Synth 8-638] synthesizing module 'FixFMAAccum' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8410]
INFO: [Synth 8-638] synthesizing module 'SingleCounter_5' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8178]
INFO: [Synth 8-638] synthesizing module 'FF_21' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8119]
INFO: [Synth 8-256] done synthesizing module 'FF_21' (75#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8119]
INFO: [Synth 8-256] done synthesizing module 'SingleCounter_5' (76#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8178]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_241' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8243]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized7' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized7' (76#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_241' (77#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8243]
INFO: [Synth 8-638] synthesizing module 'ZynqBlackBoxesMultiplier' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8270]
INFO: [Synth 8-638] synthesizing module 'mul_48_48_48_6_Unsigned_Use_Mults' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/synth/mul_48_48_48_6_Unsigned_Use_Mults.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/synth/mul_48_48_48_6_Unsigned_Use_Mults.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/synth/mul_48_48_48_6_Unsigned_Use_Mults.vhd:72]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/synth/mul_48_48_48_6_Unsigned_Use_Mults.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'mul_48_48_48_6_Unsigned_Use_Mults' (83#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/synth/mul_48_48_48_6_Unsigned_Use_Mults.vhd:69]
WARNING: [Synth 8-689] width (48) of port connection 'P' does not match port width (49) of module 'mul_48_48_48_6_Unsigned_Use_Mults' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8282]
INFO: [Synth 8-256] done synthesizing module 'ZynqBlackBoxesMultiplier' (84#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8270]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_243' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8294]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized8' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized8' (84#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_243' (85#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8294]
INFO: [Synth 8-638] synthesizing module 'fix2fixBox_12' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8321]
INFO: [Synth 8-256] done synthesizing module 'fix2fixBox_12' (86#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8321]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_245' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8331]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized9' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized9' (86#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_245' (87#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8331]
INFO: [Synth 8-638] synthesizing module 'fix2fixBox_13' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8358]
INFO: [Synth 8-256] done synthesizing module 'fix2fixBox_13' (88#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8358]
INFO: [Synth 8-638] synthesizing module 'fix2fixBox_15' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8372]
INFO: [Synth 8-256] done synthesizing module 'fix2fixBox_15' (89#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8372]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_278' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8382]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized10' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized10' (89#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_278' (90#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8382]
INFO: [Synth 8-256] done synthesizing module 'FixFMAAccum' (91#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:8410]
INFO: [Synth 8-638] synthesizing module 'x260_ctrchain' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:9560]
INFO: [Synth 8-638] synthesizing module 'SingleCounter_6' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:9487]
INFO: [Synth 8-256] done synthesizing module 'SingleCounter_6' (92#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:9487]
INFO: [Synth 8-256] done synthesizing module 'x260_ctrchain' (93#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:9560]
INFO: [Synth 8-638] synthesizing module 'x278_inr_Reduce_sm' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:9711]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_279' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:9657]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized11' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized11' (93#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_279' (94#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:9657]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_283' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:9684]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized12' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized12' (94#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_283' (95#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:9684]
INFO: [Synth 8-256] done synthesizing module 'x278_inr_Reduce_sm' (96#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:9711]
INFO: [Synth 8-638] synthesizing module 'x278_inr_Reduce_kernelx278_inr_Reduce_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:9930]
INFO: [Synth 8-256] done synthesizing module 'x278_inr_Reduce_kernelx278_inr_Reduce_concrete1' (97#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:9930]
INFO: [Synth 8-638] synthesizing module 'x283_inr_UnitPipe_kernelx283_inr_UnitPipe_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:10130]
INFO: [Synth 8-256] done synthesizing module 'x283_inr_UnitPipe_kernelx283_inr_UnitPipe_concrete1' (98#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:10130]
INFO: [Synth 8-256] done synthesizing module 'x284_outr_Foreach_kernelx284_outr_Foreach_concrete1' (99#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:10176]
INFO: [Synth 8-638] synthesizing module 'x311_outr_UnitPipe_sm' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:11053]
INFO: [Synth 8-256] done synthesizing module 'x311_outr_UnitPipe_sm' (100#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:11053]
INFO: [Synth 8-638] synthesizing module 'x311_outr_UnitPipe_kernelx311_outr_UnitPipe_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:11786]
INFO: [Synth 8-638] synthesizing module 'x295_inr_UnitPipe_kernelx295_inr_UnitPipe_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:11582]
INFO: [Synth 8-256] done synthesizing module 'x295_inr_UnitPipe_kernelx295_inr_UnitPipe_concrete1' (101#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:11582]
INFO: [Synth 8-638] synthesizing module 'x306_inr_Foreach_kernelx306_inr_Foreach_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:11697]
INFO: [Synth 8-256] done synthesizing module 'x306_inr_Foreach_kernelx306_inr_Foreach_concrete1' (102#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:11697]
INFO: [Synth 8-638] synthesizing module 'x310_inr_UnitPipe_kernelx310_inr_UnitPipe_concrete1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:11780]
INFO: [Synth 8-256] done synthesizing module 'x310_inr_UnitPipe_kernelx310_inr_UnitPipe_concrete1' (103#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:11780]
INFO: [Synth 8-256] done synthesizing module 'x311_outr_UnitPipe_kernelx311_outr_UnitPipe_concrete1' (104#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:11786]
INFO: [Synth 8-256] done synthesizing module 'x312_outr_Foreach_kernelx312_outr_Foreach_concrete1' (105#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:12251]
INFO: [Synth 8-256] done synthesizing module 'RootController_kernelRootController_concrete1' (106#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:13166]
INFO: [Synth 8-256] done synthesizing module 'AccelTop' (107#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:13790]
INFO: [Synth 8-638] synthesizing module 'FringeZynq' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:47356]
INFO: [Synth 8-638] synthesizing module 'Fringe' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:44646]
INFO: [Synth 8-638] synthesizing module 'DRAMArbiter' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:24752]
INFO: [Synth 8-638] synthesizing module 'StreamControllerLoad' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:15938]
INFO: [Synth 8-638] synthesizing module 'FIFO' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14251]
INFO: [Synth 8-638] synthesizing module 'Counter' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14085]
INFO: [Synth 8-256] done synthesizing module 'Counter' (108#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14085]
INFO: [Synth 8-638] synthesizing module 'SRAM_9' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14150]
INFO: [Synth 8-638] synthesizing module 'SRAMVerilogAWS__parameterized1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:51209]
INFO: [Synth 8-256] done synthesizing module 'SRAMVerilogAWS__parameterized1' (108#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:51209]
INFO: [Synth 8-256] done synthesizing module 'SRAM_9' (109#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14150]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (110#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14251]
INFO: [Synth 8-638] synthesizing module 'FIFOWidthConvert' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:15784]
INFO: [Synth 8-638] synthesizing module 'FIFOVec' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14757]
INFO: [Synth 8-638] synthesizing module 'Counter_2' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14397]
INFO: [Synth 8-256] done synthesizing module 'Counter_2' (111#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14397]
INFO: [Synth 8-638] synthesizing module 'FIFO_1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14619]
INFO: [Synth 8-638] synthesizing module 'Counter_4' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14460]
INFO: [Synth 8-256] done synthesizing module 'Counter_4' (112#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14460]
INFO: [Synth 8-638] synthesizing module 'SRAM_10' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14525]
INFO: [Synth 8-638] synthesizing module 'SRAMVerilogAWS__parameterized2' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:51209]
INFO: [Synth 8-256] done synthesizing module 'SRAMVerilogAWS__parameterized2' (112#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:51209]
INFO: [Synth 8-256] done synthesizing module 'SRAM_10' (113#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14525]
INFO: [Synth 8-256] done synthesizing module 'FIFO_1' (114#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14619]
INFO: [Synth 8-256] done synthesizing module 'FIFOVec' (115#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14757]
INFO: [Synth 8-638] synthesizing module 'FIFOVec_1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:15759]
INFO: [Synth 8-638] synthesizing module 'FIFO_17' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:15642]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:15692]
INFO: [Synth 8-638] synthesizing module 'SRAM_26' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:15606]
INFO: [Synth 8-638] synthesizing module 'SRAMVerilogAWS__parameterized3' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:51209]
INFO: [Synth 8-256] done synthesizing module 'SRAMVerilogAWS__parameterized3' (115#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:51209]
INFO: [Synth 8-256] done synthesizing module 'SRAM_26' (116#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:15606]
INFO: [Synth 8-256] done synthesizing module 'FIFO_17' (117#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:15642]
INFO: [Synth 8-256] done synthesizing module 'FIFOVec_1' (118#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:15759]
INFO: [Synth 8-256] done synthesizing module 'FIFOWidthConvert' (119#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:15784]
INFO: [Synth 8-256] done synthesizing module 'StreamControllerLoad' (120#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:15938]
INFO: [Synth 8-638] synthesizing module 'StreamControllerStore' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17342]
INFO: [Synth 8-638] synthesizing module 'FIFOWidthConvert_2' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:16974]
INFO: [Synth 8-638] synthesizing module 'FIFOVec_5' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:16400]
INFO: [Synth 8-638] synthesizing module 'FIFO_53' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:16241]
INFO: [Synth 8-638] synthesizing module 'FFRAM' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:16082]
INFO: [Synth 8-256] done synthesizing module 'FFRAM' (121#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:16082]
INFO: [Synth 8-256] done synthesizing module 'FIFO_53' (122#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:16241]
INFO: [Synth 8-256] done synthesizing module 'FIFOVec_5' (123#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:16400]
INFO: [Synth 8-256] done synthesizing module 'FIFOWidthConvert_2' (124#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:16974]
INFO: [Synth 8-638] synthesizing module 'FIFO_69' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17232]
INFO: [Synth 8-256] done synthesizing module 'FIFO_69' (125#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17232]
INFO: [Synth 8-256] done synthesizing module 'StreamControllerStore' (126#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17342]
INFO: [Synth 8-638] synthesizing module 'StreamArbiter' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:22275]
INFO: [Synth 8-638] synthesizing module 'MuxPipe' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17786]
INFO: [Synth 8-638] synthesizing module 'MuxN' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17641]
INFO: [Synth 8-256] done synthesizing module 'MuxN' (127#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17641]
INFO: [Synth 8-638] synthesizing module 'FringeFF' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17665]
INFO: [Synth 8-256] done synthesizing module 'FringeFF' (128#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17665]
INFO: [Synth 8-638] synthesizing module 'FringeFF_1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17723]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_350' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17695]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized13' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized13' (128#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_350' (129#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17695]
INFO: [Synth 8-256] done synthesizing module 'FringeFF_1' (130#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17723]
INFO: [Synth 8-256] done synthesizing module 'MuxPipe' (131#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:17786]
INFO: [Synth 8-638] synthesizing module 'MuxPipe_1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:19032]
INFO: [Synth 8-638] synthesizing module 'MuxN_3' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:18065]
INFO: [Synth 8-256] done synthesizing module 'MuxN_3' (132#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:18065]
INFO: [Synth 8-638] synthesizing module 'FringeFF_4' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:18421]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_354' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:18393]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized14' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized14' (132#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_354' (133#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:18393]
INFO: [Synth 8-256] done synthesizing module 'FringeFF_4' (134#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:18421]
INFO: [Synth 8-256] done synthesizing module 'MuxPipe_1' (135#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:19032]
INFO: [Synth 8-256] done synthesizing module 'StreamArbiter' (136#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:22275]
INFO: [Synth 8-638] synthesizing module 'AXICmdSplit' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:23945]
INFO: [Synth 8-638] synthesizing module 'Counter_152' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:23880]
INFO: [Synth 8-256] done synthesizing module 'Counter_152' (137#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:23880]
INFO: [Synth 8-256] done synthesizing module 'AXICmdSplit' (138#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:23945]
INFO: [Synth 8-638] synthesizing module 'AXICmdIssue' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:24331]
INFO: [Synth 8-256] done synthesizing module 'AXICmdIssue' (139#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:24331]
INFO: [Synth 8-256] done synthesizing module 'DRAMArbiter' (140#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:24752]
INFO: [Synth 8-638] synthesizing module 'DRAMArbiter_1' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:28936]
INFO: [Synth 8-256] done synthesizing module 'DRAMArbiter_1' (141#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:28936]
INFO: [Synth 8-638] synthesizing module 'RegFile' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:33363]
INFO: [Synth 8-638] synthesizing module 'FringeFF_24' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:31822]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_381' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:31794]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized15' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized15' (141#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_381' (142#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:31794]
INFO: [Synth 8-256] done synthesizing module 'FringeFF_24' (143#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:31822]
INFO: [Synth 8-638] synthesizing module 'MuxN_24' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:31852]
INFO: [Synth 8-256] done synthesizing module 'MuxN_24' (144#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:31852]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (145#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:33363]
INFO: [Synth 8-638] synthesizing module 'FringeCounter' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:44584]
INFO: [Synth 8-638] synthesizing module 'FringeFF_527' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:44560]
INFO: [Synth 8-638] synthesizing module 'RetimeWrapper_884' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:44533]
INFO: [Synth 8-638] synthesizing module 'RetimeShiftRegister__parameterized16' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeShiftRegister__parameterized16' (145#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:1]
INFO: [Synth 8-256] done synthesizing module 'RetimeWrapper_884' (146#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:44533]
INFO: [Synth 8-256] done synthesizing module 'FringeFF_527' (147#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:44560]
INFO: [Synth 8-256] done synthesizing module 'FringeCounter' (148#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:44584]
INFO: [Synth 8-638] synthesizing module 'Depulser' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:44618]
INFO: [Synth 8-256] done synthesizing module 'Depulser' (149#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:44618]
INFO: [Synth 8-256] done synthesizing module 'Fringe' (150#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:44646]
INFO: [Synth 8-638] synthesizing module 'AXI4LiteToRFBridge' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:47049]
INFO: [Synth 8-638] synthesizing module 'AXI4LiteToRFBridgeVerilog' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/AXI4LiteToRFBridgeVerilog.v:4]
INFO: [Synth 8-256] done synthesizing module 'AXI4LiteToRFBridgeVerilog' (151#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/AXI4LiteToRFBridgeVerilog.v:4]
INFO: [Synth 8-256] done synthesizing module 'AXI4LiteToRFBridge' (152#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:47049]
INFO: [Synth 8-638] synthesizing module 'MAGToAXI4Bridge' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:47158]
INFO: [Synth 8-256] done synthesizing module 'MAGToAXI4Bridge' (153#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:47158]
INFO: [Synth 8-256] done synthesizing module 'FringeZynq' (154#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:47356]
INFO: [Synth 8-256] done synthesizing module 'Top' (155#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:50254]
WARNING: [Synth 8-689] width (8) of port connection 'io_DWIDTH_AXI_WSTRB' does not match port width (64) of module 'Top' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:836]
WARNING: [Synth 8-689] width (4) of port connection 'io_PROTOCOL_AXI_ARLEN' does not match port width (8) of module 'Top' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1006]
WARNING: [Synth 8-689] width (8) of port connection 'io_PROTOCOL_AXI_WSTRB' does not match port width (64) of module 'Top' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1041]
WARNING: [Synth 8-350] instance 'Top_0' of module 'Top' requires 354 connections, but only 353 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:754]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1108]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_clock_converter_0_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_clock_converter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_clock_converter_0_0' (156#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_clock_converter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_clock_converter_0' of module 'design_1_axi_clock_converter_0_0' requires 80 connections, but only 42 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1108]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1151]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_clock_converter_1_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_clock_converter_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_clock_converter_1_0' (157#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_clock_converter_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_clock_converter_1' of module 'design_1_axi_clock_converter_1_0' requires 80 connections, but only 42 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1151]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1194]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_clock_converter_2_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_clock_converter_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_clock_converter_2_0' (158#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_clock_converter_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_clock_converter_2' of module 'design_1_axi_clock_converter_2_0' requires 80 connections, but only 42 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1194]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1237]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_clock_converter_3_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_clock_converter_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_clock_converter_3_0' (159#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_clock_converter_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_clock_converter_3' of module 'design_1_axi_clock_converter_3_0' requires 80 connections, but only 42 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1237]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dwidth_converter_0_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dwidth_converter_0_0' (160#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dwidth_converter_1_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_dwidth_converter_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dwidth_converter_1_0' (161#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_dwidth_converter_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dwidth_converter_2_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_dwidth_converter_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dwidth_converter_2_0' (162#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_dwidth_converter_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dwidth_converter_3_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_dwidth_converter_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dwidth_converter_3_0' (163#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_dwidth_converter_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_protocol_converter_0_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_protocol_converter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_protocol_converter_0_0' (164#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_protocol_converter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_0' of module 'design_1_axi_protocol_converter_0_0' requires 79 connections, but only 77 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1588]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_protocol_converter_1_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_protocol_converter_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_protocol_converter_1_0' (165#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_protocol_converter_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_1' of module 'design_1_axi_protocol_converter_1_0' requires 79 connections, but only 77 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1666]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_protocol_converter_2_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_protocol_converter_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_protocol_converter_2_0' (166#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_protocol_converter_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_2' of module 'design_1_axi_protocol_converter_2_0' requires 79 connections, but only 77 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1744]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_protocol_converter_3_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_protocol_converter_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_protocol_converter_3_0' (167#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_protocol_converter_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_3' of module 'design_1_axi_protocol_converter_3_0' requires 79 connections, but only 77 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1822]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_0_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_register_slice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_register_slice_0_0' (168#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_register_slice_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_register_slice_0' of module 'design_1_axi_register_slice_0_0' requires 88 connections, but only 86 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1900]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_1_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_register_slice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_register_slice_1_0' (169#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_register_slice_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_register_slice_1' of module 'design_1_axi_register_slice_1_0' requires 88 connections, but only 86 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:1987]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_2_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_register_slice_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_register_slice_2_0' (170#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_register_slice_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_register_slice_2' of module 'design_1_axi_register_slice_2_0' requires 88 connections, but only 86 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:2074]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_3_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_register_slice_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_register_slice_3_0' (171#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_axi_register_slice_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_register_slice_3' of module 'design_1_axi_register_slice_3_0' requires 88 connections, but only 86 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:2161]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_fclk1_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_proc_sys_reset_fclk1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_fclk1_0' (172#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_proc_sys_reset_fclk1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_fclk1' of module 'design_1_proc_sys_reset_fclk1_0' requires 10 connections, but only 6 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:2248]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (173#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 249 connections, but only 228 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:2255]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:2558]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:2873]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (174#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (175#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:2873]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (176#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:2558]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_125M_0' [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_rst_ps7_0_125M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_125M_0' (177#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/realtime/design_1_rst_ps7_0_125M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_125M' of module 'design_1_rst_ps7_0_125M_0' requires 10 connections, but only 7 given [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:2548]
INFO: [Synth 8-256] done synthesizing module 'design_1' (178#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (179#1) [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[63]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[62]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[61]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[60]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[59]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[58]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[57]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[56]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[55]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[54]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[53]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[52]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[51]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[50]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[49]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[48]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[47]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[46]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[45]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[44]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[43]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[42]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[41]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[40]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[39]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[38]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[37]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[36]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[35]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[34]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[33]
WARNING: [Synth 8-3331] design MAGToAXI4Bridge has unconnected port io_in_cmd_bits_addr[32]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI4LiteToRFBridgeVerilog has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[31]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[30]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[29]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[28]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[27]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[26]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[25]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[24]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[23]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[22]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[21]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[20]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[19]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[18]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[17]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[16]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[15]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[14]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[13]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[12]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[11]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[10]
WARNING: [Synth 8-3331] design RegFile has unconnected port io_raddr[9]
WARNING: [Synth 8-3331] design AXICmdSplit has unconnected port io_in_cmd_bits_tag[8]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_0_cmd_bits_tag[7]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_0_cmd_bits_tag[6]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_0_cmd_bits_tag[5]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_0_cmd_bits_tag[4]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_0_cmd_bits_tag[3]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_0_cmd_bits_tag[2]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_0_cmd_bits_tag[1]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_0_cmd_bits_tag[0]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_1_cmd_bits_tag[7]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_1_cmd_bits_tag[6]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_1_cmd_bits_tag[5]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_1_cmd_bits_tag[4]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_1_cmd_bits_tag[3]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_1_cmd_bits_tag[2]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_1_cmd_bits_tag[1]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_1_cmd_bits_tag[0]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_2_cmd_bits_tag[7]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_2_cmd_bits_tag[6]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_2_cmd_bits_tag[5]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_2_cmd_bits_tag[4]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_2_cmd_bits_tag[3]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_2_cmd_bits_tag[2]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_2_cmd_bits_tag[1]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_app_2_cmd_bits_tag[0]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_dram_rresp_bits_tag[31]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_dram_rresp_bits_tag[30]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_dram_rresp_bits_tag[29]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_dram_rresp_bits_tag[28]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_dram_rresp_bits_tag[27]
WARNING: [Synth 8-3331] design StreamArbiter has unconnected port io_dram_rresp_bits_tag[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1348.066 ; gain = 235.969 ; free physical = 5293 ; free virtual = 8051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1348.066 ; gain = 235.969 ; free physical = 5316 ; free virtual = 8073
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp43/design_1_rst_ps7_0_125M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_125M'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp43/design_1_rst_ps7_0_125M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_125M'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp45/design_1_axi_register_slice_0_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_0'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp45/design_1_axi_register_slice_0_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_0'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp47/design_1_axi_register_slice_1_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_1'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp47/design_1_axi_register_slice_1_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_1'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp49/design_1_axi_register_slice_2_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_2'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp49/design_1_axi_register_slice_2_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_2'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp51/design_1_axi_register_slice_3_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_3'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp51/design_1_axi_register_slice_3_0_in_context.xdc] for cell 'design_1_i/axi_register_slice_3'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp53/design_1_axi_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_0'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp53/design_1_axi_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_0'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp55/design_1_rst_ps7_0_125M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_fclk1'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp55/design_1_rst_ps7_0_125M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_fclk1'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp57/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp57/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp59/design_1_axi_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_1'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp59/design_1_axi_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_1'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp61/design_1_axi_dwidth_converter_2_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_2'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp61/design_1_axi_dwidth_converter_2_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_2'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp63/design_1_axi_dwidth_converter_3_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_3'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp63/design_1_axi_dwidth_converter_3_0_in_context.xdc] for cell 'design_1_i/axi_dwidth_converter_3'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp65/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_0'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp65/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_0'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp67/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_1'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp67/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_1'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp69/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_2'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp69/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_2'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp71/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_3'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp71/design_1_axi_protocol_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_converter_3'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp73/design_1_axi_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_0'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp73/design_1_axi_clock_converter_0_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_0'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp75/design_1_axi_clock_converter_1_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_1'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp75/design_1_axi_clock_converter_1_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_1'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp77/design_1_axi_clock_converter_2_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_2'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp77/design_1_axi_clock_converter_2_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_2'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp79/design_1_axi_clock_converter_3_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_3'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp79/design_1_axi_clock_converter_3_0_in_context.xdc] for cell 'design_1_i/axi_clock_converter_3'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2124.645 ; gain = 37.000 ; free physical = 4645 ; free virtual = 7402
WARNING: [Timing 38-316] Clock period '8.000' specified during out-of-context synthesis of instance 'design_1_i/proc_sys_reset_fclk1' at clock pin 'slowest_sync_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 5084 ; free virtual = 7842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 5084 ; free virtual = 7842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/.Xil/Vivado-32463-Spatial-build/dcp41/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier/m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_1/m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_2/m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_3/m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_4/m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_5/m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_6/m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_clock_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_clock_converter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_clock_converter_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dwidth_converter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dwidth_converter_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_protocol_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_protocol_converter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_protocol_converter_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_register_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_register_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_register_slice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_fclk1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_125M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 5082 ; free virtual = 7840
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14100]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14411]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:14475]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:23895]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_2273_reg' and it is trimmed from '64' to '32' bits. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27436]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_2237_reg' and it is trimmed from '64' to '32' bits. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27423]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_2445_reg' and it is trimmed from '64' to '32' bits. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27511]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_2439_reg' and it is trimmed from '512' to '32' bits. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27510]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_2433_reg' and it is trimmed from '64' to '32' bits. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27508]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_2427_reg' and it is trimmed from '512' to '32' bits. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27507]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_2412_reg' and it is trimmed from '64' to '32' bits. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27501]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_2397_reg' and it is trimmed from '64' to '32' bits. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27495]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_2418_reg' and it is trimmed from '512' to '32' bits. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27504]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_2421_reg' and it is trimmed from '64' to '32' bits. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27505]
WARNING: [Synth 8-6014] Unused sequential element _T_2057_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27338]
WARNING: [Synth 8-6014] Unused sequential element _T_2071_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27343]
WARNING: [Synth 8-6014] Unused sequential element _T_2078_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27347]
WARNING: [Synth 8-6014] Unused sequential element _T_2085_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27351]
WARNING: [Synth 8-6014] Unused sequential element _T_2095_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27356]
WARNING: [Synth 8-6014] Unused sequential element _T_2103_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27360]
WARNING: [Synth 8-6014] Unused sequential element _T_2111_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27365]
WARNING: [Synth 8-6014] Unused sequential element _T_2119_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27370]
WARNING: [Synth 8-6014] Unused sequential element _T_2127_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27375]
WARNING: [Synth 8-6014] Unused sequential element _T_2134_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27378]
WARNING: [Synth 8-6014] Unused sequential element _T_2143_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27383]
WARNING: [Synth 8-6014] Unused sequential element _T_2152_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27388]
WARNING: [Synth 8-6014] Unused sequential element _T_2170_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27394]
WARNING: [Synth 8-6014] Unused sequential element _T_2188_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27399]
WARNING: [Synth 8-6014] Unused sequential element _T_2195_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27403]
WARNING: [Synth 8-6014] Unused sequential element _T_2204_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27408]
WARNING: [Synth 8-6014] Unused sequential element _T_2213_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27413]
WARNING: [Synth 8-6014] Unused sequential element _T_2231_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27419]
WARNING: [Synth 8-6014] Unused sequential element _T_2309_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27448]
WARNING: [Synth 8-6014] Unused sequential element _T_2315_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27451]
WARNING: [Synth 8-6014] Unused sequential element _T_2322_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27455]
WARNING: [Synth 8-6014] Unused sequential element _T_2328_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27458]
WARNING: [Synth 8-6014] Unused sequential element _T_2335_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27462]
WARNING: [Synth 8-6014] Unused sequential element _T_2341_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27465]
WARNING: [Synth 8-6014] Unused sequential element _T_2348_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27469]
WARNING: [Synth 8-6014] Unused sequential element _T_2354_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27472]
WARNING: [Synth 8-6014] Unused sequential element _T_2361_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27476]
WARNING: [Synth 8-6014] Unused sequential element _T_2370_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27481]
WARNING: [Synth 8-6014] Unused sequential element _T_2378_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27484]
WARNING: [Synth 8-6014] Unused sequential element _T_2384_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27487]
WARNING: [Synth 8-6014] Unused sequential element _T_2391_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27491]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 5071 ; free virtual = 7829
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'RootController_sm:/done_0' (SRFF) to 'RootController_sm:/done_1'
INFO: [Synth 8-223] decloning instance 'NBufController:/RetimeWrapper' (RetimeWrapper) to 'NBufController:/RetimeWrapper_2'
INFO: [Synth 8-223] decloning instance 'NBufController:/RetimeWrapper' (RetimeWrapper) to 'NBufController:/RetimeWrapper_4'
INFO: [Synth 8-223] decloning instance 'NBufController:/RetimeWrapper' (RetimeWrapper) to 'NBufController:/RetimeWrapper_6'
INFO: [Synth 8-223] decloning instance 'NBufController:/RetimeWrapper_1' (RetimeWrapper) to 'NBufController:/RetimeWrapper_3'
INFO: [Synth 8-223] decloning instance 'NBufController:/RetimeWrapper_1' (RetimeWrapper) to 'NBufController:/RetimeWrapper_5'
INFO: [Synth 8-223] decloning instance 'NBufController:/RetimeWrapper_1' (RetimeWrapper) to 'NBufController:/RetimeWrapper_7'
INFO: [Synth 8-223] decloning instance 'NBufController:/NBufCtr' (NBufCtr) to 'NBufController:/statesInR_0'
INFO: [Synth 8-223] decloning instance 'x220_outr_UnitPipe_sm:/RetimeWrapper' (RetimeWrapper) to 'x220_outr_UnitPipe_sm:/RetimeWrapper_2'
INFO: [Synth 8-223] decloning instance 'x220_outr_UnitPipe_sm:/RetimeWrapper' (RetimeWrapper) to 'x220_outr_UnitPipe_sm:/RetimeWrapper_3'
INFO: [Synth 8-223] decloning instance 'x220_outr_UnitPipe_sm:/RetimeWrapper' (RetimeWrapper) to 'x220_outr_UnitPipe_sm:/RetimeWrapper_5'
INFO: [Synth 8-223] decloning instance 'x193_inr_UnitPipe_sm:/RetimeWrapper' (RetimeWrapper) to 'x193_inr_UnitPipe_sm:/RetimeWrapper_1'
INFO: [Synth 8-223] decloning instance 'x203_inr_UnitPipe_sm:/RetimeWrapper' (RetimeWrapper_69) to 'x203_inr_UnitPipe_sm:/RetimeWrapper_1'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x220_outr_UnitPipe_kernelx220_outr_UnitPipe_concrete1/x219_outr_UnitPipe_kernelx219_outr_UnitPipe_concrete1/x203_inr_UnitPipe_kernelx203_inr_UnitPipe_concrete1/RetimeWrapper_1' (RetimeWrapper_28) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x220_outr_UnitPipe_kernelx220_outr_UnitPipe_concrete1/x219_outr_UnitPipe_kernelx219_outr_UnitPipe_concrete1/x203_inr_UnitPipe_kernelx203_inr_UnitPipe_concrete1/RetimeWrapper_2'
INFO: [Synth 8-223] decloning instance 'x218_inr_Foreach_sm:/RetimeWrapper' (RetimeWrapper_28) to 'x218_inr_Foreach_sm:/RetimeWrapper_1'
INFO: [Synth 8-223] decloning instance 'x312_outr_Foreach_sm:/RetimeWrapper' (RetimeWrapper) to 'x312_outr_Foreach_sm:/RetimeWrapper_3'
INFO: [Synth 8-223] decloning instance 'NBufController_3:/RetimeWrapper' (RetimeWrapper) to 'NBufController_3:/RetimeWrapper_2'
INFO: [Synth 8-223] decloning instance 'NBufController_3:/RetimeWrapper' (RetimeWrapper) to 'NBufController_3:/RetimeWrapper_4'
INFO: [Synth 8-223] decloning instance 'NBufController_3:/RetimeWrapper' (RetimeWrapper) to 'NBufController_3:/RetimeWrapper_6'
INFO: [Synth 8-223] decloning instance 'NBufController_3:/RetimeWrapper' (RetimeWrapper) to 'NBufController_3:/RetimeWrapper_8'
INFO: [Synth 8-223] decloning instance 'NBufController_3:/RetimeWrapper' (RetimeWrapper) to 'NBufController_3:/RetimeWrapper_10'
INFO: [Synth 8-223] decloning instance 'NBufController_3:/RetimeWrapper_1' (RetimeWrapper) to 'NBufController_3:/RetimeWrapper_3'
INFO: [Synth 8-223] decloning instance 'NBufController_3:/RetimeWrapper_1' (RetimeWrapper) to 'NBufController_3:/RetimeWrapper_5'
INFO: [Synth 8-223] decloning instance 'NBufController_3:/RetimeWrapper_1' (RetimeWrapper) to 'NBufController_3:/RetimeWrapper_7'
INFO: [Synth 8-223] decloning instance 'NBufController_3:/RetimeWrapper_1' (RetimeWrapper) to 'NBufController_3:/RetimeWrapper_9'
INFO: [Synth 8-223] decloning instance 'NBufController_3:/RetimeWrapper_1' (RetimeWrapper) to 'NBufController_3:/RetimeWrapper_11'
INFO: [Synth 8-223] decloning instance 'NBufController_3:/NBufCtr' (NBufCtr_9) to 'NBufController_3:/statesInR_0'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_1'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_2' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_3'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_2' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_5'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_7' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_8'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_7' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_10'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_11' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_12'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_11' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/RetimeWrapper_14'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_1'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_2' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_3'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_2' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_5'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_7' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_8'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_7' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_10'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_11' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_12'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_11' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_14'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_15' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/RetimeWrapper_16'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper' (RetimeWrapper_241) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_1'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper' (RetimeWrapper_241) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_6'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper' (RetimeWrapper_241) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_11'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper' (RetimeWrapper_241) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_16'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper' (RetimeWrapper_241) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_21'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper' (RetimeWrapper_241) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_26'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper' (RetimeWrapper_241) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_31'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper' (RetimeWrapper_241) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_36'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_2' (RetimeWrapper_243) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_7'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_2' (RetimeWrapper_243) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_12'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_2' (RetimeWrapper_243) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_17'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_2' (RetimeWrapper_243) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_22'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_2' (RetimeWrapper_243) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_27'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_2' (RetimeWrapper_243) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_32'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_3' (RetimeWrapper_243) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_8'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_3' (RetimeWrapper_243) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_13'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_3' (RetimeWrapper_243) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_18'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_3' (RetimeWrapper_243) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_23'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_3' (RetimeWrapper_243) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_28'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_3' (RetimeWrapper_243) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/RetimeWrapper_33'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/x278_inr_Reduce_sm/RetimeWrapper' (RetimeWrapper_279) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/x278_inr_Reduce_sm/RetimeWrapper_1'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/x278_inr_Reduce_kernelx278_inr_Reduce_concrete1/RetimeWrapper_5' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/x278_inr_Reduce_kernelx278_inr_Reduce_concrete1/RetimeWrapper_6'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x311_outr_UnitPipe_sm/RetimeWrapper' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x311_outr_UnitPipe_sm/RetimeWrapper_2'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x311_outr_UnitPipe_sm/RetimeWrapper' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x311_outr_UnitPipe_sm/RetimeWrapper_3'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x311_outr_UnitPipe_sm/RetimeWrapper' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x311_outr_UnitPipe_sm/RetimeWrapper_5'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x311_outr_UnitPipe_sm/RetimeWrapper' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x311_outr_UnitPipe_sm/RetimeWrapper_6'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x311_outr_UnitPipe_sm/RetimeWrapper' (RetimeWrapper) to 'design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x311_outr_UnitPipe_sm/RetimeWrapper_8'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_66'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_67'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_68'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_69'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_70'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_71'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_72'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_73'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_74'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_75'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_76'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_77'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_78'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_79'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_80'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_81'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_82'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_83'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_84'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_85'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_86'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_87'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_88'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_89'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_90'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_91'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_92'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_93'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_94'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_95'
INFO: [Synth 8-223] decloning instance 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_65' (FringeFF_24) to 'design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_96'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+---------------------------------------------------+------------+----------+
|      |RTL Partition                                      |Replication |Instances |
+------+---------------------------------------------------+------------+----------+
|1     |RootController_kernelRootController_concrete1__GB0 |           1|     27087|
|2     |RootController_kernelRootController_concrete1__GB1 |           1|      7584|
|3     |AccelTop__GC0                                      |           1|       441|
|4     |DRAMArbiter__GB0                                   |           1|     27081|
|5     |DRAMArbiter__GB1                                   |           1|      4431|
|6     |DRAMArbiter_1                                      |           3|     22363|
|7     |MuxN_24                                            |           1|     32271|
|8     |RegFile__GB1                                       |           1|      5934|
|9     |RegFile__GB2                                       |           1|     11358|
|10    |Fringe__GC0                                        |           1|       463|
|11    |FringeZynq__GC0                                    |           1|       228|
|12    |design_1__GC0                                      |           1|     12218|
+------+---------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element SRAM/RetimeWrapper/sr/sr_reg[1] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element SRAM_1/RetimeWrapper/sr/sr_reg[1] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_4/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_5/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element SRAM/RetimeWrapper/sr/sr_reg[1] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element SRAM_1/RetimeWrapper/sr/sr_reg[1] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RootController_sm/RetimeWrapper_1/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element _T_2204_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27408]
WARNING: [Synth 8-6014] Unused sequential element _T_2213_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27413]
WARNING: [Synth 8-6014] Unused sequential element _T_2231_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27419]
WARNING: [Synth 8-6014] Unused sequential element _T_2195_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27403]
WARNING: [Synth 8-6014] Unused sequential element _T_2188_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27399]
WARNING: [Synth 8-6014] Unused sequential element _T_2170_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27394]
WARNING: [Synth 8-6014] Unused sequential element _T_2152_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27388]
WARNING: [Synth 8-6014] Unused sequential element _T_2143_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27383]
WARNING: [Synth 8-6014] Unused sequential element _T_2134_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27378]
WARNING: [Synth 8-6014] Unused sequential element _T_2119_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27370]
WARNING: [Synth 8-6014] Unused sequential element _T_2111_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27365]
WARNING: [Synth 8-6014] Unused sequential element _T_2341_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27465]
WARNING: [Synth 8-6014] Unused sequential element _T_2348_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27469]
WARNING: [Synth 8-6014] Unused sequential element _T_2057_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27338]
WARNING: [Synth 8-6014] Unused sequential element _T_2384_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27487]
WARNING: [Synth 8-6014] Unused sequential element _T_2391_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27491]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RootController_kernelRootController_concrete1i_1/\x180_sldwin_0/ctrl/RetimeWrapper_1/sr/sr_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RootController_kernelRootController_concrete1i_1/\x181_rawdata_0/ctrl/RetimeWrapper_1/sr/sr_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RootController_kernelRootController_concrete1i_1/\x182_result_0/ctrl/RetimeWrapper_1/sr/sr_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (acceli_2/\RetimeWrapper_1/sr/sr_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FringeZynqi_8/\AXI4LiteToRFBridge/d/axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FringeZynqi_8/\AXI4LiteToRFBridge/d/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FringeZynqi_8/\AXI4LiteToRFBridge/d/axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FringeZynqi_8/\AXI4LiteToRFBridge/d/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_44/RetimeWrapper/sr/sr_reg[0][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_45/RetimeWrapper/sr/sr_reg[0][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regsi_5/\regs_21/RetimeWrapper/sr/sr_reg[0][59] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_6/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x234_inr_UnitPipe_sm/RetimeWrapper_2/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x234_inr_UnitPipe_sm/RetimeWrapper_3/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x245_inr_Foreach_sm/RetimeWrapper_2/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x245_inr_Foreach_sm/RetimeWrapper_3/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_4/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_5/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_2/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_3/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/d1.dout_i_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/hdl/mult_gen_v12_0_vh_rfs.vhd:4173]
WARNING: [Synth 8-6014] Unused sequential element gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/d1.dout_i_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/hdl/mult_gen_v12_0_vh_rfs.vhd:4173]
WARNING: [Synth 8-6014] Unused sequential element gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/d1.dout_i_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/hdl/mult_gen_v12_0_vh_rfs.vhd:4173]
WARNING: [Synth 8-6014] Unused sequential element gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/d1.dout_i_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/hdl/mult_gen_v12_0_vh_rfs.vhd:4173]
WARNING: [Synth 8-6014] Unused sequential element gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/d1.dout_i_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/hdl/mult_gen_v12_0_vh_rfs.vhd:4173]
WARNING: [Synth 8-6014] Unused sequential element gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/d1.dout_i_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/hdl/mult_gen_v12_0_vh_rfs.vhd:4173]
WARNING: [Synth 8-6014] Unused sequential element gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/d1.dout_i_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/mul_48_48_48_6_Unsigned_Use_Mults/hdl/mult_gen_v12_0_vh_rfs.vhd:4173]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_2/sr/sr_reg[5] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_3/sr/sr_reg[5] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_2/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_3/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_4/sr/sr_reg[10] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_2/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_3/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element RetimeWrapper_9/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x295_inr_UnitPipe_sm/RetimeWrapper_2/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x295_inr_UnitPipe_sm/RetimeWrapper_3/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x306_inr_Foreach_sm/RetimeWrapper_2/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x306_inr_Foreach_sm/RetimeWrapper_3/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x310_inr_UnitPipe_sm/RetimeWrapper_2/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x310_inr_UnitPipe_sm/RetimeWrapper_3/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x220_outr_UnitPipe_kernelx220_outr_UnitPipe_concrete1/x193_inr_UnitPipe_sm/RetimeWrapper_2/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x220_outr_UnitPipe_kernelx220_outr_UnitPipe_concrete1/x193_inr_UnitPipe_sm/RetimeWrapper_3/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x220_outr_UnitPipe_kernelx220_outr_UnitPipe_concrete1/x219_outr_UnitPipe_sm/RetimeWrapper_1/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x220_outr_UnitPipe_kernelx220_outr_UnitPipe_concrete1/x219_outr_UnitPipe_kernelx219_outr_UnitPipe_concrete1/x203_inr_UnitPipe_sm/RetimeWrapper_2/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x220_outr_UnitPipe_kernelx220_outr_UnitPipe_concrete1/x219_outr_UnitPipe_kernelx219_outr_UnitPipe_concrete1/x203_inr_UnitPipe_sm/RetimeWrapper_3/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x220_outr_UnitPipe_kernelx220_outr_UnitPipe_concrete1/x219_outr_UnitPipe_kernelx219_outr_UnitPipe_concrete1/x218_inr_Foreach_sm/RetimeWrapper_2/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x220_outr_UnitPipe_kernelx220_outr_UnitPipe_concrete1/x219_outr_UnitPipe_kernelx219_outr_UnitPipe_concrete1/x218_inr_Foreach_sm/RetimeWrapper_3/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x183_kersram_0/RetimeWrapper/sr/sr_reg[1] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-6014] Unused sequential element x220_outr_UnitPipe_sm/RetimeWrapper_6/sr/sr_reg[0] was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/RetimeShiftRegister.sv:25]
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[31] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[30] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[29] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[28] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[27] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[26] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[25] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[24] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[23] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[22] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[21] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[20] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[19] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[18] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[17] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[16] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[15] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[14] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[13] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[12] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[11] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[10] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[9] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[8] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[7] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[6] driven by constant 1
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[5] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[4] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[3] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[2] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[1] driven by constant 0
WARNING: [Synth 8-3917] design RootController_kernelRootController_concrete1__GB0 has port io_in_x184_bits_size[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/RetimeWrapper_1/sr/sr_reg[0][0]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/FF_1/ff_reg[31]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/FF_1/ff_reg[30]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/FF_2/ff_reg[31]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/FF_2/ff_reg[30]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/FF/ff_reg[31]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/FF/ff_reg[30]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][31]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][30]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][29]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][28]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][27]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][26]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][25]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][24]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][23]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][22]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][21]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][20]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][19]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][18]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][17]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][16]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][15]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][14]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][13]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][12]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][11]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][10]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][9]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][8]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][7]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][6]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][5]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][4]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][3]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][2]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][1]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b223_chain/nbufFF/ctrl/statesInR_1/RetimeWrapper/sr/sr_reg[0][0]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (b224_chain/nbufFF/ctrl/RetimeWrapper_1/sr/sr_reg[0][0]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_sm/_T_218_reg) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x234_inr_UnitPipe_sm/_T_105_reg) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x237_ctrchain/ctrs_0/SRFF/_T_15_reg) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][31]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][30]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][29]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][28]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][27]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][26]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][25]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][24]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][23]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][22]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][21]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][20]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][19]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][18]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][17]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][16]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][15]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][14]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][13]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][12]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][11]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][10]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][9]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][8]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][7]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x246_outr_UnitPipe_kernelx246_outr_UnitPipe_concrete1/x245_inr_Foreach_kernelx245_inr_Foreach_concrete1/RetimeWrapper_2/sr/sr_reg[0][6]) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (x248_ctrchain/ctrs_0/SRFF/_T_15_reg) is unused and will be removed from module x312_outr_Foreach_kernelx312_outr_Foreach_concrete1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/ctrl/RetimeWrapper_1/sr/sr_reg[0][0]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[31]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[30]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[29]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[28]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[27]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[26]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[25]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[24]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[23]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[22]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[21]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[20]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[19]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[18]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[17]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[16]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[15]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[14]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[13]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[12]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[11]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[10]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[9]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[8]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[7]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_1/ff_reg[6]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_2/ff_reg[31]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_2/ff_reg[30]) is unused and will be removed from module b223_chain__1.
WARNING: [Synth 8-3332] Sequential element (nbufFF/FF_2/ff_reg[29]) is unused and will be removed from module b223_chain__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element _T_2378_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27484]
WARNING: [Synth 8-6014] Unused sequential element _T_2370_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27481]
WARNING: [Synth 8-6014] Unused sequential element _T_2361_reg was removed.  [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/Top.v:27476]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5730] RAM StreamControllerLoad/rdata/FIFOVec_1/fifos_0/SRAM/SRAMVerilogAWS/mem_reg got removed due to cross hierarchy optimization. 
WARNING: [Synth 8-5730] RAM StreamControllerLoad_1/rdata/FIFOVec_1/fifos_0/SRAM/SRAMVerilogAWS/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-5784] Optimized 96 bits of RAM "StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/mem_reg" due to constant propagation. Old ram width 96 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/mem_reg" due to constant propagation. Write data stuck at zero 
WARNING: [Synth 8-5730] RAM StreamControllerLoad/rdata/FIFOVec_1/fifos_0/SRAM/SRAMVerilogAWS/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-5784] Optimized 96 bits of RAM "StreamControllerLoad_1/cmd/SRAM/SRAMVerilogAWS/mem_reg" due to constant propagation. Old ram width 96 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "StreamControllerLoad_1/cmd/SRAM/SRAMVerilogAWS/mem_reg" due to constant propagation. Write data stuck at zero 
WARNING: [Synth 8-5730] RAM StreamControllerLoad_1/rdata/FIFOVec_1/fifos_0/SRAM/SRAMVerilogAWS/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-5784] Optimized 96 bits of RAM "StreamControllerStore/cmd/SRAM/SRAMVerilogAWS/mem_reg" due to constant propagation. Old ram width 96 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "StreamControllerStore/cmd/SRAM/SRAMVerilogAWS/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:52 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 3183 ; free virtual = 5944
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------+------------+----------+
|      |RTL Partition                                      |Replication |Instances |
+------+---------------------------------------------------+------------+----------+
|1     |RootController_kernelRootController_concrete1__GB0 |           1|     13457|
|2     |RootController_kernelRootController_concrete1__GB1 |           1|      3469|
|3     |AccelTop__GC0                                      |           1|       243|
|4     |DRAMArbiter__GB0                                   |           1|     22698|
|5     |DRAMArbiter__GB1                                   |           1|       989|
|6     |DRAMArbiter_1                                      |           3|      8735|
|7     |MuxN_24                                            |           1|     32271|
|8     |RegFile__GB1                                       |           1|      1190|
|9     |RegFile__GB2                                       |           1|      6295|
|10    |Fringe__GC0                                        |           1|       181|
|11    |FringeZynq__GC0                                    |           1|       182|
|12    |design_1__GC0                                      |           1|     12218|
+------+---------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK0' to pin 'processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK1' to pin 'processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:02:01 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 2999 ; free virtual = 5759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:27 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 3061 ; free virtual = 5823
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |AccelTop__GC0           |           1|       243|
|2     |DRAMArbiter_1           |           3|      8566|
|3     |MuxN_24                 |           1|      2546|
|4     |RegFile__GB1            |           1|      1166|
|5     |RegFile__GB2            |           1|      2845|
|6     |Fringe__GC0             |           1|       181|
|7     |design_1__GC0           |           1|     12218|
|8     |design_1_wrapper_GT0    |           1|     22765|
|9     |design_1_wrapper_GT1    |           1|        83|
|10    |datapath__1213__GD      |           1|        21|
|11    |datapath__1214__GD      |           1|        21|
|12    |datapath__1215__GD      |           1|        21|
|13    |partition__45__GD       |           1|         4|
|14    |partition__46__GD       |           1|         4|
|15    |partition__47__GD       |           1|         4|
|16    |design_1_wrapper_GT0__1 |           1|     16001|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Top_0i_1/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Top_0i_1/StreamControllerLoad_1/cmd/SRAM/SRAMVerilogAWS/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Top_0i_1/design_1_i/Top_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerStore/cmd/SRAM/SRAMVerilogAWS/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance acceli_0/SRAM/Mem1D/SRAM/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance acceli_0/SRAM_1/Mem1D/SRAM/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance acceli_0/SRAM/Mem1D/SRAM/SRAMVerilogAWS/mem_reg__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance acceli_0/SRAM_1/Mem1D/SRAM/SRAMVerilogAWS/mem_reg__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:02:43 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 2568 ; free virtual = 5335
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |design_1__GC0           |           1|     12218|
|2     |design_1_wrapper_GT0    |           1|     11630|
|3     |design_1_wrapper_GT0__1 |           1|      9408|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance SRAM/Mem1D/SRAM/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance SRAM_1/Mem1D/SRAM/SRAMVerilogAWS/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance SRAM/Mem1D/SRAM/SRAMVerilogAWS/mem_reg__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance SRAM_1/Mem1D/SRAM/SRAMVerilogAWS/mem_reg__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance StreamControllerLoad_1/cmd/SRAM/SRAMVerilogAWS/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/Top_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerStore/cmd/SRAM/SRAMVerilogAWS/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:48 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 2566 ; free virtual = 5333
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:48 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 2566 ; free virtual = 5333
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:55 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 2552 ; free virtual = 5318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:02 ; elapsed = 00:02:56 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 2552 ; free virtual = 5319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:02 ; elapsed = 00:02:57 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 2551 ; free virtual = 5318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:57 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 2551 ; free virtual = 5318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |design_1_axi_clock_converter_0_0    |         1|
|2     |design_1_axi_clock_converter_1_0    |         1|
|3     |design_1_axi_clock_converter_2_0    |         1|
|4     |design_1_axi_clock_converter_3_0    |         1|
|5     |design_1_axi_dwidth_converter_0_0   |         1|
|6     |design_1_axi_dwidth_converter_1_0   |         1|
|7     |design_1_axi_dwidth_converter_2_0   |         1|
|8     |design_1_axi_dwidth_converter_3_0   |         1|
|9     |design_1_axi_protocol_converter_0_0 |         1|
|10    |design_1_axi_protocol_converter_1_0 |         1|
|11    |design_1_axi_protocol_converter_2_0 |         1|
|12    |design_1_axi_protocol_converter_3_0 |         1|
|13    |design_1_axi_register_slice_0_0     |         1|
|14    |design_1_axi_register_slice_1_0     |         1|
|15    |design_1_axi_register_slice_2_0     |         1|
|16    |design_1_axi_register_slice_3_0     |         1|
|17    |design_1_proc_sys_reset_fclk1_0     |         1|
|18    |design_1_processing_system7_0_0     |         1|
|19    |design_1_rst_ps7_0_125M_0           |         1|
|20    |design_1_auto_pc_0                  |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_1_auto_pc_0                  |     1|
|2     |design_1_axi_clock_converter_0_0    |     1|
|3     |design_1_axi_clock_converter_1_0    |     1|
|4     |design_1_axi_clock_converter_2_0    |     1|
|5     |design_1_axi_clock_converter_3_0    |     1|
|6     |design_1_axi_dwidth_converter_0_0   |     1|
|7     |design_1_axi_dwidth_converter_1_0   |     1|
|8     |design_1_axi_dwidth_converter_2_0   |     1|
|9     |design_1_axi_dwidth_converter_3_0   |     1|
|10    |design_1_axi_protocol_converter_0_0 |     1|
|11    |design_1_axi_protocol_converter_1_0 |     1|
|12    |design_1_axi_protocol_converter_2_0 |     1|
|13    |design_1_axi_protocol_converter_3_0 |     1|
|14    |design_1_axi_register_slice_0_0     |     1|
|15    |design_1_axi_register_slice_1_0     |     1|
|16    |design_1_axi_register_slice_2_0     |     1|
|17    |design_1_axi_register_slice_3_0     |     1|
|18    |design_1_proc_sys_reset_fclk1_0     |     1|
|19    |design_1_processing_system7_0_0     |     1|
|20    |design_1_rst_ps7_0_125M_0           |     1|
|21    |CARRY4                              |   884|
|22    |DSP48E1                             |     7|
|23    |DSP48E1_1                           |     7|
|24    |DSP48E1_2                           |     7|
|25    |DSP48E1_3                           |     7|
|26    |DSP48E1_4                           |     7|
|27    |DSP48E1_5                           |     7|
|28    |LUT1                                |  2644|
|29    |LUT2                                |  3738|
|30    |LUT3                                |  3116|
|31    |LUT4                                |  1770|
|32    |LUT5                                |  1495|
|33    |LUT6                                |  1525|
|34    |MUXF7                               |   518|
|35    |MUXF8                               |   128|
|36    |RAM32M                              |   345|
|37    |RAMB18E1                            |     4|
|38    |RAMB36E1                            |     3|
|39    |SRL16E                              |   577|
|40    |XORCY                               |     3|
|41    |FDRE                                | 15341|
|42    |FDSE                                |    10|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:57 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 2551 ; free virtual = 5318
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3206 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:02:13 . Memory (MB): peak = 2124.645 ; gain = 235.969 ; free physical = 4883 ; free virtual = 7649
Synthesis Optimization Complete : Time (s): cpu = 00:02:03 ; elapsed = 00:03:01 . Memory (MB): peak = 2124.645 ; gain = 1012.547 ; free physical = 4890 ; free virtual = 7649
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 348 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 345 instances

632 Infos, 377 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:03:10 . Memory (MB): peak = 2161.570 ; gain = 1070.055 ; free physical = 4859 ; free virtual = 7618
INFO: [Common 17-1381] The checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2185.582 ; gain = 0.000 ; free physical = 4854 ; free virtual = 7620
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 10:06:54 2019...
[Wed Mar  6 10:06:57 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:19:20 ; elapsed = 00:06:55 . Memory (MB): peak = 1289.543 ; gain = 0.000 ; free physical = 5626 ; free virtual = 8389
# open_run -name implDesign synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0.dcp' for cell 'design_1_i/axi_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_1_0/design_1_axi_clock_converter_1_0.dcp' for cell 'design_1_i/axi_clock_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_2_0/design_1_axi_clock_converter_2_0.dcp' for cell 'design_1_i/axi_clock_converter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_3_0/design_1_axi_clock_converter_3_0.dcp' for cell 'design_1_i/axi_clock_converter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0.dcp' for cell 'design_1_i/axi_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0.dcp' for cell 'design_1_i/axi_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_2_0/design_1_axi_dwidth_converter_2_0.dcp' for cell 'design_1_i/axi_dwidth_converter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_3_0/design_1_axi_dwidth_converter_3_0.dcp' for cell 'design_1_i/axi_dwidth_converter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_0_0/design_1_axi_protocol_converter_0_0.dcp' for cell 'design_1_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_1_0/design_1_axi_protocol_converter_1_0.dcp' for cell 'design_1_i/axi_protocol_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_2_0/design_1_axi_protocol_converter_2_0.dcp' for cell 'design_1_i/axi_protocol_converter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_protocol_converter_3_0/design_1_axi_protocol_converter_3_0.dcp' for cell 'design_1_i/axi_protocol_converter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_register_slice_0_0/design_1_axi_register_slice_0_0.dcp' for cell 'design_1_i/axi_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_register_slice_1_0/design_1_axi_register_slice_1_0.dcp' for cell 'design_1_i/axi_register_slice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_register_slice_2_0/design_1_axi_register_slice_2_0.dcp' for cell 'design_1_i/axi_register_slice_2'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_register_slice_3_0/design_1_axi_register_slice_3_0.dcp' for cell 'design_1_i/axi_register_slice_3'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0.dcp' for cell 'design_1_i/proc_sys_reset_fclk1'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_rst_ps7_0_125M_0/design_1_rst_ps7_0_125M_0.dcp' for cell 'design_1_i/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1751 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_rst_ps7_0_125M_0/design_1_rst_ps7_0_125M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_rst_ps7_0_125M_0/design_1_rst_ps7_0_125M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_rst_ps7_0_125M_0/design_1_rst_ps7_0_125M_0.xdc] for cell 'design_1_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_rst_ps7_0_125M_0/design_1_rst_ps7_0_125M_0.xdc] for cell 'design_1_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_fclk1/U0'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_fclk1/U0'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0.xdc] for cell 'design_1_i/proc_sys_reset_fclk1/U0'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0.xdc] for cell 'design_1_i/proc_sys_reset_fclk1/U0'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_0/inst'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_0/inst'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_1/inst'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_1/inst'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_2_0/design_1_axi_dwidth_converter_2_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_2/inst'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_2_0/design_1_axi_dwidth_converter_2_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_2/inst'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_3_0/design_1_axi_dwidth_converter_3_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_3/inst'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_dwidth_converter_3_0/design_1_axi_dwidth_converter_3_0_clocks.xdc] for cell 'design_1_i/axi_dwidth_converter_3/inst'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc:16]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2404.215 ; gain = 591.523 ; free physical = 4594 ; free virtual = 7446
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_0/inst'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_1_0/design_1_axi_clock_converter_1_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_1/inst'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_1_0/design_1_axi_clock_converter_1_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_1/inst'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_2_0/design_1_axi_clock_converter_2_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_2/inst'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_2_0/design_1_axi_clock_converter_2_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_2/inst'
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_3_0/design_1_axi_clock_converter_3_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_3/inst'
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_3_0/design_1_axi_clock_converter_3_0_clocks.xdc] for cell 'design_1_i/axi_clock_converter_3/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 621 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 617 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 2404.293 ; gain = 1114.750 ; free physical = 4735 ; free virtual = 7499
# report_timing_summary -file ./synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 2501.609 ; gain = 97.316 ; free physical = 4601 ; free virtual = 7365
# report_utilization -packthru -file ./synth_utilization.rpt
report_utilization: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2501.609 ; gain = 0.000 ; free physical = 4599 ; free virtual = 7362
# report_utilization -packthru -hierarchical -hierarchical_depth 20 -hierarchical_percentages -file ./synth_utilization_hierarchical.rpt
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.219 ; gain = 53.609 ; free physical = 4591 ; free virtual = 7357
# report_ram_utilization -detail -file ./synth_ram_utilization.rpt
report_ram_utilization: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2555.219 ; gain = 0.000 ; free physical = 4588 ; free virtual = 7356
# launch_runs impl_1 -jobs 6
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2579.230 ; gain = 0.000 ; free physical = 4583 ; free virtual = 7354
[Wed Mar  6 10:09:05 2019] Launched impl_1...
Run output will be captured here: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:01:09 . Memory (MB): peak = 2579.230 ; gain = 24.012 ; free physical = 3491 ; free virtual = 6275
# wait_on_run impl_1
[Wed Mar  6 10:09:05 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1089.500 ; gain = 0.000 ; free physical = 4433 ; free virtual = 7217
INFO: [Netlist 29-17] Analyzing 1751 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-308-Spatial-build/dcp3/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-308-Spatial-build/dcp3/design_1_wrapper_board.xdc]
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-308-Spatial-build/dcp3/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-308-Spatial-build/dcp3/design_1_wrapper_early.xdc]
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-308-Spatial-build/dcp3/design_1_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc:20]
all_fanout: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2199.996 ; gain = 597.523 ; free physical = 3440 ; free virtual = 6248
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-308-Spatial-build/dcp3/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2227.996 ; gain = 0.000 ; free physical = 3415 ; free virtual = 6223
Restored from archive | CPU: 0.110000 secs | Memory: 0.010239 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2227.996 ; gain = 0.000 ; free physical = 3415 ; free virtual = 6223
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 621 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 617 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2227.996 ; gain = 1138.496 ; free physical = 3450 ; free virtual = 6234
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2294.027 ; gain = 66.031 ; free physical = 3442 ; free virtual = 6226

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 117b692f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3519 ; free virtual = 6303
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2031 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 49 inverter(s) to 230 load pin(s).
Phase 2 Constant propagation | Checksum: 1cbeb90e3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3499 ; free virtual = 6283
INFO: [Opt 31-389] Phase Constant propagation created 1035 cells and removed 5379 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1395fe523

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3511 ; free virtual = 6295
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 12165 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1395fe523

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3511 ; free virtual = 6295
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1395fe523

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3511 ; free virtual = 6295
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3511 ; free virtual = 6295
Ending Logic Optimization Task | Checksum: 1395fe523

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3511 ; free virtual = 6295

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 23dffefd8

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3455 ; free virtual = 6239
Ending Power Optimization Task | Checksum: 23dffefd8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2722.914 ; gain = 428.887 ; free physical = 3484 ; free virtual = 6269
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2722.914 ; gain = 494.918 ; free physical = 3485 ; free virtual = 6269
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3482 ; free virtual = 6269
INFO: [Common 17-1381] The checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3466 ; free virtual = 6263
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3463 ; free virtual = 6260
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1926c6e90

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3463 ; free virtual = 6260
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3476 ; free virtual = 6274

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15c71ace0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3417 ; free virtual = 6215

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1218fbc42

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3346 ; free virtual = 6144

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1218fbc42

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3346 ; free virtual = 6143
Phase 1 Placer Initialization | Checksum: 1218fbc42

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3346 ; free virtual = 6143

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11c082604

Time (s): cpu = 00:01:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3316 ; free virtual = 6113

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11c082604

Time (s): cpu = 00:01:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3316 ; free virtual = 6113

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 126f7b1c6

Time (s): cpu = 00:01:59 ; elapsed = 00:00:56 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3308 ; free virtual = 6106

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 104b7df7a

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3309 ; free virtual = 6106

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e04ea43f

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3309 ; free virtual = 6106

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: fd100316

Time (s): cpu = 00:02:04 ; elapsed = 00:00:58 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3304 ; free virtual = 6102

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 16d1a3d74

Time (s): cpu = 00:02:05 ; elapsed = 00:00:59 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3303 ; free virtual = 6101

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 157a931fd

Time (s): cpu = 00:02:16 ; elapsed = 00:01:08 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3273 ; free virtual = 6070

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1aba4c7db

Time (s): cpu = 00:02:17 ; elapsed = 00:01:10 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3274 ; free virtual = 6072

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 180062ffa

Time (s): cpu = 00:02:17 ; elapsed = 00:01:10 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3274 ; free virtual = 6072

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 158f8091f

Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3281 ; free virtual = 6078
Phase 3 Detail Placement | Checksum: 158f8091f

Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3281 ; free virtual = 6078

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 189d77783

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_0/RetimeWrapper/sr__0/sr_reg[0][0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 189d77783

Time (s): cpu = 00:02:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3297 ; free virtual = 6095
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.043. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a079e720

Time (s): cpu = 00:03:16 ; elapsed = 00:01:39 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3295 ; free virtual = 6093
Phase 4.1 Post Commit Optimization | Checksum: 1a079e720

Time (s): cpu = 00:03:16 ; elapsed = 00:01:39 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3295 ; free virtual = 6093

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a079e720

Time (s): cpu = 00:03:16 ; elapsed = 00:01:39 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3297 ; free virtual = 6094

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a079e720

Time (s): cpu = 00:03:17 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3297 ; free virtual = 6094

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e9853b96

Time (s): cpu = 00:03:17 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3297 ; free virtual = 6094
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e9853b96

Time (s): cpu = 00:03:17 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3297 ; free virtual = 6094
Ending Placer Task | Checksum: 153b08cd0

Time (s): cpu = 00:03:17 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3337 ; free virtual = 6134
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:24 ; elapsed = 00:01:44 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3337 ; free virtual = 6134
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3257 ; free virtual = 6114
INFO: [Common 17-1381] The checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3312 ; free virtual = 6127
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3300 ; free virtual = 6115
report_utilization: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3311 ; free virtual = 6126
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3310 ; free virtual = 6126
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: befefc59 ConstDB: 0 ShapeSum: 94b19077 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14c360895

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3170 ; free virtual = 5985

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14c360895

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3166 ; free virtual = 5982

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14c360895

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3134 ; free virtual = 5949

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14c360895

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3134 ; free virtual = 5949
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cee334f0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3109 ; free virtual = 5925
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.844 | TNS=-1905.230| WHS=-0.240 | THS=-773.524|

Phase 2 Router Initialization | Checksum: 1a05f5e7a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3107 ; free virtual = 5922

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e6af4c52

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3093 ; free virtual = 5909

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2532
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.297 | TNS=-6394.533| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23ebfa8c4

Time (s): cpu = 00:02:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3045 ; free virtual = 5861

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.239 | TNS=-6208.158| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1567c2f53

Time (s): cpu = 00:02:57 ; elapsed = 00:00:57 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3069 ; free virtual = 5885

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.082 | TNS=-6163.892| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 20647efb0

Time (s): cpu = 00:03:11 ; elapsed = 00:01:02 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3071 ; free virtual = 5887

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.403 | TNS=-6243.438| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: d4c85531

Time (s): cpu = 00:03:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3072 ; free virtual = 5888
Phase 4 Rip-up And Reroute | Checksum: d4c85531

Time (s): cpu = 00:03:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3072 ; free virtual = 5888

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 152253037

Time (s): cpu = 00:03:22 ; elapsed = 00:01:06 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3073 ; free virtual = 5889
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.967 | TNS=-5770.018| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 27d7461e8

Time (s): cpu = 00:03:24 ; elapsed = 00:01:06 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3059 ; free virtual = 5874

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27d7461e8

Time (s): cpu = 00:03:24 ; elapsed = 00:01:06 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3059 ; free virtual = 5874
Phase 5 Delay and Skew Optimization | Checksum: 27d7461e8

Time (s): cpu = 00:03:24 ; elapsed = 00:01:06 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3059 ; free virtual = 5874

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22849d8b7

Time (s): cpu = 00:03:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3059 ; free virtual = 5874
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.886 | TNS=-5601.072| WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 252f3f9f0

Time (s): cpu = 00:03:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3058 ; free virtual = 5874
Phase 6 Post Hold Fix | Checksum: 252f3f9f0

Time (s): cpu = 00:03:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3058 ; free virtual = 5874

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.1165 %
  Global Horizontal Routing Utilization  = 11.2118 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
Phase 7 Route finalize | Checksum: 20651f6b3

Time (s): cpu = 00:03:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3058 ; free virtual = 5873

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20651f6b3

Time (s): cpu = 00:03:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3057 ; free virtual = 5873

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 233327ace

Time (s): cpu = 00:03:32 ; elapsed = 00:01:10 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3054 ; free virtual = 5870

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.886 | TNS=-5601.072| WHS=0.015  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 233327ace

Time (s): cpu = 00:03:32 ; elapsed = 00:01:10 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3056 ; free virtual = 5872
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:33 ; elapsed = 00:01:10 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3150 ; free virtual = 5966

Routing Is Done.
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:40 ; elapsed = 00:02:14 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3150 ; free virtual = 5966
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2847.887 ; gain = 0.000 ; free physical = 3050 ; free virtual = 5944
INFO: [Common 17-1381] The checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2847.887 ; gain = 24.012 ; free physical = 3117 ; free virtual = 5954
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:48 ; elapsed = 00:00:11 . Memory (MB): peak = 2935.930 ; gain = 0.000 ; free physical = 2876 ; free virtual = 5715
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2978.652 ; gain = 42.723 ; free physical = 2818 ; free virtual = 5671
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 10:14:13 2019...
[Wed Mar  6 10:14:16 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.39 ; elapsed = 00:05:11 . Memory (MB): peak = 2579.230 ; gain = 0.000 ; free physical = 4483 ; free virtual = 7337
# launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar  6 10:15:16 2019] Launched impl_1...
Run output will be captured here: /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.14 ; elapsed = 00:01:00 . Memory (MB): peak = 2579.230 ; gain = 0.000 ; free physical = 4480 ; free virtual = 7338
# wait_on_run impl_1
[Wed Mar  6 10:15:16 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1089.500 ; gain = 0.000 ; free physical = 4433 ; free virtual = 7217
INFO: [Netlist 29-17] Analyzing 1751 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-308-Spatial-build/dcp3/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-308-Spatial-build/dcp3/design_1_wrapper_board.xdc]
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-308-Spatial-build/dcp3/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-308-Spatial-build/dcp3/design_1_wrapper_early.xdc]
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-308-Spatial-build/dcp3/design_1_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc:20]
all_fanout: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2199.996 ; gain = 597.523 ; free physical = 3440 ; free virtual = 6248
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-308-Spatial-build/dcp3/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2227.996 ; gain = 0.000 ; free physical = 3415 ; free virtual = 6223
Restored from archive | CPU: 0.110000 secs | Memory: 0.010239 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2227.996 ; gain = 0.000 ; free physical = 3415 ; free virtual = 6223
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 621 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 617 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2227.996 ; gain = 1138.496 ; free physical = 3450 ; free virtual = 6234
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2294.027 ; gain = 66.031 ; free physical = 3442 ; free virtual = 6226

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 117b692f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3519 ; free virtual = 6303
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2031 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 49 inverter(s) to 230 load pin(s).
Phase 2 Constant propagation | Checksum: 1cbeb90e3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3499 ; free virtual = 6283
INFO: [Opt 31-389] Phase Constant propagation created 1035 cells and removed 5379 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1395fe523

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3511 ; free virtual = 6295
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 12165 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1395fe523

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3511 ; free virtual = 6295
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1395fe523

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3511 ; free virtual = 6295
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3511 ; free virtual = 6295
Ending Logic Optimization Task | Checksum: 1395fe523

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.027 ; gain = 0.000 ; free physical = 3511 ; free virtual = 6295

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 23dffefd8

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3455 ; free virtual = 6239
Ending Power Optimization Task | Checksum: 23dffefd8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2722.914 ; gain = 428.887 ; free physical = 3484 ; free virtual = 6269
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2722.914 ; gain = 494.918 ; free physical = 3485 ; free virtual = 6269
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3482 ; free virtual = 6269
INFO: [Common 17-1381] The checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3466 ; free virtual = 6263
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3463 ; free virtual = 6260
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1926c6e90

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3463 ; free virtual = 6260
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3476 ; free virtual = 6274

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15c71ace0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3417 ; free virtual = 6215

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1218fbc42

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3346 ; free virtual = 6144

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1218fbc42

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3346 ; free virtual = 6143
Phase 1 Placer Initialization | Checksum: 1218fbc42

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3346 ; free virtual = 6143

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11c082604

Time (s): cpu = 00:01:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3316 ; free virtual = 6113

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11c082604

Time (s): cpu = 00:01:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3316 ; free virtual = 6113

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 126f7b1c6

Time (s): cpu = 00:01:59 ; elapsed = 00:00:56 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3308 ; free virtual = 6106

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 104b7df7a

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3309 ; free virtual = 6106

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e04ea43f

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3309 ; free virtual = 6106

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: fd100316

Time (s): cpu = 00:02:04 ; elapsed = 00:00:58 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3304 ; free virtual = 6102

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 16d1a3d74

Time (s): cpu = 00:02:05 ; elapsed = 00:00:59 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3303 ; free virtual = 6101

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 157a931fd

Time (s): cpu = 00:02:16 ; elapsed = 00:01:08 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3273 ; free virtual = 6070

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1aba4c7db

Time (s): cpu = 00:02:17 ; elapsed = 00:01:10 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3274 ; free virtual = 6072

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 180062ffa

Time (s): cpu = 00:02:17 ; elapsed = 00:01:10 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3274 ; free virtual = 6072

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 158f8091f

Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3281 ; free virtual = 6078
Phase 3 Detail Placement | Checksum: 158f8091f

Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3281 ; free virtual = 6078

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 189d77783

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net design_1_i/Top_0/FringeZynq/fringeCommon/regs/regs_0/RetimeWrapper/sr__0/sr_reg[0][0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 189d77783

Time (s): cpu = 00:02:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3297 ; free virtual = 6095
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.043. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a079e720

Time (s): cpu = 00:03:16 ; elapsed = 00:01:39 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3295 ; free virtual = 6093
Phase 4.1 Post Commit Optimization | Checksum: 1a079e720

Time (s): cpu = 00:03:16 ; elapsed = 00:01:39 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3295 ; free virtual = 6093

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a079e720

Time (s): cpu = 00:03:16 ; elapsed = 00:01:39 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3297 ; free virtual = 6094

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a079e720

Time (s): cpu = 00:03:17 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3297 ; free virtual = 6094

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e9853b96

Time (s): cpu = 00:03:17 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3297 ; free virtual = 6094
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e9853b96

Time (s): cpu = 00:03:17 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3297 ; free virtual = 6094
Ending Placer Task | Checksum: 153b08cd0

Time (s): cpu = 00:03:17 ; elapsed = 00:01:40 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3337 ; free virtual = 6134
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:24 ; elapsed = 00:01:44 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3337 ; free virtual = 6134
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3257 ; free virtual = 6114
INFO: [Common 17-1381] The checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3312 ; free virtual = 6127
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3300 ; free virtual = 6115
report_utilization: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3311 ; free virtual = 6126
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3310 ; free virtual = 6126
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: befefc59 ConstDB: 0 ShapeSum: 94b19077 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14c360895

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3170 ; free virtual = 5985

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14c360895

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3166 ; free virtual = 5982

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14c360895

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3134 ; free virtual = 5949

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14c360895

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3134 ; free virtual = 5949
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cee334f0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3109 ; free virtual = 5925
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.844 | TNS=-1905.230| WHS=-0.240 | THS=-773.524|

Phase 2 Router Initialization | Checksum: 1a05f5e7a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3107 ; free virtual = 5922

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e6af4c52

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2722.914 ; gain = 0.000 ; free physical = 3093 ; free virtual = 5909

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2532
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.297 | TNS=-6394.533| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23ebfa8c4

Time (s): cpu = 00:02:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3045 ; free virtual = 5861

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.239 | TNS=-6208.158| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1567c2f53

Time (s): cpu = 00:02:57 ; elapsed = 00:00:57 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3069 ; free virtual = 5885

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.082 | TNS=-6163.892| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 20647efb0

Time (s): cpu = 00:03:11 ; elapsed = 00:01:02 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3071 ; free virtual = 5887

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.403 | TNS=-6243.438| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: d4c85531

Time (s): cpu = 00:03:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3072 ; free virtual = 5888
Phase 4 Rip-up And Reroute | Checksum: d4c85531

Time (s): cpu = 00:03:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3072 ; free virtual = 5888

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 152253037

Time (s): cpu = 00:03:22 ; elapsed = 00:01:06 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3073 ; free virtual = 5889
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.967 | TNS=-5770.018| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 27d7461e8

Time (s): cpu = 00:03:24 ; elapsed = 00:01:06 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3059 ; free virtual = 5874

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27d7461e8

Time (s): cpu = 00:03:24 ; elapsed = 00:01:06 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3059 ; free virtual = 5874
Phase 5 Delay and Skew Optimization | Checksum: 27d7461e8

Time (s): cpu = 00:03:24 ; elapsed = 00:01:06 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3059 ; free virtual = 5874

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22849d8b7

Time (s): cpu = 00:03:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3059 ; free virtual = 5874
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.886 | TNS=-5601.072| WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 252f3f9f0

Time (s): cpu = 00:03:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3058 ; free virtual = 5874
Phase 6 Post Hold Fix | Checksum: 252f3f9f0

Time (s): cpu = 00:03:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3058 ; free virtual = 5874

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.1165 %
  Global Horizontal Routing Utilization  = 11.2118 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
Phase 7 Route finalize | Checksum: 20651f6b3

Time (s): cpu = 00:03:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3058 ; free virtual = 5873

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20651f6b3

Time (s): cpu = 00:03:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3057 ; free virtual = 5873

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 233327ace

Time (s): cpu = 00:03:32 ; elapsed = 00:01:10 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3054 ; free virtual = 5870

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.886 | TNS=-5601.072| WHS=0.015  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 233327ace

Time (s): cpu = 00:03:32 ; elapsed = 00:01:10 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3056 ; free virtual = 5872
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:33 ; elapsed = 00:01:10 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3150 ; free virtual = 5966

Routing Is Done.
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:40 ; elapsed = 00:02:14 . Memory (MB): peak = 2823.875 ; gain = 100.961 ; free physical = 3150 ; free virtual = 5966
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2847.887 ; gain = 0.000 ; free physical = 3050 ; free virtual = 5944
INFO: [Common 17-1381] The checkpoint '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2847.887 ; gain = 24.012 ; free physical = 3117 ; free virtual = 5954
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:48 ; elapsed = 00:00:11 . Memory (MB): peak = 2935.930 ; gain = 0.000 ; free physical = 2876 ; free virtual = 5715
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2978.652 ; gain = 42.723 ; free physical = 2818 ; free virtual = 5671
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 10:14:13 2019...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1089.504 ; gain = 0.000 ; free physical = 4362 ; free virtual = 7216
INFO: [Netlist 29-17] Analyzing 1541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-5408-Spatial-build/dcp3/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-5408-Spatial-build/dcp3/design_1_wrapper_board.xdc]
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-5408-Spatial-build/dcp3/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-5408-Spatial-build/dcp3/design_1_wrapper_early.xdc]
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-5408-Spatial-build/dcp3/design_1_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc:20]
all_fanout: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.648 ; gain = 594.523 ; free physical = 3361 ; free virtual = 6298
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/.Xil/Vivado-5408-Spatial-build/dcp3/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2230.203 ; gain = 56.555 ; free physical = 3300 ; free virtual = 6238
Restored from archive | CPU: 2.600000 secs | Memory: 47.695442 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2230.203 ; gain = 56.555 ; free physical = 3300 ; free virtual = 6238
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 417 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 413 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2230.203 ; gain = 1140.699 ; free physical = 3393 ; free virtual = 6247
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_1/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_1/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_2/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_2/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_3/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_3/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_4/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_4/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_5/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_5/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_6/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_6/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_1/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_1/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_1/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_1/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_2/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_2/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_2/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_2/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_3/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_3/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_3/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_3/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_4/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_4/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_4/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_4/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_5/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_5/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_5/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_5/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_6/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_6/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_6/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/Top_0/accel/RootController_kernelRootController_concrete1/x312_outr_Foreach_kernelx312_outr_Foreach_concrete1/x284_outr_Foreach_kernelx284_outr_Foreach_concrete1/FixFMAAccum/ZynqBlackBoxesMultiplier_6/m/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 248 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 248 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Mar  6 10:15:12 2019. For additional details about this file, please refer to the WebTalk help file at /opt/xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
17 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 2739.316 ; gain = 509.113 ; free physical = 3308 ; free virtual = 6166
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file design_1_wrapper.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 10:15:12 2019...
[Wed Mar  6 10:15:16 2019] impl_1 finished
# open_run -name implDesign impl_1
INFO: [Netlist 29-17] Analyzing 1541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/.Xil/Vivado-30426-Spatial-build/dcp44/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/.Xil/Vivado-30426-Spatial-build/dcp44/design_1_wrapper_board.xdc]
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/.Xil/Vivado-30426-Spatial-build/dcp44/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/.Xil/Vivado-30426-Spatial-build/dcp44/design_1_wrapper_early.xdc]
Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/.Xil/Vivado-30426-Spatial-build/dcp44/design_1_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/project_1/project_1.srcs/sources_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_clocks.xdc:20]
Finished Parsing XDC File [/home/spatial/spatial/gen/Conv_test/verilog-zedboard/.Xil/Vivado-30426-Spatial-build/dcp44/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3014.586 ; gain = 53.555 ; free physical = 4016 ; free virtual = 6958
Restored from archive | CPU: 2.630000 secs | Memory: 47.692703 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3014.586 ; gain = 53.555 ; free physical = 4016 ; free virtual = 6958
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 417 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 413 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3014.586 ; gain = 435.355 ; free physical = 4106 ; free virtual = 6964
# report_timing_summary -file ./par_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -packthru -file  ./par_utilization.rpt
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3186.051 ; gain = 68.965 ; free physical = 4005 ; free virtual = 6863
# report_utilization -packthru -hierarchical -hierarchical_depth 20 -hierarchical_percentages -file  ./par_utilization_hierarchical.rpt
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3214.641 ; gain = 28.590 ; free physical = 4003 ; free virtual = 6862
# report_ram_utilization -detail -file ./par_ram_utilization.rpt
report_ram_utilization: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3214.641 ; gain = 0.000 ; free physical = 4000 ; free virtual = 6862
# report_high_fanout_nets -ascending -timing -load_types -file ./par_high_fanout_nets.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
report_high_fanout_nets: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3214.641 ; gain = 0.000 ; free physical = 4001 ; free virtual = 6863
# file copy -force ./project_1/project_1.runs/impl_1/design_1_wrapper.bit ./accel.bit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 10:15:46 2019...
echo "#!/bin/bash" 															> 	parClockFreq.sh
echo "export CLOCK_FREQ_MHZ=125" 	>> 	parClockFreq.sh
bash convert_bitstream accel.bit accel.bit.bin
Building BOOT.bif
Building BOOT.BIN
Splitting BOOT.BIN
Building BOOT.BIN
Done
make[1]: Leaving directory '/home/spatial/spatial/gen/Conv_test/verilog-zedboard'
echo "$(date +%s)" > end.log
cp scripts/zedboard.mk cpp/Makefile
Makefile:26: recipe for target 'sw' failed
