[kernel] Parsing duff_rte.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] duff_rte.c:7: Warning: 
  Missing assigns clause (assigns 'everything' instead)
[wp] 82 goals scheduled
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_6_part3 (Qed 28ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_6_part2 (Qed 6ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_6_part1 (Qed 15ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_5_part3 (Qed 25ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_5_part2 (Qed 5ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_5_part1 (Qed 13ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_4_part2 (Qed 17ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_4_part1 (Qed 6ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_3_part2 (Qed 14ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_3_part1 (Qed 5ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_2 (Qed 6ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access (Qed 6ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_signed_overflow (Qed 1ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_terminates (Qed 3ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_10_part1 (Qed 28ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_9_part5 (Qed 38ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_9_part4 (Qed 4ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_9_part3 (Qed 11ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_9_part2 (Qed 19ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_9_part1 (Qed 28ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_8_part4 (Qed 36ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_8_part3 (Qed 5ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_8_part2 (Qed 13ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_8_part1 (Qed 20ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_7_part3 (Qed 5ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_7_part4 (Qed 32ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_7_part2 (Qed 12ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_7_part1 (Qed 24ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_12_part1 (Qed 34ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_11_part6 (Qed 44ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_11_part5 (Qed 5ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_11_part4 (Qed 10ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_11_part3 (Qed 17ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_11_part2 (Qed 26ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_11_part1 (Qed 32ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_10_part5 (Qed 46ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_10_part4 (Qed 6ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_10_part3 (Qed 13ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_10_part2 (Qed 22ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_12_part4 (Qed 13ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_12_part3 (Qed 26ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_12_part2 (Qed 40ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_14_part2 (Qed 35ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_14_part1 (Qed 46ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_13_part7 (Qed 56ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_13_part6 (Qed 4ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_13_part5 (Qed 11ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_13_part4 (Qed 16ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_13_part3 (Qed 21ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_13_part2 (Qed 27ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_13_part1 (Qed 37ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_12_part6 (Qed 47ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_12_part5 (Qed 7ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_14_part3 (Qed 46ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_14_part5 (Qed 10ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_14_part4 (Qed 16ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_16_part1 (Qed 45ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_15_part8 (Qed 62ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_15_part7 (Qed 4ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_15_part6 (Qed 11ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_15_part5 (Qed 16ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_15_part4 (Qed 21ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_15_part3 (Qed 28ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_15_part2 (Qed 35ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_15_part1 (Qed 46ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_14_part7 (Qed 62ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_14_part6 (Qed 7ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_16_part2 (Qed 62ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_16_part4 (Qed 25ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_16_part3 (Qed 29ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_16_part8 (Qed 65ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_16_part7 (Qed 5ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_16_part6 (Qed 16ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_mem_access_16_part5 (Qed 27ms) (CVC5)
[wp] [Unknown] typed_duffsDevice_assert_rte_signed_overflow_2_part8 (Qed 86ms) (CVC5)
[wp] Proved goals:    8 / 83
  Unreachable:     1
  Qed:             7 (1ms-22ms-86ms)
  Unknown:        75
[wp:pedantic-assigns] duff_rte.c:1: Warning: 
  No 'assigns' specification for function 'duffsDevice'.
  Callers assumptions might be imprecise.
