
*** Running vivado
    with args -log design_1_mux_sd_ov_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mux_sd_ov_1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_mux_sd_ov_1_0.tcl -notrace
Command: synth_design -top design_1_mux_sd_ov_1_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1572.590 ; gain = 0.000 ; free physical = 1497 ; free virtual = 14512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_mux_sd_ov_1_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mux_sd_ov_1_0/synth/design_1_mux_sd_ov_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'mux_sd_ov' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/f591/hdl/verilog/mux_sd_ov.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/f591/hdl/verilog/mux_sd_ov.v:96]
INFO: [Synth 8-6157] synthesizing module 'mux_sd_ov_AXILiteS_s_axi' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/f591/hdl/verilog/mux_sd_ov_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_SWITCH_STREAM_DATA_0 bound to: 5'b10000 
	Parameter ADDR_SWITCH_STREAM_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/f591/hdl/verilog/mux_sd_ov_AXILiteS_s_axi.v:166]
INFO: [Synth 8-6155] done synthesizing module 'mux_sd_ov_AXILiteS_s_axi' (1#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/f591/hdl/verilog/mux_sd_ov_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mux_sd_ov' (2#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/f591/hdl/verilog/mux_sd_ov.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mux_sd_ov_1_0' (3#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mux_sd_ov_1_0/synth/design_1_mux_sd_ov_1_0.v:57]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[7]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design mux_sd_ov_AXILiteS_s_axi has unconnected port WDATA[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1572.590 ; gain = 0.000 ; free physical = 1280 ; free virtual = 14301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1572.590 ; gain = 0.000 ; free physical = 1244 ; free virtual = 14265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1572.590 ; gain = 0.000 ; free physical = 1244 ; free virtual = 14264
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mux_sd_ov_1_0/constraints/mux_sd_ov_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mux_sd_ov_1_0/constraints/mux_sd_ov_ooc.xdc] for cell 'inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_mux_sd_ov_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_mux_sd_ov_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2314.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 12805
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 2314.867 ; gain = 742.277 ; free physical = 137 ; free virtual = 12486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 2314.867 ; gain = 742.277 ; free physical = 135 ; free virtual = 12485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_mux_sd_ov_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 2314.867 ; gain = 742.277 ; free physical = 128 ; free virtual = 12479
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mux_sd_ov_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mux_sd_ov_AXILiteS_s_axi'
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mux_sd_ov_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mux_sd_ov_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:24 . Memory (MB): peak = 2314.867 ; gain = 742.277 ; free physical = 131 ; free virtual = 12464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux_sd_ov_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mux_sd_ov 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mux_sd_ov_AXILiteS_s_axi_U/rdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[31]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[30]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[29]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[28]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[27]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[26]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[25]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[24]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[23]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[22]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[21]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[20]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[19]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[18]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[17]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[16]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[15]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[14]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[13]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[12]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[11]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[10]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[9]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[8]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[7]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[6]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[5]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[4]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[3]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[2]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WDATA[1]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WSTRB[3]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WSTRB[2]
WARNING: [Synth 8-3331] design mux_sd_ov has unconnected port s_axi_AXILiteS_WSTRB[1]
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[1]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[2]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[3]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[4]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[5]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[6]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[7]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[8]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[9]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[10]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[11]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[12]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[13]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[14]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[15]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[16]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[17]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[18]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[19]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[20]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[21]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[22]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[23]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[24]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[25]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[26]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[27]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[28]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[29]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[30]' (FDRE) to 'inst/mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (mux_sd_ov_AXILiteS_s_axi_U/rdata_reg[31]) is unused and will be removed from module mux_sd_ov.
WARNING: [Synth 8-3332] Sequential element (switch_stream_read_reg_61_reg[0]) is unused and will be removed from module mux_sd_ov.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:25 . Memory (MB): peak = 2314.867 ; gain = 742.277 ; free physical = 152 ; free virtual = 12423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:03:06 . Memory (MB): peak = 2718.281 ; gain = 1145.691 ; free physical = 120 ; free virtual = 8242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:03:07 . Memory (MB): peak = 2738.312 ; gain = 1165.723 ; free physical = 125 ; free virtual = 8259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:03:07 . Memory (MB): peak = 2738.312 ; gain = 1165.723 ; free physical = 129 ; free virtual = 8227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:03:17 . Memory (MB): peak = 2738.312 ; gain = 1165.723 ; free physical = 121 ; free virtual = 7684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:03:17 . Memory (MB): peak = 2738.312 ; gain = 1165.723 ; free physical = 133 ; free virtual = 7697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:03:17 . Memory (MB): peak = 2738.312 ; gain = 1165.723 ; free physical = 117 ; free virtual = 7685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:03:17 . Memory (MB): peak = 2738.312 ; gain = 1165.723 ; free physical = 110 ; free virtual = 7676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:03:18 . Memory (MB): peak = 2738.312 ; gain = 1165.723 ; free physical = 111 ; free virtual = 7626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:03:18 . Memory (MB): peak = 2738.312 ; gain = 1165.723 ; free physical = 108 ; free virtual = 7608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |    18|
|4     |LUT4 |     7|
|5     |LUT5 |    16|
|6     |LUT6 |    16|
|7     |FDRE |    75|
|8     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |   139|
|2     |  inst                         |mux_sd_ov                |   139|
|3     |    mux_sd_ov_AXILiteS_s_axi_U |mux_sd_ov_AXILiteS_s_axi |    27|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:03:18 . Memory (MB): peak = 2738.312 ; gain = 1165.723 ; free physical = 110 ; free virtual = 7591
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:02:37 . Memory (MB): peak = 2738.312 ; gain = 423.445 ; free physical = 246 ; free virtual = 7707
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:03:21 . Memory (MB): peak = 2738.320 ; gain = 1165.723 ; free physical = 244 ; free virtual = 7710
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:03:25 . Memory (MB): peak = 2782.328 ; gain = 1217.742 ; free physical = 169 ; free virtual = 7867
INFO: [Common 17-1381] The checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_mux_sd_ov_1_0_synth_1/design_1_mux_sd_ov_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_mux_sd_ov_1_0/design_1_mux_sd_ov_1_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_mux_sd_ov_1_0_synth_1/design_1_mux_sd_ov_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mux_sd_ov_1_0_utilization_synth.rpt -pb design_1_mux_sd_ov_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2806.340 ; gain = 0.000 ; free physical = 138 ; free virtual = 7713
INFO: [Common 17-206] Exiting Vivado at Mon Jul  6 09:59:10 2020...
