<root><simulation><result_generated_time />2023-05-13 01:53:50<layer><layer_spec />{'B': 1, 'K': 3, 'C': 64, 'OY': 224, 'OX': 224, 'IY': 228, 'IX': 228, 'FY': 5, 'FX': 5, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />240844800<total_data_size_element />{'W': 4800, 'I': 3326976, 'O': 150528}<total_data_reuse />{'W': 50176, 'I': 72.3915050784857, 'O': 1600}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['C_2', 'OY_16']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [1024, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 4)]], [[('C', 32)], [('C', 8)]], [], []]<I />[[], [[('C', 32)], [('C', 8), ('OY', 4)]], [], []]<O />[[[('C', 32)], [('C', 8)]], [[], [('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('FY', 5), ('OY', 56), ('OX', 224)], [], [('FX', 5)]]<I />[[('K', 3), ('FY', 5), ('OY', 56)], [], [('OX', 224), ('FX', 5)]]<O />[[('K', 3), ('FY', 5)], [('OY', 56)], [('OX', 224), ('FX', 5)]]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 12544, 1, 1], 'I': [1.0, 14.74, 1.0, 4.91], 'O': [256.0, 5, 1, 5]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [120, 30720, 153600], 'I': [480, 466944, 106463232], 'O': [24, 5376, 1204224], 'O_partial': [24, 5376, 1204224], 'O_final': [0, 0, 0]}<actual_mem_utilization_individual />{'W': [0.23, 0.0, 0.0], 'I': [0.94, 0.01, 0.0], 'O': [0.05, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.23, 0.01, 0.0], 'I': [0.94, 0.01, 0.0], 'O': [0.05, 0.01, 0.0]}<effective_mem_size_bit />{'W': [120, 30720, 30720], 'I': [480, 466944, 106463232], 'O': [24, 96, 1204224], 'O_partial': [24, 96, 1204224], 'O_final': [0, 0, 0]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[60211200, 4800], [4800, 4800], [4800, 0]]<I />[[80281600, 16343040], [16343040, 16343040], [16343040, 0]]<O />[[(3612672, 3763200), (752640, 602112)], [(602112, 752640), (752640, 602112)], [(602112, 752640), (0, 0)]]<O_partial />[[(3612672, 3763200), (752640, 602112)], [(602112, 752640), (752640, 602112)], [(602112, 752640), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[7526400, 600], [75, 75], [19, 0]]<I />[[10035200, 2042880], [255360, 255360], [63840, 0]]<O />[[(451584, 470400), (94080, 75264)], [(9408, 11760), (11760, 9408)], [(2352, 2940), (0, 0)]]<O_partial />[([451584, 470400], [94080, 75264]), ([9408, 11760], [11760, 9408]), ([2352, 2940], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]</mem_access_count_word><mac_count><active />240844800<idle />0</mac_count></basic_info><energy><total_energy />526640678.9<mem_energy_breakdown><W />[2529.3, 14.9, 25.0]<I />[4116.8, 50609.1, 85025.3]<O />[382.3, 4195.2, 7048.2]</mem_energy_breakdown><MAC_energy><active_MAC />526486732.8<idle_MAC />0.0<total />526486732.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8742<utilization_without_data_loading />0.8751<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8742<mac_utilize_temporal_without_data_loading />0.8751</mac_array_utilization><latency><latency_cycle_with_data_loading />1076161<latency_cycle_without_data_loading />1075080<ideal_computing_cycle />940800<data_loading><load_cycle_total />1081<load_cycle_individual />{'W': [60, 60, 0], 'I': [960, 912, 0]}<load_cycle_combined />{'W': 61, 'I': 961}</data_loading><mem_stalling><mem_stall_cycle_total />134280<mem_stall_cycle_individual />{'W': [[-940799], [-752632, -752400], [-752400, -752580]], 'I': [[-940799], [-931008, 134280], [80568, -684828]], 'O': [[-940800], [-940800, -940800], [-929600, -937440]]}<mem_stall_cycle_shared />{'W': [[-940799], [-752632, 134280], [91168, 10600]], 'I': [[-940799], [-931008, 134280], [91168, 10600]], 'O': [[-940800], [-940800, -940800], [-929600, -937440]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [120, 30720, 153600], 'I': [480, 466944, 106463232], 'O': [24, 5376, 1204224], 'O_partial': [24, 5376, 1204224], 'O_final': [0, 0, 0]}<data_size_each_level_total />{'W': [30720, 30720, 153600], 'I': [491520, 466944, 106463232], 'O': [96, 5376, 1204224]}<loop_cycles_each_level />{'W': [188160, 188160, 940800], 'I': [840, 840, 940800], 'O': [15, 840, 940800]}<top_ir_loop_size />{'W': [12544, 1, 1], 'I': [1, 1, 5], 'O': [5, 1, 5]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.2, 0.2], [0.2, 0.2]], 'I': [[8.0, 0.6], [585.1, 555.9], [555.9, 113.2]], 'O': [[8.0, 1.6], [6.4, 6.4], [6.4, 1.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 0.2], [0.2, 0.2]], 'I': [[8.0, 0.6], [585.1, 555.9], [555.9, 565.8]], 'O': [[8.0, 8.0], [32.0, 6.4], [6.4, 6.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.2, 0.2], [0.2, 0]], 'I': [[8.0, 0.6], [585.1, 555.9], [555.9, 0]], 'O': [[8.0, 1.6], [6.4, 6.4], [6.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [598.1, 568.8], [562.4, 6.4]], 'I': [[8.0, 0.6], [598.1, 568.8], [562.4, 6.4]], 'O': [[8.0, 1.6], [598.1, 568.8], [562.4, 6.4]]}<output_distinguish />[('psum', 'psum'), ('psum', 'psum'), ('psum', 'psum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 940800], [188160, 188160, 5], [188160, 188160, 5]], 'I': [[1, 1, 940800], [840, 840, 1120], [840, 840, 1120]], 'O': [[1, 1, 940800], [15, 15, 62720], [840, 840, 1120]]}<trans_time_real />{'W': [[0, 1, 940800], [[2, 188160, 5], [60, 188160, 5]], [[60, 188160, 5], [15, 188160, 5]]], 'I': [[0, 1, 940800], [[8, 840, 1120], [960, 840, 1120]], [[912, 840, 1120], [228, 840, 1120]]], 'O': [[0, 1, 940800], [[0, 15, 62720], [0, 15, 62720]], [[10, 840, 1120], [3, 840, 1120]]]}<single_stall_cycle />{'W': [[-1], [-188158, -188100], [-188100, -188145]], 'I': [[-1], [-832, 120], [72, -612]], 'O': [[-1], [-15, -15], [-830, -837]]}<single_stall_count />{'W': [940799, 4, 4], 'I': [940799, 1119, 1119], 'O': [940800, 62720, 1120]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [240, 240], 'I': [939960, 939960], 'O': [0, 11200]}, 1: {'W': [240, 0], 'I': [939960, 0], 'O': [11200, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-600, 10600], [-940800, -929600]], 1: [[10600, -940800], [-929600, -940800]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />6.264</simulation></root>