Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/vivado_sdk_installed/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto e2a470879dbe466f8f279fbc180405c7 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gray_code_counter_tb_behav xil_defaultlib.gray_code_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/test/test.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/P35_matrix/test/test.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gray_code_counter
Compiling module xil_defaultlib.gray_code_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gray_code_counter_tb_behav
