<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_DD4BC82B-8461-463B-8EB1-8D83469C3553"><title>VCCSA</title><body><section id="SECTION_02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_DD4BC82B-8461-463B-8EB1-8D83469C3553_02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_DD4BC82B-8461-463B-8EB1-8D83469C3553_02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Design solid planes for a continuous current flow path from VR output to BGA.</p><p>Please see reference image as an example of feasible placement.</p></entry><entry><p>T3_PCB_VCCSA_1e</p></entry></row><row><entry><p>2</p></entry><entry><p>Adjacent solid ground to power planes for good return path.</p></entry><entry><p /></entry></row><row><entry><p>3</p></entry><entry><p>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</p></entry><entry><p /></entry></row><row><entry><p>4</p></entry><entry><p>Populate minimum 16 PTHs under the BGA to achieve optimum performance, see diagram for recommended locations.</p></entry><entry><p>T3_PCB_VCCSA_4e</p></entry></row><row><entry><p>5</p></entry><entry><p>The VCCSA rail required to meet the R-path = 4.7mOhm at the furthest end of Layer3, as shown. This can be achieved with the core routing as recommended.</p></entry><entry><p>T3_PCB_VCCSA_5e</p></entry></row></tbody></tgroup></table><fig id="FIG_t3_pcb_vccsa_1e_1"><title>T3_PCB_VCCSA_1e</title><image href="FIG_t3_pcb_vccsa_1e_1.png" scalefit="yes" id="IMG_t3_pcb_vccsa_1e_1_png" /></fig><fig id="FIG_t3_pcb_vccsa_4e_1"><title>T3_PCB_VCCSA_4e</title><image href="FIG_t3_pcb_vccsa_4e_1.png" scalefit="yes" id="IMG_t3_pcb_vccsa_4e_1_png" /></fig><fig id="FIG_t3_pcb_vccsa_5e_1"><title>T3_PCB_VCCSA_5e</title><image href="FIG_t3_pcb_vccsa_5e_1.png" scalefit="yes" id="IMG_t3_pcb_vccsa_5e_1_png" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_DD4BC82B-8461-463B-8EB1-8D83469C3553_02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>1. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</p></entry></row><row><entry><p>2. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_DD4BC82B-8461-463B-8EB1-8D83469C3553_02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary side</p></entry><entry><p>7343</p></entry><entry><p>330 uF</p></entry><entry><p>1</p></entry><entry><p>Recommended capacitor ESR = 4.5 mOhm</p></entry><entry><p>T3_PCB_VCCSA_2e</p></entry></row><row><entry><p>Primary side</p></entry><entry><p>7343</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>These are compensation caps for the socket.</p></entry><entry><p>T3_PCB_VCCSA_2e</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402</p></entry><entry><p>10 uF</p></entry><entry><p>3</p></entry><entry><p>Place directly under BGA.</p></entry><entry><p>T3_PCB_VCCSA_3e</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402</p></entry><entry><p>Place holder</p></entry><entry><p>6</p></entry><entry><p>These placeholders can be placed near to package edge wherever there are spaces.</p></entry><entry><p>T3_PCB_VCCSA_3e</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>22 uF</p></entry><entry><p>3</p></entry><entry><p>Place at least 2x0603 cap under BGA, the rest place close to the package egde.</p></entry><entry><p>T3_PCB_VCCSA_3e</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>Placeholder</p></entry><entry><p>4</p></entry><entry><p>These placeholders can be placed near to package edge wherever there are spaces.</p></entry><entry><p>T3_PCB_VCCSA_3e</p></entry></row></tbody></tgroup></table><fig id="FIG_t3_pcb_vccsa_2e_1"><title>T3_PCB_VCCSA_2e</title><image href="FIG_t3_pcb_vccsa_2e_1.png" scalefit="yes" id="IMG_t3_pcb_vccsa_2e_1_png" /></fig><fig id="FIG_t3_pcb_vccsa_3e_1"><title>T3_PCB_VCCSA_3e</title><image href="FIG_t3_pcb_vccsa_3e_1.png" scalefit="yes" id="IMG_t3_pcb_vccsa_3e_1_png" /></fig></section></body></topic>