
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.43

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency _221_/CK ^
  -0.07 target latency parallel_out[3]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_right_count[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_right_count[1]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.50    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.38    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   14.24    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X2)
     4   12.12    0.01    0.10    0.17 v shift_right_count[1]$_SDFFE_PN0N_/Q (DFF_X2)
                                         shift_right_count[1] (net)
                  0.01    0.00    0.17 v _136_/A2 (AOI22_X4)
     4    6.80    0.01    0.03    0.19 ^ _136_/ZN (AOI22_X4)
                                         _076_ (net)
                  0.01    0.00    0.19 ^ _206_/A2 (NOR2_X1)
     1    1.30    0.01    0.01    0.20 v _206_/ZN (NOR2_X1)
                                         _027_ (net)
                  0.01    0.00    0.20 v shift_right_count[1]$_SDFFE_PN0N_/D (DFF_X2)
                                  0.20   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.50    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.38    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   14.24    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X2)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: shift_right_count[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.50    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.38    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   14.24    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X2)
     4   13.30    0.02    0.13    0.19 ^ shift_right_count[1]$_SDFFE_PN0N_/Q (DFF_X2)
                                         shift_right_count[1] (net)
                  0.02    0.00    0.19 ^ _213_/B (HA_X1)
     1    3.79    0.01    0.04    0.23 ^ _213_/CO (HA_X1)
                                         _112_ (net)
                  0.01    0.00    0.23 ^ _214_/B (HA_X1)
     2    7.28    0.02    0.05    0.28 ^ _214_/CO (HA_X1)
                                         _114_ (net)
                  0.02    0.00    0.28 ^ _130_/A (INV_X2)
     2    4.20    0.01    0.01    0.29 v _130_/ZN (INV_X2)
                                         _070_ (net)
                  0.01    0.00    0.29 v _131_/A2 (NAND2_X2)
     5   12.17    0.02    0.03    0.32 ^ _131_/ZN (NAND2_X2)
                                         _071_ (net)
                  0.02    0.00    0.32 ^ _132_/S (MUX2_X1)
     2    7.79    0.02    0.07    0.39 v _132_/Z (MUX2_X1)
                                         _072_ (net)
                  0.02    0.00    0.39 v _136_/B1 (AOI22_X4)
     4    6.80    0.02    0.04    0.44 ^ _136_/ZN (AOI22_X4)
                                         _076_ (net)
                  0.02    0.00    0.44 ^ _160_/A2 (OR2_X1)
     2    6.67    0.02    0.04    0.48 ^ _160_/ZN (OR2_X1)
                                         _116_ (net)
                  0.02    0.00    0.48 ^ _215_/A (HA_X1)
     2    3.76    0.03    0.06    0.54 ^ _215_/S (HA_X1)
                                         _119_ (net)
                  0.03    0.00    0.54 ^ _151_/A (INV_X1)
     2    2.02    0.01    0.01    0.55 v _151_/ZN (INV_X1)
                                         _087_ (net)
                  0.01    0.00    0.55 v _152_/B (MUX2_X1)
     1    1.29    0.01    0.06    0.60 v _152_/Z (MUX2_X1)
                                         _001_ (net)
                  0.01    0.00    0.60 v _219_/D (DFF_X1)
                                  0.60   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.50    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.38    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    11   15.02    0.01    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    1.07 ^ _219_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: shift_right_count[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.50    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.38    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   14.24    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X2)
     4   13.30    0.02    0.13    0.19 ^ shift_right_count[1]$_SDFFE_PN0N_/Q (DFF_X2)
                                         shift_right_count[1] (net)
                  0.02    0.00    0.19 ^ _213_/B (HA_X1)
     1    3.79    0.01    0.04    0.23 ^ _213_/CO (HA_X1)
                                         _112_ (net)
                  0.01    0.00    0.23 ^ _214_/B (HA_X1)
     2    7.28    0.02    0.05    0.28 ^ _214_/CO (HA_X1)
                                         _114_ (net)
                  0.02    0.00    0.28 ^ _130_/A (INV_X2)
     2    4.20    0.01    0.01    0.29 v _130_/ZN (INV_X2)
                                         _070_ (net)
                  0.01    0.00    0.29 v _131_/A2 (NAND2_X2)
     5   12.17    0.02    0.03    0.32 ^ _131_/ZN (NAND2_X2)
                                         _071_ (net)
                  0.02    0.00    0.32 ^ _132_/S (MUX2_X1)
     2    7.79    0.02    0.07    0.39 v _132_/Z (MUX2_X1)
                                         _072_ (net)
                  0.02    0.00    0.39 v _136_/B1 (AOI22_X4)
     4    6.80    0.02    0.04    0.44 ^ _136_/ZN (AOI22_X4)
                                         _076_ (net)
                  0.02    0.00    0.44 ^ _160_/A2 (OR2_X1)
     2    6.67    0.02    0.04    0.48 ^ _160_/ZN (OR2_X1)
                                         _116_ (net)
                  0.02    0.00    0.48 ^ _215_/A (HA_X1)
     2    3.76    0.03    0.06    0.54 ^ _215_/S (HA_X1)
                                         _119_ (net)
                  0.03    0.00    0.54 ^ _151_/A (INV_X1)
     2    2.02    0.01    0.01    0.55 v _151_/ZN (INV_X1)
                                         _087_ (net)
                  0.01    0.00    0.55 v _152_/B (MUX2_X1)
     1    1.29    0.01    0.06    0.60 v _152_/Z (MUX2_X1)
                                         _001_ (net)
                  0.01    0.00    0.60 v _219_/D (DFF_X1)
                                  0.60   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.50    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.38    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    11   15.02    0.01    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    1.07 ^ _219_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.1317070722579956

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6634

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
11.950848579406738

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8654

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_right_count[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X2)
   0.13    0.19 ^ shift_right_count[1]$_SDFFE_PN0N_/Q (DFF_X2)
   0.04    0.23 ^ _213_/CO (HA_X1)
   0.05    0.28 ^ _214_/CO (HA_X1)
   0.01    0.29 v _130_/ZN (INV_X2)
   0.03    0.32 ^ _131_/ZN (NAND2_X2)
   0.07    0.39 v _132_/Z (MUX2_X1)
   0.04    0.44 ^ _136_/ZN (AOI22_X4)
   0.04    0.48 ^ _160_/ZN (OR2_X1)
   0.06    0.54 ^ _215_/S (HA_X1)
   0.01    0.55 v _151_/ZN (INV_X1)
   0.06    0.60 v _152_/Z (MUX2_X1)
   0.00    0.60 v _219_/D (DFF_X1)
           0.60   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ _219_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.04    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.60   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: shift_right_count[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_right_count[1]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X2)
   0.10    0.17 v shift_right_count[1]$_SDFFE_PN0N_/Q (DFF_X2)
   0.03    0.19 ^ _136_/ZN (AOI22_X4)
   0.01    0.20 v _206_/ZN (NOR2_X1)
   0.00    0.20 v shift_right_count[1]$_SDFFE_PN0N_/D (DFF_X2)
           0.20   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X2)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.20   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0657

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0651

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.6050

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.4251

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
70.264463

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.31e-04   3.56e-06   1.54e-06   1.36e-04  50.8%
Combinational          3.10e-05   2.24e-05   3.54e-06   5.69e-05  21.3%
Clock                  3.41e-05   4.07e-05   1.20e-07   7.49e-05  28.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.96e-04   6.66e-05   5.20e-06   2.68e-04 100.0%
                          73.2%      24.9%       1.9%
