{"Source Block": ["serv/rtl/serv_regfile.v@12:22@HdlIdDef", "   output wire \t    o_rs2);\n\n   reg [4:0]   raddr = 5'd1;\n   reg [4:0]   waddr = 5'd0;\n\n   wire [31:0]  rs;\n\n   reg [31:0] mask;\n\n   always @(i_rd_addr)\n     mask = ~(1 << i_rd_addr);\n"], "Clone Blocks": [["serv/rtl/serv_regfile.v@14:24", "   reg [4:0]   raddr = 5'd1;\n   reg [4:0]   waddr = 5'd0;\n\n   wire [31:0]  rs;\n\n   reg [31:0] mask;\n\n   always @(i_rd_addr)\n     mask = ~(1 << i_rd_addr);\n\n   SB_RAM40_4K rf0\n"], ["serv/rtl/serv_regfile.v@10:20", "   input wire \t    i_rs_en,\n   output wire \t    o_rs1,\n   output wire \t    o_rs2);\n\n   reg [4:0]   raddr = 5'd1;\n   reg [4:0]   waddr = 5'd0;\n\n   wire [31:0]  rs;\n\n   reg [31:0] mask;\n\n"]], "Diff Content": {"Delete": [], "Add": [[17, "   wire [4:0] \traddr2 = raddr & {5{i_rs_en}};\n"]]}}