# Benchmark "one_slot_break_dvr" written by ABC on Sun Jul 13 20:25:39 2025
.model one_slot_break_dvr
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs_valid

.latch        n70 dataReg[0]  0
.latch        n75 dataReg[1]  0
.latch        n80 dataReg[2]  0
.latch        n85 dataReg[3]  0
.latch        n90 dataReg[4]  0
.latch        n95 dataReg[5]  0
.latch       n100 dataReg[6]  0
.latch       n105 dataReg[7]  0
.latch       n110 dataReg[8]  0
.latch       n115 dataReg[9]  0
.latch       n120 dataReg[10]  0
.latch       n125 dataReg[11]  0
.latch       n130 dataReg[12]  0
.latch       n135 dataReg[13]  0
.latch       n140 control.outputValid  0
.latch       n145 control.inputReady  1

.names ins_valid control.inputReady new_n83
11 1
.names dataReg[0] new_n83 new_n84
10 1
.names ins[0] new_n83 new_n85_1
11 1
.names new_n84 new_n85_1 new_n86
00 1
.names rst new_n86 n70
00 1
.names dataReg[1] new_n83 new_n88
10 1
.names ins[1] new_n83 new_n89
11 1
.names new_n88 new_n89 new_n90_1
00 1
.names rst new_n90_1 n75
00 1
.names dataReg[2] new_n83 new_n92
10 1
.names ins[2] new_n83 new_n93
11 1
.names new_n92 new_n93 new_n94
00 1
.names rst new_n94 n80
00 1
.names dataReg[3] new_n83 new_n96
10 1
.names ins[3] new_n83 new_n97
11 1
.names new_n96 new_n97 new_n98
00 1
.names rst new_n98 n85
00 1
.names dataReg[4] new_n83 new_n100_1
10 1
.names ins[4] new_n83 new_n101
11 1
.names new_n100_1 new_n101 new_n102
00 1
.names rst new_n102 n90
00 1
.names dataReg[5] new_n83 new_n104
10 1
.names ins[5] new_n83 new_n105_1
11 1
.names new_n104 new_n105_1 new_n106
00 1
.names rst new_n106 n95
00 1
.names dataReg[6] new_n83 new_n108
10 1
.names ins[6] new_n83 new_n109
11 1
.names new_n108 new_n109 new_n110_1
00 1
.names rst new_n110_1 n100
00 1
.names dataReg[7] new_n83 new_n112
10 1
.names ins[7] new_n83 new_n113
11 1
.names new_n112 new_n113 new_n114
00 1
.names rst new_n114 n105
00 1
.names dataReg[8] new_n83 new_n116
10 1
.names ins[8] new_n83 new_n117
11 1
.names new_n116 new_n117 new_n118
00 1
.names rst new_n118 n110
00 1
.names dataReg[9] new_n83 new_n120_1
10 1
.names ins[9] new_n83 new_n121
11 1
.names new_n120_1 new_n121 new_n122
00 1
.names rst new_n122 n115
00 1
.names dataReg[10] new_n83 new_n124
10 1
.names ins[10] new_n83 new_n125_1
11 1
.names new_n124 new_n125_1 new_n126
00 1
.names rst new_n126 n120
00 1
.names dataReg[11] new_n83 new_n128
10 1
.names ins[11] new_n83 new_n129
11 1
.names new_n128 new_n129 new_n130_1
00 1
.names rst new_n130_1 n125
00 1
.names dataReg[12] new_n83 new_n132
10 1
.names ins[12] new_n83 new_n133
11 1
.names new_n132 new_n133 new_n134
00 1
.names rst new_n134 n130
00 1
.names dataReg[13] new_n83 new_n136
10 1
.names ins[13] new_n83 new_n137
11 1
.names new_n136 new_n137 new_n138
00 1
.names rst new_n138 n135
00 1
.names outs_ready control.outputValid new_n140_1
01 1
.names new_n83 new_n140_1 new_n141
00 1
.names rst new_n141 n140
00 1
.names n140 n145
0 1
.names control.inputReady ins_ready
1 1
.names dataReg[0] outs[0]
1 1
.names dataReg[1] outs[1]
1 1
.names dataReg[2] outs[2]
1 1
.names dataReg[3] outs[3]
1 1
.names dataReg[4] outs[4]
1 1
.names dataReg[5] outs[5]
1 1
.names dataReg[6] outs[6]
1 1
.names dataReg[7] outs[7]
1 1
.names dataReg[8] outs[8]
1 1
.names dataReg[9] outs[9]
1 1
.names dataReg[10] outs[10]
1 1
.names dataReg[11] outs[11]
1 1
.names dataReg[12] outs[12]
1 1
.names dataReg[13] outs[13]
1 1
.names control.outputValid outs_valid
1 1
.end
