
elisa3-aseba.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000bec  00800200  00007260  00007314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00007260  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000e2c  00800dec  00800dec  00007f00  2**0
                  ALLOC
  3 .eeprom       00000802  00810000  00810000  00007f00  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .stab         000026dc  00000000  00000000  00008704  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      00000953  00000000  00000000  0000ade0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_aranges 00000318  00000000  00000000  0000b733  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000019f9  00000000  00000000  0000ba4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00007573  00000000  00000000  0000d444  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001df4  00000000  00000000  000149b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000066ff  00000000  00000000  000167ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00000c30  00000000  00000000  0001ceac  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000274d  00000000  00000000  0001dadc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000047d3  00000000  00000000  00020229  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_pubtypes 000004f8  00000000  00000000  000249fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000180  00000000  00000000  00024ef4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__ctors_end>
       4:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
       8:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
       c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      10:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      14:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      18:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      1c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      20:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      24:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      28:	0c 94 42 2b 	jmp	0x5684	; 0x5684 <__vector_10>
      2c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      30:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      34:	0c 94 76 2b 	jmp	0x56ec	; 0x56ec <__vector_13>
      38:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      3c:	0c 94 a4 2a 	jmp	0x5548	; 0x5548 <__vector_15>
      40:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      44:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      48:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      4c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      50:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      54:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      58:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      5c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      60:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      64:	0c 94 90 09 	jmp	0x1320	; 0x1320 <__vector_25>
      68:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      6c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      70:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      74:	0c 94 9e 0f 	jmp	0x1f3c	; 0x1f3c <__vector_29>
      78:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      7c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      80:	0c 94 9e 08 	jmp	0x113c	; 0x113c <__vector_32>
      84:	0c 94 b4 08 	jmp	0x1168	; 0x1168 <__vector_33>
      88:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      8c:	0c 94 1b 08 	jmp	0x1036	; 0x1036 <__vector_35>
      90:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      94:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      98:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      9c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      a0:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      a4:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      a8:	0c 94 ef 07 	jmp	0xfde	; 0xfde <__vector_42>
      ac:	0c 94 05 08 	jmp	0x100a	; 0x100a <__vector_43>
      b0:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      b4:	0c 94 62 07 	jmp	0xec4	; 0xec4 <__vector_45>
      b8:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      bc:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      c0:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      c4:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      c8:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      cc:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      d0:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      d4:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      d8:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      dc:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      e0:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      e4:	20 1a       	sub	r2, r16
      e6:	28 1a       	sub	r2, r24
      e8:	30 1a       	sub	r3, r16
      ea:	34 1a       	sub	r3, r20
      ec:	38 1a       	sub	r3, r24
      ee:	40 1a       	sub	r4, r16
      f0:	5f 1a       	sub	r5, r31
      f2:	63 1a       	sub	r6, r19
      f4:	67 1a       	sub	r6, r23
      f6:	6b 1a       	sub	r6, r27
      f8:	6f 1a       	sub	r6, r31
      fa:	75 1a       	sub	r7, r21
      fc:	7b 1a       	sub	r7, r27
      fe:	81 1a       	sub	r8, r17
     100:	87 1a       	sub	r8, r23
     102:	8d 1a       	sub	r8, r29
     104:	93 1a       	sub	r9, r19
     106:	96 1a       	sub	r9, r22
     108:	a6 2d       	mov	r26, r6
     10a:	71 2d       	mov	r23, r1
     10c:	b2 2c       	mov	r11, r2
     10e:	60 2d       	mov	r22, r0
     110:	45 2d       	mov	r20, r5
     112:	a9 2c       	mov	r10, r9
     114:	22 2d       	mov	r18, r2
     116:	91 2d       	mov	r25, r1
     118:	e1 2c       	mov	r14, r1
     11a:	82 2d       	mov	r24, r2
     11c:	0d 2e       	mov	r0, r29
     11e:	0d 2e       	mov	r0, r29
     120:	0d 2e       	mov	r0, r29
     122:	0d 2e       	mov	r0, r29
     124:	0d 2e       	mov	r0, r29
     126:	0d 2e       	mov	r0, r29
     128:	e7 2d       	mov	r30, r7
     12a:	eb 2d       	mov	r30, r11
     12c:	0d 2e       	mov	r0, r29
     12e:	0d 2e       	mov	r0, r29
     130:	0d 2e       	mov	r0, r29
     132:	0d 2e       	mov	r0, r29
     134:	0d 2e       	mov	r0, r29
     136:	0d 2e       	mov	r0, r29
     138:	0d 2e       	mov	r0, r29
     13a:	0d 2e       	mov	r0, r29
     13c:	0d 2e       	mov	r0, r29
     13e:	0d 2e       	mov	r0, r29
     140:	0d 2e       	mov	r0, r29
     142:	0d 2e       	mov	r0, r29
     144:	e1 2c       	mov	r14, r1
     146:	b2 2c       	mov	r11, r2
     148:	06 2e       	mov	r0, r22
     14a:	01 2e       	mov	r0, r17
     14c:	0d 2e       	mov	r0, r29
     14e:	0d 2e       	mov	r0, r29
     150:	0d 2e       	mov	r0, r29
     152:	0d 2e       	mov	r0, r29
     154:	0d 2e       	mov	r0, r29
     156:	0d 2e       	mov	r0, r29
     158:	0d 2e       	mov	r0, r29
     15a:	0d 2e       	mov	r0, r29
     15c:	0d 2e       	mov	r0, r29
     15e:	0d 2e       	mov	r0, r29
     160:	0d 2e       	mov	r0, r29
     162:	0d 2e       	mov	r0, r29
     164:	45 2d       	mov	r20, r5
     166:	22 2d       	mov	r18, r2
     168:	0d 2e       	mov	r0, r29
     16a:	0d 2e       	mov	r0, r29
     16c:	a6 2d       	mov	r26, r6
     16e:	a9 2c       	mov	r10, r9
     170:	ee 2d       	mov	r30, r14
     172:	08 4a       	sbci	r16, 0xA8	; 168
     174:	d7 3b       	cpi	r29, 0xB7	; 183
     176:	3b ce       	rjmp	.-906    	; 0xfffffdee <__eeprom_end+0xff7ef5ec>
     178:	01 6e       	ori	r16, 0xE1	; 225
     17a:	84 bc       	out	0x24, r8	; 36
     17c:	bf fd       	.word	0xfdbf	; ????
     17e:	c1 2f       	mov	r28, r17
     180:	3d 6c       	ori	r19, 0xCD	; 205
     182:	74 31       	cpi	r23, 0x14	; 20
     184:	9a bd       	out	0x2a, r25	; 42
     186:	56 83       	std	Z+6, r21	; 0x06
     188:	3d da       	rcall	.-2950   	; 0xfffff604 <__eeprom_end+0xff7eee02>
     18a:	3d 00       	.word	0x003d	; ????
     18c:	c7 7f       	andi	r28, 0xF7	; 247
     18e:	11 be       	out	0x31, r1	; 49
     190:	d9 e4       	ldi	r29, 0x49	; 73
     192:	bb 4c       	sbci	r27, 0xCB	; 203
     194:	3e 91       	ld	r19, -X
     196:	6b aa       	std	Y+51, r6	; 0x33
     198:	aa be       	out	0x3a, r10	; 58
     19a:	00 00       	nop
     19c:	00 80       	ld	r0, Z
     19e:	3f 00       	.word	0x003f	; ????

000001a0 <__ctors_end>:
     1a0:	11 24       	eor	r1, r1
     1a2:	1f be       	out	0x3f, r1	; 63
     1a4:	cf ef       	ldi	r28, 0xFF	; 255
     1a6:	d1 e2       	ldi	r29, 0x21	; 33
     1a8:	de bf       	out	0x3e, r29	; 62
     1aa:	cd bf       	out	0x3d, r28	; 61
     1ac:	00 e0       	ldi	r16, 0x00	; 0
     1ae:	0c bf       	out	0x3c, r16	; 60

000001b0 <__do_copy_data>:
     1b0:	1d e0       	ldi	r17, 0x0D	; 13
     1b2:	a0 e0       	ldi	r26, 0x00	; 0
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	e0 e6       	ldi	r30, 0x60	; 96
     1b8:	f2 e7       	ldi	r31, 0x72	; 114
     1ba:	02 c0       	rjmp	.+4      	; 0x1c0 <.do_copy_data_start>

000001bc <.do_copy_data_loop>:
     1bc:	05 90       	lpm	r0, Z+
     1be:	0d 92       	st	X+, r0

000001c0 <.do_copy_data_start>:
     1c0:	ac 3e       	cpi	r26, 0xEC	; 236
     1c2:	b1 07       	cpc	r27, r17
     1c4:	d9 f7       	brne	.-10     	; 0x1bc <.do_copy_data_loop>

000001c6 <__do_clear_bss>:
     1c6:	1c e1       	ldi	r17, 0x1C	; 28
     1c8:	ac ee       	ldi	r26, 0xEC	; 236
     1ca:	bd e0       	ldi	r27, 0x0D	; 13
     1cc:	01 c0       	rjmp	.+2      	; 0x1d0 <.do_clear_bss_start>

000001ce <.do_clear_bss_loop>:
     1ce:	1d 92       	st	X+, r1

000001d0 <.do_clear_bss_start>:
     1d0:	a8 31       	cpi	r26, 0x18	; 24
     1d2:	b1 07       	cpc	r27, r17
     1d4:	e1 f7       	brne	.-8      	; 0x1ce <.do_clear_bss_loop>
     1d6:	0e 94 b6 03 	call	0x76c	; 0x76c <main>
     1da:	0c 94 2f 39 	jmp	0x725e	; 0x725e <_exit>

000001de <__bad_interrupt>:
     1de:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001e2 <AsebaGetVMDescription>:
};

const AsebaVMDescription* AsebaGetVMDescription(AsebaVMState *vm)
{
	return &vmDescription;
}	
     1e2:	87 e8       	ldi	r24, 0x87	; 135
     1e4:	92 e0       	ldi	r25, 0x02	; 2
     1e6:	08 95       	ret

000001e8 <AsebaGetLocalEventsDescriptions>:
};

const AsebaLocalEventDescription * AsebaGetLocalEventsDescriptions(AsebaVMState *vm)
{
	return localEvents;
}
     1e8:	85 ec       	ldi	r24, 0xC5	; 197
     1ea:	93 e0       	ldi	r25, 0x03	; 3
     1ec:	08 95       	ret

000001ee <AsebaPutVmToSleep>:
	ASEBA_NATIVES_STD_FUNCTIONS,
};

void AsebaPutVmToSleep(AsebaVMState *vm)
{
}
     1ee:	08 95       	ret

000001f0 <AsebaNativeFunction>:

void AsebaNativeFunction(AsebaVMState *vm, uint16 id)
{
	nativeFunctions[id](vm);
     1f0:	66 0f       	add	r22, r22
     1f2:	77 1f       	adc	r23, r23
     1f4:	61 5d       	subi	r22, 0xD1	; 209
     1f6:	7c 4f       	sbci	r23, 0xFC	; 252
     1f8:	db 01       	movw	r26, r22
     1fa:	ed 91       	ld	r30, X+
     1fc:	fc 91       	ld	r31, X
     1fe:	19 95       	eicall
}
     200:	08 95       	ret

00000202 <AsebaGetNativeFunctionsDescriptions>:

const AsebaNativeFunctionDescription * const * AsebaGetNativeFunctionsDescriptions(AsebaVMState *vm)
{
	return nativeFunctionsDescription;
}	
     202:	85 e0       	ldi	r24, 0x05	; 5
     204:	93 e0       	ldi	r25, 0x03	; 3
     206:	08 95       	ret

00000208 <uartSendUInt8>:

void uartSendUInt8(uint8 value)
{
	usart0Transmit(value, 0);
     208:	60 e0       	ldi	r22, 0x00	; 0
     20a:	0e 94 58 09 	call	0x12b0	; 0x12b0 <usart0Transmit>
}
     20e:	08 95       	ret

00000210 <uartSendUInt16>:

void uartSendUInt16(uint16 value)
{
     210:	df 93       	push	r29
     212:	cf 93       	push	r28
     214:	0f 92       	push	r0
     216:	cd b7       	in	r28, 0x3d	; 61
     218:	de b7       	in	r29, 0x3e	; 62
	usart0Transmit(value&0xFF, 0);
     21a:	60 e0       	ldi	r22, 0x00	; 0
     21c:	99 83       	std	Y+1, r25	; 0x01
     21e:	0e 94 58 09 	call	0x12b0	; 0x12b0 <usart0Transmit>
	usart0Transmit((value>>8)&0xFF, 0);
     222:	99 81       	ldd	r25, Y+1	; 0x01
     224:	89 2f       	mov	r24, r25
     226:	60 e0       	ldi	r22, 0x00	; 0
     228:	0e 94 58 09 	call	0x12b0	; 0x12b0 <usart0Transmit>
}
     22c:	0f 90       	pop	r0
     22e:	cf 91       	pop	r28
     230:	df 91       	pop	r29
     232:	08 95       	ret

00000234 <AsebaSendBuffer>:

void AsebaSendBuffer(AsebaVMState *vm, const uint8* data, uint16 length)
{
     234:	ef 92       	push	r14
     236:	ff 92       	push	r15
     238:	0f 93       	push	r16
     23a:	1f 93       	push	r17
     23c:	cf 93       	push	r28
     23e:	df 93       	push	r29
     240:	eb 01       	movw	r28, r22
     242:	7a 01       	movw	r14, r20
	uartSendUInt16(length - 2);
     244:	ca 01       	movw	r24, r20
     246:	02 97       	sbiw	r24, 0x02	; 2
     248:	0e 94 08 01 	call	0x210	; 0x210 <uartSendUInt16>
	uartSendUInt16(vmState.nodeId);
     24c:	80 91 cd 02 	lds	r24, 0x02CD
     250:	90 91 ce 02 	lds	r25, 0x02CE
     254:	0e 94 08 01 	call	0x210	; 0x210 <uartSendUInt16>
	uint16 i;
	for (i = 0; i < length; i++)
     258:	00 e0       	ldi	r16, 0x00	; 0
     25a:	10 e0       	ldi	r17, 0x00	; 0
     25c:	05 c0       	rjmp	.+10     	; 0x268 <AsebaSendBuffer+0x34>
		uartSendUInt8(*data++);
     25e:	89 91       	ld	r24, Y+
     260:	0e 94 04 01 	call	0x208	; 0x208 <uartSendUInt8>
void AsebaSendBuffer(AsebaVMState *vm, const uint8* data, uint16 length)
{
	uartSendUInt16(length - 2);
	uartSendUInt16(vmState.nodeId);
	uint16 i;
	for (i = 0; i < length; i++)
     264:	0f 5f       	subi	r16, 0xFF	; 255
     266:	1f 4f       	sbci	r17, 0xFF	; 255
     268:	0e 15       	cp	r16, r14
     26a:	1f 05       	cpc	r17, r15
     26c:	c0 f3       	brcs	.-16     	; 0x25e <AsebaSendBuffer+0x2a>
		uartSendUInt8(*data++);
}	
     26e:	df 91       	pop	r29
     270:	cf 91       	pop	r28
     272:	1f 91       	pop	r17
     274:	0f 91       	pop	r16
     276:	ff 90       	pop	r15
     278:	ef 90       	pop	r14
     27a:	08 95       	ret

0000027c <uartGetUInt8>:

uint8 uartGetUInt8()
{
     27c:	85 e6       	ldi	r24, 0x65	; 101
     27e:	90 e0       	ldi	r25, 0x00	; 0
	unsigned char c=1;
	unsigned int i=0;

	while(c) {

		ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {	// handle concurrent byteCount access
     280:	5f b7       	in	r21, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     282:	f8 94       	cli
	uint16 i;
	for (i = 0; i < length; i++)
		uartSendUInt8(*data++);
}	

uint8 uartGetUInt8()
     284:	41 e0       	ldi	r20, 0x01	; 1
     286:	20 91 11 17 	lds	r18, 0x1711
     28a:	30 91 12 17 	lds	r19, 0x1712
     28e:	21 15       	cp	r18, r1
     290:	31 05       	cpc	r19, r1
     292:	09 f0       	breq	.+2      	; 0x296 <uartGetUInt8+0x1a>
     294:	40 e0       	ldi	r20, 0x00	; 0
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     296:	5f bf       	out	0x3f, r21	; 63
    __asm__ volatile ("" ::: "memory");
     298:	01 97       	sbiw	r24, 0x01	; 1
			if(byteCount > 0) {				// (accessed here and within ISR rx interrupt)
				c=0;
			}
		}
		i++;
		if(i>100) {							// timeout
     29a:	29 f4       	brne	.+10     	; 0x2a6 <uartGetUInt8+0x2a>
			commError=1;
     29c:	81 e0       	ldi	r24, 0x01	; 1
     29e:	80 93 10 17 	sts	0x1710, r24
			return 0;
     2a2:	80 e0       	ldi	r24, 0x00	; 0
     2a4:	08 95       	ret
uint8 uartGetUInt8()
{
	unsigned char c=1;
	unsigned int i=0;

	while(c) {
     2a6:	44 23       	and	r20, r20
     2a8:	59 f7       	brne	.-42     	; 0x280 <uartGetUInt8+0x4>
			commError=1;
			return 0;
		}
	}

	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {		// handle concurent uartBuff and byteCount access
     2aa:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     2ac:	f8 94       	cli
		c = uartBuff[currByteIndex];
     2ae:	e0 91 14 18 	lds	r30, 0x1814
     2b2:	f0 e0       	ldi	r31, 0x00	; 0
     2b4:	ed 5e       	subi	r30, 0xED	; 237
     2b6:	f8 4e       	sbci	r31, 0xE8	; 232
     2b8:	80 81       	ld	r24, Z
		byteCount--;
     2ba:	20 91 11 17 	lds	r18, 0x1711
     2be:	30 91 12 17 	lds	r19, 0x1712
     2c2:	21 50       	subi	r18, 0x01	; 1
     2c4:	30 40       	sbci	r19, 0x00	; 0
     2c6:	30 93 12 17 	sts	0x1712, r19
     2ca:	20 93 11 17 	sts	0x1711, r18
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     2ce:	9f bf       	out	0x3f, r25	; 63
	}
	currByteIndex++;
     2d0:	90 91 14 18 	lds	r25, 0x1814
     2d4:	9f 5f       	subi	r25, 0xFF	; 255
     2d6:	90 93 14 18 	sts	0x1814, r25
	if(currByteIndex==UART_BUFF_SIZE) {		// circular buffer
		currByteIndex = 0;
	}

	return c;
}
     2da:	08 95       	ret

000002dc <uartGetUInt16>:

uint16 uartGetUInt16()
{
     2dc:	1f 93       	push	r17
	uint16 value;
	// little endian
	value = uartGetUInt8();
     2de:	0e 94 3e 01 	call	0x27c	; 0x27c <uartGetUInt8>
     2e2:	18 2f       	mov	r17, r24
	if(commError) {
     2e4:	80 91 10 17 	lds	r24, 0x1710
     2e8:	88 23       	and	r24, r24
     2ea:	69 f4       	brne	.+26     	; 0x306 <uartGetUInt16+0x2a>
		return 0;
	}
	value |= (uartGetUInt8() << 8);
     2ec:	0e 94 3e 01 	call	0x27c	; 0x27c <uartGetUInt8>
	if(commError) {
     2f0:	90 91 10 17 	lds	r25, 0x1710
     2f4:	99 23       	and	r25, r25
     2f6:	39 f4       	brne	.+14     	; 0x306 <uartGetUInt16+0x2a>

uint16 uartGetUInt16()
{
	uint16 value;
	// little endian
	value = uartGetUInt8();
     2f8:	21 2f       	mov	r18, r17
     2fa:	30 e0       	ldi	r19, 0x00	; 0
	if(commError) {
		return 0;
	}
	value |= (uartGetUInt8() << 8);
     2fc:	58 2f       	mov	r21, r24
     2fe:	40 e0       	ldi	r20, 0x00	; 0
     300:	24 2b       	or	r18, r20
     302:	35 2b       	or	r19, r21
	if(commError) {
		return 0;
	}
	return value;
     304:	02 c0       	rjmp	.+4      	; 0x30a <uartGetUInt16+0x2e>
	if(commError) {
		return 0;
	}
	value |= (uartGetUInt8() << 8);
	if(commError) {
		return 0;
     306:	20 e0       	ldi	r18, 0x00	; 0
     308:	30 e0       	ldi	r19, 0x00	; 0
	}
	return value;
}
     30a:	c9 01       	movw	r24, r18
     30c:	1f 91       	pop	r17
     30e:	08 95       	ret

00000310 <AsebaGetBuffer>:

uint16 AsebaGetBuffer(AsebaVMState *vm, uint8* data, uint16 maxLength, uint16* source)
{
     310:	ef 92       	push	r14
     312:	ff 92       	push	r15
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	cf 93       	push	r28
     31a:	df 93       	push	r29
     31c:	7b 01       	movw	r14, r22
     31e:	89 01       	movw	r16, r18

	uint16 ret = 0;

	uint16 len = uartGetUInt16() + 2;	// msg type + data
     320:	0e 94 6e 01 	call	0x2dc	; 0x2dc <uartGetUInt16>

	if(commError) {
     324:	20 91 10 17 	lds	r18, 0x1710
     328:	22 23       	and	r18, r18
     32a:	c9 f4       	brne	.+50     	; 0x35e <AsebaGetBuffer+0x4e>
uint16 AsebaGetBuffer(AsebaVMState *vm, uint8* data, uint16 maxLength, uint16* source)
{

	uint16 ret = 0;

	uint16 len = uartGetUInt16() + 2;	// msg type + data
     32c:	ec 01       	movw	r28, r24
     32e:	22 96       	adiw	r28, 0x02	; 2

	if(commError) {
		commError = 0;
		return 0;
	}
	if(len <= 2) {
     330:	c3 30       	cpi	r28, 0x03	; 3
     332:	d1 05       	cpc	r29, r1
     334:	e8 f0       	brcs	.+58     	; 0x370 <AsebaGetBuffer+0x60>
		return 0;
	}

	*source = uartGetUInt16();
     336:	0e 94 6e 01 	call	0x2dc	; 0x2dc <uartGetUInt16>
     33a:	f8 01       	movw	r30, r16
     33c:	91 83       	std	Z+1, r25	; 0x01
     33e:	80 83       	st	Z, r24
	if(commError) {
     340:	80 91 10 17 	lds	r24, 0x1710
     344:	88 23       	and	r24, r24
     346:	59 f4       	brne	.+22     	; 0x35e <AsebaGetBuffer+0x4e>
     348:	00 e0       	ldi	r16, 0x00	; 0
     34a:	10 e0       	ldi	r17, 0x00	; 0
		return 0;
	}	
	
	uint16 i;
	for (i = 0; i < len; i++) {
		data[i] = uartGetUInt8();
     34c:	0e 94 3e 01 	call	0x27c	; 0x27c <uartGetUInt8>
     350:	f7 01       	movw	r30, r14
     352:	81 93       	st	Z+, r24
     354:	7f 01       	movw	r14, r30
		if(commError) {
     356:	80 91 10 17 	lds	r24, 0x1710
     35a:	88 23       	and	r24, r24
     35c:	19 f0       	breq	.+6      	; 0x364 <AsebaGetBuffer+0x54>
			commError = 0;
     35e:	10 92 10 17 	sts	0x1710, r1
     362:	06 c0       	rjmp	.+12     	; 0x370 <AsebaGetBuffer+0x60>
		commError = 0;
		return 0;
	}	
	
	uint16 i;
	for (i = 0; i < len; i++) {
     364:	0f 5f       	subi	r16, 0xFF	; 255
     366:	1f 4f       	sbci	r17, 0xFF	; 255
     368:	0c 17       	cp	r16, r28
     36a:	1d 07       	cpc	r17, r29
     36c:	78 f3       	brcs	.-34     	; 0x34c <AsebaGetBuffer+0x3c>
     36e:	02 c0       	rjmp	.+4      	; 0x374 <AsebaGetBuffer+0x64>
	if(commError) {
		commError = 0;
		return 0;
	}
	if(len <= 2) {
		return 0;
     370:	c0 e0       	ldi	r28, 0x00	; 0
     372:	d0 e0       	ldi	r29, 0x00	; 0
	
	ret = len;

	return ret;

}	
     374:	ce 01       	movw	r24, r28
     376:	df 91       	pop	r29
     378:	cf 91       	pop	r28
     37a:	1f 91       	pop	r17
     37c:	0f 91       	pop	r16
     37e:	ff 90       	pop	r15
     380:	ef 90       	pop	r14
     382:	08 95       	ret

00000384 <updateRobotVariables>:

void updateRobotVariables() {
     384:	cf 92       	push	r12
     386:	df 92       	push	r13
     388:	ef 92       	push	r14
     38a:	ff 92       	push	r15
     38c:	0f 93       	push	r16
     38e:	1f 93       	push	r17
     390:	cf 93       	push	r28
     392:	df 93       	push	r29
	static int accState = 1;

	// motor
	static int leftSpeed = 0, rightSpeed = 0;

	if (elisa3Variables.leftSpeed != leftSpeed) {
     394:	80 91 93 1a 	lds	r24, 0x1A93
     398:	90 91 94 1a 	lds	r25, 0x1A94
     39c:	20 91 f0 0d 	lds	r18, 0x0DF0
     3a0:	30 91 f1 0d 	lds	r19, 0x0DF1
     3a4:	82 17       	cp	r24, r18
     3a6:	93 07       	cpc	r25, r19
     3a8:	89 f0       	breq	.+34     	; 0x3cc <updateRobotVariables+0x48>
		leftSpeed = CLAMP(elisa3Variables.leftSpeed, -100, 100);
     3aa:	85 36       	cpi	r24, 0x65	; 101
     3ac:	91 05       	cpc	r25, r1
     3ae:	14 f0       	brlt	.+4      	; 0x3b4 <updateRobotVariables+0x30>
     3b0:	84 e6       	ldi	r24, 0x64	; 100
     3b2:	90 e0       	ldi	r25, 0x00	; 0
     3b4:	2f ef       	ldi	r18, 0xFF	; 255
     3b6:	8c 39       	cpi	r24, 0x9C	; 156
     3b8:	92 07       	cpc	r25, r18
     3ba:	14 f4       	brge	.+4      	; 0x3c0 <updateRobotVariables+0x3c>
     3bc:	8c e9       	ldi	r24, 0x9C	; 156
     3be:	9f ef       	ldi	r25, 0xFF	; 255
     3c0:	90 93 f1 0d 	sts	0x0DF1, r25
     3c4:	80 93 f0 0d 	sts	0x0DF0, r24
		setLeftSpeed(leftSpeed);
     3c8:	0e 94 f4 06 	call	0xde8	; 0xde8 <setLeftSpeed>
	}
	if (elisa3Variables.rightSpeed != rightSpeed) {
     3cc:	80 91 95 1a 	lds	r24, 0x1A95
     3d0:	90 91 96 1a 	lds	r25, 0x1A96
     3d4:	20 91 ee 0d 	lds	r18, 0x0DEE
     3d8:	30 91 ef 0d 	lds	r19, 0x0DEF
     3dc:	82 17       	cp	r24, r18
     3de:	93 07       	cpc	r25, r19
     3e0:	89 f0       	breq	.+34     	; 0x404 <updateRobotVariables+0x80>
		rightSpeed = CLAMP(elisa3Variables.rightSpeed, -100, 100);
     3e2:	85 36       	cpi	r24, 0x65	; 101
     3e4:	91 05       	cpc	r25, r1
     3e6:	14 f0       	brlt	.+4      	; 0x3ec <updateRobotVariables+0x68>
     3e8:	84 e6       	ldi	r24, 0x64	; 100
     3ea:	90 e0       	ldi	r25, 0x00	; 0
     3ec:	3f ef       	ldi	r19, 0xFF	; 255
     3ee:	8c 39       	cpi	r24, 0x9C	; 156
     3f0:	93 07       	cpc	r25, r19
     3f2:	14 f4       	brge	.+4      	; 0x3f8 <updateRobotVariables+0x74>
     3f4:	8c e9       	ldi	r24, 0x9C	; 156
     3f6:	9f ef       	ldi	r25, 0xFF	; 255
     3f8:	90 93 ef 0d 	sts	0x0DEF, r25
     3fc:	80 93 ee 0d 	sts	0x0DEE, r24
		setRightSpeed(rightSpeed);
     400:	0e 94 2b 07 	call	0xe56	; 0xe56 <setRightSpeed>
	}
	handleMotorsWithSpeedController();
     404:	0e 94 3d 06 	call	0xc7a	; 0xc7a <handleMotorsWithSpeedController>

	if(proxUpdated) {
     408:	80 91 cf 16 	lds	r24, 0x16CF
     40c:	88 23       	and	r24, r24
     40e:	09 f4       	brne	.+2      	; 0x412 <updateRobotVariables+0x8e>
     410:	7b c0       	rjmp	.+246    	; 0x508 <updateRobotVariables+0x184>
		proxUpdated = 0;
     412:	10 92 cf 16 	sts	0x16CF, r1
     416:	07 e9       	ldi	r16, 0x97	; 151
     418:	1a e1       	ldi	r17, 0x1A	; 26
     41a:	5a e2       	ldi	r21, 0x2A	; 42
     41c:	e5 2e       	mov	r14, r21
     41e:	f1 2c       	mov	r15, r1
     420:	e0 0e       	add	r14, r16
     422:	f1 1e       	adc	r15, r17
     424:	40 ed       	ldi	r20, 0xD0	; 208
     426:	c4 2e       	mov	r12, r20
     428:	46 e1       	ldi	r20, 0x16	; 22
     42a:	d4 2e       	mov	r13, r20
		// leds and prox
		for (i = 0; i < 8; i++) {
     42c:	c0 e0       	ldi	r28, 0x00	; 0
     42e:	d0 e0       	ldi	r29, 0x00	; 0
			setGreenLed(i, elisa3Variables.greenLeds[i] ? 1 : 0);
     430:	f8 01       	movw	r30, r16
     432:	81 91       	ld	r24, Z+
     434:	91 91       	ld	r25, Z+
     436:	8f 01       	movw	r16, r30
     438:	61 e0       	ldi	r22, 0x01	; 1
     43a:	00 97       	sbiw	r24, 0x00	; 0
     43c:	09 f4       	brne	.+2      	; 0x440 <updateRobotVariables+0xbc>
     43e:	60 e0       	ldi	r22, 0x00	; 0
     440:	8c 2f       	mov	r24, r28
     442:	0e 94 ae 04 	call	0x95c	; 0x95c <setGreenLed>
			elisa3Variables.proxAmbient[i] = proximityValue[i*2];
     446:	fe 01       	movw	r30, r28
     448:	ee 0f       	add	r30, r30
     44a:	ff 1f       	adc	r31, r31
     44c:	ee 0f       	add	r30, r30
     44e:	ff 1f       	adc	r31, r31
     450:	e8 5c       	subi	r30, 0xC8	; 200
     452:	f9 4e       	sbci	r31, 0xE9	; 233
     454:	80 81       	ld	r24, Z
     456:	91 81       	ldd	r25, Z+1	; 0x01
     458:	f7 01       	movw	r30, r14
     45a:	81 93       	st	Z+, r24
     45c:	91 93       	st	Z+, r25
     45e:	7f 01       	movw	r14, r30
			elisa3Variables.prox[i] =  proximityResultLinear[i];
     460:	f6 01       	movw	r30, r12
     462:	81 91       	ld	r24, Z+
     464:	91 91       	ld	r25, Z+
     466:	6f 01       	movw	r12, r30
     468:	f8 01       	movw	r30, r16
     46a:	91 8f       	std	Z+25, r25	; 0x19
     46c:	80 8f       	std	Z+24, r24	; 0x18
	handleMotorsWithSpeedController();

	if(proxUpdated) {
		proxUpdated = 0;
		// leds and prox
		for (i = 0; i < 8; i++) {
     46e:	21 96       	adiw	r28, 0x01	; 1
     470:	c8 30       	cpi	r28, 0x08	; 8
     472:	d1 05       	cpc	r29, r1
     474:	e9 f6       	brne	.-70     	; 0x430 <updateRobotVariables+0xac>
			setGreenLed(i, elisa3Variables.greenLeds[i] ? 1 : 0);
			elisa3Variables.proxAmbient[i] = proximityValue[i*2];
			elisa3Variables.prox[i] =  proximityResultLinear[i];
		}
		for(i=0; i<4; i++) {
			elisa3Variables.groundAmbient[i] = proximityValue[(i+8)*2];
     476:	80 91 58 16 	lds	r24, 0x1658
     47a:	90 91 59 16 	lds	r25, 0x1659
     47e:	90 93 da 1a 	sts	0x1ADA, r25
     482:	80 93 d9 1a 	sts	0x1AD9, r24
			elisa3Variables.ground[i] = proximityResult[i+8];
     486:	80 91 78 16 	lds	r24, 0x1678
     48a:	90 91 79 16 	lds	r25, 0x1679
     48e:	90 93 d2 1a 	sts	0x1AD2, r25
     492:	80 93 d1 1a 	sts	0x1AD1, r24
			setGreenLed(i, elisa3Variables.greenLeds[i] ? 1 : 0);
			elisa3Variables.proxAmbient[i] = proximityValue[i*2];
			elisa3Variables.prox[i] =  proximityResultLinear[i];
		}
		for(i=0; i<4; i++) {
			elisa3Variables.groundAmbient[i] = proximityValue[(i+8)*2];
     496:	80 91 5c 16 	lds	r24, 0x165C
     49a:	90 91 5d 16 	lds	r25, 0x165D
     49e:	90 93 dc 1a 	sts	0x1ADC, r25
     4a2:	80 93 db 1a 	sts	0x1ADB, r24
			elisa3Variables.ground[i] = proximityResult[i+8];
     4a6:	80 91 7a 16 	lds	r24, 0x167A
     4aa:	90 91 7b 16 	lds	r25, 0x167B
     4ae:	90 93 d4 1a 	sts	0x1AD4, r25
     4b2:	80 93 d3 1a 	sts	0x1AD3, r24
			setGreenLed(i, elisa3Variables.greenLeds[i] ? 1 : 0);
			elisa3Variables.proxAmbient[i] = proximityValue[i*2];
			elisa3Variables.prox[i] =  proximityResultLinear[i];
		}
		for(i=0; i<4; i++) {
			elisa3Variables.groundAmbient[i] = proximityValue[(i+8)*2];
     4b6:	80 91 60 16 	lds	r24, 0x1660
     4ba:	90 91 61 16 	lds	r25, 0x1661
     4be:	90 93 de 1a 	sts	0x1ADE, r25
     4c2:	80 93 dd 1a 	sts	0x1ADD, r24
			elisa3Variables.ground[i] = proximityResult[i+8];
     4c6:	80 91 7c 16 	lds	r24, 0x167C
     4ca:	90 91 7d 16 	lds	r25, 0x167D
     4ce:	90 93 d6 1a 	sts	0x1AD6, r25
     4d2:	80 93 d5 1a 	sts	0x1AD5, r24
			setGreenLed(i, elisa3Variables.greenLeds[i] ? 1 : 0);
			elisa3Variables.proxAmbient[i] = proximityValue[i*2];
			elisa3Variables.prox[i] =  proximityResultLinear[i];
		}
		for(i=0; i<4; i++) {
			elisa3Variables.groundAmbient[i] = proximityValue[(i+8)*2];
     4d6:	80 91 64 16 	lds	r24, 0x1664
     4da:	90 91 65 16 	lds	r25, 0x1665
     4de:	90 93 e0 1a 	sts	0x1AE0, r25
     4e2:	80 93 df 1a 	sts	0x1ADF, r24
			elisa3Variables.ground[i] = proximityResult[i+8];
     4e6:	80 91 7e 16 	lds	r24, 0x167E
     4ea:	90 91 7f 16 	lds	r25, 0x167F
     4ee:	90 93 d8 1a 	sts	0x1AD8, r25
     4f2:	80 93 d7 1a 	sts	0x1AD7, r24
		}
		SET_EVENT(EVENT_IR_SENSORS);
     4f6:	80 91 ec 0d 	lds	r24, 0x0DEC
     4fa:	90 91 ed 0d 	lds	r25, 0x0DED
     4fe:	81 60       	ori	r24, 0x01	; 1
     500:	90 93 ed 0d 	sts	0x0DED, r25
     504:	80 93 ec 0d 	sts	0x0DEC, r24
	}
	
	// read acc
	// I2C communication isn't time constrained, thus split the data reception in two in
	// order to avoid big delays
	if(accState) {
     508:	80 91 03 03 	lds	r24, 0x0303
     50c:	90 91 04 03 	lds	r25, 0x0304
     510:	00 97       	sbiw	r24, 0x00	; 0
     512:	19 f0       	breq	.+6      	; 0x51a <updateRobotVariables+0x196>
		readAccelXYZ_1();
     514:	0e 94 32 15 	call	0x2a64	; 0x2a64 <readAccelXYZ_1>
     518:	23 c0       	rjmp	.+70     	; 0x560 <updateRobotVariables+0x1dc>
	} else {
		readAccelXYZ_2();
     51a:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <readAccelXYZ_2>
		elisa3Variables.acc[0] = accX;
     51e:	80 91 1a 18 	lds	r24, 0x181A
     522:	90 91 1b 18 	lds	r25, 0x181B
     526:	90 93 e2 1a 	sts	0x1AE2, r25
     52a:	80 93 e1 1a 	sts	0x1AE1, r24
		elisa3Variables.acc[1] = accY;
     52e:	80 91 1c 18 	lds	r24, 0x181C
     532:	90 91 1d 18 	lds	r25, 0x181D
     536:	90 93 e4 1a 	sts	0x1AE4, r25
     53a:	80 93 e3 1a 	sts	0x1AE3, r24
		elisa3Variables.acc[2] = accZ;
     53e:	80 91 1e 18 	lds	r24, 0x181E
     542:	90 91 1f 18 	lds	r25, 0x181F
     546:	90 93 e6 1a 	sts	0x1AE6, r25
     54a:	80 93 e5 1a 	sts	0x1AE5, r24
		SET_EVENT(EVENT_ACCELEROMETER);
     54e:	80 91 ec 0d 	lds	r24, 0x0DEC
     552:	90 91 ed 0d 	lds	r25, 0x0DED
     556:	82 60       	ori	r24, 0x02	; 2
     558:	90 93 ed 0d 	sts	0x0DED, r25
     55c:	80 93 ec 0d 	sts	0x0DEC, r24
	}
	accState = 1 - accState;
     560:	81 e0       	ldi	r24, 0x01	; 1
     562:	90 e0       	ldi	r25, 0x00	; 0
     564:	20 91 03 03 	lds	r18, 0x0303
     568:	30 91 04 03 	lds	r19, 0x0304
     56c:	82 1b       	sub	r24, r18
     56e:	93 0b       	sbc	r25, r19
     570:	90 93 04 03 	sts	0x0304, r25
     574:	80 93 03 03 	sts	0x0303, r24

	// rgb leds
	updateRedLed(CLAMP(elisa3Variables.rgbLeds[0], 0, 255));
     578:	80 91 a7 1a 	lds	r24, 0x1AA7
     57c:	90 91 a8 1a 	lds	r25, 0x1AA8
     580:	97 fd       	sbrc	r25, 7
     582:	07 c0       	rjmp	.+14     	; 0x592 <updateRobotVariables+0x20e>
     584:	8f 3f       	cpi	r24, 0xFF	; 255
     586:	91 05       	cpc	r25, r1
     588:	29 f0       	breq	.+10     	; 0x594 <updateRobotVariables+0x210>
     58a:	24 f0       	brlt	.+8      	; 0x594 <updateRobotVariables+0x210>
     58c:	8f ef       	ldi	r24, 0xFF	; 255
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	01 c0       	rjmp	.+2      	; 0x594 <updateRobotVariables+0x210>
     592:	80 e0       	ldi	r24, 0x00	; 0
     594:	0e 94 72 04 	call	0x8e4	; 0x8e4 <updateRedLed>
	updateGreenLed(CLAMP(elisa3Variables.rgbLeds[1], 0, 255));
     598:	80 91 a9 1a 	lds	r24, 0x1AA9
     59c:	90 91 aa 1a 	lds	r25, 0x1AAA
     5a0:	97 fd       	sbrc	r25, 7
     5a2:	07 c0       	rjmp	.+14     	; 0x5b2 <updateRobotVariables+0x22e>
     5a4:	8f 3f       	cpi	r24, 0xFF	; 255
     5a6:	91 05       	cpc	r25, r1
     5a8:	29 f0       	breq	.+10     	; 0x5b4 <updateRobotVariables+0x230>
     5aa:	24 f0       	brlt	.+8      	; 0x5b4 <updateRobotVariables+0x230>
     5ac:	8f ef       	ldi	r24, 0xFF	; 255
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	01 c0       	rjmp	.+2      	; 0x5b4 <updateRobotVariables+0x230>
     5b2:	80 e0       	ldi	r24, 0x00	; 0
     5b4:	0e 94 86 04 	call	0x90c	; 0x90c <updateGreenLed>
	updateBlueLed(CLAMP(elisa3Variables.rgbLeds[2], 0, 255));
     5b8:	80 91 ab 1a 	lds	r24, 0x1AAB
     5bc:	90 91 ac 1a 	lds	r25, 0x1AAC
     5c0:	97 fd       	sbrc	r25, 7
     5c2:	07 c0       	rjmp	.+14     	; 0x5d2 <updateRobotVariables+0x24e>
     5c4:	8f 3f       	cpi	r24, 0xFF	; 255
     5c6:	91 05       	cpc	r25, r1
     5c8:	29 f0       	breq	.+10     	; 0x5d4 <updateRobotVariables+0x250>
     5ca:	24 f0       	brlt	.+8      	; 0x5d4 <updateRobotVariables+0x250>
     5cc:	8f ef       	ldi	r24, 0xFF	; 255
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	01 c0       	rjmp	.+2      	; 0x5d4 <updateRobotVariables+0x250>
     5d2:	80 e0       	ldi	r24, 0x00	; 0
     5d4:	0e 94 9a 04 	call	0x934	; 0x934 <updateBlueLed>

	// selector
	elisa3Variables.selector = getSelector();
     5d8:	0e 94 45 2a 	call	0x548a	; 0x548a <getSelector>
     5dc:	80 93 e7 1a 	sts	0x1AE7, r24
     5e0:	10 92 e8 1a 	sts	0x1AE8, r1

	// ir transmitters
	if(elisa3Variables.irFront) {
     5e4:	80 91 ad 1a 	lds	r24, 0x1AAD
     5e8:	90 91 ae 1a 	lds	r25, 0x1AAE
     5ec:	00 97       	sbiw	r24, 0x00	; 0
     5ee:	11 f0       	breq	.+4      	; 0x5f4 <updateRobotVariables+0x270>
		LED_IR2_LOW;
     5f0:	45 98       	cbi	0x08, 5	; 8
     5f2:	01 c0       	rjmp	.+2      	; 0x5f6 <updateRobotVariables+0x272>
	} else {
		LED_IR2_HIGH;
     5f4:	45 9a       	sbi	0x08, 5	; 8
	}
	if(elisa3Variables.irBack) {
     5f6:	80 91 af 1a 	lds	r24, 0x1AAF
     5fa:	90 91 b0 1a 	lds	r25, 0x1AB0
     5fe:	00 97       	sbiw	r24, 0x00	; 0
     600:	11 f0       	breq	.+4      	; 0x606 <updateRobotVariables+0x282>
		LED_IR1_LOW;
     602:	44 98       	cbi	0x08, 4	; 8
     604:	01 c0       	rjmp	.+2      	; 0x608 <updateRobotVariables+0x284>
	} else {
		LED_IR1_HIGH;
     606:	44 9a       	sbi	0x08, 4	; 8
	}

	if(command_received) {
     608:	80 91 16 18 	lds	r24, 0x1816
     60c:	88 23       	and	r24, r24
     60e:	41 f0       	breq	.+16     	; 0x620 <updateRobotVariables+0x29c>
		elisa3Variables.irCmd = ir_remote_get_data();
     610:	0e 94 89 2c 	call	0x5912	; 0x5912 <ir_remote_get_data>
     614:	80 93 e9 1a 	sts	0x1AE9, r24
     618:	10 92 ea 1a 	sts	0x1AEA, r1
		command_received = 0;
     61c:	10 92 16 18 	sts	0x1816, r1
	}

}
     620:	df 91       	pop	r29
     622:	cf 91       	pop	r28
     624:	1f 91       	pop	r17
     626:	0f 91       	pop	r16
     628:	ff 90       	pop	r15
     62a:	ef 90       	pop	r14
     62c:	df 90       	pop	r13
     62e:	cf 90       	pop	r12
     630:	08 95       	ret

00000632 <AsebaAssert>:



void AsebaAssert(AsebaVMState *vm, AsebaAssertReason reason)
{
	turnOnGreenLeds();
     632:	0e 94 2f 05 	call	0xa5e	; 0xa5e <turnOnGreenLeds>
	updateRedLed(0);
     636:	80 e0       	ldi	r24, 0x00	; 0
     638:	0e 94 72 04 	call	0x8e4	; 0x8e4 <updateRedLed>
	updateGreenLed(255);
     63c:	8f ef       	ldi	r24, 0xFF	; 255
     63e:	0e 94 86 04 	call	0x90c	; 0x90c <updateGreenLed>
	updateBlueLed(255);
     642:	8f ef       	ldi	r24, 0xFF	; 255
     644:	0e 94 9a 04 	call	0x934	; 0x934 <updateBlueLed>
     648:	ff cf       	rjmp	.-2      	; 0x648 <AsebaAssert+0x16>

0000064a <initRobot>:
}

void initRobot() {

	// init stuff
	cli();			// disable global interrupts (by default it should already be disabled)
     64a:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
     64c:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
     64e:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
     650:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
     654:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
     658:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
     65c:	8e ef       	ldi	r24, 0xFE	; 254
     65e:	9f e0       	ldi	r25, 0x0F	; 15
     660:	0e 94 9f 38 	call	0x713e	; 0x713e <__eerd_word_m2560>
     664:	90 93 0d 17 	sts	0x170D, r25
     668:	80 93 0c 17 	sts	0x170C, r24

	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
     66c:	9c 01       	movw	r18, r24
     66e:	21 58       	subi	r18, 0x81	; 129
     670:	3c 40       	sbci	r19, 0x0C	; 12
     672:	23 30       	cpi	r18, 0x03	; 3
     674:	31 05       	cpc	r19, r1
     676:	18 f4       	brcc	.+6      	; 0x67e <initRobot+0x34>
		hardwareRevision = HW_REV_3_0;
     678:	10 92 3c 18 	sts	0x183C, r1
     67c:	0d c0       	rjmp	.+26     	; 0x698 <initRobot+0x4e>
	}

	if(rfAddress == 3200) {
     67e:	2c e0       	ldi	r18, 0x0C	; 12
     680:	80 38       	cpi	r24, 0x80	; 128
     682:	92 07       	cpc	r25, r18
     684:	11 f4       	brne	.+4      	; 0x68a <initRobot+0x40>
		hardwareRevision = HW_REV_3_0_1;
     686:	81 e0       	ldi	r24, 0x01	; 1
     688:	05 c0       	rjmp	.+10     	; 0x694 <initRobot+0x4a>
	}

	if(rfAddress > 3203) {
     68a:	2c e0       	ldi	r18, 0x0C	; 12
     68c:	84 38       	cpi	r24, 0x84	; 132
     68e:	92 07       	cpc	r25, r18
     690:	18 f0       	brcs	.+6      	; 0x698 <initRobot+0x4e>
		hardwareRevision = HW_REV_3_1;
     692:	82 e0       	ldi	r24, 0x02	; 2
     694:	80 93 3c 18 	sts	0x183C, r24
	}

	initPortsIO();
     698:	0e 94 ca 08 	call	0x1194	; 0x1194 <initPortsIO>
	initAdc();
     69c:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <initAdc>
	initMotors();
     6a0:	0e 94 48 05 	call	0xa90	; 0xa90 <initMotors>
	initRGBleds();
     6a4:	0e 94 35 04 	call	0x86a	; 0x86a <initRGBleds>
	initUsart0();
     6a8:	0e 94 27 09 	call	0x124e	; 0x124e <initUsart0>
	initAccelerometer();
     6ac:	0e 94 7e 12 	call	0x24fc	; 0x24fc <initAccelerometer>
	init_ir_remote_control();
     6b0:	0e 94 27 2b 	call	0x564e	; 0x564e <init_ir_remote_control>

	sei();			// enable global interrupts
     6b4:	78 94       	sei

}
     6b6:	08 95       	ret

000006b8 <AsebaWriteBytecode>:


void AsebaWriteBytecode(AsebaVMState *vm) {
     6b8:	0f 93       	push	r16
     6ba:	1f 93       	push	r17
     6bc:	cf 93       	push	r28
     6be:	df 93       	push	r29
     6c0:	8c 01       	movw	r16, r24

	turnOnGreenLeds();
     6c2:	0e 94 2f 05 	call	0xa5e	; 0xa5e <turnOnGreenLeds>
	int i=0;
	uint16_t* EE_addr = (uint16_t*)&bytecode_version;

	i = ASEBA_PROTOCOL_VERSION;

	eeprom_write_word(EE_addr,i);
     6c6:	80 e0       	ldi	r24, 0x00	; 0
     6c8:	90 e0       	ldi	r25, 0x00	; 0
     6ca:	64 e0       	ldi	r22, 0x04	; 4
     6cc:	70 e0       	ldi	r23, 0x00	; 0
     6ce:	0e 94 a5 38 	call	0x714a	; 0x714a <__eewr_word_m2560>

	EE_addr = (uint16_t*)eeprom_bytecode;

	for(i = 0; i < 2048; i+=2) {
     6d2:	c0 e0       	ldi	r28, 0x00	; 0
     6d4:	d0 e0       	ldi	r29, 0x00	; 0
		
		eeprom_write_word(EE_addr, vm->bytecode[i/2]);
     6d6:	ce 01       	movw	r24, r28
     6d8:	8e 7f       	andi	r24, 0xFE	; 254
     6da:	d8 01       	movw	r26, r16
     6dc:	14 96       	adiw	r26, 0x04	; 4
     6de:	ed 91       	ld	r30, X+
     6e0:	fc 91       	ld	r31, X
     6e2:	15 97       	sbiw	r26, 0x05	; 5
     6e4:	e8 0f       	add	r30, r24
     6e6:	f9 1f       	adc	r31, r25
     6e8:	60 81       	ld	r22, Z
     6ea:	71 81       	ldd	r23, Z+1	; 0x01
     6ec:	ce 01       	movw	r24, r28
     6ee:	8e 5f       	subi	r24, 0xFE	; 254
     6f0:	9f 4f       	sbci	r25, 0xFF	; 255
     6f2:	0e 94 a5 38 	call	0x714a	; 0x714a <__eewr_word_m2560>

	eeprom_write_word(EE_addr,i);

	EE_addr = (uint16_t*)eeprom_bytecode;

	for(i = 0; i < 2048; i+=2) {
     6f6:	22 96       	adiw	r28, 0x02	; 2
     6f8:	b8 e0       	ldi	r27, 0x08	; 8
     6fa:	c0 30       	cpi	r28, 0x00	; 0
     6fc:	db 07       	cpc	r29, r27
     6fe:	59 f7       	brne	.-42     	; 0x6d6 <AsebaWriteBytecode+0x1e>
		
		eeprom_write_word(EE_addr, vm->bytecode[i/2]);
		EE_addr ++;
	}

	turnOffGreenLeds();
     700:	0e 94 16 05 	call	0xa2c	; 0xa2c <turnOffGreenLeds>

}
     704:	df 91       	pop	r29
     706:	cf 91       	pop	r28
     708:	1f 91       	pop	r17
     70a:	0f 91       	pop	r16
     70c:	08 95       	ret

0000070e <AsebaResetIntoBootloader>:
void AsebaResetIntoBootloader(AsebaVMState *vm) {
	asm("jmp 0x0"); // no reset instruction
     70e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
}
     712:	08 95       	ret

00000714 <initAseba>:

void initAseba() {
     714:	1f 93       	push	r17
     716:	cf 93       	push	r28
     718:	df 93       	push	r29
	// VM
	int selector = getSelector();
     71a:	0e 94 45 2a 	call	0x548a	; 0x548a <getSelector>
     71e:	18 2f       	mov	r17, r24
     720:	c8 2f       	mov	r28, r24
     722:	d0 e0       	ldi	r29, 0x00	; 0
	vmState.nodeId = selector + 1;
     724:	21 96       	adiw	r28, 0x01	; 1
     726:	d0 93 ce 02 	sts	0x02CE, r29
     72a:	c0 93 cd 02 	sts	0x02CD, r28
	AsebaVMInit(&vmState);
     72e:	8d ec       	ldi	r24, 0xCD	; 205
     730:	92 e0       	ldi	r25, 0x02	; 2
     732:	0e 94 a7 1a 	call	0x354e	; 0x354e <AsebaVMInit>
	elisa3Variables.id = selector + 1;
     736:	d0 93 50 1a 	sts	0x1A50, r29
     73a:	c0 93 4f 1a 	sts	0x1A4F, r28
	elisa3Variables.rgbLeds[0] = 255;
     73e:	2f ef       	ldi	r18, 0xFF	; 255
     740:	30 e0       	ldi	r19, 0x00	; 0
     742:	30 93 a8 1a 	sts	0x1AA8, r19
     746:	20 93 a7 1a 	sts	0x1AA7, r18
	elisa3Variables.rgbLeds[1] = 255;
     74a:	30 93 aa 1a 	sts	0x1AAA, r19
     74e:	20 93 a9 1a 	sts	0x1AA9, r18
	elisa3Variables.rgbLeds[2] = 255;
     752:	30 93 ac 1a 	sts	0x1AAC, r19
     756:	20 93 ab 1a 	sts	0x1AAB, r18
	name[7] = '0' + selector;
     75a:	10 5d       	subi	r17, 0xD0	; 208
     75c:	10 93 07 02 	sts	0x0207, r17
	turnOffGreenLeds();
     760:	0e 94 16 05 	call	0xa2c	; 0xa2c <turnOffGreenLeds>

}
     764:	df 91       	pop	r29
     766:	cf 91       	pop	r28
     768:	1f 91       	pop	r17
     76a:	08 95       	ret

0000076c <main>:

int main()
{	
     76c:	0f 93       	push	r16
     76e:	1f 93       	push	r17
     770:	cf 93       	push	r28
     772:	df 93       	push	r29
	int i=0;
	
	initRobot();
     774:	0e 94 25 03 	call	0x64a	; 0x64a <initRobot>

	initAseba();
     778:	0e 94 8a 03 	call	0x714	; 0x714 <initAseba>

	calibrateSensors();
     77c:	0e 94 30 14 	call	0x2860	; 0x2860 <calibrateSensors>
	

	uint16_t* EE_addr = (uint16_t*)&bytecode_version;
	i = eeprom_read_word(EE_addr);
     780:	80 e0       	ldi	r24, 0x00	; 0
     782:	90 e0       	ldi	r25, 0x00	; 0
     784:	0e 94 9f 38 	call	0x713e	; 0x713e <__eerd_word_m2560>

	// ...only load bytecode if version is the same as current one
	if(i == ASEBA_PROTOCOL_VERSION)
     788:	84 30       	cpi	r24, 0x04	; 4
     78a:	91 05       	cpc	r25, r1
     78c:	e1 f4       	brne	.+56     	; 0x7c6 <main+0x5a>
	{
		EE_addr = (uint16_t*)eeprom_bytecode;
			
		for( i = 0; i< 2048; i += 2) {
     78e:	c0 e0       	ldi	r28, 0x00	; 0
     790:	d0 e0       	ldi	r29, 0x00	; 0
			vmState.bytecode[i/2] = eeprom_read_word(EE_addr);
     792:	ce 01       	movw	r24, r28
     794:	8e 5f       	subi	r24, 0xFE	; 254
     796:	9f 4f       	sbci	r25, 0xFF	; 255
     798:	0e 94 9f 38 	call	0x713e	; 0x713e <__eerd_word_m2560>
     79c:	9e 01       	movw	r18, r28
     79e:	2e 7f       	andi	r18, 0xFE	; 254
     7a0:	e0 91 d1 02 	lds	r30, 0x02D1
     7a4:	f0 91 d2 02 	lds	r31, 0x02D2
     7a8:	e2 0f       	add	r30, r18
     7aa:	f3 1f       	adc	r31, r19
     7ac:	91 83       	std	Z+1, r25	; 0x01
     7ae:	80 83       	st	Z, r24
	// ...only load bytecode if version is the same as current one
	if(i == ASEBA_PROTOCOL_VERSION)
	{
		EE_addr = (uint16_t*)eeprom_bytecode;
			
		for( i = 0; i< 2048; i += 2) {
     7b0:	22 96       	adiw	r28, 0x02	; 2
     7b2:	88 e0       	ldi	r24, 0x08	; 8
     7b4:	c0 30       	cpi	r28, 0x00	; 0
     7b6:	d8 07       	cpc	r29, r24
     7b8:	61 f7       	brne	.-40     	; 0x792 <main+0x26>
			vmState.bytecode[i/2] = eeprom_read_word(EE_addr);
			EE_addr++;
		}
		
		// Init the vm
		AsebaVMSetupEvent(&vmState, ASEBA_EVENT_INIT);	
     7ba:	8d ec       	ldi	r24, 0xCD	; 205
     7bc:	92 e0       	ldi	r25, 0x02	; 2
     7be:	6f ef       	ldi	r22, 0xFF	; 255
     7c0:	7f ef       	ldi	r23, 0xFF	; 255
     7c2:	0e 94 0f 1f 	call	0x3e1e	; 0x3e1e <AsebaVMSetupEvent>
	}
	

	if(MCUSR & (1 << 0)) {	// if power on reset does nothing...wait for the serial connection to be opened
     7c6:	04 b6       	in	r0, 0x34	; 52
     7c8:	00 fe       	sbrs	r0, 0
     7ca:	03 c0       	rjmp	.+6      	; 0x7d2 <main+0x66>
		MCUSR &= ~(1<<0);	// clear flag
     7cc:	84 b7       	in	r24, 0x34	; 52
     7ce:	8e 7f       	andi	r24, 0xFE	; 254
     7d0:	84 bf       	out	0x34, r24	; 52
	}

	if(MCUSR & (1 << 1)) {	// external reset event (caused by the serial connection opened) => send description to aseba
     7d2:	04 b6       	in	r0, 0x34	; 52
     7d4:	01 fe       	sbrs	r0, 1
     7d6:	07 c0       	rjmp	.+14     	; 0x7e6 <main+0x7a>
		MCUSR &= ~(1<<1);
     7d8:	84 b7       	in	r24, 0x34	; 52
     7da:	8d 7f       	andi	r24, 0xFD	; 253
     7dc:	84 bf       	out	0x34, r24	; 52
		AsebaSendDescription(&vmState);
     7de:	8d ec       	ldi	r24, 0xCD	; 205
     7e0:	92 e0       	ldi	r25, 0x02	; 2
     7e2:	0e 94 62 18 	call	0x30c4	; 0x30c4 <AsebaSendDescription>
			}

			if(i)
			{
				i--;
				CLEAR_EVENT(i);
     7e6:	c1 e0       	ldi	r28, 0x01	; 1
     7e8:	d0 e0       	ldi	r29, 0x00	; 0
				elisa3Variables.source = vmState.nodeId;
				AsebaVMSetupEvent(&vmState, ASEBA_EVENT_LOCAL_EVENTS_START - i);
     7ea:	0e ef       	ldi	r16, 0xFE	; 254
     7ec:	1f ef       	ldi	r17, 0xFF	; 255
		AsebaSendDescription(&vmState);
	}

	while (1) {

		AsebaProcessIncomingEvents(&vmState);
     7ee:	8d ec       	ldi	r24, 0xCD	; 205
     7f0:	92 e0       	ldi	r25, 0x02	; 2
     7f2:	0e 94 a2 19 	call	0x3344	; 0x3344 <AsebaProcessIncomingEvents>
		updateRobotVariables();
     7f6:	0e 94 c2 01 	call	0x384	; 0x384 <updateRobotVariables>
		AsebaVMRun(&vmState, 100);
     7fa:	8d ec       	ldi	r24, 0xCD	; 205
     7fc:	92 e0       	ldi	r25, 0x02	; 2
     7fe:	64 e6       	ldi	r22, 0x64	; 100
     800:	70 e0       	ldi	r23, 0x00	; 0
     802:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <AsebaVMRun>

		if (AsebaMaskIsClear(vmState.flags, ASEBA_VM_STEP_BY_STEP_MASK) || AsebaMaskIsClear(vmState.flags, ASEBA_VM_EVENT_ACTIVE_MASK))
     806:	80 91 db 02 	lds	r24, 0x02DB
     80a:	81 ff       	sbrs	r24, 1
     80c:	02 c0       	rjmp	.+4      	; 0x812 <main+0xa6>
     80e:	80 fd       	sbrc	r24, 0
     810:	ee cf       	rjmp	.-36     	; 0x7ee <main+0x82>
		{
			unsigned i=0, k=0;

			// Find first bit from right (LSB) 
			for(k=0; k<EVENTS_COUNT; k++) {
				if(IS_EVENT(k)) {
     812:	40 91 ec 0d 	lds	r20, 0x0DEC
     816:	50 91 ed 0d 	lds	r21, 0x0DED
     81a:	40 fd       	sbrc	r20, 0
     81c:	05 c0       	rjmp	.+10     	; 0x828 <main+0xbc>
     81e:	41 ff       	sbrs	r20, 1
     820:	e6 cf       	rjmp	.-52     	; 0x7ee <main+0x82>
		if (AsebaMaskIsClear(vmState.flags, ASEBA_VM_STEP_BY_STEP_MASK) || AsebaMaskIsClear(vmState.flags, ASEBA_VM_EVENT_ACTIVE_MASK))
		{
			unsigned i=0, k=0;

			// Find first bit from right (LSB) 
			for(k=0; k<EVENTS_COUNT; k++) {
     822:	21 e0       	ldi	r18, 0x01	; 1
     824:	30 e0       	ldi	r19, 0x00	; 0
     826:	02 c0       	rjmp	.+4      	; 0x82c <main+0xc0>
				if(IS_EVENT(k)) {
     828:	20 e0       	ldi	r18, 0x00	; 0
     82a:	30 e0       	ldi	r19, 0x00	; 0
			}

			if(i)
			{
				i--;
				CLEAR_EVENT(i);
     82c:	ce 01       	movw	r24, r28
     82e:	02 2e       	mov	r0, r18
     830:	02 c0       	rjmp	.+4      	; 0x836 <main+0xca>
     832:	88 0f       	add	r24, r24
     834:	99 1f       	adc	r25, r25
     836:	0a 94       	dec	r0
     838:	e2 f7       	brpl	.-8      	; 0x832 <main+0xc6>
     83a:	80 95       	com	r24
     83c:	90 95       	com	r25
     83e:	84 23       	and	r24, r20
     840:	95 23       	and	r25, r21
     842:	90 93 ed 0d 	sts	0x0DED, r25
     846:	80 93 ec 0d 	sts	0x0DEC, r24
				elisa3Variables.source = vmState.nodeId;
     84a:	80 91 cd 02 	lds	r24, 0x02CD
     84e:	90 91 ce 02 	lds	r25, 0x02CE
     852:	90 93 52 1a 	sts	0x1A52, r25
     856:	80 93 51 1a 	sts	0x1A51, r24
				AsebaVMSetupEvent(&vmState, ASEBA_EVENT_LOCAL_EVENTS_START - i);
     85a:	b8 01       	movw	r22, r16
     85c:	62 1b       	sub	r22, r18
     85e:	73 0b       	sbc	r23, r19
     860:	8d ec       	ldi	r24, 0xCD	; 205
     862:	92 e0       	ldi	r25, 0x02	; 2
     864:	0e 94 0f 1f 	call	0x3e1e	; 0x3e1e <AsebaVMSetupEvent>
     868:	c2 cf       	rjmp	.-124    	; 0x7ee <main+0x82>

0000086a <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
     86a:	a0 e8       	ldi	r26, 0x80	; 128
     86c:	b0 e0       	ldi	r27, 0x00	; 0
     86e:	1c 92       	st	X, r1
	TCCR1B = 0;
     870:	e1 e8       	ldi	r30, 0x81	; 129
     872:	f0 e0       	ldi	r31, 0x00	; 0
     874:	10 82       	st	Z, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
     876:	8c 91       	ld	r24, X
     878:	89 6a       	ori	r24, 0xA9	; 169
     87a:	8c 93       	st	X, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
     87c:	80 81       	ld	r24, Z
     87e:	89 60       	ori	r24, 0x09	; 9
     880:	80 83       	st	Z, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
     882:	80 91 da 03 	lds	r24, 0x03DA
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	90 93 89 00 	sts	0x0089, r25
     88c:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
     890:	80 91 db 03 	lds	r24, 0x03DB
     894:	90 e0       	ldi	r25, 0x00	; 0
     896:	90 93 8b 00 	sts	0x008B, r25
     89a:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
     89e:	80 91 dc 03 	lds	r24, 0x03DC
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	90 93 8d 00 	sts	0x008D, r25
     8a8:	80 93 8c 00 	sts	0x008C, r24

}
     8ac:	08 95       	ret

000008ae <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
     8ae:	81 e0       	ldi	r24, 0x01	; 1
     8b0:	90 91 0e 17 	lds	r25, 0x170E
     8b4:	89 1b       	sub	r24, r25
     8b6:	80 93 0e 17 	sts	0x170E, r24

	if(blinkState) {
     8ba:	88 23       	and	r24, r24
     8bc:	61 f0       	breq	.+24     	; 0x8d6 <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
     8be:	80 91 80 00 	lds	r24, 0x0080
     8c2:	88 60       	ori	r24, 0x08	; 8
     8c4:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
     8c8:	8f ef       	ldi	r24, 0xFF	; 255
     8ca:	90 e0       	ldi	r25, 0x00	; 0
     8cc:	90 93 8d 00 	sts	0x008D, r25
     8d0:	80 93 8c 00 	sts	0x008C, r24
     8d4:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
     8d6:	80 91 80 00 	lds	r24, 0x0080
     8da:	87 7f       	andi	r24, 0xF7	; 247
     8dc:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
     8e0:	2f 98       	cbi	0x05, 7	; 5
     8e2:	08 95       	ret

000008e4 <updateRedLed>:

}

void updateRedLed(unsigned char value) {

	if(value == 0) {
     8e4:	88 23       	and	r24, r24
     8e6:	39 f4       	brne	.+14     	; 0x8f6 <updateRedLed+0x12>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
     8e8:	80 91 80 00 	lds	r24, 0x0080
     8ec:	8f 77       	andi	r24, 0x7F	; 127
     8ee:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
     8f2:	2d 98       	cbi	0x05, 5	; 5
     8f4:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
     8f6:	90 91 80 00 	lds	r25, 0x0080
     8fa:	90 68       	ori	r25, 0x80	; 128
     8fc:	90 93 80 00 	sts	0x0080, r25
		OCR1A = value;
     900:	90 e0       	ldi	r25, 0x00	; 0
     902:	90 93 89 00 	sts	0x0089, r25
     906:	80 93 88 00 	sts	0x0088, r24
     90a:	08 95       	ret

0000090c <updateGreenLed>:

}

void updateGreenLed(unsigned char value) {

	if(value == 0) {
     90c:	88 23       	and	r24, r24
     90e:	39 f4       	brne	.+14     	; 0x91e <updateGreenLed+0x12>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
     910:	80 91 80 00 	lds	r24, 0x0080
     914:	8f 7d       	andi	r24, 0xDF	; 223
     916:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
     91a:	2e 98       	cbi	0x05, 6	; 5
     91c:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
     91e:	90 91 80 00 	lds	r25, 0x0080
     922:	90 62       	ori	r25, 0x20	; 32
     924:	90 93 80 00 	sts	0x0080, r25
		OCR1B = value;
     928:	90 e0       	ldi	r25, 0x00	; 0
     92a:	90 93 8b 00 	sts	0x008B, r25
     92e:	80 93 8a 00 	sts	0x008A, r24
     932:	08 95       	ret

00000934 <updateBlueLed>:

}

void updateBlueLed(unsigned char value) {

	if(value == 0) {
     934:	88 23       	and	r24, r24
     936:	39 f4       	brne	.+14     	; 0x946 <updateBlueLed+0x12>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
     938:	80 91 80 00 	lds	r24, 0x0080
     93c:	87 7f       	andi	r24, 0xF7	; 247
     93e:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
     942:	2f 98       	cbi	0x05, 7	; 5
     944:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
     946:	90 91 80 00 	lds	r25, 0x0080
     94a:	98 60       	ori	r25, 0x08	; 8
     94c:	90 93 80 00 	sts	0x0080, r25
		OCR1C = value;
     950:	90 e0       	ldi	r25, 0x00	; 0
     952:	90 93 8d 00 	sts	0x008D, r25
     956:	80 93 8c 00 	sts	0x008C, r24
     95a:	08 95       	ret

0000095c <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
     95c:	83 30       	cpi	r24, 0x03	; 3
     95e:	79 f1       	breq	.+94     	; 0x9be <setGreenLed+0x62>
     960:	84 30       	cpi	r24, 0x04	; 4
     962:	28 f4       	brcc	.+10     	; 0x96e <setGreenLed+0x12>
     964:	81 30       	cpi	r24, 0x01	; 1
     966:	b9 f0       	breq	.+46     	; 0x996 <setGreenLed+0x3a>
     968:	82 30       	cpi	r24, 0x02	; 2
     96a:	f8 f4       	brcc	.+62     	; 0x9aa <setGreenLed+0x4e>
     96c:	0a c0       	rjmp	.+20     	; 0x982 <setGreenLed+0x26>
     96e:	85 30       	cpi	r24, 0x05	; 5
     970:	b9 f1       	breq	.+110    	; 0x9e0 <setGreenLed+0x84>
     972:	85 30       	cpi	r24, 0x05	; 5
     974:	58 f1       	brcs	.+86     	; 0x9cc <setGreenLed+0x70>
     976:	86 30       	cpi	r24, 0x06	; 6
     978:	e9 f1       	breq	.+122    	; 0x9f4 <setGreenLed+0x98>
     97a:	87 30       	cpi	r24, 0x07	; 7
     97c:	09 f0       	breq	.+2      	; 0x980 <setGreenLed+0x24>
     97e:	55 c0       	rjmp	.+170    	; 0xa2a <setGreenLed+0xce>
     980:	43 c0       	rjmp	.+134    	; 0xa08 <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
     982:	66 23       	and	r22, r22
     984:	21 f0       	breq	.+8      	; 0x98e <setGreenLed+0x32>
     986:	80 91 0b 01 	lds	r24, 0x010B
     98a:	8e 7f       	andi	r24, 0xFE	; 254
     98c:	42 c0       	rjmp	.+132    	; 0xa12 <setGreenLed+0xb6>
     98e:	80 91 0b 01 	lds	r24, 0x010B
     992:	81 60       	ori	r24, 0x01	; 1
     994:	3e c0       	rjmp	.+124    	; 0xa12 <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
     996:	66 23       	and	r22, r22
     998:	21 f0       	breq	.+8      	; 0x9a2 <setGreenLed+0x46>
     99a:	80 91 0b 01 	lds	r24, 0x010B
     99e:	8d 7f       	andi	r24, 0xFD	; 253
     9a0:	38 c0       	rjmp	.+112    	; 0xa12 <setGreenLed+0xb6>
     9a2:	80 91 0b 01 	lds	r24, 0x010B
     9a6:	82 60       	ori	r24, 0x02	; 2
     9a8:	34 c0       	rjmp	.+104    	; 0xa12 <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
     9aa:	66 23       	and	r22, r22
     9ac:	21 f0       	breq	.+8      	; 0x9b6 <setGreenLed+0x5a>
     9ae:	80 91 0b 01 	lds	r24, 0x010B
     9b2:	8b 7f       	andi	r24, 0xFB	; 251
     9b4:	2e c0       	rjmp	.+92     	; 0xa12 <setGreenLed+0xb6>
     9b6:	80 91 0b 01 	lds	r24, 0x010B
     9ba:	84 60       	ori	r24, 0x04	; 4
     9bc:	2a c0       	rjmp	.+84     	; 0xa12 <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
     9be:	66 23       	and	r22, r22
     9c0:	11 f0       	breq	.+4      	; 0x9c6 <setGreenLed+0x6a>
     9c2:	a3 98       	cbi	0x14, 3	; 20
     9c4:	01 c0       	rjmp	.+2      	; 0x9c8 <setGreenLed+0x6c>
     9c6:	a3 9a       	sbi	0x14, 3	; 20
     9c8:	84 b3       	in	r24, 0x14	; 20
     9ca:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
     9cc:	66 23       	and	r22, r22
     9ce:	21 f0       	breq	.+8      	; 0x9d8 <setGreenLed+0x7c>
     9d0:	80 91 0b 01 	lds	r24, 0x010B
     9d4:	8f 7e       	andi	r24, 0xEF	; 239
     9d6:	1d c0       	rjmp	.+58     	; 0xa12 <setGreenLed+0xb6>
     9d8:	80 91 0b 01 	lds	r24, 0x010B
     9dc:	80 61       	ori	r24, 0x10	; 16
     9de:	19 c0       	rjmp	.+50     	; 0xa12 <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
     9e0:	66 23       	and	r22, r22
     9e2:	21 f0       	breq	.+8      	; 0x9ec <setGreenLed+0x90>
     9e4:	80 91 0b 01 	lds	r24, 0x010B
     9e8:	8f 7d       	andi	r24, 0xDF	; 223
     9ea:	13 c0       	rjmp	.+38     	; 0xa12 <setGreenLed+0xb6>
     9ec:	80 91 0b 01 	lds	r24, 0x010B
     9f0:	80 62       	ori	r24, 0x20	; 32
     9f2:	0f c0       	rjmp	.+30     	; 0xa12 <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
     9f4:	66 23       	and	r22, r22
     9f6:	21 f0       	breq	.+8      	; 0xa00 <setGreenLed+0xa4>
     9f8:	80 91 0b 01 	lds	r24, 0x010B
     9fc:	8f 7b       	andi	r24, 0xBF	; 191
     9fe:	09 c0       	rjmp	.+18     	; 0xa12 <setGreenLed+0xb6>
     a00:	80 91 0b 01 	lds	r24, 0x010B
     a04:	80 64       	ori	r24, 0x40	; 64
     a06:	05 c0       	rjmp	.+10     	; 0xa12 <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
     a08:	66 23       	and	r22, r22
     a0a:	41 f0       	breq	.+16     	; 0xa1c <setGreenLed+0xc0>
     a0c:	80 91 0b 01 	lds	r24, 0x010B
     a10:	8f 77       	andi	r24, 0x7F	; 127
     a12:	80 93 0b 01 	sts	0x010B, r24
     a16:	80 91 0b 01 	lds	r24, 0x010B
     a1a:	08 95       	ret
     a1c:	80 91 0b 01 	lds	r24, 0x010B
     a20:	80 68       	ori	r24, 0x80	; 128
     a22:	80 93 0b 01 	sts	0x010B, r24
     a26:	80 91 0b 01 	lds	r24, 0x010B
     a2a:	08 95       	ret

00000a2c <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
     a2c:	eb e0       	ldi	r30, 0x0B	; 11
     a2e:	f1 e0       	ldi	r31, 0x01	; 1
     a30:	80 81       	ld	r24, Z
     a32:	81 60       	ori	r24, 0x01	; 1
     a34:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
     a36:	80 81       	ld	r24, Z
     a38:	82 60       	ori	r24, 0x02	; 2
     a3a:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
     a3c:	80 81       	ld	r24, Z
     a3e:	84 60       	ori	r24, 0x04	; 4
     a40:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
     a42:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
     a44:	80 81       	ld	r24, Z
     a46:	80 61       	ori	r24, 0x10	; 16
     a48:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
     a4a:	80 81       	ld	r24, Z
     a4c:	80 62       	ori	r24, 0x20	; 32
     a4e:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
     a50:	80 81       	ld	r24, Z
     a52:	80 64       	ori	r24, 0x40	; 64
     a54:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
     a56:	80 81       	ld	r24, Z
     a58:	80 68       	ori	r24, 0x80	; 128
     a5a:	80 83       	st	Z, r24

}
     a5c:	08 95       	ret

00000a5e <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
     a5e:	eb e0       	ldi	r30, 0x0B	; 11
     a60:	f1 e0       	ldi	r31, 0x01	; 1
     a62:	80 81       	ld	r24, Z
     a64:	8e 7f       	andi	r24, 0xFE	; 254
     a66:	80 83       	st	Z, r24
	GREEN_LED1_ON;
     a68:	80 81       	ld	r24, Z
     a6a:	8d 7f       	andi	r24, 0xFD	; 253
     a6c:	80 83       	st	Z, r24
	GREEN_LED2_ON;
     a6e:	80 81       	ld	r24, Z
     a70:	8b 7f       	andi	r24, 0xFB	; 251
     a72:	80 83       	st	Z, r24
	GREEN_LED3_ON;
     a74:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
     a76:	80 81       	ld	r24, Z
     a78:	8f 7e       	andi	r24, 0xEF	; 239
     a7a:	80 83       	st	Z, r24
	GREEN_LED5_ON;
     a7c:	80 81       	ld	r24, Z
     a7e:	8f 7d       	andi	r24, 0xDF	; 223
     a80:	80 83       	st	Z, r24
	GREEN_LED6_ON;
     a82:	80 81       	ld	r24, Z
     a84:	8f 7b       	andi	r24, 0xBF	; 191
     a86:	80 83       	st	Z, r24
	GREEN_LED7_ON;
     a88:	80 81       	ld	r24, Z
     a8a:	8f 77       	andi	r24, 0x7F	; 127
     a8c:	80 83       	st	Z, r24

}
     a8e:	08 95       	ret

00000a90 <initMotors>:

#include "motors.h"

void initMotors() {
     a90:	0f 93       	push	r16
     a92:	1f 93       	push	r17
     a94:	cf 93       	push	r28
     a96:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
     a98:	e0 e9       	ldi	r30, 0x90	; 144
     a9a:	f0 e0       	ldi	r31, 0x00	; 0
     a9c:	10 82       	st	Z, r1
	TCCR3B = 0;
     a9e:	41 e9       	ldi	r20, 0x91	; 145
     aa0:	50 e0       	ldi	r21, 0x00	; 0
     aa2:	da 01       	movw	r26, r20
     aa4:	1c 92       	st	X, r1
	TIMSK3 = 0;
     aa6:	21 e7       	ldi	r18, 0x71	; 113
     aa8:	30 e0       	ldi	r19, 0x00	; 0
     aaa:	e9 01       	movw	r28, r18
     aac:	18 82       	st	Y, r1
	TCCR4A = 0;
     aae:	a0 ea       	ldi	r26, 0xA0	; 160
     ab0:	b0 e0       	ldi	r27, 0x00	; 0
     ab2:	1c 92       	st	X, r1
	TCCR4B = 0;
     ab4:	81 ea       	ldi	r24, 0xA1	; 161
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	ec 01       	movw	r28, r24
     aba:	18 82       	st	Y, r1
	TIMSK4 = 0;
     abc:	02 e7       	ldi	r16, 0x72	; 114
     abe:	10 e0       	ldi	r17, 0x00	; 0
     ac0:	e8 01       	movw	r28, r16
     ac2:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
     ac4:	60 81       	ld	r22, Z
     ac6:	63 68       	ori	r22, 0x83	; 131
     ac8:	60 83       	st	Z, r22
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
     aca:	60 81       	ld	r22, Z
     acc:	63 60       	ori	r22, 0x03	; 3
     ace:	60 83       	st	Z, r22
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
     ad0:	ea 01       	movw	r28, r20
     ad2:	68 81       	ld	r22, Y
     ad4:	6b 60       	ori	r22, 0x0B	; 11
     ad6:	68 83       	st	Y, r22
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
     ad8:	40 91 f4 16 	lds	r20, 0x16F4
     adc:	50 91 f5 16 	lds	r21, 0x16F5
     ae0:	50 93 99 00 	sts	0x0099, r21
     ae4:	40 93 98 00 	sts	0x0098, r20
	OCR3B = 0;
     ae8:	10 92 9b 00 	sts	0x009B, r1
     aec:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
     af0:	e9 01       	movw	r28, r18
     af2:	48 81       	ld	r20, Y
     af4:	41 60       	ori	r20, 0x01	; 1
     af6:	48 83       	st	Y, r20

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
     af8:	20 81       	ld	r18, Z
     afa:	2f 75       	andi	r18, 0x5F	; 95
     afc:	20 83       	st	Z, r18
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
     afe:	2e b1       	in	r18, 0x0e	; 14
     b00:	27 7e       	andi	r18, 0xE7	; 231
     b02:	2e b9       	out	0x0e, r18	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
     b04:	2c 91       	ld	r18, X
     b06:	23 68       	ori	r18, 0x83	; 131
     b08:	2c 93       	st	X, r18
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
     b0a:	fc 01       	movw	r30, r24
     b0c:	20 81       	ld	r18, Z
     b0e:	2b 60       	ori	r18, 0x0B	; 11
     b10:	20 83       	st	Z, r18
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
     b12:	80 91 f6 16 	lds	r24, 0x16F6
     b16:	90 91 f7 16 	lds	r25, 0x16F7
     b1a:	90 93 a9 00 	sts	0x00A9, r25
     b1e:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
     b22:	10 92 ab 00 	sts	0x00AB, r1
     b26:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
     b2a:	e8 01       	movw	r28, r16
     b2c:	88 81       	ld	r24, Y
     b2e:	81 60       	ori	r24, 0x01	; 1
     b30:	88 83       	st	Y, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
     b32:	8c 91       	ld	r24, X
     b34:	8f 75       	andi	r24, 0x5F	; 95
     b36:	8c 93       	st	X, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
     b38:	e2 e0       	ldi	r30, 0x02	; 2
     b3a:	f1 e0       	ldi	r31, 0x01	; 1
     b3c:	80 81       	ld	r24, Z
     b3e:	87 7e       	andi	r24, 0xE7	; 231
     b40:	80 83       	st	Z, r24


}
     b42:	df 91       	pop	r29
     b44:	cf 91       	pop	r28
     b46:	1f 91       	pop	r17
     b48:	0f 91       	pop	r16
     b4a:	08 95       	ret

00000b4c <handleMotorsWithNoController>:

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
     b4c:	80 91 d5 03 	lds	r24, 0x03D5
     b50:	88 23       	and	r24, r24
     b52:	91 f0       	breq	.+36     	; 0xb78 <handleMotorsWithNoController+0x2c>
		last_left_vel = left_vel_sum>>2;
     b54:	80 91 ec 16 	lds	r24, 0x16EC
     b58:	90 91 ed 16 	lds	r25, 0x16ED
     b5c:	96 95       	lsr	r25
     b5e:	87 95       	ror	r24
     b60:	96 95       	lsr	r25
     b62:	87 95       	ror	r24
     b64:	90 93 f1 16 	sts	0x16F1, r25
     b68:	80 93 f0 16 	sts	0x16F0, r24
		compute_left_vel = 0;
     b6c:	10 92 d5 03 	sts	0x03D5, r1
		left_vel_sum = 0;
     b70:	10 92 ed 16 	sts	0x16ED, r1
     b74:	10 92 ec 16 	sts	0x16EC, r1
	}

	if(compute_right_vel) {
     b78:	80 91 d6 03 	lds	r24, 0x03D6
     b7c:	88 23       	and	r24, r24
     b7e:	91 f0       	breq	.+36     	; 0xba4 <handleMotorsWithNoController+0x58>
		last_right_vel = right_vel_sum>>2;
     b80:	80 91 ee 16 	lds	r24, 0x16EE
     b84:	90 91 ef 16 	lds	r25, 0x16EF
     b88:	96 95       	lsr	r25
     b8a:	87 95       	ror	r24
     b8c:	96 95       	lsr	r25
     b8e:	87 95       	ror	r24
     b90:	90 93 f3 16 	sts	0x16F3, r25
     b94:	80 93 f2 16 	sts	0x16F2, r24
		compute_right_vel = 0;
     b98:	10 92 d6 03 	sts	0x03D6, r1
		right_vel_sum = 0;
     b9c:	10 92 ef 16 	sts	0x16EF, r1
     ba0:	10 92 ee 16 	sts	0x16EE, r1
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
     ba4:	80 91 f8 16 	lds	r24, 0x16F8
     ba8:	90 91 f9 16 	lds	r25, 0x16F9
     bac:	90 93 05 17 	sts	0x1705, r25
     bb0:	80 93 04 17 	sts	0x1704, r24
	pwm_left_working = pwm_left_desired;
     bb4:	80 91 fa 16 	lds	r24, 0x16FA
     bb8:	90 91 fb 16 	lds	r25, 0x16FB
     bbc:	90 93 07 17 	sts	0x1707, r25
     bc0:	80 93 06 17 	sts	0x1706, r24
	if(obstacleAvoidanceEnabled) {
     bc4:	80 91 3d 18 	lds	r24, 0x183D
     bc8:	88 23       	and	r24, r24
     bca:	31 f0       	breq	.+12     	; 0xbd8 <handleMotorsWithNoController+0x8c>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
     bcc:	86 e0       	ldi	r24, 0x06	; 6
     bce:	97 e1       	ldi	r25, 0x17	; 23
     bd0:	64 e0       	ldi	r22, 0x04	; 4
     bd2:	77 e1       	ldi	r23, 0x17	; 23
     bd4:	0e 94 c8 09 	call	0x1390	; 0x1390 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
     bd8:	20 91 06 17 	lds	r18, 0x1706
     bdc:	30 91 07 17 	lds	r19, 0x1707
     be0:	30 93 eb 16 	sts	0x16EB, r19
     be4:	20 93 ea 16 	sts	0x16EA, r18
	pwm_right_desired_to_control = pwm_right_working;
     be8:	80 91 04 17 	lds	r24, 0x1704
     bec:	90 91 05 17 	lds	r25, 0x1705
     bf0:	90 93 e9 16 	sts	0x16E9, r25
     bf4:	80 93 e8 16 	sts	0x16E8, r24

	pwm_left = pwm_left_working;
     bf8:	30 93 f7 16 	sts	0x16F7, r19
     bfc:	20 93 f6 16 	sts	0x16F6, r18
	pwm_right = pwm_right_working;
     c00:	90 93 f5 16 	sts	0x16F5, r25
     c04:	80 93 f4 16 	sts	0x16F4, r24

	if(pwm_right > 0) {
     c08:	18 16       	cp	r1, r24
     c0a:	19 06       	cpc	r1, r25
     c0c:	2c f4       	brge	.+10     	; 0xc18 <handleMotorsWithNoController+0xcc>
		OCR3A = (unsigned int)pwm_right;
     c0e:	90 93 99 00 	sts	0x0099, r25
     c12:	80 93 98 00 	sts	0x0098, r24
     c16:	12 c0       	rjmp	.+36     	; 0xc3c <handleMotorsWithNoController+0xf0>
	} else if(pwm_right < 0) {
     c18:	00 97       	sbiw	r24, 0x00	; 0
     c1a:	41 f0       	breq	.+16     	; 0xc2c <handleMotorsWithNoController+0xe0>
		OCR3B = (unsigned int)(-pwm_right);
     c1c:	90 95       	com	r25
     c1e:	81 95       	neg	r24
     c20:	9f 4f       	sbci	r25, 0xFF	; 255
     c22:	90 93 9b 00 	sts	0x009B, r25
     c26:	80 93 9a 00 	sts	0x009A, r24
     c2a:	08 c0       	rjmp	.+16     	; 0xc3c <handleMotorsWithNoController+0xf0>
	} else {
		OCR3A = 0;
     c2c:	10 92 99 00 	sts	0x0099, r1
     c30:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
     c34:	10 92 9b 00 	sts	0x009B, r1
     c38:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
     c3c:	80 91 f6 16 	lds	r24, 0x16F6
     c40:	90 91 f7 16 	lds	r25, 0x16F7
     c44:	18 16       	cp	r1, r24
     c46:	19 06       	cpc	r1, r25
     c48:	2c f4       	brge	.+10     	; 0xc54 <handleMotorsWithNoController+0x108>
		OCR4A = (unsigned int)pwm_left;
     c4a:	90 93 a9 00 	sts	0x00A9, r25
     c4e:	80 93 a8 00 	sts	0x00A8, r24
     c52:	08 95       	ret
	} else if(pwm_left < 0) {
     c54:	00 97       	sbiw	r24, 0x00	; 0
     c56:	41 f0       	breq	.+16     	; 0xc68 <handleMotorsWithNoController+0x11c>
		OCR4B =(unsigned int)( -pwm_left);
     c58:	90 95       	com	r25
     c5a:	81 95       	neg	r24
     c5c:	9f 4f       	sbci	r25, 0xFF	; 255
     c5e:	90 93 ab 00 	sts	0x00AB, r25
     c62:	80 93 aa 00 	sts	0x00AA, r24
     c66:	08 95       	ret
	} else {
		OCR4A = 0;
     c68:	10 92 a9 00 	sts	0x00A9, r1
     c6c:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
     c70:	10 92 ab 00 	sts	0x00AB, r1
     c74:	10 92 aa 00 	sts	0x00AA, r1
     c78:	08 95       	ret

00000c7a <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
     c7a:	80 91 fa 16 	lds	r24, 0x16FA
     c7e:	90 91 fb 16 	lds	r25, 0x16FB
     c82:	90 93 07 17 	sts	0x1707, r25
     c86:	80 93 06 17 	sts	0x1706, r24
	pwm_right_working = pwm_right_desired;
     c8a:	80 91 f8 16 	lds	r24, 0x16F8
     c8e:	90 91 f9 16 	lds	r25, 0x16F9
     c92:	90 93 05 17 	sts	0x1705, r25
     c96:	80 93 04 17 	sts	0x1704, r24
	if(obstacleAvoidanceEnabled) {
     c9a:	80 91 3d 18 	lds	r24, 0x183D
     c9e:	88 23       	and	r24, r24
     ca0:	31 f0       	breq	.+12     	; 0xcae <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
     ca2:	86 e0       	ldi	r24, 0x06	; 6
     ca4:	97 e1       	ldi	r25, 0x17	; 23
     ca6:	64 e0       	ldi	r22, 0x04	; 4
     ca8:	77 e1       	ldi	r23, 0x17	; 23
     caa:	0e 94 c8 09 	call	0x1390	; 0x1390 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
     cae:	80 91 06 17 	lds	r24, 0x1706
     cb2:	90 91 07 17 	lds	r25, 0x1707
     cb6:	90 93 eb 16 	sts	0x16EB, r25
     cba:	80 93 ea 16 	sts	0x16EA, r24
	pwm_right_desired_to_control = pwm_right_working;
     cbe:	80 91 04 17 	lds	r24, 0x1704
     cc2:	90 91 05 17 	lds	r25, 0x1705
     cc6:	90 93 e9 16 	sts	0x16E9, r25
     cca:	80 93 e8 16 	sts	0x16E8, r24

	if(compute_left_vel) {
     cce:	80 91 d5 03 	lds	r24, 0x03D5
     cd2:	88 23       	and	r24, r24
     cd4:	09 f4       	brne	.+2      	; 0xcd8 <handleMotorsWithSpeedController+0x5e>
     cd6:	41 c0       	rjmp	.+130    	; 0xd5a <handleMotorsWithSpeedController+0xe0>

		last_left_vel = left_vel_sum>>2;
     cd8:	80 91 ec 16 	lds	r24, 0x16EC
     cdc:	90 91 ed 16 	lds	r25, 0x16ED
     ce0:	96 95       	lsr	r25
     ce2:	87 95       	ror	r24
     ce4:	96 95       	lsr	r25
     ce6:	87 95       	ror	r24
     ce8:	90 93 f1 16 	sts	0x16F1, r25
     cec:	80 93 f0 16 	sts	0x16F0, r24
		compute_left_vel = 0;
     cf0:	10 92 d5 03 	sts	0x03D5, r1
		left_vel_sum = 0;
     cf4:	10 92 ed 16 	sts	0x16ED, r1
     cf8:	10 92 ec 16 	sts	0x16EC, r1

		if(robotPosition == HORIZONTAL_POS) {
     cfc:	80 91 e4 03 	lds	r24, 0x03E4
     d00:	81 30       	cpi	r24, 0x01	; 1
     d02:	29 f4       	brne	.+10     	; 0xd0e <handleMotorsWithSpeedController+0x94>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
     d04:	86 e0       	ldi	r24, 0x06	; 6
     d06:	97 e1       	ldi	r25, 0x17	; 23
     d08:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <start_horizontal_speed_control_left>
     d0c:	04 c0       	rjmp	.+8      	; 0xd16 <handleMotorsWithSpeedController+0x9c>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
     d0e:	86 e0       	ldi	r24, 0x06	; 6
     d10:	97 e1       	ldi	r25, 0x17	; 23
     d12:	0e 94 9d 0b 	call	0x173a	; 0x173a <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
     d16:	80 91 06 17 	lds	r24, 0x1706
     d1a:	90 91 07 17 	lds	r25, 0x1707
     d1e:	90 93 f7 16 	sts	0x16F7, r25
     d22:	80 93 f6 16 	sts	0x16F6, r24

		if(pwm_left > 0) {
     d26:	18 16       	cp	r1, r24
     d28:	19 06       	cpc	r1, r25
     d2a:	2c f4       	brge	.+10     	; 0xd36 <handleMotorsWithSpeedController+0xbc>
			OCR4A = (unsigned int)pwm_left;
     d2c:	90 93 a9 00 	sts	0x00A9, r25
     d30:	80 93 a8 00 	sts	0x00A8, r24
     d34:	12 c0       	rjmp	.+36     	; 0xd5a <handleMotorsWithSpeedController+0xe0>
		} else if(pwm_left < 0) {
     d36:	00 97       	sbiw	r24, 0x00	; 0
     d38:	41 f0       	breq	.+16     	; 0xd4a <handleMotorsWithSpeedController+0xd0>
			OCR4B =(unsigned int)( -pwm_left);
     d3a:	90 95       	com	r25
     d3c:	81 95       	neg	r24
     d3e:	9f 4f       	sbci	r25, 0xFF	; 255
     d40:	90 93 ab 00 	sts	0x00AB, r25
     d44:	80 93 aa 00 	sts	0x00AA, r24
     d48:	08 c0       	rjmp	.+16     	; 0xd5a <handleMotorsWithSpeedController+0xe0>
		} else {
			OCR4A = 0;
     d4a:	10 92 a9 00 	sts	0x00A9, r1
     d4e:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
     d52:	10 92 ab 00 	sts	0x00AB, r1
     d56:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
     d5a:	80 91 d6 03 	lds	r24, 0x03D6
     d5e:	88 23       	and	r24, r24
     d60:	09 f4       	brne	.+2      	; 0xd64 <handleMotorsWithSpeedController+0xea>
     d62:	41 c0       	rjmp	.+130    	; 0xde6 <handleMotorsWithSpeedController+0x16c>

		last_right_vel = right_vel_sum>>2;
     d64:	80 91 ee 16 	lds	r24, 0x16EE
     d68:	90 91 ef 16 	lds	r25, 0x16EF
     d6c:	96 95       	lsr	r25
     d6e:	87 95       	ror	r24
     d70:	96 95       	lsr	r25
     d72:	87 95       	ror	r24
     d74:	90 93 f3 16 	sts	0x16F3, r25
     d78:	80 93 f2 16 	sts	0x16F2, r24
		compute_right_vel = 0;
     d7c:	10 92 d6 03 	sts	0x03D6, r1
		right_vel_sum = 0;
     d80:	10 92 ef 16 	sts	0x16EF, r1
     d84:	10 92 ee 16 	sts	0x16EE, r1

		if(robotPosition == HORIZONTAL_POS) {
     d88:	80 91 e4 03 	lds	r24, 0x03E4
     d8c:	81 30       	cpi	r24, 0x01	; 1
     d8e:	29 f4       	brne	.+10     	; 0xd9a <handleMotorsWithSpeedController+0x120>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
     d90:	84 e0       	ldi	r24, 0x04	; 4
     d92:	97 e1       	ldi	r25, 0x17	; 23
     d94:	0e 94 d3 0d 	call	0x1ba6	; 0x1ba6 <start_horizontal_speed_control_right>
     d98:	04 c0       	rjmp	.+8      	; 0xda2 <handleMotorsWithSpeedController+0x128>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
     d9a:	84 e0       	ldi	r24, 0x04	; 4
     d9c:	97 e1       	ldi	r25, 0x17	; 23
     d9e:	0e 94 b8 0c 	call	0x1970	; 0x1970 <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
     da2:	80 91 04 17 	lds	r24, 0x1704
     da6:	90 91 05 17 	lds	r25, 0x1705
     daa:	90 93 f5 16 	sts	0x16F5, r25
     dae:	80 93 f4 16 	sts	0x16F4, r24

		if(pwm_right > 0) {
     db2:	18 16       	cp	r1, r24
     db4:	19 06       	cpc	r1, r25
     db6:	2c f4       	brge	.+10     	; 0xdc2 <handleMotorsWithSpeedController+0x148>
			OCR3A = (unsigned int)pwm_right;
     db8:	90 93 99 00 	sts	0x0099, r25
     dbc:	80 93 98 00 	sts	0x0098, r24
     dc0:	08 95       	ret
		} else if(pwm_right < 0) {
     dc2:	00 97       	sbiw	r24, 0x00	; 0
     dc4:	41 f0       	breq	.+16     	; 0xdd6 <handleMotorsWithSpeedController+0x15c>
			OCR3B = (unsigned int)(-pwm_right);
     dc6:	90 95       	com	r25
     dc8:	81 95       	neg	r24
     dca:	9f 4f       	sbci	r25, 0xFF	; 255
     dcc:	90 93 9b 00 	sts	0x009B, r25
     dd0:	80 93 9a 00 	sts	0x009A, r24
     dd4:	08 95       	ret
		} else {
			OCR3A = 0;
     dd6:	10 92 99 00 	sts	0x0099, r1
     dda:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
     dde:	10 92 9b 00 	sts	0x009B, r1
     de2:	10 92 9a 00 	sts	0x009A, r1
     de6:	08 95       	ret

00000de8 <setLeftSpeed>:

}

void setLeftSpeed(signed char vel) {

	speedl = abs(vel);
     de8:	28 2f       	mov	r18, r24
     dea:	33 27       	eor	r19, r19
     dec:	27 fd       	sbrc	r18, 7
     dee:	30 95       	com	r19
     df0:	37 ff       	sbrs	r19, 7
     df2:	03 c0       	rjmp	.+6      	; 0xdfa <setLeftSpeed+0x12>
     df4:	30 95       	com	r19
     df6:	21 95       	neg	r18
     df8:	3f 4f       	sbci	r19, 0xFF	; 255
     dfa:	30 93 09 17 	sts	0x1709, r19
     dfe:	20 93 08 17 	sts	0x1708, r18
     e02:	22 0f       	add	r18, r18
     e04:	33 1f       	adc	r19, r19
     e06:	22 0f       	add	r18, r18
     e08:	33 1f       	adc	r19, r19

    if(vel >= 0) {
     e0a:	87 ff       	sbrs	r24, 7
     e0c:	03 c0       	rjmp	.+6      	; 0xe14 <setLeftSpeed+0x2c>
        pwm_left_desired = speedl<<2;
    } else {
        pwm_left_desired = -(speedl<<2);
     e0e:	30 95       	com	r19
     e10:	21 95       	neg	r18
     e12:	3f 4f       	sbci	r19, 0xFF	; 255
     e14:	30 93 fb 16 	sts	0x16FB, r19
     e18:	20 93 fa 16 	sts	0x16FA, r18
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     e1c:	80 91 fa 16 	lds	r24, 0x16FA
     e20:	90 91 fb 16 	lds	r25, 0x16FB
     e24:	22 e0       	ldi	r18, 0x02	; 2
     e26:	81 30       	cpi	r24, 0x01	; 1
     e28:	92 07       	cpc	r25, r18
     e2a:	34 f0       	brlt	.+12     	; 0xe38 <setLeftSpeed+0x50>
     e2c:	80 e0       	ldi	r24, 0x00	; 0
     e2e:	92 e0       	ldi	r25, 0x02	; 2
     e30:	90 93 fb 16 	sts	0x16FB, r25
     e34:	80 93 fa 16 	sts	0x16FA, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
     e38:	80 91 fa 16 	lds	r24, 0x16FA
     e3c:	90 91 fb 16 	lds	r25, 0x16FB
     e40:	2e ef       	ldi	r18, 0xFE	; 254
     e42:	80 30       	cpi	r24, 0x00	; 0
     e44:	92 07       	cpc	r25, r18
     e46:	34 f4       	brge	.+12     	; 0xe54 <setLeftSpeed+0x6c>
     e48:	80 e0       	ldi	r24, 0x00	; 0
     e4a:	9e ef       	ldi	r25, 0xFE	; 254
     e4c:	90 93 fb 16 	sts	0x16FB, r25
     e50:	80 93 fa 16 	sts	0x16FA, r24
     e54:	08 95       	ret

00000e56 <setRightSpeed>:

}

void setRightSpeed(signed char vel) {

	speedr = abs(vel);
     e56:	28 2f       	mov	r18, r24
     e58:	33 27       	eor	r19, r19
     e5a:	27 fd       	sbrc	r18, 7
     e5c:	30 95       	com	r19
     e5e:	37 ff       	sbrs	r19, 7
     e60:	03 c0       	rjmp	.+6      	; 0xe68 <setRightSpeed+0x12>
     e62:	30 95       	com	r19
     e64:	21 95       	neg	r18
     e66:	3f 4f       	sbci	r19, 0xFF	; 255
     e68:	30 93 0b 17 	sts	0x170B, r19
     e6c:	20 93 0a 17 	sts	0x170A, r18
     e70:	22 0f       	add	r18, r18
     e72:	33 1f       	adc	r19, r19
     e74:	22 0f       	add	r18, r18
     e76:	33 1f       	adc	r19, r19

    if(vel >= 0) {
     e78:	87 ff       	sbrs	r24, 7
     e7a:	03 c0       	rjmp	.+6      	; 0xe82 <setRightSpeed+0x2c>
        pwm_right_desired = speedr<<2;
    } else {
        pwm_right_desired = -(speedr<<2);
     e7c:	30 95       	com	r19
     e7e:	21 95       	neg	r18
     e80:	3f 4f       	sbci	r19, 0xFF	; 255
     e82:	30 93 f9 16 	sts	0x16F9, r19
     e86:	20 93 f8 16 	sts	0x16F8, r18
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     e8a:	80 91 f8 16 	lds	r24, 0x16F8
     e8e:	90 91 f9 16 	lds	r25, 0x16F9
     e92:	22 e0       	ldi	r18, 0x02	; 2
     e94:	81 30       	cpi	r24, 0x01	; 1
     e96:	92 07       	cpc	r25, r18
     e98:	34 f0       	brlt	.+12     	; 0xea6 <setRightSpeed+0x50>
     e9a:	80 e0       	ldi	r24, 0x00	; 0
     e9c:	92 e0       	ldi	r25, 0x02	; 2
     e9e:	90 93 f9 16 	sts	0x16F9, r25
     ea2:	80 93 f8 16 	sts	0x16F8, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     ea6:	80 91 f8 16 	lds	r24, 0x16F8
     eaa:	90 91 f9 16 	lds	r25, 0x16F9
     eae:	2e ef       	ldi	r18, 0xFE	; 254
     eb0:	80 30       	cpi	r24, 0x00	; 0
     eb2:	92 07       	cpc	r25, r18
     eb4:	34 f4       	brge	.+12     	; 0xec2 <setRightSpeed+0x6c>
     eb6:	80 e0       	ldi	r24, 0x00	; 0
     eb8:	9e ef       	ldi	r25, 0xFE	; 254
     eba:	90 93 f9 16 	sts	0x16F9, r25
     ebe:	80 93 f8 16 	sts	0x16F8, r24
     ec2:	08 95       	ret

00000ec4 <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
     ec4:	1f 92       	push	r1
     ec6:	0f 92       	push	r0
     ec8:	0f b6       	in	r0, 0x3f	; 63
     eca:	0f 92       	push	r0
     ecc:	11 24       	eor	r1, r1
     ece:	8f 93       	push	r24
     ed0:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
     ed2:	80 91 3f 18 	lds	r24, 0x183F
     ed6:	88 23       	and	r24, r24
     ed8:	61 f0       	breq	.+24     	; 0xef2 <__vector_45+0x2e>
		pwm_left = 0;
     eda:	10 92 f7 16 	sts	0x16F7, r1
     ede:	10 92 f6 16 	sts	0x16F6, r1
		OCR4A = 0;
     ee2:	10 92 a9 00 	sts	0x00A9, r1
     ee6:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
     eea:	10 92 ab 00 	sts	0x00AB, r1
     eee:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
     ef2:	10 92 e1 16 	sts	0x16E1, r1
     ef6:	10 92 e0 16 	sts	0x16E0, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
     efa:	80 91 f6 16 	lds	r24, 0x16F6
     efe:	90 91 f7 16 	lds	r25, 0x16F7
     f02:	00 97       	sbiw	r24, 0x00	; 0
     f04:	39 f5       	brne	.+78     	; 0xf54 <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
     f06:	80 91 ea 16 	lds	r24, 0x16EA
     f0a:	90 91 eb 16 	lds	r25, 0x16EB
     f0e:	97 fd       	sbrc	r25, 7
     f10:	05 c0       	rjmp	.+10     	; 0xf1c <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
     f12:	81 e0       	ldi	r24, 0x01	; 1
     f14:	80 93 37 16 	sts	0x1637, r24
			currentMotLeftChannel = 14;
     f18:	8e e0       	ldi	r24, 0x0E	; 14
     f1a:	04 c0       	rjmp	.+8      	; 0xf24 <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
     f1c:	81 e0       	ldi	r24, 0x01	; 1
     f1e:	80 93 37 16 	sts	0x1637, r24
			currentMotLeftChannel = 15;
     f22:	8f e0       	ldi	r24, 0x0F	; 15
     f24:	80 93 34 16 	sts	0x1634, r24
		}
		firstSampleLeft = 1;
     f28:	81 e0       	ldi	r24, 0x01	; 1
     f2a:	80 93 d8 03 	sts	0x03D8, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
     f2e:	80 91 a0 00 	lds	r24, 0x00A0
     f32:	8f 75       	andi	r24, 0x5F	; 95
     f34:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
     f38:	80 91 02 01 	lds	r24, 0x0102
     f3c:	87 7e       	andi	r24, 0xE7	; 231
     f3e:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
     f42:	80 91 72 00 	lds	r24, 0x0072
     f46:	89 7f       	andi	r24, 0xF9	; 249
     f48:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
     f4c:	89 b3       	in	r24, 0x19	; 25
     f4e:	86 60       	ori	r24, 0x06	; 6
     f50:	89 bb       	out	0x19, r24	; 25
     f52:	3e c0       	rjmp	.+124    	; 0xfd0 <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
     f54:	18 16       	cp	r1, r24
     f56:	19 06       	cpc	r1, r25
     f58:	ec f4       	brge	.+58     	; 0xf94 <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
     f5a:	10 92 37 16 	sts	0x1637, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
     f5e:	8f e0       	ldi	r24, 0x0F	; 15
     f60:	80 93 34 16 	sts	0x1634, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
     f64:	80 91 a0 00 	lds	r24, 0x00A0
     f68:	8f 7d       	andi	r24, 0xDF	; 223
     f6a:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
     f6e:	80 91 72 00 	lds	r24, 0x0072
     f72:	8b 7f       	andi	r24, 0xFB	; 251
     f74:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
     f78:	80 91 02 01 	lds	r24, 0x0102
     f7c:	8f 7e       	andi	r24, 0xEF	; 239
     f7e:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
     f82:	80 91 a0 00 	lds	r24, 0x00A0
     f86:	80 68       	ori	r24, 0x80	; 128
     f88:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
     f8c:	80 91 72 00 	lds	r24, 0x0072
     f90:	82 60       	ori	r24, 0x02	; 2
     f92:	1c c0       	rjmp	.+56     	; 0xfcc <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
     f94:	10 92 37 16 	sts	0x1637, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
     f98:	8e e0       	ldi	r24, 0x0E	; 14
     f9a:	80 93 34 16 	sts	0x1634, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
     f9e:	80 91 a0 00 	lds	r24, 0x00A0
     fa2:	8f 77       	andi	r24, 0x7F	; 127
     fa4:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
     fa8:	80 91 72 00 	lds	r24, 0x0072
     fac:	8d 7f       	andi	r24, 0xFD	; 253
     fae:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
     fb2:	80 91 02 01 	lds	r24, 0x0102
     fb6:	87 7f       	andi	r24, 0xF7	; 247
     fb8:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
     fbc:	80 91 a0 00 	lds	r24, 0x00A0
     fc0:	80 62       	ori	r24, 0x20	; 32
     fc2:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
     fc6:	80 91 72 00 	lds	r24, 0x0072
     fca:	84 60       	ori	r24, 0x04	; 4
     fcc:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
     fd0:	9f 91       	pop	r25
     fd2:	8f 91       	pop	r24
     fd4:	0f 90       	pop	r0
     fd6:	0f be       	out	0x3f, r0	; 63
     fd8:	0f 90       	pop	r0
     fda:	1f 90       	pop	r1
     fdc:	18 95       	reti

00000fde <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
     fde:	1f 92       	push	r1
     fe0:	0f 92       	push	r0
     fe2:	0f b6       	in	r0, 0x3f	; 63
     fe4:	0f 92       	push	r0
     fe6:	11 24       	eor	r1, r1
     fe8:	8f 93       	push	r24
     fea:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
     fec:	81 e0       	ldi	r24, 0x01	; 1
     fee:	80 93 37 16 	sts	0x1637, r24
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
     ff2:	9e e0       	ldi	r25, 0x0E	; 14
     ff4:	90 93 34 16 	sts	0x1634, r25

	firstSampleLeft = 1;
     ff8:	80 93 d8 03 	sts	0x03D8, r24

//	LED_GREEN_OFF;

}
     ffc:	9f 91       	pop	r25
     ffe:	8f 91       	pop	r24
    1000:	0f 90       	pop	r0
    1002:	0f be       	out	0x3f, r0	; 63
    1004:	0f 90       	pop	r0
    1006:	1f 90       	pop	r1
    1008:	18 95       	reti

0000100a <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    100a:	1f 92       	push	r1
    100c:	0f 92       	push	r0
    100e:	0f b6       	in	r0, 0x3f	; 63
    1010:	0f 92       	push	r0
    1012:	11 24       	eor	r1, r1
    1014:	8f 93       	push	r24
    1016:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1018:	81 e0       	ldi	r24, 0x01	; 1
    101a:	80 93 37 16 	sts	0x1637, r24
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    101e:	9f e0       	ldi	r25, 0x0F	; 15
    1020:	90 93 34 16 	sts	0x1634, r25

	firstSampleLeft = 1;
    1024:	80 93 d8 03 	sts	0x03D8, r24

//	LED_GREEN_OFF;

}
    1028:	9f 91       	pop	r25
    102a:	8f 91       	pop	r24
    102c:	0f 90       	pop	r0
    102e:	0f be       	out	0x3f, r0	; 63
    1030:	0f 90       	pop	r0
    1032:	1f 90       	pop	r1
    1034:	18 95       	reti

00001036 <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    1036:	1f 92       	push	r1
    1038:	0f 92       	push	r0
    103a:	0f b6       	in	r0, 0x3f	; 63
    103c:	0f 92       	push	r0
    103e:	11 24       	eor	r1, r1
    1040:	8f 93       	push	r24
    1042:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    1044:	80 91 3f 18 	lds	r24, 0x183F
    1048:	88 23       	and	r24, r24
    104a:	61 f0       	breq	.+24     	; 0x1064 <__vector_35+0x2e>
		pwm_right = 0;
    104c:	10 92 f5 16 	sts	0x16F5, r1
    1050:	10 92 f4 16 	sts	0x16F4, r1
		OCR3A = 0;
    1054:	10 92 99 00 	sts	0x0099, r1
    1058:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    105c:	10 92 9b 00 	sts	0x009B, r1
    1060:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    1064:	10 92 e3 16 	sts	0x16E3, r1
    1068:	10 92 e2 16 	sts	0x16E2, r1


	if(pwm_right == 0) {
    106c:	80 91 f4 16 	lds	r24, 0x16F4
    1070:	90 91 f5 16 	lds	r25, 0x16F5
    1074:	00 97       	sbiw	r24, 0x00	; 0
    1076:	29 f5       	brne	.+74     	; 0x10c2 <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    1078:	80 91 e8 16 	lds	r24, 0x16E8
    107c:	90 91 e9 16 	lds	r25, 0x16E9
    1080:	97 fd       	sbrc	r25, 7
    1082:	05 c0       	rjmp	.+10     	; 0x108e <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    1084:	81 e0       	ldi	r24, 0x01	; 1
    1086:	80 93 36 16 	sts	0x1636, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    108a:	8c e0       	ldi	r24, 0x0C	; 12
    108c:	04 c0       	rjmp	.+8      	; 0x1096 <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    108e:	81 e0       	ldi	r24, 0x01	; 1
    1090:	80 93 36 16 	sts	0x1636, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    1094:	8d e0       	ldi	r24, 0x0D	; 13
    1096:	80 93 35 16 	sts	0x1635, r24
		}
		firstSampleRight = 1;
    109a:	81 e0       	ldi	r24, 0x01	; 1
    109c:	80 93 d7 03 	sts	0x03D7, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    10a0:	80 91 90 00 	lds	r24, 0x0090
    10a4:	8f 75       	andi	r24, 0x5F	; 95
    10a6:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    10aa:	8e b1       	in	r24, 0x0e	; 14
    10ac:	87 7e       	andi	r24, 0xE7	; 231
    10ae:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    10b0:	80 91 71 00 	lds	r24, 0x0071
    10b4:	89 7f       	andi	r24, 0xF9	; 249
    10b6:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    10ba:	88 b3       	in	r24, 0x18	; 24
    10bc:	86 60       	ori	r24, 0x06	; 6
    10be:	88 bb       	out	0x18, r24	; 24
    10c0:	36 c0       	rjmp	.+108    	; 0x112e <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    10c2:	18 16       	cp	r1, r24
    10c4:	19 06       	cpc	r1, r25
    10c6:	cc f4       	brge	.+50     	; 0x10fa <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    10c8:	10 92 36 16 	sts	0x1636, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    10cc:	8d e0       	ldi	r24, 0x0D	; 13
    10ce:	80 93 35 16 	sts	0x1635, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    10d2:	80 91 90 00 	lds	r24, 0x0090
    10d6:	8f 7d       	andi	r24, 0xDF	; 223
    10d8:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    10dc:	80 91 71 00 	lds	r24, 0x0071
    10e0:	8b 7f       	andi	r24, 0xFB	; 251
    10e2:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    10e6:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    10e8:	80 91 90 00 	lds	r24, 0x0090
    10ec:	80 68       	ori	r24, 0x80	; 128
    10ee:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    10f2:	80 91 71 00 	lds	r24, 0x0071
    10f6:	82 60       	ori	r24, 0x02	; 2
    10f8:	18 c0       	rjmp	.+48     	; 0x112a <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    10fa:	10 92 36 16 	sts	0x1636, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    10fe:	8c e0       	ldi	r24, 0x0C	; 12
    1100:	80 93 35 16 	sts	0x1635, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    1104:	80 91 90 00 	lds	r24, 0x0090
    1108:	8f 77       	andi	r24, 0x7F	; 127
    110a:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    110e:	80 91 71 00 	lds	r24, 0x0071
    1112:	8d 7f       	andi	r24, 0xFD	; 253
    1114:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    1118:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    111a:	80 91 90 00 	lds	r24, 0x0090
    111e:	80 62       	ori	r24, 0x20	; 32
    1120:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    1124:	80 91 71 00 	lds	r24, 0x0071
    1128:	84 60       	ori	r24, 0x04	; 4
    112a:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    112e:	9f 91       	pop	r25
    1130:	8f 91       	pop	r24
    1132:	0f 90       	pop	r0
    1134:	0f be       	out	0x3f, r0	; 63
    1136:	0f 90       	pop	r0
    1138:	1f 90       	pop	r1
    113a:	18 95       	reti

0000113c <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    113c:	1f 92       	push	r1
    113e:	0f 92       	push	r0
    1140:	0f b6       	in	r0, 0x3f	; 63
    1142:	0f 92       	push	r0
    1144:	11 24       	eor	r1, r1
    1146:	8f 93       	push	r24
    1148:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    114a:	81 e0       	ldi	r24, 0x01	; 1
    114c:	80 93 36 16 	sts	0x1636, r24
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    1150:	9c e0       	ldi	r25, 0x0C	; 12
    1152:	90 93 35 16 	sts	0x1635, r25

	firstSampleRight = 1;
    1156:	80 93 d7 03 	sts	0x03D7, r24

//	LED_RED_OFF;

}
    115a:	9f 91       	pop	r25
    115c:	8f 91       	pop	r24
    115e:	0f 90       	pop	r0
    1160:	0f be       	out	0x3f, r0	; 63
    1162:	0f 90       	pop	r0
    1164:	1f 90       	pop	r1
    1166:	18 95       	reti

00001168 <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    1168:	1f 92       	push	r1
    116a:	0f 92       	push	r0
    116c:	0f b6       	in	r0, 0x3f	; 63
    116e:	0f 92       	push	r0
    1170:	11 24       	eor	r1, r1
    1172:	8f 93       	push	r24
    1174:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    1176:	81 e0       	ldi	r24, 0x01	; 1
    1178:	80 93 36 16 	sts	0x1636, r24
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    117c:	9d e0       	ldi	r25, 0x0D	; 13
    117e:	90 93 35 16 	sts	0x1635, r25

	firstSampleRight = 1;
    1182:	80 93 d7 03 	sts	0x03D7, r24

//	LED_RED_OFF;
}
    1186:	9f 91       	pop	r25
    1188:	8f 91       	pop	r24
    118a:	0f 90       	pop	r0
    118c:	0f be       	out	0x3f, r0	; 63
    118e:	0f 90       	pop	r0
    1190:	1f 90       	pop	r1
    1192:	18 95       	reti

00001194 <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    1194:	85 b7       	in	r24, 0x35	; 53
    1196:	80 61       	ori	r24, 0x10	; 16
    1198:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    119a:	8f ef       	ldi	r24, 0xFF	; 255
    119c:	81 b9       	out	0x01, r24	; 1
	PORTA = 0x00;			// proximity pulses turned off
    119e:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    11a0:	97 ef       	ldi	r25, 0xF7	; 247
    11a2:	94 b9       	out	0x04, r25	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    11a4:	90 ee       	ldi	r25, 0xE0	; 224
    11a6:	95 b9       	out	0x05, r25	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    11a8:	90 ef       	ldi	r25, 0xF0	; 240
    11aa:	97 b9       	out	0x07, r25	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    11ac:	90 eb       	ldi	r25, 0xB0	; 176
    11ae:	98 b9       	out	0x08, r25	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    11b0:	9c ef       	ldi	r25, 0xFC	; 252
    11b2:	9a b9       	out	0x0a, r25	; 10
	PORTD = 0x03;			// default for unused pins is 0
    11b4:	93 e0       	ldi	r25, 0x03	; 3
    11b6:	9b b9       	out	0x0b, r25	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    11b8:	8d b9       	out	0x0d, r24	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    11ba:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    11bc:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    11be:	83 bb       	out	0x13, r24	; 19
	if(hardwareRevision == HW_REV_3_0) {
    11c0:	80 91 3c 18 	lds	r24, 0x183C
    11c4:	88 23       	and	r24, r24
    11c6:	09 f4       	brne	.+2      	; 0x11ca <initPortsIO+0x36>
		PORTG = 0x00;		// default for unused pins is 0
    11c8:	14 ba       	out	0x14, r1	; 20
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    11ca:	80 91 3c 18 	lds	r24, 0x183C
    11ce:	81 30       	cpi	r24, 0x01	; 1
    11d0:	09 f4       	brne	.+2      	; 0x11d4 <initPortsIO+0x40>
		PORTG = 0x00;		// default for unused pins is 0
    11d2:	14 ba       	out	0x14, r1	; 20
	}
	if(hardwareRevision == HW_REV_3_1) {
    11d4:	80 91 3c 18 	lds	r24, 0x183C
    11d8:	82 30       	cpi	r24, 0x02	; 2
    11da:	11 f4       	brne	.+4      	; 0x11e0 <initPortsIO+0x4c>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    11dc:	88 e0       	ldi	r24, 0x08	; 8
    11de:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    11e0:	8f ef       	ldi	r24, 0xFF	; 255
    11e2:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    11e6:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    11ea:	8f e0       	ldi	r24, 0x0F	; 15
    11ec:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    11f0:	80 91 3c 18 	lds	r24, 0x183C
    11f4:	88 23       	and	r24, r24
    11f6:	21 f4       	brne	.+8      	; 0x1200 <initPortsIO+0x6c>
		PORTJ &= 0x00;		// cliff pulse turned off
    11f8:	80 91 05 01 	lds	r24, 0x0105
    11fc:	10 92 05 01 	sts	0x0105, r1
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    1200:	80 91 3c 18 	lds	r24, 0x183C
    1204:	81 30       	cpi	r24, 0x01	; 1
    1206:	19 f4       	brne	.+6      	; 0x120e <initPortsIO+0x7a>
		PORTJ = 0x0F;
    1208:	8f e0       	ldi	r24, 0x0F	; 15
    120a:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    120e:	80 91 3c 18 	lds	r24, 0x183C
    1212:	82 30       	cpi	r24, 0x02	; 2
    1214:	19 f4       	brne	.+6      	; 0x121c <initPortsIO+0x88>
		PORTJ = 0x0F;
    1216:	8f e0       	ldi	r24, 0x0F	; 15
    1218:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    121c:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    1220:	8f ef       	ldi	r24, 0xFF	; 255
    1222:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    1226:	80 91 3c 18 	lds	r24, 0x183C
    122a:	88 23       	and	r24, r24
    122c:	11 f4       	brne	.+4      	; 0x1232 <initPortsIO+0x9e>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    122e:	10 92 0b 01 	sts	0x010B, r1
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    1232:	80 91 3c 18 	lds	r24, 0x183C
    1236:	81 30       	cpi	r24, 0x01	; 1
    1238:	11 f4       	brne	.+4      	; 0x123e <initPortsIO+0xaa>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    123a:	10 92 0b 01 	sts	0x010B, r1
	}
	if(hardwareRevision == HW_REV_3_1) {
    123e:	80 91 3c 18 	lds	r24, 0x183C
    1242:	82 30       	cpi	r24, 0x02	; 2
    1244:	19 f4       	brne	.+6      	; 0x124c <initPortsIO+0xb8>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    1246:	87 ef       	ldi	r24, 0xF7	; 247
    1248:	80 93 0b 01 	sts	0x010B, r24
    124c:	08 95       	ret

0000124e <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    124e:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    1252:	80 e1       	ldi	r24, 0x10	; 16
    1254:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    1258:	e0 ec       	ldi	r30, 0xC0	; 192
    125a:	f0 e0       	ldi	r31, 0x00	; 0
    125c:	80 81       	ld	r24, Z
    125e:	82 60       	ori	r24, 0x02	; 2
    1260:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    1262:	e1 ec       	ldi	r30, 0xC1	; 193
    1264:	f0 e0       	ldi	r31, 0x00	; 0
    1266:	80 81       	ld	r24, Z
    1268:	88 69       	ori	r24, 0x98	; 152
    126a:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    126c:	e2 ec       	ldi	r30, 0xC2	; 194
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	80 81       	ld	r24, Z
    1272:	86 60       	ori	r24, 0x06	; 6
    1274:	80 83       	st	Z, r24



}
    1276:	08 95       	ret

00001278 <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    1278:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    127c:	80 e1       	ldi	r24, 0x10	; 16
    127e:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    1282:	e8 ec       	ldi	r30, 0xC8	; 200
    1284:	f0 e0       	ldi	r31, 0x00	; 0
    1286:	80 81       	ld	r24, Z
    1288:	82 60       	ori	r24, 0x02	; 2
    128a:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    128c:	e9 ec       	ldi	r30, 0xC9	; 201
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	80 81       	ld	r24, Z
    1292:	88 61       	ori	r24, 0x18	; 24
    1294:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    1296:	ea ec       	ldi	r30, 0xCA	; 202
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	80 81       	ld	r24, Z
    129c:	86 60       	ori	r24, 0x06	; 6
    129e:	80 83       	st	Z, r24

}
    12a0:	08 95       	ret

000012a2 <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    12a2:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    12a6:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    12aa:	10 92 c2 00 	sts	0x00C2, r1

}
    12ae:	08 95       	ret

000012b0 <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    12b0:	90 91 c0 00 	lds	r25, 0x00C0
    12b4:	95 ff       	sbrs	r25, 5
    12b6:	fc cf       	rjmp	.-8      	; 0x12b0 <usart0Transmit>
	UDR0 = data;						// put data into buffer, sends the data
    12b8:	80 93 c6 00 	sts	0x00C6, r24
	if(isBlocking) {
    12bc:	66 23       	and	r22, r22
    12be:	21 f0       	breq	.+8      	; 0x12c8 <usart0Transmit+0x18>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    12c0:	80 91 c0 00 	lds	r24, 0x00C0
    12c4:	86 ff       	sbrs	r24, 6
    12c6:	fc cf       	rjmp	.-8      	; 0x12c0 <usart0Transmit+0x10>
    12c8:	08 95       	ret

000012ca <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    12ca:	90 91 c8 00 	lds	r25, 0x00C8
    12ce:	95 ff       	sbrs	r25, 5
    12d0:	fc cf       	rjmp	.-8      	; 0x12ca <usart1Transmit>
	UDR1 = data;						// put data into buffer, sends the data
    12d2:	80 93 ce 00 	sts	0x00CE, r24
	if(isBlocking) {
    12d6:	66 23       	and	r22, r22
    12d8:	21 f0       	breq	.+8      	; 0x12e2 <usart1Transmit+0x18>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    12da:	80 91 c8 00 	lds	r24, 0x00C8
    12de:	86 ff       	sbrs	r24, 6
    12e0:	fc cf       	rjmp	.-8      	; 0x12da <usart1Transmit+0x10>
    12e2:	08 95       	ret

000012e4 <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    12e4:	80 91 c0 00 	lds	r24, 0x00C0
		return 0;
    12e8:	80 95       	com	r24
	} else {
		return 1;
	}

}
    12ea:	88 1f       	adc	r24, r24
    12ec:	88 27       	eor	r24, r24
    12ee:	88 1f       	adc	r24, r24
    12f0:	08 95       	ret

000012f2 <usart0Receive>:

unsigned char usart0Receive() {
    12f2:	cf 93       	push	r28
    12f4:	df 93       	push	r29

	unsigned int i=0;
    12f6:	c0 e0       	ldi	r28, 0x00	; 0
    12f8:	d0 e0       	ldi	r29, 0x00	; 0

	while(usart0InputBufferEmpty()) {
    12fa:	09 c0       	rjmp	.+18     	; 0x130e <usart0Receive+0x1c>
		i++;
    12fc:	21 96       	adiw	r28, 0x01	; 1
		if(i>150) {
    12fe:	c7 39       	cpi	r28, 0x97	; 151
    1300:	d1 05       	cpc	r29, r1
    1302:	29 f4       	brne	.+10     	; 0x130e <usart0Receive+0x1c>
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    1304:	81 e0       	ldi	r24, 0x01	; 1
    1306:	80 93 10 17 	sts	0x1710, r24
			return 0;				// timeout
    130a:	80 e0       	ldi	r24, 0x00	; 0
    130c:	06 c0       	rjmp	.+12     	; 0x131a <usart0Receive+0x28>

unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
    130e:	0e 94 72 09 	call	0x12e4	; 0x12e4 <usart0InputBufferEmpty>
    1312:	88 23       	and	r24, r24
    1314:	99 f7       	brne	.-26     	; 0x12fc <usart0Receive+0xa>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    1316:	80 91 c6 00 	lds	r24, 0x00C6

}
    131a:	df 91       	pop	r29
    131c:	cf 91       	pop	r28
    131e:	08 95       	ret

00001320 <__vector_25>:

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    1320:	1f 92       	push	r1
    1322:	0f 92       	push	r0
    1324:	0f b6       	in	r0, 0x3f	; 63
    1326:	0f 92       	push	r0
    1328:	0b b6       	in	r0, 0x3b	; 59
    132a:	0f 92       	push	r0
    132c:	11 24       	eor	r1, r1
    132e:	2f 93       	push	r18
    1330:	8f 93       	push	r24
    1332:	9f 93       	push	r25
    1334:	ef 93       	push	r30
    1336:	ff 93       	push	r31
	byteCount++;
    1338:	80 91 11 17 	lds	r24, 0x1711
    133c:	90 91 12 17 	lds	r25, 0x1712
    1340:	01 96       	adiw	r24, 0x01	; 1
    1342:	90 93 12 17 	sts	0x1712, r25
    1346:	80 93 11 17 	sts	0x1711, r24
	if(byteCount <= UART_BUFF_SIZE) {
    134a:	21 e0       	ldi	r18, 0x01	; 1
    134c:	81 30       	cpi	r24, 0x01	; 1
    134e:	92 07       	cpc	r25, r18
    1350:	60 f4       	brcc	.+24     	; 0x136a <__vector_25+0x4a>
		uartBuff[nextByteIndex] = UDR0;
    1352:	80 91 13 18 	lds	r24, 0x1813
    1356:	90 91 c6 00 	lds	r25, 0x00C6
    135a:	e8 2f       	mov	r30, r24
    135c:	f0 e0       	ldi	r31, 0x00	; 0
    135e:	ed 5e       	subi	r30, 0xED	; 237
    1360:	f8 4e       	sbci	r31, 0xE8	; 232
    1362:	90 83       	st	Z, r25
		nextByteIndex++;
    1364:	8f 5f       	subi	r24, 0xFF	; 255
    1366:	80 93 13 18 	sts	0x1813, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    136a:	ff 91       	pop	r31
    136c:	ef 91       	pop	r30
    136e:	9f 91       	pop	r25
    1370:	8f 91       	pop	r24
    1372:	2f 91       	pop	r18
    1374:	0f 90       	pop	r0
    1376:	0b be       	out	0x3b, r0	; 59
    1378:	0f 90       	pop	r0
    137a:	0f be       	out	0x3f, r0	; 63
    137c:	0f 90       	pop	r0
    137e:	1f 90       	pop	r1
    1380:	18 95       	reti

00001382 <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
    1382:	80 91 94 00 	lds	r24, 0x0094
    1386:	90 91 95 00 	lds	r25, 0x0095
    138a:	0e 94 db 36 	call	0x6db6	; 0x6db6 <srand>

}
    138e:	08 95       	ret

00001390 <obstacleAvoidance>:

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
    1390:	2f 92       	push	r2
    1392:	3f 92       	push	r3
    1394:	4f 92       	push	r4
    1396:	5f 92       	push	r5
    1398:	6f 92       	push	r6
    139a:	7f 92       	push	r7
    139c:	8f 92       	push	r8
    139e:	9f 92       	push	r9
    13a0:	af 92       	push	r10
    13a2:	bf 92       	push	r11
    13a4:	cf 92       	push	r12
    13a6:	df 92       	push	r13
    13a8:	ef 92       	push	r14
    13aa:	ff 92       	push	r15
    13ac:	0f 93       	push	r16
    13ae:	1f 93       	push	r17
    13b0:	df 93       	push	r29
    13b2:	cf 93       	push	r28
    13b4:	cd b7       	in	r28, 0x3d	; 61
    13b6:	de b7       	in	r29, 0x3e	; 62
    13b8:	28 97       	sbiw	r28, 0x08	; 8
    13ba:	0f b6       	in	r0, 0x3f	; 63
    13bc:	f8 94       	cli
    13be:	de bf       	out	0x3e, r29	; 62
    13c0:	0f be       	out	0x3f, r0	; 63
    13c2:	cd bf       	out	0x3d, r28	; 61
    13c4:	3c 01       	movw	r6, r24
    13c6:	4b 01       	movw	r8, r22
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
    13c8:	fc 01       	movw	r30, r24
    13ca:	01 90       	ld	r0, Z+
    13cc:	f0 81       	ld	r31, Z
    13ce:	e0 2d       	mov	r30, r0
    13d0:	fa 83       	std	Y+2, r31	; 0x02
    13d2:	e9 83       	std	Y+1, r30	; 0x01
    13d4:	fb 01       	movw	r30, r22
    13d6:	01 90       	ld	r0, Z+
    13d8:	f0 81       	ld	r31, Z
    13da:	e0 2d       	mov	r30, r0
    13dc:	fc 83       	std	Y+4, r31	; 0x04
    13de:	eb 83       	std	Y+3, r30	; 0x03
    13e0:	e0 ed       	ldi	r30, 0xD0	; 208
    13e2:	f6 e1       	ldi	r31, 0x16	; 22

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
    13e4:	80 81       	ld	r24, Z
    13e6:	91 81       	ldd	r25, Z+1	; 0x01
    13e8:	85 30       	cpi	r24, 0x05	; 5
    13ea:	91 05       	cpc	r25, r1
    13ec:	14 f4       	brge	.+4      	; 0x13f2 <obstacleAvoidance+0x62>
			proximityResultLinear[i] = 0;
    13ee:	11 82       	std	Z+1, r1	; 0x01
    13f0:	10 82       	st	Z, r1
    13f2:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
    13f4:	26 e1       	ldi	r18, 0x16	; 22
    13f6:	e0 3e       	cpi	r30, 0xE0	; 224
    13f8:	f2 07       	cpc	r31, r18
    13fa:	a1 f7       	brne	.-24     	; 0x13e4 <obstacleAvoidance+0x54>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
    13fc:	40 90 d0 16 	lds	r4, 0x16D0
    1400:	50 90 d1 16 	lds	r5, 0x16D1
    1404:	50 94       	com	r5
    1406:	41 94       	neg	r4
    1408:	51 08       	sbc	r5, r1
    140a:	53 94       	inc	r5
    140c:	c0 90 d2 16 	lds	r12, 0x16D2
    1410:	d0 90 d3 16 	lds	r13, 0x16D3
    1414:	d5 94       	asr	r13
    1416:	c7 94       	ror	r12
    1418:	e0 90 d6 16 	lds	r14, 0x16D6
    141c:	f0 90 d7 16 	lds	r15, 0x16D7
    1420:	f5 94       	asr	r15
    1422:	e7 94       	ror	r14
    1424:	40 91 d8 16 	lds	r20, 0x16D8
    1428:	50 91 d9 16 	lds	r21, 0x16D9
    142c:	58 87       	std	Y+8, r21	; 0x08
    142e:	4f 83       	std	Y+7, r20	; 0x07
    1430:	00 91 da 16 	lds	r16, 0x16DA
    1434:	10 91 db 16 	lds	r17, 0x16DB
    1438:	15 95       	asr	r17
    143a:	07 95       	ror	r16
    143c:	a0 90 de 16 	lds	r10, 0x16DE
    1440:	b0 90 df 16 	lds	r11, 0x16DF
    1444:	b5 94       	asr	r11
    1446:	a7 94       	ror	r10
    1448:	0e 94 d6 36 	call	0x6dac	; 0x6dac <rand>
    144c:	6f 81       	ldd	r22, Y+7	; 0x07
    144e:	78 85       	ldd	r23, Y+8	; 0x08
    1450:	6e 51       	subi	r22, 0x1E	; 30
    1452:	70 40       	sbci	r23, 0x00	; 0
    1454:	64 0d       	add	r22, r4
    1456:	75 1d       	adc	r23, r5
    1458:	6e 0d       	add	r22, r14
    145a:	7f 1d       	adc	r23, r15
    145c:	60 0f       	add	r22, r16
    145e:	71 1f       	adc	r23, r17
    1460:	6c 19       	sub	r22, r12
    1462:	7d 09       	sbc	r23, r13
    1464:	6a 19       	sub	r22, r10
    1466:	7b 09       	sbc	r23, r11
    1468:	78 87       	std	Y+8, r23	; 0x08
    146a:	6f 83       	std	Y+7, r22	; 0x07
    146c:	2c e3       	ldi	r18, 0x3C	; 60
    146e:	30 e0       	ldi	r19, 0x00	; 0
    1470:	b9 01       	movw	r22, r18
    1472:	0e 94 01 36 	call	0x6c02	; 0x6c02 <__divmodhi4>
    1476:	ef 81       	ldd	r30, Y+7	; 0x07
    1478:	f8 85       	ldd	r31, Y+8	; 0x08
    147a:	e8 0f       	add	r30, r24
    147c:	f9 1f       	adc	r31, r25
    147e:	f8 87       	std	Y+8, r31	; 0x08
    1480:	ef 83       	std	Y+7, r30	; 0x07
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
    1482:	e0 90 d2 16 	lds	r14, 0x16D2
    1486:	f0 90 d3 16 	lds	r15, 0x16D3
    148a:	f5 94       	asr	r15
    148c:	e7 94       	ror	r14
    148e:	00 91 d4 16 	lds	r16, 0x16D4
    1492:	10 91 d5 16 	lds	r17, 0x16D5
    1496:	15 95       	asr	r17
    1498:	07 95       	ror	r16
    149a:	15 95       	asr	r17
    149c:	07 95       	ror	r16
    149e:	c0 90 d6 16 	lds	r12, 0x16D6
    14a2:	d0 90 d7 16 	lds	r13, 0x16D7
    14a6:	d5 94       	asr	r13
    14a8:	c7 94       	ror	r12
    14aa:	a0 90 da 16 	lds	r10, 0x16DA
    14ae:	b0 90 db 16 	lds	r11, 0x16DB
    14b2:	b5 94       	asr	r11
    14b4:	a7 94       	ror	r10
    14b6:	40 90 dc 16 	lds	r4, 0x16DC
    14ba:	50 90 dd 16 	lds	r5, 0x16DD
    14be:	55 94       	asr	r5
    14c0:	47 94       	ror	r4
    14c2:	55 94       	asr	r5
    14c4:	47 94       	ror	r4
    14c6:	20 90 de 16 	lds	r2, 0x16DE
    14ca:	30 90 df 16 	lds	r3, 0x16DF
    14ce:	35 94       	asr	r3
    14d0:	27 94       	ror	r2
    14d2:	2d 83       	std	Y+5, r18	; 0x05
    14d4:	3e 83       	std	Y+6, r19	; 0x06
    14d6:	0e 94 d6 36 	call	0x6dac	; 0x6dac <rand>
    14da:	0e 0d       	add	r16, r14
    14dc:	1f 1d       	adc	r17, r15
    14de:	0e 51       	subi	r16, 0x1E	; 30
    14e0:	10 40       	sbci	r17, 0x00	; 0
    14e2:	0c 0d       	add	r16, r12
    14e4:	1d 1d       	adc	r17, r13
    14e6:	0a 19       	sub	r16, r10
    14e8:	1b 09       	sbc	r17, r11
    14ea:	04 19       	sub	r16, r4
    14ec:	15 09       	sbc	r17, r5
    14ee:	02 19       	sub	r16, r2
    14f0:	13 09       	sbc	r17, r3
    14f2:	2d 81       	ldd	r18, Y+5	; 0x05
    14f4:	3e 81       	ldd	r19, Y+6	; 0x06
    14f6:	b9 01       	movw	r22, r18
    14f8:	0e 94 01 36 	call	0x6c02	; 0x6c02 <__divmodhi4>
    14fc:	08 0f       	add	r16, r24
    14fe:	19 1f       	adc	r17, r25
    1500:	2f 80       	ldd	r2, Y+7	; 0x07
    1502:	38 84       	ldd	r3, Y+8	; 0x08
    1504:	91 01       	movw	r18, r2
    1506:	44 27       	eor	r20, r20
    1508:	37 fd       	sbrc	r19, 7
    150a:	40 95       	com	r20
    150c:	54 2f       	mov	r21, r20
    150e:	c8 01       	movw	r24, r16
    1510:	aa 27       	eor	r26, r26
    1512:	97 fd       	sbrc	r25, 7
    1514:	a0 95       	com	r26
    1516:	ba 2f       	mov	r27, r26
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
    1518:	49 80       	ldd	r4, Y+1	; 0x01
    151a:	5a 80       	ldd	r5, Y+2	; 0x02
    151c:	57 fc       	sbrc	r5, 7
    151e:	20 c0       	rjmp	.+64     	; 0x1560 <obstacleAvoidance+0x1d0>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
    1520:	62 01       	movw	r12, r4
    1522:	ee 24       	eor	r14, r14
    1524:	d7 fc       	sbrc	r13, 7
    1526:	e0 94       	com	r14
    1528:	fe 2c       	mov	r15, r14
    152a:	19 01       	movw	r2, r18
    152c:	2a 01       	movw	r4, r20
    152e:	28 1a       	sub	r2, r24
    1530:	39 0a       	sbc	r3, r25
    1532:	4a 0a       	sbc	r4, r26
    1534:	5b 0a       	sbc	r5, r27
    1536:	c2 01       	movw	r24, r4
    1538:	b1 01       	movw	r22, r2
    153a:	a7 01       	movw	r20, r14
    153c:	96 01       	movw	r18, r12
    153e:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    1542:	57 e0       	ldi	r21, 0x07	; 7
    1544:	95 95       	asr	r25
    1546:	87 95       	ror	r24
    1548:	77 95       	ror	r23
    154a:	67 95       	ror	r22
    154c:	5a 95       	dec	r21
    154e:	d1 f7       	brne	.-12     	; 0x1544 <obstacleAvoidance+0x1b4>
    1550:	6c 0d       	add	r22, r12
    1552:	7d 1d       	adc	r23, r13
    1554:	8e 1d       	adc	r24, r14
    1556:	9f 1d       	adc	r25, r15
		*pwmLeft = (signed int)res;
    1558:	f3 01       	movw	r30, r6
    155a:	71 83       	std	Z+1, r23	; 0x01
    155c:	60 83       	st	Z, r22
    155e:	1f c0       	rjmp	.+62     	; 0x159e <obstacleAvoidance+0x20e>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
    1560:	2b 80       	ldd	r2, Y+3	; 0x03
    1562:	3c 80       	ldd	r3, Y+4	; 0x04
    1564:	61 01       	movw	r12, r2
    1566:	ee 24       	eor	r14, r14
    1568:	d7 fc       	sbrc	r13, 7
    156a:	e0 94       	com	r14
    156c:	fe 2c       	mov	r15, r14
    156e:	bc 01       	movw	r22, r24
    1570:	cd 01       	movw	r24, r26
    1572:	62 0f       	add	r22, r18
    1574:	73 1f       	adc	r23, r19
    1576:	84 1f       	adc	r24, r20
    1578:	95 1f       	adc	r25, r21
    157a:	a7 01       	movw	r20, r14
    157c:	96 01       	movw	r18, r12
    157e:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    1582:	47 e0       	ldi	r20, 0x07	; 7
    1584:	95 95       	asr	r25
    1586:	87 95       	ror	r24
    1588:	77 95       	ror	r23
    158a:	67 95       	ror	r22
    158c:	4a 95       	dec	r20
    158e:	d1 f7       	brne	.-12     	; 0x1584 <obstacleAvoidance+0x1f4>
    1590:	c6 1a       	sub	r12, r22
    1592:	d7 0a       	sbc	r13, r23
    1594:	e8 0a       	sbc	r14, r24
    1596:	f9 0a       	sbc	r15, r25
		*pwmLeft = (signed int)res;
    1598:	f3 01       	movw	r30, r6
    159a:	d1 82       	std	Z+1, r13	; 0x01
    159c:	c0 82       	st	Z, r12
    159e:	2f 80       	ldd	r2, Y+7	; 0x07
    15a0:	38 84       	ldd	r3, Y+8	; 0x08
    15a2:	91 01       	movw	r18, r2
    15a4:	44 27       	eor	r20, r20
    15a6:	37 fd       	sbrc	r19, 7
    15a8:	40 95       	com	r20
    15aa:	54 2f       	mov	r21, r20
    15ac:	c8 01       	movw	r24, r16
    15ae:	aa 27       	eor	r26, r26
    15b0:	97 fd       	sbrc	r25, 7
    15b2:	a0 95       	com	r26
    15b4:	ba 2f       	mov	r27, r26
	}
	if(desR >=0) {
    15b6:	4b 80       	ldd	r4, Y+3	; 0x03
    15b8:	5c 80       	ldd	r5, Y+4	; 0x04
    15ba:	57 fc       	sbrc	r5, 7
    15bc:	1e c0       	rjmp	.+60     	; 0x15fa <obstacleAvoidance+0x26a>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
    15be:	72 01       	movw	r14, r4
    15c0:	00 27       	eor	r16, r16
    15c2:	f7 fc       	sbrc	r15, 7
    15c4:	00 95       	com	r16
    15c6:	10 2f       	mov	r17, r16
    15c8:	bc 01       	movw	r22, r24
    15ca:	cd 01       	movw	r24, r26
    15cc:	62 0f       	add	r22, r18
    15ce:	73 1f       	adc	r23, r19
    15d0:	84 1f       	adc	r24, r20
    15d2:	95 1f       	adc	r25, r21
    15d4:	a8 01       	movw	r20, r16
    15d6:	97 01       	movw	r18, r14
    15d8:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    15dc:	37 e0       	ldi	r19, 0x07	; 7
    15de:	95 95       	asr	r25
    15e0:	87 95       	ror	r24
    15e2:	77 95       	ror	r23
    15e4:	67 95       	ror	r22
    15e6:	3a 95       	dec	r19
    15e8:	d1 f7       	brne	.-12     	; 0x15de <obstacleAvoidance+0x24e>
    15ea:	6e 0d       	add	r22, r14
    15ec:	7f 1d       	adc	r23, r15
    15ee:	80 1f       	adc	r24, r16
    15f0:	91 1f       	adc	r25, r17
		*pwmRight = (signed int)res;
    15f2:	f4 01       	movw	r30, r8
    15f4:	71 83       	std	Z+1, r23	; 0x01
    15f6:	60 83       	st	Z, r22
    15f8:	21 c0       	rjmp	.+66     	; 0x163c <obstacleAvoidance+0x2ac>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
    15fa:	29 80       	ldd	r2, Y+1	; 0x01
    15fc:	3a 80       	ldd	r3, Y+2	; 0x02
    15fe:	71 01       	movw	r14, r2
    1600:	00 27       	eor	r16, r16
    1602:	f7 fc       	sbrc	r15, 7
    1604:	00 95       	com	r16
    1606:	10 2f       	mov	r17, r16
    1608:	59 01       	movw	r10, r18
    160a:	6a 01       	movw	r12, r20
    160c:	a8 1a       	sub	r10, r24
    160e:	b9 0a       	sbc	r11, r25
    1610:	ca 0a       	sbc	r12, r26
    1612:	db 0a       	sbc	r13, r27
    1614:	c6 01       	movw	r24, r12
    1616:	b5 01       	movw	r22, r10
    1618:	a8 01       	movw	r20, r16
    161a:	97 01       	movw	r18, r14
    161c:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    1620:	27 e0       	ldi	r18, 0x07	; 7
    1622:	95 95       	asr	r25
    1624:	87 95       	ror	r24
    1626:	77 95       	ror	r23
    1628:	67 95       	ror	r22
    162a:	2a 95       	dec	r18
    162c:	d1 f7       	brne	.-12     	; 0x1622 <obstacleAvoidance+0x292>
    162e:	e6 1a       	sub	r14, r22
    1630:	f7 0a       	sbc	r15, r23
    1632:	08 0b       	sbc	r16, r24
    1634:	19 0b       	sbc	r17, r25
		*pwmRight = (signed int)res;
    1636:	f4 01       	movw	r30, r8
    1638:	f1 82       	std	Z+1, r15	; 0x01
    163a:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
    163c:	f4 01       	movw	r30, r8
    163e:	80 81       	ld	r24, Z
    1640:	91 81       	ldd	r25, Z+1	; 0x01
    1642:	f2 e0       	ldi	r31, 0x02	; 2
    1644:	81 30       	cpi	r24, 0x01	; 1
    1646:	9f 07       	cpc	r25, r31
    1648:	2c f0       	brlt	.+10     	; 0x1654 <obstacleAvoidance+0x2c4>
    164a:	80 e0       	ldi	r24, 0x00	; 0
    164c:	92 e0       	ldi	r25, 0x02	; 2
    164e:	f4 01       	movw	r30, r8
    1650:	91 83       	std	Z+1, r25	; 0x01
    1652:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
    1654:	f3 01       	movw	r30, r6
    1656:	80 81       	ld	r24, Z
    1658:	91 81       	ldd	r25, Z+1	; 0x01
    165a:	f2 e0       	ldi	r31, 0x02	; 2
    165c:	81 30       	cpi	r24, 0x01	; 1
    165e:	9f 07       	cpc	r25, r31
    1660:	2c f0       	brlt	.+10     	; 0x166c <obstacleAvoidance+0x2dc>
    1662:	80 e0       	ldi	r24, 0x00	; 0
    1664:	92 e0       	ldi	r25, 0x02	; 2
    1666:	f3 01       	movw	r30, r6
    1668:	91 83       	std	Z+1, r25	; 0x01
    166a:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
    166c:	f4 01       	movw	r30, r8
    166e:	80 81       	ld	r24, Z
    1670:	91 81       	ldd	r25, Z+1	; 0x01
    1672:	fe ef       	ldi	r31, 0xFE	; 254
    1674:	80 30       	cpi	r24, 0x00	; 0
    1676:	9f 07       	cpc	r25, r31
    1678:	2c f4       	brge	.+10     	; 0x1684 <obstacleAvoidance+0x2f4>
    167a:	80 e0       	ldi	r24, 0x00	; 0
    167c:	9e ef       	ldi	r25, 0xFE	; 254
    167e:	f4 01       	movw	r30, r8
    1680:	91 83       	std	Z+1, r25	; 0x01
    1682:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
    1684:	f3 01       	movw	r30, r6
    1686:	80 81       	ld	r24, Z
    1688:	91 81       	ldd	r25, Z+1	; 0x01
    168a:	fe ef       	ldi	r31, 0xFE	; 254
    168c:	80 30       	cpi	r24, 0x00	; 0
    168e:	9f 07       	cpc	r25, r31
    1690:	2c f4       	brge	.+10     	; 0x169c <obstacleAvoidance+0x30c>
    1692:	80 e0       	ldi	r24, 0x00	; 0
    1694:	9e ef       	ldi	r25, 0xFE	; 254
    1696:	f3 01       	movw	r30, r6
    1698:	91 83       	std	Z+1, r25	; 0x01
    169a:	80 83       	st	Z, r24

}
    169c:	28 96       	adiw	r28, 0x08	; 8
    169e:	0f b6       	in	r0, 0x3f	; 63
    16a0:	f8 94       	cli
    16a2:	de bf       	out	0x3e, r29	; 62
    16a4:	0f be       	out	0x3f, r0	; 63
    16a6:	cd bf       	out	0x3d, r28	; 61
    16a8:	cf 91       	pop	r28
    16aa:	df 91       	pop	r29
    16ac:	1f 91       	pop	r17
    16ae:	0f 91       	pop	r16
    16b0:	ff 90       	pop	r15
    16b2:	ef 90       	pop	r14
    16b4:	df 90       	pop	r13
    16b6:	cf 90       	pop	r12
    16b8:	bf 90       	pop	r11
    16ba:	af 90       	pop	r10
    16bc:	9f 90       	pop	r9
    16be:	8f 90       	pop	r8
    16c0:	7f 90       	pop	r7
    16c2:	6f 90       	pop	r6
    16c4:	5f 90       	pop	r5
    16c6:	4f 90       	pop	r4
    16c8:	3f 90       	pop	r3
    16ca:	2f 90       	pop	r2
    16cc:	08 95       	ret

000016ce <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
    16ce:	80 91 78 16 	lds	r24, 0x1678
    16d2:	90 91 79 16 	lds	r25, 0x1679
    16d6:	21 e0       	ldi	r18, 0x01	; 1
    16d8:	84 3a       	cpi	r24, 0xA4	; 164
    16da:	92 07       	cpc	r25, r18
    16dc:	dc f0       	brlt	.+54     	; 0x1714 <cliffDetected+0x46>
    16de:	80 91 7a 16 	lds	r24, 0x167A
    16e2:	90 91 7b 16 	lds	r25, 0x167B
    16e6:	21 e0       	ldi	r18, 0x01	; 1
    16e8:	84 3a       	cpi	r24, 0xA4	; 164
    16ea:	92 07       	cpc	r25, r18
    16ec:	9c f0       	brlt	.+38     	; 0x1714 <cliffDetected+0x46>
    16ee:	80 91 7c 16 	lds	r24, 0x167C
    16f2:	90 91 7d 16 	lds	r25, 0x167D
    16f6:	21 e0       	ldi	r18, 0x01	; 1
    16f8:	84 3a       	cpi	r24, 0xA4	; 164
    16fa:	92 07       	cpc	r25, r18
    16fc:	6c f0       	brlt	.+26     	; 0x1718 <cliffDetected+0x4a>
		return 1;
    16fe:	81 e0       	ldi	r24, 0x01	; 1
    1700:	20 91 7e 16 	lds	r18, 0x167E
    1704:	30 91 7f 16 	lds	r19, 0x167F
    1708:	91 e0       	ldi	r25, 0x01	; 1
    170a:	24 3a       	cpi	r18, 0xA4	; 164
    170c:	39 07       	cpc	r19, r25
    170e:	2c f0       	brlt	.+10     	; 0x171a <cliffDetected+0x4c>
    1710:	80 e0       	ldi	r24, 0x00	; 0
    1712:	08 95       	ret
    1714:	81 e0       	ldi	r24, 0x01	; 1
    1716:	08 95       	ret
    1718:	81 e0       	ldi	r24, 0x01	; 1
	} else {
		return 0;
	}


}
    171a:	08 95       	ret

0000171c <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
    171c:	81 e0       	ldi	r24, 0x01	; 1
    171e:	80 93 3d 18 	sts	0x183D, r24
}
    1722:	08 95       	ret

00001724 <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
    1724:	10 92 3d 18 	sts	0x183D, r1
}
    1728:	08 95       	ret

0000172a <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
    172a:	81 e0       	ldi	r24, 0x01	; 1
    172c:	80 93 3e 18 	sts	0x183E, r24
}
    1730:	08 95       	ret

00001732 <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
    1732:	10 92 3e 18 	sts	0x183E, r1
}
    1736:	08 95       	ret

00001738 <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    1738:	08 95       	ret

0000173a <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    173a:	fc 01       	movw	r30, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    173c:	20 81       	ld	r18, Z
    173e:	31 81       	ldd	r19, Z+1	; 0x01
    1740:	21 15       	cp	r18, r1
    1742:	31 05       	cpc	r19, r1
    1744:	69 f4       	brne	.+26     	; 0x1760 <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    1746:	10 92 01 17 	sts	0x1701, r1
    174a:	10 92 00 17 	sts	0x1700, r1
		delta_left_speed_current = 0;
    174e:	10 92 ec 1b 	sts	0x1BEC, r1
    1752:	10 92 eb 1b 	sts	0x1BEB, r1
		delta_left_speed_prev = 0;
    1756:	10 92 06 1c 	sts	0x1C06, r1
    175a:	10 92 05 1c 	sts	0x1C05, r1
		return;
    175e:	08 95       	ret
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    1760:	80 91 2c 18 	lds	r24, 0x182C
    1764:	90 91 2d 18 	lds	r25, 0x182D
    1768:	41 e0       	ldi	r20, 0x01	; 1
    176a:	8e 30       	cpi	r24, 0x0E	; 14
    176c:	94 07       	cpc	r25, r20
    176e:	4c f0       	brlt	.+18     	; 0x1782 <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    1770:	12 16       	cp	r1, r18
    1772:	13 06       	cpc	r1, r19
    1774:	1c f4       	brge	.+6      	; 0x177c <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    1776:	28 e6       	ldi	r18, 0x68	; 104
    1778:	31 e0       	ldi	r19, 0x01	; 1
    177a:	1a c0       	rjmp	.+52     	; 0x17b0 <start_vertical_speed_control_left+0x76>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    177c:	28 e6       	ldi	r18, 0x68	; 104
    177e:	31 e0       	ldi	r19, 0x01	; 1
    1780:	08 c0       	rjmp	.+16     	; 0x1792 <start_vertical_speed_control_left+0x58>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    1782:	84 3b       	cpi	r24, 0xB4	; 180
    1784:	91 05       	cpc	r25, r1
    1786:	74 f0       	brlt	.+28     	; 0x17a4 <start_vertical_speed_control_left+0x6a>
		if(*pwm_left > 0) {
    1788:	12 16       	cp	r1, r18
    178a:	13 06       	cpc	r1, r19
    178c:	7c f4       	brge	.+30     	; 0x17ac <start_vertical_speed_control_left+0x72>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    178e:	24 eb       	ldi	r18, 0xB4	; 180
    1790:	30 e0       	ldi	r19, 0x00	; 0
    1792:	28 1b       	sub	r18, r24
    1794:	39 0b       	sbc	r19, r25
    1796:	35 95       	asr	r19
    1798:	27 95       	ror	r18
    179a:	35 95       	asr	r19
    179c:	27 95       	ror	r18
    179e:	27 5e       	subi	r18, 0xE7	; 231
    17a0:	3f 4f       	sbci	r19, 0xFF	; 255
    17a2:	22 c0       	rjmp	.+68     	; 0x17e8 <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    17a4:	8a 35       	cpi	r24, 0x5A	; 90
    17a6:	91 05       	cpc	r25, r1
    17a8:	94 f0       	brlt	.+36     	; 0x17ce <start_vertical_speed_control_left+0x94>
    17aa:	ee cf       	rjmp	.-36     	; 0x1788 <start_vertical_speed_control_left+0x4e>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    17ac:	24 eb       	ldi	r18, 0xB4	; 180
    17ae:	30 e0       	ldi	r19, 0x00	; 0
    17b0:	28 1b       	sub	r18, r24
    17b2:	39 0b       	sbc	r19, r25
    17b4:	35 95       	asr	r19
    17b6:	27 95       	ror	r18
    17b8:	35 95       	asr	r19
    17ba:	27 95       	ror	r18
    17bc:	89 e1       	ldi	r24, 0x19	; 25
    17be:	90 e0       	ldi	r25, 0x00	; 0
    17c0:	82 1b       	sub	r24, r18
    17c2:	93 0b       	sbc	r25, r19
    17c4:	90 93 d2 03 	sts	0x03D2, r25
    17c8:	80 93 d1 03 	sts	0x03D1, r24
    17cc:	11 c0       	rjmp	.+34     	; 0x17f0 <start_vertical_speed_control_left+0xb6>
    17ce:	95 95       	asr	r25
    17d0:	87 95       	ror	r24
    17d2:	95 95       	asr	r25
    17d4:	87 95       	ror	r24
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    17d6:	12 16       	cp	r1, r18
    17d8:	13 06       	cpc	r1, r19
    17da:	14 f4       	brge	.+4      	; 0x17e0 <start_vertical_speed_control_left+0xa6>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    17dc:	49 96       	adiw	r24, 0x19	; 25
    17de:	f2 cf       	rjmp	.-28     	; 0x17c4 <start_vertical_speed_control_left+0x8a>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    17e0:	29 e1       	ldi	r18, 0x19	; 25
    17e2:	30 e0       	ldi	r19, 0x00	; 0
    17e4:	28 1b       	sub	r18, r24
    17e6:	39 0b       	sbc	r19, r25
    17e8:	30 93 d2 03 	sts	0x03D2, r19
    17ec:	20 93 d1 03 	sts	0x03D1, r18
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    17f0:	a0 91 eb 1b 	lds	r26, 0x1BEB
    17f4:	b0 91 ec 1b 	lds	r27, 0x1BEC
    17f8:	b0 93 06 1c 	sts	0x1C06, r27
    17fc:	a0 93 05 1c 	sts	0x1C05, r26
	if(*pwm_left >= 0) {
    1800:	20 81       	ld	r18, Z
    1802:	31 81       	ldd	r19, Z+1	; 0x01
    1804:	80 91 f0 16 	lds	r24, 0x16F0
    1808:	90 91 f1 16 	lds	r25, 0x16F1
    180c:	37 fd       	sbrc	r19, 7
    180e:	03 c0       	rjmp	.+6      	; 0x1816 <start_vertical_speed_control_left+0xdc>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    1810:	28 1b       	sub	r18, r24
    1812:	39 0b       	sbc	r19, r25
    1814:	02 c0       	rjmp	.+4      	; 0x181a <start_vertical_speed_control_left+0xe0>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    1816:	28 0f       	add	r18, r24
    1818:	39 1f       	adc	r19, r25
    181a:	30 93 ec 1b 	sts	0x1BEC, r19
    181e:	20 93 eb 1b 	sts	0x1BEB, r18
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    1822:	40 91 eb 1b 	lds	r20, 0x1BEB
    1826:	50 91 ec 1b 	lds	r21, 0x1BEC
    182a:	80 91 00 17 	lds	r24, 0x1700
    182e:	90 91 01 17 	lds	r25, 0x1701
    1832:	84 0f       	add	r24, r20
    1834:	95 1f       	adc	r25, r21
    1836:	90 93 01 17 	sts	0x1701, r25
    183a:	80 93 00 17 	sts	0x1700, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    183e:	26 e0       	ldi	r18, 0x06	; 6
    1840:	81 34       	cpi	r24, 0x41	; 65
    1842:	92 07       	cpc	r25, r18
    1844:	1c f0       	brlt	.+6      	; 0x184c <start_vertical_speed_control_left+0x112>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    1846:	80 e4       	ldi	r24, 0x40	; 64
    1848:	96 e0       	ldi	r25, 0x06	; 6
    184a:	06 c0       	rjmp	.+12     	; 0x1858 <start_vertical_speed_control_left+0x11e>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    184c:	29 ef       	ldi	r18, 0xF9	; 249
    184e:	80 3c       	cpi	r24, 0xC0	; 192
    1850:	92 07       	cpc	r25, r18
    1852:	34 f4       	brge	.+12     	; 0x1860 <start_vertical_speed_control_left+0x126>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    1854:	80 ec       	ldi	r24, 0xC0	; 192
    1856:	99 ef       	ldi	r25, 0xF9	; 249
    1858:	90 93 01 17 	sts	0x1701, r25
    185c:	80 93 00 17 	sts	0x1700, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    1860:	80 91 00 17 	lds	r24, 0x1700
    1864:	90 91 01 17 	lds	r25, 0x1701
    1868:	9c 01       	movw	r18, r24
    186a:	22 0f       	add	r18, r18
    186c:	33 1f       	adc	r19, r19
    186e:	28 0f       	add	r18, r24
    1870:	39 1f       	adc	r19, r25
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
	}
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
    1872:	ba 01       	movw	r22, r20
    1874:	66 0f       	add	r22, r22
    1876:	77 1f       	adc	r23, r23
    1878:	ca 01       	movw	r24, r20
    187a:	88 0f       	add	r24, r24
    187c:	99 1f       	adc	r25, r25
    187e:	88 0f       	add	r24, r24
    1880:	99 1f       	adc	r25, r25
    1882:	88 0f       	add	r24, r24
    1884:	99 1f       	adc	r25, r25
    1886:	68 0f       	add	r22, r24
    1888:	79 1f       	adc	r23, r25
    188a:	26 0f       	add	r18, r22
    188c:	37 1f       	adc	r19, r23
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
    188e:	cd 01       	movw	r24, r26
    1890:	84 1b       	sub	r24, r20
    1892:	95 0b       	sbc	r25, r21
    1894:	88 0f       	add	r24, r24
    1896:	99 1f       	adc	r25, r25
    1898:	28 0f       	add	r18, r24
    189a:	39 1f       	adc	r19, r25
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
	}
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
    189c:	60 81       	ld	r22, Z
    189e:	71 81       	ldd	r23, Z+1	; 0x01
    18a0:	40 91 d1 03 	lds	r20, 0x03D1
    18a4:	50 91 d2 03 	lds	r21, 0x03D2
    18a8:	64 9f       	mul	r22, r20
    18aa:	c0 01       	movw	r24, r0
    18ac:	65 9f       	mul	r22, r21
    18ae:	90 0d       	add	r25, r0
    18b0:	74 9f       	mul	r23, r20
    18b2:	90 0d       	add	r25, r0
    18b4:	11 24       	eor	r1, r1
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    18b6:	28 0f       	add	r18, r24
    18b8:	39 1f       	adc	r19, r25
    18ba:	30 93 ff 16 	sts	0x16FF, r19
    18be:	20 93 fe 16 	sts	0x16FE, r18

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    18c2:	37 ff       	sbrs	r19, 7
    18c4:	0c c0       	rjmp	.+24     	; 0x18de <start_vertical_speed_control_left+0x1a4>
    18c6:	81 81       	ldd	r24, Z+1	; 0x01
		pwm_left_speed_controller = 0;
    18c8:	88 0f       	add	r24, r24
    18ca:	88 0b       	sbc	r24, r24
    18cc:	99 27       	eor	r25, r25
    18ce:	87 fd       	sbrc	r24, 7
    18d0:	90 95       	com	r25
    18d2:	82 23       	and	r24, r18
    18d4:	93 23       	and	r25, r19
    18d6:	90 93 ff 16 	sts	0x16FF, r25
    18da:	80 93 fe 16 	sts	0x16FE, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    18de:	80 91 fe 16 	lds	r24, 0x16FE
    18e2:	90 91 ff 16 	lds	r25, 0x16FF
    18e6:	18 16       	cp	r1, r24
    18e8:	19 06       	cpc	r1, r25
    18ea:	44 f4       	brge	.+16     	; 0x18fc <start_vertical_speed_control_left+0x1c2>
    18ec:	80 81       	ld	r24, Z
    18ee:	91 81       	ldd	r25, Z+1	; 0x01
    18f0:	97 ff       	sbrs	r25, 7
    18f2:	04 c0       	rjmp	.+8      	; 0x18fc <start_vertical_speed_control_left+0x1c2>
		pwm_left_speed_controller = 0;
    18f4:	10 92 ff 16 	sts	0x16FF, r1
    18f8:	10 92 fe 16 	sts	0x16FE, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    18fc:	80 91 fe 16 	lds	r24, 0x16FE
    1900:	90 91 ff 16 	lds	r25, 0x16FF
    1904:	4d e5       	ldi	r20, 0x5D	; 93
    1906:	81 3c       	cpi	r24, 0xC1	; 193
    1908:	94 07       	cpc	r25, r20
    190a:	34 f0       	brlt	.+12     	; 0x1918 <start_vertical_speed_control_left+0x1de>
    190c:	80 ec       	ldi	r24, 0xC0	; 192
    190e:	9d e5       	ldi	r25, 0x5D	; 93
    1910:	90 93 ff 16 	sts	0x16FF, r25
    1914:	80 93 fe 16 	sts	0x16FE, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    1918:	80 91 fe 16 	lds	r24, 0x16FE
    191c:	90 91 ff 16 	lds	r25, 0x16FF
    1920:	22 ea       	ldi	r18, 0xA2	; 162
    1922:	80 34       	cpi	r24, 0x40	; 64
    1924:	92 07       	cpc	r25, r18
    1926:	34 f4       	brge	.+12     	; 0x1934 <start_vertical_speed_control_left+0x1fa>
    1928:	80 e4       	ldi	r24, 0x40	; 64
    192a:	92 ea       	ldi	r25, 0xA2	; 162
    192c:	90 93 ff 16 	sts	0x16FF, r25
    1930:	80 93 fe 16 	sts	0x16FE, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    1934:	80 91 fe 16 	lds	r24, 0x16FE
    1938:	90 91 ff 16 	lds	r25, 0x16FF
    193c:	24 e0       	ldi	r18, 0x04	; 4
    193e:	95 95       	asr	r25
    1940:	87 95       	ror	r24
    1942:	2a 95       	dec	r18
    1944:	e1 f7       	brne	.-8      	; 0x193e <start_vertical_speed_control_left+0x204>
    1946:	91 83       	std	Z+1, r25	; 0x01
    1948:	80 83       	st	Z, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    194a:	42 e0       	ldi	r20, 0x02	; 2
    194c:	81 30       	cpi	r24, 0x01	; 1
    194e:	94 07       	cpc	r25, r20
    1950:	24 f0       	brlt	.+8      	; 0x195a <start_vertical_speed_control_left+0x220>
    1952:	80 e0       	ldi	r24, 0x00	; 0
    1954:	92 e0       	ldi	r25, 0x02	; 2
    1956:	91 83       	std	Z+1, r25	; 0x01
    1958:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    195a:	80 81       	ld	r24, Z
    195c:	91 81       	ldd	r25, Z+1	; 0x01
    195e:	2e ef       	ldi	r18, 0xFE	; 254
    1960:	80 30       	cpi	r24, 0x00	; 0
    1962:	92 07       	cpc	r25, r18
    1964:	24 f4       	brge	.+8      	; 0x196e <start_vertical_speed_control_left+0x234>
    1966:	80 e0       	ldi	r24, 0x00	; 0
    1968:	9e ef       	ldi	r25, 0xFE	; 254
    196a:	91 83       	std	Z+1, r25	; 0x01
    196c:	80 83       	st	Z, r24
    196e:	08 95       	ret

00001970 <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    1970:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    1972:	20 81       	ld	r18, Z
    1974:	31 81       	ldd	r19, Z+1	; 0x01
    1976:	21 15       	cp	r18, r1
    1978:	31 05       	cpc	r19, r1
    197a:	69 f4       	brne	.+26     	; 0x1996 <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    197c:	10 92 03 17 	sts	0x1703, r1
    1980:	10 92 02 17 	sts	0x1702, r1
		delta_right_speed_current = 0;
    1984:	10 92 15 1c 	sts	0x1C15, r1
    1988:	10 92 14 1c 	sts	0x1C14, r1
		delta_right_speed_prev = 0;
    198c:	10 92 ee 1b 	sts	0x1BEE, r1
    1990:	10 92 ed 1b 	sts	0x1BED, r1
		return;
    1994:	08 95       	ret
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    1996:	80 91 2c 18 	lds	r24, 0x182C
    199a:	90 91 2d 18 	lds	r25, 0x182D
    199e:	41 e0       	ldi	r20, 0x01	; 1
    19a0:	8e 30       	cpi	r24, 0x0E	; 14
    19a2:	94 07       	cpc	r25, r20
    19a4:	4c f0       	brlt	.+18     	; 0x19b8 <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    19a6:	12 16       	cp	r1, r18
    19a8:	13 06       	cpc	r1, r19
    19aa:	1c f4       	brge	.+6      	; 0x19b2 <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    19ac:	28 e6       	ldi	r18, 0x68	; 104
    19ae:	31 e0       	ldi	r19, 0x01	; 1
    19b0:	1a c0       	rjmp	.+52     	; 0x19e6 <start_vertical_speed_control_right+0x76>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    19b2:	28 e6       	ldi	r18, 0x68	; 104
    19b4:	31 e0       	ldi	r19, 0x01	; 1
    19b6:	08 c0       	rjmp	.+16     	; 0x19c8 <start_vertical_speed_control_right+0x58>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    19b8:	84 3b       	cpi	r24, 0xB4	; 180
    19ba:	91 05       	cpc	r25, r1
    19bc:	74 f0       	brlt	.+28     	; 0x19da <start_vertical_speed_control_right+0x6a>
		if(*pwm_right > 0) {
    19be:	12 16       	cp	r1, r18
    19c0:	13 06       	cpc	r1, r19
    19c2:	7c f4       	brge	.+30     	; 0x19e2 <start_vertical_speed_control_right+0x72>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    19c4:	24 eb       	ldi	r18, 0xB4	; 180
    19c6:	30 e0       	ldi	r19, 0x00	; 0
    19c8:	28 1b       	sub	r18, r24
    19ca:	39 0b       	sbc	r19, r25
    19cc:	35 95       	asr	r19
    19ce:	27 95       	ror	r18
    19d0:	35 95       	asr	r19
    19d2:	27 95       	ror	r18
    19d4:	27 5e       	subi	r18, 0xE7	; 231
    19d6:	3f 4f       	sbci	r19, 0xFF	; 255
    19d8:	22 c0       	rjmp	.+68     	; 0x1a1e <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    19da:	8a 35       	cpi	r24, 0x5A	; 90
    19dc:	91 05       	cpc	r25, r1
    19de:	94 f0       	brlt	.+36     	; 0x1a04 <start_vertical_speed_control_right+0x94>
    19e0:	ee cf       	rjmp	.-36     	; 0x19be <start_vertical_speed_control_right+0x4e>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    19e2:	24 eb       	ldi	r18, 0xB4	; 180
    19e4:	30 e0       	ldi	r19, 0x00	; 0
    19e6:	28 1b       	sub	r18, r24
    19e8:	39 0b       	sbc	r19, r25
    19ea:	35 95       	asr	r19
    19ec:	27 95       	ror	r18
    19ee:	35 95       	asr	r19
    19f0:	27 95       	ror	r18
    19f2:	89 e1       	ldi	r24, 0x19	; 25
    19f4:	90 e0       	ldi	r25, 0x00	; 0
    19f6:	82 1b       	sub	r24, r18
    19f8:	93 0b       	sbc	r25, r19
    19fa:	90 93 d4 03 	sts	0x03D4, r25
    19fe:	80 93 d3 03 	sts	0x03D3, r24
    1a02:	11 c0       	rjmp	.+34     	; 0x1a26 <start_vertical_speed_control_right+0xb6>
    1a04:	95 95       	asr	r25
    1a06:	87 95       	ror	r24
    1a08:	95 95       	asr	r25
    1a0a:	87 95       	ror	r24
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    1a0c:	12 16       	cp	r1, r18
    1a0e:	13 06       	cpc	r1, r19
    1a10:	14 f4       	brge	.+4      	; 0x1a16 <start_vertical_speed_control_right+0xa6>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    1a12:	49 96       	adiw	r24, 0x19	; 25
    1a14:	f2 cf       	rjmp	.-28     	; 0x19fa <start_vertical_speed_control_right+0x8a>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    1a16:	29 e1       	ldi	r18, 0x19	; 25
    1a18:	30 e0       	ldi	r19, 0x00	; 0
    1a1a:	28 1b       	sub	r18, r24
    1a1c:	39 0b       	sbc	r19, r25
    1a1e:	30 93 d4 03 	sts	0x03D4, r19
    1a22:	20 93 d3 03 	sts	0x03D3, r18
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    1a26:	a0 91 14 1c 	lds	r26, 0x1C14
    1a2a:	b0 91 15 1c 	lds	r27, 0x1C15
    1a2e:	b0 93 ee 1b 	sts	0x1BEE, r27
    1a32:	a0 93 ed 1b 	sts	0x1BED, r26
	if(*pwm_right >= 0) {
    1a36:	20 81       	ld	r18, Z
    1a38:	31 81       	ldd	r19, Z+1	; 0x01
    1a3a:	80 91 f2 16 	lds	r24, 0x16F2
    1a3e:	90 91 f3 16 	lds	r25, 0x16F3
    1a42:	37 fd       	sbrc	r19, 7
    1a44:	03 c0       	rjmp	.+6      	; 0x1a4c <start_vertical_speed_control_right+0xdc>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    1a46:	28 1b       	sub	r18, r24
    1a48:	39 0b       	sbc	r19, r25
    1a4a:	02 c0       	rjmp	.+4      	; 0x1a50 <start_vertical_speed_control_right+0xe0>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    1a4c:	28 0f       	add	r18, r24
    1a4e:	39 1f       	adc	r19, r25
    1a50:	30 93 15 1c 	sts	0x1C15, r19
    1a54:	20 93 14 1c 	sts	0x1C14, r18
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    1a58:	40 91 14 1c 	lds	r20, 0x1C14
    1a5c:	50 91 15 1c 	lds	r21, 0x1C15
    1a60:	80 91 02 17 	lds	r24, 0x1702
    1a64:	90 91 03 17 	lds	r25, 0x1703
    1a68:	84 0f       	add	r24, r20
    1a6a:	95 1f       	adc	r25, r21
    1a6c:	90 93 03 17 	sts	0x1703, r25
    1a70:	80 93 02 17 	sts	0x1702, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    1a74:	26 e0       	ldi	r18, 0x06	; 6
    1a76:	81 34       	cpi	r24, 0x41	; 65
    1a78:	92 07       	cpc	r25, r18
    1a7a:	1c f0       	brlt	.+6      	; 0x1a82 <start_vertical_speed_control_right+0x112>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    1a7c:	80 e4       	ldi	r24, 0x40	; 64
    1a7e:	96 e0       	ldi	r25, 0x06	; 6
    1a80:	06 c0       	rjmp	.+12     	; 0x1a8e <start_vertical_speed_control_right+0x11e>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    1a82:	29 ef       	ldi	r18, 0xF9	; 249
    1a84:	80 3c       	cpi	r24, 0xC0	; 192
    1a86:	92 07       	cpc	r25, r18
    1a88:	34 f4       	brge	.+12     	; 0x1a96 <start_vertical_speed_control_right+0x126>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    1a8a:	80 ec       	ldi	r24, 0xC0	; 192
    1a8c:	99 ef       	ldi	r25, 0xF9	; 249
    1a8e:	90 93 03 17 	sts	0x1703, r25
    1a92:	80 93 02 17 	sts	0x1702, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    1a96:	80 91 02 17 	lds	r24, 0x1702
    1a9a:	90 91 03 17 	lds	r25, 0x1703
    1a9e:	9c 01       	movw	r18, r24
    1aa0:	22 0f       	add	r18, r18
    1aa2:	33 1f       	adc	r19, r19
    1aa4:	28 0f       	add	r18, r24
    1aa6:	39 1f       	adc	r19, r25
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
	}

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
    1aa8:	ba 01       	movw	r22, r20
    1aaa:	66 0f       	add	r22, r22
    1aac:	77 1f       	adc	r23, r23
    1aae:	ca 01       	movw	r24, r20
    1ab0:	88 0f       	add	r24, r24
    1ab2:	99 1f       	adc	r25, r25
    1ab4:	88 0f       	add	r24, r24
    1ab6:	99 1f       	adc	r25, r25
    1ab8:	88 0f       	add	r24, r24
    1aba:	99 1f       	adc	r25, r25
    1abc:	68 0f       	add	r22, r24
    1abe:	79 1f       	adc	r23, r25
    1ac0:	26 0f       	add	r18, r22
    1ac2:	37 1f       	adc	r19, r23
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
    1ac4:	cd 01       	movw	r24, r26
    1ac6:	84 1b       	sub	r24, r20
    1ac8:	95 0b       	sbc	r25, r21
    1aca:	88 0f       	add	r24, r24
    1acc:	99 1f       	adc	r25, r25
    1ace:	28 0f       	add	r18, r24
    1ad0:	39 1f       	adc	r19, r25
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
	}

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
    1ad2:	60 81       	ld	r22, Z
    1ad4:	71 81       	ldd	r23, Z+1	; 0x01
    1ad6:	40 91 d3 03 	lds	r20, 0x03D3
    1ada:	50 91 d4 03 	lds	r21, 0x03D4
    1ade:	64 9f       	mul	r22, r20
    1ae0:	c0 01       	movw	r24, r0
    1ae2:	65 9f       	mul	r22, r21
    1ae4:	90 0d       	add	r25, r0
    1ae6:	74 9f       	mul	r23, r20
    1ae8:	90 0d       	add	r25, r0
    1aea:	11 24       	eor	r1, r1
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    1aec:	28 0f       	add	r18, r24
    1aee:	39 1f       	adc	r19, r25
    1af0:	30 93 fd 16 	sts	0x16FD, r19
    1af4:	20 93 fc 16 	sts	0x16FC, r18

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    1af8:	37 ff       	sbrs	r19, 7
    1afa:	0c c0       	rjmp	.+24     	; 0x1b14 <start_vertical_speed_control_right+0x1a4>
    1afc:	81 81       	ldd	r24, Z+1	; 0x01
		pwm_right_speed_controller = 0;
    1afe:	88 0f       	add	r24, r24
    1b00:	88 0b       	sbc	r24, r24
    1b02:	99 27       	eor	r25, r25
    1b04:	87 fd       	sbrc	r24, 7
    1b06:	90 95       	com	r25
    1b08:	82 23       	and	r24, r18
    1b0a:	93 23       	and	r25, r19
    1b0c:	90 93 fd 16 	sts	0x16FD, r25
    1b10:	80 93 fc 16 	sts	0x16FC, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    1b14:	80 91 fc 16 	lds	r24, 0x16FC
    1b18:	90 91 fd 16 	lds	r25, 0x16FD
    1b1c:	18 16       	cp	r1, r24
    1b1e:	19 06       	cpc	r1, r25
    1b20:	44 f4       	brge	.+16     	; 0x1b32 <start_vertical_speed_control_right+0x1c2>
    1b22:	80 81       	ld	r24, Z
    1b24:	91 81       	ldd	r25, Z+1	; 0x01
    1b26:	97 ff       	sbrs	r25, 7
    1b28:	04 c0       	rjmp	.+8      	; 0x1b32 <start_vertical_speed_control_right+0x1c2>
		pwm_right_speed_controller = 0;
    1b2a:	10 92 fd 16 	sts	0x16FD, r1
    1b2e:	10 92 fc 16 	sts	0x16FC, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    1b32:	80 91 fc 16 	lds	r24, 0x16FC
    1b36:	90 91 fd 16 	lds	r25, 0x16FD
    1b3a:	4d e5       	ldi	r20, 0x5D	; 93
    1b3c:	81 3c       	cpi	r24, 0xC1	; 193
    1b3e:	94 07       	cpc	r25, r20
    1b40:	34 f0       	brlt	.+12     	; 0x1b4e <start_vertical_speed_control_right+0x1de>
    1b42:	80 ec       	ldi	r24, 0xC0	; 192
    1b44:	9d e5       	ldi	r25, 0x5D	; 93
    1b46:	90 93 fd 16 	sts	0x16FD, r25
    1b4a:	80 93 fc 16 	sts	0x16FC, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    1b4e:	80 91 fc 16 	lds	r24, 0x16FC
    1b52:	90 91 fd 16 	lds	r25, 0x16FD
    1b56:	22 ea       	ldi	r18, 0xA2	; 162
    1b58:	80 34       	cpi	r24, 0x40	; 64
    1b5a:	92 07       	cpc	r25, r18
    1b5c:	34 f4       	brge	.+12     	; 0x1b6a <start_vertical_speed_control_right+0x1fa>
    1b5e:	80 e4       	ldi	r24, 0x40	; 64
    1b60:	92 ea       	ldi	r25, 0xA2	; 162
    1b62:	90 93 fd 16 	sts	0x16FD, r25
    1b66:	80 93 fc 16 	sts	0x16FC, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    1b6a:	80 91 fc 16 	lds	r24, 0x16FC
    1b6e:	90 91 fd 16 	lds	r25, 0x16FD
    1b72:	24 e0       	ldi	r18, 0x04	; 4
    1b74:	95 95       	asr	r25
    1b76:	87 95       	ror	r24
    1b78:	2a 95       	dec	r18
    1b7a:	e1 f7       	brne	.-8      	; 0x1b74 <start_vertical_speed_control_right+0x204>
    1b7c:	91 83       	std	Z+1, r25	; 0x01
    1b7e:	80 83       	st	Z, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    1b80:	42 e0       	ldi	r20, 0x02	; 2
    1b82:	81 30       	cpi	r24, 0x01	; 1
    1b84:	94 07       	cpc	r25, r20
    1b86:	24 f0       	brlt	.+8      	; 0x1b90 <start_vertical_speed_control_right+0x220>
    1b88:	80 e0       	ldi	r24, 0x00	; 0
    1b8a:	92 e0       	ldi	r25, 0x02	; 2
    1b8c:	91 83       	std	Z+1, r25	; 0x01
    1b8e:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    1b90:	80 81       	ld	r24, Z
    1b92:	91 81       	ldd	r25, Z+1	; 0x01
    1b94:	2e ef       	ldi	r18, 0xFE	; 254
    1b96:	80 30       	cpi	r24, 0x00	; 0
    1b98:	92 07       	cpc	r25, r18
    1b9a:	24 f4       	brge	.+8      	; 0x1ba4 <start_vertical_speed_control_right+0x234>
    1b9c:	80 e0       	ldi	r24, 0x00	; 0
    1b9e:	9e ef       	ldi	r25, 0xFE	; 254
    1ba0:	91 83       	std	Z+1, r25	; 0x01
    1ba2:	80 83       	st	Z, r24
    1ba4:	08 95       	ret

00001ba6 <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    1ba6:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    1ba8:	80 81       	ld	r24, Z
    1baa:	91 81       	ldd	r25, Z+1	; 0x01
    1bac:	00 97       	sbiw	r24, 0x00	; 0
    1bae:	69 f4       	brne	.+26     	; 0x1bca <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    1bb0:	10 92 03 17 	sts	0x1703, r1
    1bb4:	10 92 02 17 	sts	0x1702, r1
		delta_right_speed_current = 0;
    1bb8:	10 92 15 1c 	sts	0x1C15, r1
    1bbc:	10 92 14 1c 	sts	0x1C14, r1
		delta_right_speed_prev = 0;
    1bc0:	10 92 ee 1b 	sts	0x1BEE, r1
    1bc4:	10 92 ed 1b 	sts	0x1BED, r1
		return;
    1bc8:	08 95       	ret
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    1bca:	40 91 14 1c 	lds	r20, 0x1C14
    1bce:	50 91 15 1c 	lds	r21, 0x1C15
    1bd2:	50 93 ee 1b 	sts	0x1BEE, r21
    1bd6:	40 93 ed 1b 	sts	0x1BED, r20
	if(*pwm_right >= 0) {
    1bda:	80 81       	ld	r24, Z
    1bdc:	91 81       	ldd	r25, Z+1	; 0x01
    1bde:	20 91 f2 16 	lds	r18, 0x16F2
    1be2:	30 91 f3 16 	lds	r19, 0x16F3
    1be6:	97 fd       	sbrc	r25, 7
    1be8:	03 c0       	rjmp	.+6      	; 0x1bf0 <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    1bea:	82 1b       	sub	r24, r18
    1bec:	93 0b       	sbc	r25, r19
    1bee:	02 c0       	rjmp	.+4      	; 0x1bf4 <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    1bf0:	82 0f       	add	r24, r18
    1bf2:	93 1f       	adc	r25, r19
    1bf4:	90 93 15 1c 	sts	0x1C15, r25
    1bf8:	80 93 14 1c 	sts	0x1C14, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    1bfc:	20 91 14 1c 	lds	r18, 0x1C14
    1c00:	30 91 15 1c 	lds	r19, 0x1C15
    1c04:	80 91 02 17 	lds	r24, 0x1702
    1c08:	90 91 03 17 	lds	r25, 0x1703
    1c0c:	82 0f       	add	r24, r18
    1c0e:	93 1f       	adc	r25, r19
    1c10:	90 93 03 17 	sts	0x1703, r25
    1c14:	80 93 02 17 	sts	0x1702, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    1c18:	66 e0       	ldi	r22, 0x06	; 6
    1c1a:	81 34       	cpi	r24, 0x41	; 65
    1c1c:	96 07       	cpc	r25, r22
    1c1e:	1c f0       	brlt	.+6      	; 0x1c26 <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    1c20:	80 e4       	ldi	r24, 0x40	; 64
    1c22:	96 e0       	ldi	r25, 0x06	; 6
    1c24:	06 c0       	rjmp	.+12     	; 0x1c32 <start_horizontal_speed_control_right+0x8c>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    1c26:	69 ef       	ldi	r22, 0xF9	; 249
    1c28:	80 3c       	cpi	r24, 0xC0	; 192
    1c2a:	96 07       	cpc	r25, r22
    1c2c:	34 f4       	brge	.+12     	; 0x1c3a <start_horizontal_speed_control_right+0x94>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    1c2e:	80 ec       	ldi	r24, 0xC0	; 192
    1c30:	99 ef       	ldi	r25, 0xF9	; 249
    1c32:	90 93 03 17 	sts	0x1703, r25
    1c36:	80 93 02 17 	sts	0x1702, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    1c3a:	80 91 02 17 	lds	r24, 0x1702
    1c3e:	90 91 03 17 	lds	r25, 0x1703
    1c42:	88 0f       	add	r24, r24
    1c44:	99 1f       	adc	r25, r25
	}

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
    1c46:	a9 e1       	ldi	r26, 0x19	; 25
    1c48:	b0 e0       	ldi	r27, 0x00	; 0
    1c4a:	2a 9f       	mul	r18, r26
    1c4c:	b0 01       	movw	r22, r0
    1c4e:	2b 9f       	mul	r18, r27
    1c50:	70 0d       	add	r23, r0
    1c52:	3a 9f       	mul	r19, r26
    1c54:	70 0d       	add	r23, r0
    1c56:	11 24       	eor	r1, r1
    1c58:	86 0f       	add	r24, r22
    1c5a:	97 1f       	adc	r25, r23
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
    1c5c:	42 1b       	sub	r20, r18
    1c5e:	53 0b       	sbc	r21, r19
    1c60:	9a 01       	movw	r18, r20
    1c62:	22 0f       	add	r18, r18
    1c64:	33 1f       	adc	r19, r19
    1c66:	24 0f       	add	r18, r20
    1c68:	35 1f       	adc	r19, r21
    1c6a:	82 0f       	add	r24, r18
    1c6c:	93 1f       	adc	r25, r19
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
	}

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
    1c6e:	20 81       	ld	r18, Z
    1c70:	31 81       	ldd	r19, Z+1	; 0x01
    1c72:	43 e0       	ldi	r20, 0x03	; 3
    1c74:	22 0f       	add	r18, r18
    1c76:	33 1f       	adc	r19, r19
    1c78:	4a 95       	dec	r20
    1c7a:	e1 f7       	brne	.-8      	; 0x1c74 <start_horizontal_speed_control_right+0xce>
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    1c7c:	82 0f       	add	r24, r18
    1c7e:	93 1f       	adc	r25, r19
    1c80:	90 93 fd 16 	sts	0x16FD, r25
    1c84:	80 93 fc 16 	sts	0x16FC, r24

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    1c88:	97 ff       	sbrs	r25, 7
    1c8a:	0c c0       	rjmp	.+24     	; 0x1ca4 <start_horizontal_speed_control_right+0xfe>
    1c8c:	21 81       	ldd	r18, Z+1	; 0x01
		pwm_right_speed_controller = 0;
    1c8e:	22 0f       	add	r18, r18
    1c90:	22 0b       	sbc	r18, r18
    1c92:	33 27       	eor	r19, r19
    1c94:	27 fd       	sbrc	r18, 7
    1c96:	30 95       	com	r19
    1c98:	28 23       	and	r18, r24
    1c9a:	39 23       	and	r19, r25
    1c9c:	30 93 fd 16 	sts	0x16FD, r19
    1ca0:	20 93 fc 16 	sts	0x16FC, r18
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    1ca4:	80 91 fc 16 	lds	r24, 0x16FC
    1ca8:	90 91 fd 16 	lds	r25, 0x16FD
    1cac:	18 16       	cp	r1, r24
    1cae:	19 06       	cpc	r1, r25
    1cb0:	44 f4       	brge	.+16     	; 0x1cc2 <start_horizontal_speed_control_right+0x11c>
    1cb2:	80 81       	ld	r24, Z
    1cb4:	91 81       	ldd	r25, Z+1	; 0x01
    1cb6:	97 ff       	sbrs	r25, 7
    1cb8:	04 c0       	rjmp	.+8      	; 0x1cc2 <start_horizontal_speed_control_right+0x11c>
		pwm_right_speed_controller = 0;
    1cba:	10 92 fd 16 	sts	0x16FD, r1
    1cbe:	10 92 fc 16 	sts	0x16FC, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    1cc2:	80 91 fc 16 	lds	r24, 0x16FC
    1cc6:	90 91 fd 16 	lds	r25, 0x16FD
    1cca:	2d e5       	ldi	r18, 0x5D	; 93
    1ccc:	81 3c       	cpi	r24, 0xC1	; 193
    1cce:	92 07       	cpc	r25, r18
    1cd0:	34 f0       	brlt	.+12     	; 0x1cde <start_horizontal_speed_control_right+0x138>
    1cd2:	80 ec       	ldi	r24, 0xC0	; 192
    1cd4:	9d e5       	ldi	r25, 0x5D	; 93
    1cd6:	90 93 fd 16 	sts	0x16FD, r25
    1cda:	80 93 fc 16 	sts	0x16FC, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    1cde:	80 91 fc 16 	lds	r24, 0x16FC
    1ce2:	90 91 fd 16 	lds	r25, 0x16FD
    1ce6:	62 ea       	ldi	r22, 0xA2	; 162
    1ce8:	80 34       	cpi	r24, 0x40	; 64
    1cea:	96 07       	cpc	r25, r22
    1cec:	34 f4       	brge	.+12     	; 0x1cfa <start_horizontal_speed_control_right+0x154>
    1cee:	80 e4       	ldi	r24, 0x40	; 64
    1cf0:	92 ea       	ldi	r25, 0xA2	; 162
    1cf2:	90 93 fd 16 	sts	0x16FD, r25
    1cf6:	80 93 fc 16 	sts	0x16FC, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    1cfa:	80 91 fc 16 	lds	r24, 0x16FC
    1cfe:	90 91 fd 16 	lds	r25, 0x16FD
    1d02:	24 e0       	ldi	r18, 0x04	; 4
    1d04:	95 95       	asr	r25
    1d06:	87 95       	ror	r24
    1d08:	2a 95       	dec	r18
    1d0a:	e1 f7       	brne	.-8      	; 0x1d04 <start_horizontal_speed_control_right+0x15e>
    1d0c:	91 83       	std	Z+1, r25	; 0x01
    1d0e:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    1d10:	18 16       	cp	r1, r24
    1d12:	19 06       	cpc	r1, r25
    1d14:	14 f4       	brge	.+4      	; 0x1d1a <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    1d16:	4e 96       	adiw	r24, 0x1e	; 30
    1d18:	03 c0       	rjmp	.+6      	; 0x1d20 <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    1d1a:	00 97       	sbiw	r24, 0x00	; 0
    1d1c:	19 f0       	breq	.+6      	; 0x1d24 <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    1d1e:	4e 97       	sbiw	r24, 0x1e	; 30
    1d20:	91 83       	std	Z+1, r25	; 0x01
    1d22:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    1d24:	80 81       	ld	r24, Z
    1d26:	91 81       	ldd	r25, Z+1	; 0x01
    1d28:	22 e0       	ldi	r18, 0x02	; 2
    1d2a:	81 30       	cpi	r24, 0x01	; 1
    1d2c:	92 07       	cpc	r25, r18
    1d2e:	24 f0       	brlt	.+8      	; 0x1d38 <start_horizontal_speed_control_right+0x192>
    1d30:	80 e0       	ldi	r24, 0x00	; 0
    1d32:	92 e0       	ldi	r25, 0x02	; 2
    1d34:	91 83       	std	Z+1, r25	; 0x01
    1d36:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    1d38:	80 81       	ld	r24, Z
    1d3a:	91 81       	ldd	r25, Z+1	; 0x01
    1d3c:	6e ef       	ldi	r22, 0xFE	; 254
    1d3e:	80 30       	cpi	r24, 0x00	; 0
    1d40:	96 07       	cpc	r25, r22
    1d42:	24 f4       	brge	.+8      	; 0x1d4c <start_horizontal_speed_control_right+0x1a6>
    1d44:	80 e0       	ldi	r24, 0x00	; 0
    1d46:	9e ef       	ldi	r25, 0xFE	; 254
    1d48:	91 83       	std	Z+1, r25	; 0x01
    1d4a:	80 83       	st	Z, r24
    1d4c:	08 95       	ret

00001d4e <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    1d4e:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    1d50:	80 81       	ld	r24, Z
    1d52:	91 81       	ldd	r25, Z+1	; 0x01
    1d54:	00 97       	sbiw	r24, 0x00	; 0
    1d56:	69 f4       	brne	.+26     	; 0x1d72 <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    1d58:	10 92 01 17 	sts	0x1701, r1
    1d5c:	10 92 00 17 	sts	0x1700, r1
		delta_left_speed_current = 0;
    1d60:	10 92 ec 1b 	sts	0x1BEC, r1
    1d64:	10 92 eb 1b 	sts	0x1BEB, r1
		delta_left_speed_prev = 0;
    1d68:	10 92 06 1c 	sts	0x1C06, r1
    1d6c:	10 92 05 1c 	sts	0x1C05, r1
		return;
    1d70:	08 95       	ret
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    1d72:	40 91 eb 1b 	lds	r20, 0x1BEB
    1d76:	50 91 ec 1b 	lds	r21, 0x1BEC
    1d7a:	50 93 06 1c 	sts	0x1C06, r21
    1d7e:	40 93 05 1c 	sts	0x1C05, r20
	if(*pwm_left >= 0) {
    1d82:	80 81       	ld	r24, Z
    1d84:	91 81       	ldd	r25, Z+1	; 0x01
    1d86:	20 91 f0 16 	lds	r18, 0x16F0
    1d8a:	30 91 f1 16 	lds	r19, 0x16F1
    1d8e:	97 fd       	sbrc	r25, 7
    1d90:	03 c0       	rjmp	.+6      	; 0x1d98 <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    1d92:	82 1b       	sub	r24, r18
    1d94:	93 0b       	sbc	r25, r19
    1d96:	02 c0       	rjmp	.+4      	; 0x1d9c <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    1d98:	82 0f       	add	r24, r18
    1d9a:	93 1f       	adc	r25, r19
    1d9c:	90 93 ec 1b 	sts	0x1BEC, r25
    1da0:	80 93 eb 1b 	sts	0x1BEB, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    1da4:	20 91 eb 1b 	lds	r18, 0x1BEB
    1da8:	30 91 ec 1b 	lds	r19, 0x1BEC
    1dac:	80 91 00 17 	lds	r24, 0x1700
    1db0:	90 91 01 17 	lds	r25, 0x1701
    1db4:	82 0f       	add	r24, r18
    1db6:	93 1f       	adc	r25, r19
    1db8:	90 93 01 17 	sts	0x1701, r25
    1dbc:	80 93 00 17 	sts	0x1700, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    1dc0:	66 e0       	ldi	r22, 0x06	; 6
    1dc2:	81 34       	cpi	r24, 0x41	; 65
    1dc4:	96 07       	cpc	r25, r22
    1dc6:	1c f0       	brlt	.+6      	; 0x1dce <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    1dc8:	80 e4       	ldi	r24, 0x40	; 64
    1dca:	96 e0       	ldi	r25, 0x06	; 6
    1dcc:	06 c0       	rjmp	.+12     	; 0x1dda <start_horizontal_speed_control_left+0x8c>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    1dce:	69 ef       	ldi	r22, 0xF9	; 249
    1dd0:	80 3c       	cpi	r24, 0xC0	; 192
    1dd2:	96 07       	cpc	r25, r22
    1dd4:	34 f4       	brge	.+12     	; 0x1de2 <start_horizontal_speed_control_left+0x94>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    1dd6:	80 ec       	ldi	r24, 0xC0	; 192
    1dd8:	99 ef       	ldi	r25, 0xF9	; 249
    1dda:	90 93 01 17 	sts	0x1701, r25
    1dde:	80 93 00 17 	sts	0x1700, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    1de2:	80 91 00 17 	lds	r24, 0x1700
    1de6:	90 91 01 17 	lds	r25, 0x1701
    1dea:	88 0f       	add	r24, r24
    1dec:	99 1f       	adc	r25, r25
	}
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
    1dee:	a9 e1       	ldi	r26, 0x19	; 25
    1df0:	b0 e0       	ldi	r27, 0x00	; 0
    1df2:	2a 9f       	mul	r18, r26
    1df4:	b0 01       	movw	r22, r0
    1df6:	2b 9f       	mul	r18, r27
    1df8:	70 0d       	add	r23, r0
    1dfa:	3a 9f       	mul	r19, r26
    1dfc:	70 0d       	add	r23, r0
    1dfe:	11 24       	eor	r1, r1
    1e00:	86 0f       	add	r24, r22
    1e02:	97 1f       	adc	r25, r23
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
    1e04:	42 1b       	sub	r20, r18
    1e06:	53 0b       	sbc	r21, r19
    1e08:	9a 01       	movw	r18, r20
    1e0a:	22 0f       	add	r18, r18
    1e0c:	33 1f       	adc	r19, r19
    1e0e:	24 0f       	add	r18, r20
    1e10:	35 1f       	adc	r19, r21
    1e12:	82 0f       	add	r24, r18
    1e14:	93 1f       	adc	r25, r19
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
	}
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
    1e16:	20 81       	ld	r18, Z
    1e18:	31 81       	ldd	r19, Z+1	; 0x01
    1e1a:	b3 e0       	ldi	r27, 0x03	; 3
    1e1c:	22 0f       	add	r18, r18
    1e1e:	33 1f       	adc	r19, r19
    1e20:	ba 95       	dec	r27
    1e22:	e1 f7       	brne	.-8      	; 0x1e1c <start_horizontal_speed_control_left+0xce>
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    1e24:	82 0f       	add	r24, r18
    1e26:	93 1f       	adc	r25, r19
    1e28:	90 93 ff 16 	sts	0x16FF, r25
    1e2c:	80 93 fe 16 	sts	0x16FE, r24

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    1e30:	97 ff       	sbrs	r25, 7
    1e32:	0c c0       	rjmp	.+24     	; 0x1e4c <start_horizontal_speed_control_left+0xfe>
    1e34:	21 81       	ldd	r18, Z+1	; 0x01
		pwm_left_speed_controller = 0;
    1e36:	22 0f       	add	r18, r18
    1e38:	22 0b       	sbc	r18, r18
    1e3a:	33 27       	eor	r19, r19
    1e3c:	27 fd       	sbrc	r18, 7
    1e3e:	30 95       	com	r19
    1e40:	28 23       	and	r18, r24
    1e42:	39 23       	and	r19, r25
    1e44:	30 93 ff 16 	sts	0x16FF, r19
    1e48:	20 93 fe 16 	sts	0x16FE, r18
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    1e4c:	80 91 fe 16 	lds	r24, 0x16FE
    1e50:	90 91 ff 16 	lds	r25, 0x16FF
    1e54:	18 16       	cp	r1, r24
    1e56:	19 06       	cpc	r1, r25
    1e58:	44 f4       	brge	.+16     	; 0x1e6a <start_horizontal_speed_control_left+0x11c>
    1e5a:	80 81       	ld	r24, Z
    1e5c:	91 81       	ldd	r25, Z+1	; 0x01
    1e5e:	97 ff       	sbrs	r25, 7
    1e60:	04 c0       	rjmp	.+8      	; 0x1e6a <start_horizontal_speed_control_left+0x11c>
		pwm_left_speed_controller = 0;
    1e62:	10 92 ff 16 	sts	0x16FF, r1
    1e66:	10 92 fe 16 	sts	0x16FE, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    1e6a:	80 91 fe 16 	lds	r24, 0x16FE
    1e6e:	90 91 ff 16 	lds	r25, 0x16FF
    1e72:	2d e5       	ldi	r18, 0x5D	; 93
    1e74:	81 3c       	cpi	r24, 0xC1	; 193
    1e76:	92 07       	cpc	r25, r18
    1e78:	34 f0       	brlt	.+12     	; 0x1e86 <start_horizontal_speed_control_left+0x138>
    1e7a:	80 ec       	ldi	r24, 0xC0	; 192
    1e7c:	9d e5       	ldi	r25, 0x5D	; 93
    1e7e:	90 93 ff 16 	sts	0x16FF, r25
    1e82:	80 93 fe 16 	sts	0x16FE, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    1e86:	80 91 fe 16 	lds	r24, 0x16FE
    1e8a:	90 91 ff 16 	lds	r25, 0x16FF
    1e8e:	62 ea       	ldi	r22, 0xA2	; 162
    1e90:	80 34       	cpi	r24, 0x40	; 64
    1e92:	96 07       	cpc	r25, r22
    1e94:	34 f4       	brge	.+12     	; 0x1ea2 <start_horizontal_speed_control_left+0x154>
    1e96:	80 e4       	ldi	r24, 0x40	; 64
    1e98:	92 ea       	ldi	r25, 0xA2	; 162
    1e9a:	90 93 ff 16 	sts	0x16FF, r25
    1e9e:	80 93 fe 16 	sts	0x16FE, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    1ea2:	80 91 fe 16 	lds	r24, 0x16FE
    1ea6:	90 91 ff 16 	lds	r25, 0x16FF
    1eaa:	a4 e0       	ldi	r26, 0x04	; 4
    1eac:	95 95       	asr	r25
    1eae:	87 95       	ror	r24
    1eb0:	aa 95       	dec	r26
    1eb2:	e1 f7       	brne	.-8      	; 0x1eac <start_horizontal_speed_control_left+0x15e>
    1eb4:	91 83       	std	Z+1, r25	; 0x01
    1eb6:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    1eb8:	18 16       	cp	r1, r24
    1eba:	19 06       	cpc	r1, r25
    1ebc:	14 f4       	brge	.+4      	; 0x1ec2 <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    1ebe:	4e 96       	adiw	r24, 0x1e	; 30
    1ec0:	03 c0       	rjmp	.+6      	; 0x1ec8 <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    1ec2:	00 97       	sbiw	r24, 0x00	; 0
    1ec4:	19 f0       	breq	.+6      	; 0x1ecc <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    1ec6:	4e 97       	sbiw	r24, 0x1e	; 30
    1ec8:	91 83       	std	Z+1, r25	; 0x01
    1eca:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    1ecc:	80 81       	ld	r24, Z
    1ece:	91 81       	ldd	r25, Z+1	; 0x01
    1ed0:	22 e0       	ldi	r18, 0x02	; 2
    1ed2:	81 30       	cpi	r24, 0x01	; 1
    1ed4:	92 07       	cpc	r25, r18
    1ed6:	24 f0       	brlt	.+8      	; 0x1ee0 <start_horizontal_speed_control_left+0x192>
    1ed8:	80 e0       	ldi	r24, 0x00	; 0
    1eda:	92 e0       	ldi	r25, 0x02	; 2
    1edc:	91 83       	std	Z+1, r25	; 0x01
    1ede:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    1ee0:	80 81       	ld	r24, Z
    1ee2:	91 81       	ldd	r25, Z+1	; 0x01
    1ee4:	6e ef       	ldi	r22, 0xFE	; 254
    1ee6:	80 30       	cpi	r24, 0x00	; 0
    1ee8:	96 07       	cpc	r25, r22
    1eea:	24 f4       	brge	.+8      	; 0x1ef4 <start_horizontal_speed_control_left+0x1a6>
    1eec:	80 e0       	ldi	r24, 0x00	; 0
    1eee:	9e ef       	ldi	r25, 0xFE	; 254
    1ef0:	91 83       	std	Z+1, r25	; 0x01
    1ef2:	80 83       	st	Z, r24
    1ef4:	08 95       	ret

00001ef6 <initAdc>:

#include "adc.h"


void initAdc(void) {
    1ef6:	cf 93       	push	r28
    1ef8:	df 93       	push	r29
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
    1efa:	ea e7       	ldi	r30, 0x7A	; 122
    1efc:	f0 e0       	ldi	r31, 0x00	; 0
    1efe:	10 82       	st	Z, r1
	ADCSRB = 0;
    1f00:	ab e7       	ldi	r26, 0x7B	; 123
    1f02:	b0 e0       	ldi	r27, 0x00	; 0
    1f04:	1c 92       	st	X, r1
	ADMUX = 0;
    1f06:	cc e7       	ldi	r28, 0x7C	; 124
    1f08:	d0 e0       	ldi	r29, 0x00	; 0
    1f0a:	18 82       	st	Y, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
    1f0c:	80 81       	ld	r24, Z
    1f0e:	86 60       	ori	r24, 0x06	; 6
    1f10:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
    1f12:	88 81       	ld	r24, Y
    1f14:	80 64       	ori	r24, 0x40	; 64
    1f16:	88 83       	st	Y, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
    1f18:	80 81       	ld	r24, Z
    1f1a:	80 62       	ori	r24, 0x20	; 32
    1f1c:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
    1f1e:	8c 91       	ld	r24, X
    1f20:	88 7f       	andi	r24, 0xF8	; 248
    1f22:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
    1f24:	80 81       	ld	r24, Z
    1f26:	88 60       	ori	r24, 0x08	; 8
    1f28:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
    1f2a:	80 81       	ld	r24, Z
    1f2c:	80 68       	ori	r24, 0x80	; 128
    1f2e:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
    1f30:	80 81       	ld	r24, Z
    1f32:	80 64       	ori	r24, 0x40	; 64
    1f34:	80 83       	st	Z, r24

}
    1f36:	df 91       	pop	r29
    1f38:	cf 91       	pop	r28
    1f3a:	08 95       	ret

00001f3c <__vector_29>:

ISR(ADC_vect) {
    1f3c:	1f 92       	push	r1
    1f3e:	0f 92       	push	r0
    1f40:	0f b6       	in	r0, 0x3f	; 63
    1f42:	0f 92       	push	r0
    1f44:	0b b6       	in	r0, 0x3b	; 59
    1f46:	0f 92       	push	r0
    1f48:	11 24       	eor	r1, r1
    1f4a:	2f 93       	push	r18
    1f4c:	3f 93       	push	r19
    1f4e:	4f 93       	push	r20
    1f50:	5f 93       	push	r21
    1f52:	6f 93       	push	r22
    1f54:	8f 93       	push	r24
    1f56:	9f 93       	push	r25
    1f58:	af 93       	push	r26
    1f5a:	bf 93       	push	r27
    1f5c:	ef 93       	push	r30
    1f5e:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
    1f60:	80 91 35 18 	lds	r24, 0x1835
    1f64:	90 91 36 18 	lds	r25, 0x1836
    1f68:	a0 91 37 18 	lds	r26, 0x1837
    1f6c:	b0 91 38 18 	lds	r27, 0x1838
    1f70:	01 96       	adiw	r24, 0x01	; 1
    1f72:	a1 1d       	adc	r26, r1
    1f74:	b1 1d       	adc	r27, r1
    1f76:	80 93 35 18 	sts	0x1835, r24
    1f7a:	90 93 36 18 	sts	0x1836, r25
    1f7e:	a0 93 37 18 	sts	0x1837, r26
    1f82:	b0 93 38 18 	sts	0x1838, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
    1f86:	80 91 78 00 	lds	r24, 0x0078
    1f8a:	90 e0       	ldi	r25, 0x00	; 0
	value = (ADCH<<8) | value;
    1f8c:	40 91 79 00 	lds	r20, 0x0079
    1f90:	34 2f       	mov	r19, r20
    1f92:	20 e0       	ldi	r18, 0x00	; 0
    1f94:	82 2b       	or	r24, r18
    1f96:	93 2b       	or	r25, r19
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
    1f98:	20 91 c8 16 	lds	r18, 0x16C8
    1f9c:	22 30       	cpi	r18, 0x02	; 2
    1f9e:	09 f4       	brne	.+2      	; 0x1fa2 <__vector_29+0x66>
    1fa0:	fd c0       	rjmp	.+506    	; 0x219c <__vector_29+0x260>
    1fa2:	23 30       	cpi	r18, 0x03	; 3
    1fa4:	30 f4       	brcc	.+12     	; 0x1fb2 <__vector_29+0x76>
    1fa6:	22 23       	and	r18, r18
    1fa8:	59 f0       	breq	.+22     	; 0x1fc0 <__vector_29+0x84>
    1faa:	21 30       	cpi	r18, 0x01	; 1
    1fac:	09 f0       	breq	.+2      	; 0x1fb0 <__vector_29+0x74>
    1fae:	46 c1       	rjmp	.+652    	; 0x223c <__stack+0x3d>
    1fb0:	e8 c0       	rjmp	.+464    	; 0x2182 <__vector_29+0x246>
    1fb2:	23 30       	cpi	r18, 0x03	; 3
    1fb4:	09 f4       	brne	.+2      	; 0x1fb8 <__vector_29+0x7c>
    1fb6:	13 c1       	rjmp	.+550    	; 0x21de <__vector_29+0x2a2>
    1fb8:	24 30       	cpi	r18, 0x04	; 4
    1fba:	09 f0       	breq	.+2      	; 0x1fbe <__vector_29+0x82>
    1fbc:	3f c1       	rjmp	.+638    	; 0x223c <__stack+0x3d>
    1fbe:	1c c1       	rjmp	.+568    	; 0x21f8 <__vector_29+0x2bc>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
    1fc0:	e0 91 33 16 	lds	r30, 0x1633
    1fc4:	ee 30       	cpi	r30, 0x0E	; 14
    1fc6:	61 f4       	brne	.+24     	; 0x1fe0 <__vector_29+0xa4>
    1fc8:	20 91 ce 16 	lds	r18, 0x16CE
    1fcc:	22 30       	cpi	r18, 0x02	; 2
    1fce:	41 f4       	brne	.+16     	; 0x1fe0 <__vector_29+0xa4>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
    1fd0:	90 93 cd 16 	sts	0x16CD, r25
    1fd4:	80 93 cc 16 	sts	0x16CC, r24
				measBattery = 0;
    1fd8:	10 92 ce 16 	sts	0x16CE, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
    1fdc:	46 98       	cbi	0x08, 6	; 8
    1fde:	07 c0       	rjmp	.+14     	; 0x1fee <__vector_29+0xb2>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
    1fe0:	f0 e0       	ldi	r31, 0x00	; 0
    1fe2:	ee 0f       	add	r30, r30
    1fe4:	ff 1f       	adc	r31, r31
    1fe6:	e8 5c       	subi	r30, 0xC8	; 200
    1fe8:	f9 4e       	sbci	r31, 0xE9	; 233
    1fea:	91 83       	std	Z+1, r25	; 0x01
    1fec:	80 83       	st	Z, r24
			}

			if(currentProx & 0x01) {
    1fee:	60 91 33 16 	lds	r22, 0x1633
    1ff2:	e6 2f       	mov	r30, r22
    1ff4:	f0 e0       	ldi	r31, 0x00	; 0
    1ff6:	60 ff       	sbrs	r22, 0
    1ff8:	b6 c0       	rjmp	.+364    	; 0x2166 <__vector_29+0x22a>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
    1ffa:	df 01       	movw	r26, r30
    1ffc:	aa 0f       	add	r26, r26
    1ffe:	bb 1f       	adc	r27, r27
    2000:	aa 5c       	subi	r26, 0xCA	; 202
    2002:	b9 4e       	sbci	r27, 0xE9	; 233
    2004:	8d 91       	ld	r24, X+
    2006:	9c 91       	ld	r25, X
    2008:	ee 0f       	add	r30, r30
    200a:	ff 1f       	adc	r31, r31
    200c:	e8 5c       	subi	r30, 0xC8	; 200
    200e:	f9 4e       	sbci	r31, 0xE9	; 233
    2010:	40 81       	ld	r20, Z
    2012:	51 81       	ldd	r21, Z+1	; 0x01
    2014:	26 2f       	mov	r18, r22
    2016:	26 95       	lsr	r18
    2018:	30 e0       	ldi	r19, 0x00	; 0
    201a:	84 1b       	sub	r24, r20
    201c:	95 0b       	sbc	r25, r21
    201e:	f9 01       	movw	r30, r18
    2020:	ee 0f       	add	r30, r30
    2022:	ff 1f       	adc	r31, r31
    2024:	df 01       	movw	r26, r30
    2026:	a0 58       	subi	r26, 0x80	; 128
    2028:	b9 4e       	sbci	r27, 0xE9	; 233
    202a:	4d 91       	ld	r20, X+
    202c:	5c 91       	ld	r21, X
    202e:	11 97       	sbiw	r26, 0x01	; 1
    2030:	84 1b       	sub	r24, r20
    2032:	95 0b       	sbc	r25, r21
    2034:	e8 59       	subi	r30, 0x98	; 152
    2036:	f9 4e       	sbci	r31, 0xE9	; 233
    2038:	91 83       	std	Z+1, r25	; 0x01
    203a:	80 83       	st	Z, r24
				if(proximityResult[currentProx>>1] < 0) {
    203c:	97 ff       	sbrs	r25, 7
    203e:	02 c0       	rjmp	.+4      	; 0x2044 <__vector_29+0x108>
					proximityResult[currentProx>>1] = 0;
    2040:	11 82       	std	Z+1, r1	; 0x01
    2042:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
    2044:	f9 01       	movw	r30, r18
    2046:	ee 0f       	add	r30, r30
    2048:	ff 1f       	adc	r31, r31
    204a:	e8 59       	subi	r30, 0x98	; 152
    204c:	f9 4e       	sbci	r31, 0xE9	; 233
    204e:	80 81       	ld	r24, Z
    2050:	91 81       	ldd	r25, Z+1	; 0x01
    2052:	44 e0       	ldi	r20, 0x04	; 4
    2054:	81 30       	cpi	r24, 0x01	; 1
    2056:	94 07       	cpc	r25, r20
    2058:	24 f0       	brlt	.+8      	; 0x2062 <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
    205a:	80 e0       	ldi	r24, 0x00	; 0
    205c:	94 e0       	ldi	r25, 0x04	; 4
    205e:	91 83       	std	Z+1, r25	; 0x01
    2060:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
    2062:	60 31       	cpi	r22, 0x10	; 16
    2064:	f0 f5       	brcc	.+124    	; 0x20e2 <__vector_29+0x1a6>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
    2066:	22 0f       	add	r18, r18
    2068:	33 1f       	adc	r19, r19
    206a:	f9 01       	movw	r30, r18
    206c:	e8 59       	subi	r30, 0x98	; 152
    206e:	f9 4e       	sbci	r31, 0xE9	; 233
    2070:	80 81       	ld	r24, Z
    2072:	91 81       	ldd	r25, Z+1	; 0x01
    2074:	8c 33       	cpi	r24, 0x3C	; 60
    2076:	91 05       	cpc	r25, r1
    2078:	1c f4       	brge	.+6      	; 0x2080 <__vector_29+0x144>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
    207a:	20 53       	subi	r18, 0x30	; 48
    207c:	39 4e       	sbci	r19, 0xE9	; 233
    207e:	0e c0       	rjmp	.+28     	; 0x209c <__vector_29+0x160>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
    2080:	ac 01       	movw	r20, r24
    2082:	44 5c       	subi	r20, 0xC4	; 196
    2084:	5f 4f       	sbci	r21, 0xFF	; 255
    2086:	55 95       	asr	r21
    2088:	47 95       	ror	r20
    208a:	48 37       	cpi	r20, 0x78	; 120
    208c:	51 05       	cpc	r21, r1
    208e:	44 f4       	brge	.+16     	; 0x20a0 <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
    2090:	20 53       	subi	r18, 0x30	; 48
    2092:	39 4e       	sbci	r19, 0xE9	; 233
    2094:	cc 97       	sbiw	r24, 0x3c	; 60
    2096:	95 95       	asr	r25
    2098:	87 95       	ror	r24
    209a:	cc 96       	adiw	r24, 0x3c	; 60
    209c:	f9 01       	movw	r30, r18
    209e:	1f c0       	rjmp	.+62     	; 0x20de <__vector_29+0x1a2>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
    20a0:	ac 01       	movw	r20, r24
    20a2:	44 5d       	subi	r20, 0xD4	; 212
    20a4:	5e 4f       	sbci	r21, 0xFE	; 254
    20a6:	55 95       	asr	r21
    20a8:	47 95       	ror	r20
    20aa:	55 95       	asr	r21
    20ac:	47 95       	ror	r20
    20ae:	f9 01       	movw	r30, r18
    20b0:	e0 53       	subi	r30, 0x30	; 48
    20b2:	f9 4e       	sbci	r31, 0xE9	; 233
    20b4:	44 3b       	cpi	r20, 0xB4	; 180
    20b6:	51 05       	cpc	r21, r1
    20b8:	4c f4       	brge	.+18     	; 0x20cc <__vector_29+0x190>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
    20ba:	84 5b       	subi	r24, 0xB4	; 180
    20bc:	90 40       	sbci	r25, 0x00	; 0
    20be:	95 95       	asr	r25
    20c0:	87 95       	ror	r24
    20c2:	95 95       	asr	r25
    20c4:	87 95       	ror	r24
    20c6:	88 58       	subi	r24, 0x88	; 136
    20c8:	9f 4f       	sbci	r25, 0xFF	; 255
    20ca:	09 c0       	rjmp	.+18     	; 0x20de <__vector_29+0x1a2>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
    20cc:	84 5a       	subi	r24, 0xA4	; 164
    20ce:	91 40       	sbci	r25, 0x01	; 1
    20d0:	a3 e0       	ldi	r26, 0x03	; 3
    20d2:	95 95       	asr	r25
    20d4:	87 95       	ror	r24
    20d6:	aa 95       	dec	r26
    20d8:	e1 f7       	brne	.-8      	; 0x20d2 <__vector_29+0x196>
    20da:	8c 54       	subi	r24, 0x4C	; 76
    20dc:	9f 4f       	sbci	r25, 0xFF	; 255
    20de:	91 83       	std	Z+1, r25	; 0x01
    20e0:	80 83       	st	Z, r24
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
    20e2:	80 91 3e 18 	lds	r24, 0x183E
    20e6:	88 23       	and	r24, r24
    20e8:	e1 f1       	breq	.+120    	; 0x2162 <__vector_29+0x226>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
    20ea:	80 91 78 16 	lds	r24, 0x1678
    20ee:	90 91 79 16 	lds	r25, 0x1679
    20f2:	f1 e0       	ldi	r31, 0x01	; 1
    20f4:	84 3a       	cpi	r24, 0xA4	; 164
    20f6:	9f 07       	cpc	r25, r31
    20f8:	c4 f0       	brlt	.+48     	; 0x212a <__vector_29+0x1ee>
    20fa:	80 91 7a 16 	lds	r24, 0x167A
    20fe:	90 91 7b 16 	lds	r25, 0x167B
    2102:	21 e0       	ldi	r18, 0x01	; 1
    2104:	84 3a       	cpi	r24, 0xA4	; 164
    2106:	92 07       	cpc	r25, r18
    2108:	84 f0       	brlt	.+32     	; 0x212a <__vector_29+0x1ee>
    210a:	80 91 7c 16 	lds	r24, 0x167C
    210e:	90 91 7d 16 	lds	r25, 0x167D
    2112:	41 e0       	ldi	r20, 0x01	; 1
    2114:	84 3a       	cpi	r24, 0xA4	; 164
    2116:	94 07       	cpc	r25, r20
    2118:	44 f0       	brlt	.+16     	; 0x212a <__vector_29+0x1ee>
    211a:	80 91 7e 16 	lds	r24, 0x167E
    211e:	90 91 7f 16 	lds	r25, 0x167F
    2122:	e1 e0       	ldi	r30, 0x01	; 1
    2124:	84 3a       	cpi	r24, 0xA4	; 164
    2126:	9e 07       	cpc	r25, r30
    2128:	e4 f4       	brge	.+56     	; 0x2162 <__vector_29+0x226>
						cliffDetectedFlag = 1;
    212a:	81 e0       	ldi	r24, 0x01	; 1
    212c:	80 93 3f 18 	sts	0x183F, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
    2130:	10 92 f7 16 	sts	0x16F7, r1
    2134:	10 92 f6 16 	sts	0x16F6, r1
						OCR4A = 0;
    2138:	10 92 a9 00 	sts	0x00A9, r1
    213c:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
    2140:	10 92 ab 00 	sts	0x00AB, r1
    2144:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
    2148:	10 92 f5 16 	sts	0x16F5, r1
    214c:	10 92 f4 16 	sts	0x16F4, r1
						OCR3A = 0;
    2150:	10 92 99 00 	sts	0x0099, r1
    2154:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
    2158:	10 92 9b 00 	sts	0x009B, r1
    215c:	10 92 9a 00 	sts	0x009A, r1
    2160:	02 c0       	rjmp	.+4      	; 0x2166 <__vector_29+0x22a>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
    2162:	10 92 3f 18 	sts	0x183F, r1
				}

			}

			currentProx++;
    2166:	80 91 33 16 	lds	r24, 0x1633
    216a:	8f 5f       	subi	r24, 0xFF	; 255
    216c:	80 93 33 16 	sts	0x1633, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
    2170:	88 31       	cpi	r24, 0x18	; 24
    2172:	08 f4       	brcc	.+2      	; 0x2176 <__vector_29+0x23a>
    2174:	63 c0       	rjmp	.+198    	; 0x223c <__stack+0x3d>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
    2176:	10 92 33 16 	sts	0x1633, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
    217a:	81 e0       	ldi	r24, 0x01	; 1
    217c:	80 93 cf 16 	sts	0x16CF, r24
    2180:	5d c0       	rjmp	.+186    	; 0x223c <__stack+0x3d>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
    2182:	20 91 e2 16 	lds	r18, 0x16E2
    2186:	30 91 e3 16 	lds	r19, 0x16E3
    218a:	28 0f       	add	r18, r24
    218c:	39 1f       	adc	r19, r25
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
    218e:	36 95       	lsr	r19
    2190:	27 95       	ror	r18
    2192:	30 93 e3 16 	sts	0x16E3, r19
    2196:	20 93 e2 16 	sts	0x16E2, r18
			break;
    219a:	50 c0       	rjmp	.+160    	; 0x223c <__stack+0x3d>

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
    219c:	40 91 d7 03 	lds	r20, 0x03D7
    21a0:	44 23       	and	r20, r20
    21a2:	09 f4       	brne	.+2      	; 0x21a6 <__vector_29+0x26a>
    21a4:	4b c0       	rjmp	.+150    	; 0x223c <__stack+0x3d>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
    21a6:	63 99       	sbic	0x0c, 3	; 12
    21a8:	49 c0       	rjmp	.+146    	; 0x223c <__stack+0x3d>
    21aa:	64 99       	sbic	0x0c, 4	; 12
    21ac:	47 c0       	rjmp	.+142    	; 0x223c <__stack+0x3d>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
    21ae:	4f 5f       	subi	r20, 0xFF	; 255
    21b0:	40 93 d7 03 	sts	0x03D7, r20
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
    21b4:	45 30       	cpi	r20, 0x05	; 5
    21b6:	08 f4       	brcc	.+2      	; 0x21ba <__vector_29+0x27e>
    21b8:	41 c0       	rjmp	.+130    	; 0x223c <__stack+0x3d>
					right_vel_sum += value;
    21ba:	20 91 ee 16 	lds	r18, 0x16EE
    21be:	30 91 ef 16 	lds	r19, 0x16EF
    21c2:	28 0f       	add	r18, r24
    21c4:	39 1f       	adc	r19, r25
    21c6:	30 93 ef 16 	sts	0x16EF, r19
    21ca:	20 93 ee 16 	sts	0x16EE, r18
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
    21ce:	48 30       	cpi	r20, 0x08	; 8
    21d0:	a9 f5       	brne	.+106    	; 0x223c <__stack+0x3d>
						firstSampleRight = 0;
    21d2:	10 92 d7 03 	sts	0x03D7, r1
						compute_right_vel = 1;
    21d6:	81 e0       	ldi	r24, 0x01	; 1
    21d8:	80 93 d6 03 	sts	0x03D6, r24
    21dc:	2f c0       	rjmp	.+94     	; 0x223c <__stack+0x3d>
				}
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
    21de:	20 91 e0 16 	lds	r18, 0x16E0
    21e2:	30 91 e1 16 	lds	r19, 0x16E1
    21e6:	28 0f       	add	r18, r24
    21e8:	39 1f       	adc	r19, r25
			left_current_avg = left_current_avg >> 1;
    21ea:	36 95       	lsr	r19
    21ec:	27 95       	ror	r18
    21ee:	30 93 e1 16 	sts	0x16E1, r19
    21f2:	20 93 e0 16 	sts	0x16E0, r18
			break;
    21f6:	22 c0       	rjmp	.+68     	; 0x223c <__stack+0x3d>

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
    21f8:	40 91 d8 03 	lds	r20, 0x03D8
    21fc:	44 23       	and	r20, r20
    21fe:	f1 f0       	breq	.+60     	; 0x223c <__stack+0x3d>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
    2200:	20 91 00 01 	lds	r18, 0x0100
    2204:	23 fd       	sbrc	r18, 3
    2206:	1a c0       	rjmp	.+52     	; 0x223c <__stack+0x3d>
    2208:	20 91 00 01 	lds	r18, 0x0100
    220c:	24 fd       	sbrc	r18, 4
    220e:	16 c0       	rjmp	.+44     	; 0x223c <__stack+0x3d>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
    2210:	4f 5f       	subi	r20, 0xFF	; 255
    2212:	40 93 d8 03 	sts	0x03D8, r20
				if(firstSampleLeft > 4) {
    2216:	45 30       	cpi	r20, 0x05	; 5
    2218:	88 f0       	brcs	.+34     	; 0x223c <__stack+0x3d>
					left_vel_sum += value;
    221a:	20 91 ec 16 	lds	r18, 0x16EC
    221e:	30 91 ed 16 	lds	r19, 0x16ED
    2222:	28 0f       	add	r18, r24
    2224:	39 1f       	adc	r19, r25
    2226:	30 93 ed 16 	sts	0x16ED, r19
    222a:	20 93 ec 16 	sts	0x16EC, r18
					if(firstSampleLeft==8) {
    222e:	48 30       	cpi	r20, 0x08	; 8
    2230:	29 f4       	brne	.+10     	; 0x223c <__stack+0x3d>
						firstSampleLeft = 0;
    2232:	10 92 d8 03 	sts	0x03D8, r1
						compute_left_vel = 1;
    2236:	81 e0       	ldi	r24, 0x01	; 1
    2238:	80 93 d5 03 	sts	0x03D5, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
    223c:	80 91 c9 16 	lds	r24, 0x16C9
    2240:	82 30       	cpi	r24, 0x02	; 2
    2242:	81 f1       	breq	.+96     	; 0x22a4 <__stack+0xa5>
    2244:	83 30       	cpi	r24, 0x03	; 3
    2246:	30 f4       	brcc	.+12     	; 0x2254 <__stack+0x55>
    2248:	88 23       	and	r24, r24
    224a:	51 f0       	breq	.+20     	; 0x2260 <__stack+0x61>
    224c:	81 30       	cpi	r24, 0x01	; 1
    224e:	09 f0       	breq	.+2      	; 0x2252 <__stack+0x53>
    2250:	ca c0       	rjmp	.+404    	; 0x23e6 <__stack+0x1e7>
    2252:	1a c0       	rjmp	.+52     	; 0x2288 <__stack+0x89>
    2254:	83 30       	cpi	r24, 0x03	; 3
    2256:	e9 f1       	breq	.+122    	; 0x22d2 <__stack+0xd3>
    2258:	84 30       	cpi	r24, 0x04	; 4
    225a:	09 f0       	breq	.+2      	; 0x225e <__stack+0x5f>
    225c:	c4 c0       	rjmp	.+392    	; 0x23e6 <__stack+0x1e7>
    225e:	50 c0       	rjmp	.+160    	; 0x2300 <__stack+0x101>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
    2260:	80 91 33 16 	lds	r24, 0x1633
    2264:	86 95       	lsr	r24
    2266:	80 93 32 16 	sts	0x1632, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
    226a:	80 91 ca 16 	lds	r24, 0x16CA
    226e:	88 23       	and	r24, r24
    2270:	11 f4       	brne	.+4      	; 0x2276 <__stack+0x77>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
    2272:	81 e0       	ldi	r24, 0x01	; 1
    2274:	05 c0       	rjmp	.+10     	; 0x2280 <__stack+0x81>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
    2276:	81 30       	cpi	r24, 0x01	; 1
    2278:	11 f4       	brne	.+4      	; 0x227e <__stack+0x7f>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
    227a:	82 e0       	ldi	r24, 0x02	; 2
    227c:	01 c0       	rjmp	.+2      	; 0x2280 <__stack+0x81>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
    227e:	85 e0       	ldi	r24, 0x05	; 5
    2280:	80 93 c8 16 	sts	0x16C8, r24
			}
			adcSamplingState = 1;
    2284:	81 e0       	ldi	r24, 0x01	; 1
    2286:	0b c0       	rjmp	.+22     	; 0x229e <__stack+0x9f>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
    2288:	80 91 34 16 	lds	r24, 0x1634
    228c:	80 93 32 16 	sts	0x1632, r24
			leftChannelPhase = leftMotorPhase;
    2290:	80 91 37 16 	lds	r24, 0x1637
    2294:	80 93 cb 16 	sts	0x16CB, r24
			adcSaveDataTo = SAVE_TO_PROX;
    2298:	10 92 c8 16 	sts	0x16C8, r1
			adcSamplingState = 2;
    229c:	82 e0       	ldi	r24, 0x02	; 2
    229e:	80 93 c9 16 	sts	0x16C9, r24
			break;
    22a2:	a1 c0       	rjmp	.+322    	; 0x23e6 <__stack+0x1e7>

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
    22a4:	80 91 35 16 	lds	r24, 0x1635
    22a8:	80 93 32 16 	sts	0x1632, r24
			rightChannelPhase = rightMotorPhase;
    22ac:	80 91 36 16 	lds	r24, 0x1636
    22b0:	80 93 ca 16 	sts	0x16CA, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
    22b4:	80 91 cb 16 	lds	r24, 0x16CB
    22b8:	88 23       	and	r24, r24
    22ba:	11 f4       	brne	.+4      	; 0x22c0 <__stack+0xc1>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
    22bc:	83 e0       	ldi	r24, 0x03	; 3
    22be:	05 c0       	rjmp	.+10     	; 0x22ca <__stack+0xcb>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
    22c0:	81 30       	cpi	r24, 0x01	; 1
    22c2:	11 f4       	brne	.+4      	; 0x22c8 <__stack+0xc9>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
    22c4:	84 e0       	ldi	r24, 0x04	; 4
    22c6:	01 c0       	rjmp	.+2      	; 0x22ca <__stack+0xcb>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
    22c8:	85 e0       	ldi	r24, 0x05	; 5
    22ca:	80 93 c8 16 	sts	0x16C8, r24
			}
			adcSamplingState = 3;
    22ce:	83 e0       	ldi	r24, 0x03	; 3
    22d0:	e6 cf       	rjmp	.-52     	; 0x229e <__stack+0x9f>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
    22d2:	80 91 34 16 	lds	r24, 0x1634
    22d6:	80 93 32 16 	sts	0x1632, r24
			leftChannelPhase = leftMotorPhase;
    22da:	80 91 37 16 	lds	r24, 0x1637
    22de:	80 93 cb 16 	sts	0x16CB, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
    22e2:	80 91 ca 16 	lds	r24, 0x16CA
    22e6:	88 23       	and	r24, r24
    22e8:	11 f4       	brne	.+4      	; 0x22ee <__stack+0xef>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
    22ea:	81 e0       	ldi	r24, 0x01	; 1
    22ec:	05 c0       	rjmp	.+10     	; 0x22f8 <__stack+0xf9>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
    22ee:	81 30       	cpi	r24, 0x01	; 1
    22f0:	11 f4       	brne	.+4      	; 0x22f6 <__stack+0xf7>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
    22f2:	82 e0       	ldi	r24, 0x02	; 2
    22f4:	01 c0       	rjmp	.+2      	; 0x22f8 <__stack+0xf9>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
    22f6:	85 e0       	ldi	r24, 0x05	; 5
    22f8:	80 93 c8 16 	sts	0x16C8, r24
			}
			adcSamplingState = 4;
    22fc:	84 e0       	ldi	r24, 0x04	; 4
    22fe:	cf cf       	rjmp	.-98     	; 0x229e <__stack+0x9f>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
    2300:	90 91 35 16 	lds	r25, 0x1635
    2304:	90 93 32 16 	sts	0x1632, r25
			rightChannelPhase = rightMotorPhase;
    2308:	90 91 36 16 	lds	r25, 0x1636
    230c:	90 93 ca 16 	sts	0x16CA, r25
			if(leftChannelPhase == ACTIVE_PHASE) {
    2310:	90 91 cb 16 	lds	r25, 0x16CB
    2314:	99 23       	and	r25, r25
    2316:	11 f4       	brne	.+4      	; 0x231c <__stack+0x11d>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
    2318:	83 e0       	ldi	r24, 0x03	; 3
    231a:	03 c0       	rjmp	.+6      	; 0x2322 <__stack+0x123>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
    231c:	91 30       	cpi	r25, 0x01	; 1
    231e:	09 f0       	breq	.+2      	; 0x2322 <__stack+0x123>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
    2320:	85 e0       	ldi	r24, 0x05	; 5
    2322:	80 93 c8 16 	sts	0x16C8, r24
			}
			adcSamplingState = 0;
    2326:	10 92 c9 16 	sts	0x16C9, r1

			if(currentProx==14 && measBattery==1) {
    232a:	80 91 33 16 	lds	r24, 0x1633
    232e:	8e 30       	cpi	r24, 0x0E	; 14
    2330:	41 f4       	brne	.+16     	; 0x2342 <__stack+0x143>
    2332:	80 91 ce 16 	lds	r24, 0x16CE
    2336:	81 30       	cpi	r24, 0x01	; 1
    2338:	21 f4       	brne	.+8      	; 0x2342 <__stack+0x143>
				measBattery=2;
    233a:	82 e0       	ldi	r24, 0x02	; 2
    233c:	80 93 ce 16 	sts	0x16CE, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
    2340:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
    2342:	80 91 33 16 	lds	r24, 0x1633
    2346:	28 2f       	mov	r18, r24
    2348:	30 e0       	ldi	r19, 0x00	; 0
    234a:	80 ff       	sbrs	r24, 0
    234c:	4c c0       	rjmp	.+152    	; 0x23e6 <__stack+0x1e7>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
    234e:	80 31       	cpi	r24, 0x10	; 16
    2350:	58 f4       	brcc	.+22     	; 0x2368 <__stack+0x169>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
    2352:	28 2f       	mov	r18, r24
    2354:	26 95       	lsr	r18
    2356:	81 e0       	ldi	r24, 0x01	; 1
    2358:	90 e0       	ldi	r25, 0x00	; 0
    235a:	02 c0       	rjmp	.+4      	; 0x2360 <__stack+0x161>
    235c:	88 0f       	add	r24, r24
    235e:	99 1f       	adc	r25, r25
    2360:	2a 95       	dec	r18
    2362:	e2 f7       	brpl	.-8      	; 0x235c <__stack+0x15d>
    2364:	82 b9       	out	0x02, r24	; 2
    2366:	3f c0       	rjmp	.+126    	; 0x23e6 <__stack+0x1e7>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
    2368:	80 91 3c 18 	lds	r24, 0x183C
    236c:	88 23       	and	r24, r24
    236e:	69 f4       	brne	.+26     	; 0x238a <__stack+0x18b>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
    2370:	20 51       	subi	r18, 0x10	; 16
    2372:	30 40       	sbci	r19, 0x00	; 0
    2374:	35 95       	asr	r19
    2376:	27 95       	ror	r18
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	90 e0       	ldi	r25, 0x00	; 0
    237c:	02 c0       	rjmp	.+4      	; 0x2382 <__stack+0x183>
    237e:	88 0f       	add	r24, r24
    2380:	99 1f       	adc	r25, r25
    2382:	2a 95       	dec	r18
    2384:	e2 f7       	brpl	.-8      	; 0x237e <__stack+0x17f>
    2386:	80 93 05 01 	sts	0x0105, r24
					}

					if(hardwareRevision == HW_REV_3_0_1) {
    238a:	80 91 3c 18 	lds	r24, 0x183C
    238e:	81 30       	cpi	r24, 0x01	; 1
    2390:	99 f4       	brne	.+38     	; 0x23b8 <__stack+0x1b9>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
    2392:	40 91 05 01 	lds	r20, 0x0105
    2396:	80 91 33 16 	lds	r24, 0x1633
    239a:	90 e0       	ldi	r25, 0x00	; 0
    239c:	40 97       	sbiw	r24, 0x10	; 16
    239e:	95 95       	asr	r25
    23a0:	87 95       	ror	r24
    23a2:	21 e0       	ldi	r18, 0x01	; 1
    23a4:	30 e0       	ldi	r19, 0x00	; 0
    23a6:	02 c0       	rjmp	.+4      	; 0x23ac <__stack+0x1ad>
    23a8:	22 0f       	add	r18, r18
    23aa:	33 1f       	adc	r19, r19
    23ac:	8a 95       	dec	r24
    23ae:	e2 f7       	brpl	.-8      	; 0x23a8 <__stack+0x1a9>
    23b0:	20 95       	com	r18
    23b2:	24 23       	and	r18, r20
    23b4:	20 93 05 01 	sts	0x0105, r18
					}

					if(hardwareRevision == HW_REV_3_1) {
    23b8:	80 91 3c 18 	lds	r24, 0x183C
    23bc:	82 30       	cpi	r24, 0x02	; 2
    23be:	99 f4       	brne	.+38     	; 0x23e6 <__stack+0x1e7>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
    23c0:	40 91 05 01 	lds	r20, 0x0105
    23c4:	80 91 33 16 	lds	r24, 0x1633
    23c8:	90 e0       	ldi	r25, 0x00	; 0
    23ca:	40 97       	sbiw	r24, 0x10	; 16
    23cc:	95 95       	asr	r25
    23ce:	87 95       	ror	r24
    23d0:	21 e0       	ldi	r18, 0x01	; 1
    23d2:	30 e0       	ldi	r19, 0x00	; 0
    23d4:	02 c0       	rjmp	.+4      	; 0x23da <__stack+0x1db>
    23d6:	22 0f       	add	r18, r18
    23d8:	33 1f       	adc	r19, r19
    23da:	8a 95       	dec	r24
    23dc:	e2 f7       	brpl	.-8      	; 0x23d6 <__stack+0x1d7>
    23de:	20 95       	com	r18
    23e0:	24 23       	and	r18, r20
    23e2:	20 93 05 01 	sts	0x0105, r18

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
    23e6:	80 91 32 16 	lds	r24, 0x1632
    23ea:	88 30       	cpi	r24, 0x08	; 8
    23ec:	48 f4       	brcc	.+18     	; 0x2400 <__stack+0x201>
		ADCSRB &= ~(1 << MUX5);
    23ee:	80 91 7b 00 	lds	r24, 0x007B
    23f2:	87 7f       	andi	r24, 0xF7	; 247
    23f4:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
    23f8:	80 91 32 16 	lds	r24, 0x1632
    23fc:	80 5c       	subi	r24, 0xC0	; 192
    23fe:	08 c0       	rjmp	.+16     	; 0x2410 <__stack+0x211>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
    2400:	80 91 7b 00 	lds	r24, 0x007B
    2404:	88 60       	ori	r24, 0x08	; 8
    2406:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
    240a:	80 91 32 16 	lds	r24, 0x1632
    240e:	88 5c       	subi	r24, 0xC8	; 200
    2410:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
    2414:	80 91 c9 16 	lds	r24, 0x16C9
    2418:	82 30       	cpi	r24, 0x02	; 2
    241a:	d1 f4       	brne	.+52     	; 0x2450 <__stack+0x251>

		if(hardwareRevision == HW_REV_3_0) {
    241c:	80 91 3c 18 	lds	r24, 0x183C
    2420:	88 23       	and	r24, r24
    2422:	31 f4       	brne	.+12     	; 0x2430 <__stack+0x231>
			PORTJ &= 0xF0;
    2424:	80 91 05 01 	lds	r24, 0x0105
    2428:	80 7f       	andi	r24, 0xF0	; 240
    242a:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
    242e:	12 b8       	out	0x02, r1	; 2
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
    2430:	80 91 3c 18 	lds	r24, 0x183C
    2434:	81 30       	cpi	r24, 0x01	; 1
    2436:	21 f4       	brne	.+8      	; 0x2440 <__stack+0x241>
			PORTJ = 0xFF;
    2438:	8f ef       	ldi	r24, 0xFF	; 255
    243a:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
    243e:	12 b8       	out	0x02, r1	; 2
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
    2440:	80 91 3c 18 	lds	r24, 0x183C
    2444:	82 30       	cpi	r24, 0x02	; 2
    2446:	21 f4       	brne	.+8      	; 0x2450 <__stack+0x251>
			PORTJ = 0xFF;
    2448:	8f ef       	ldi	r24, 0xFF	; 255
    244a:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
    244e:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
    2450:	ff 91       	pop	r31
    2452:	ef 91       	pop	r30
    2454:	bf 91       	pop	r27
    2456:	af 91       	pop	r26
    2458:	9f 91       	pop	r25
    245a:	8f 91       	pop	r24
    245c:	6f 91       	pop	r22
    245e:	5f 91       	pop	r21
    2460:	4f 91       	pop	r20
    2462:	3f 91       	pop	r19
    2464:	2f 91       	pop	r18
    2466:	0f 90       	pop	r0
    2468:	0b be       	out	0x3b, r0	; 59
    246a:	0f 90       	pop	r0
    246c:	0f be       	out	0x3f, r0	; 63
    246e:	0f 90       	pop	r0
    2470:	1f 90       	pop	r1
    2472:	18 95       	reti

00002474 <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2474:	80 91 e1 03 	lds	r24, 0x03E1
    2478:	0e 94 f2 16 	call	0x2de4	; 0x2de4 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    247c:	88 23       	and	r24, r24
    247e:	21 f0       	breq	.+8      	; 0x2488 <initMMA7455L+0x14>
        i2c_stop();
    2480:	0e 94 41 17 	call	0x2e82	; 0x2e82 <i2c_stop>
		return 1;
    2484:	81 e0       	ldi	r24, 0x01	; 1
    2486:	08 95       	ret
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    2488:	86 e1       	ldi	r24, 0x16	; 22
    248a:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    248e:	85 e4       	ldi	r24, 0x45	; 69
    2490:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2494:	0e 94 41 17 	call	0x2e82	; 0x2e82 <i2c_stop>
    }

	return 0;				// configuration ok
    2498:	80 e0       	ldi	r24, 0x00	; 0

}
    249a:	08 95       	ret

0000249c <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    249c:	80 91 e1 03 	lds	r24, 0x03E1
    24a0:	0e 94 f2 16 	call	0x2de4	; 0x2de4 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    24a4:	88 23       	and	r24, r24
    24a6:	e1 f4       	brne	.+56     	; 0x24e0 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    24a8:	8d e2       	ldi	r24, 0x2D	; 45
    24aa:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
        i2c_write(0x08);	// measurement mode
    24ae:	88 e0       	ldi	r24, 0x08	; 8
    24b0:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    24b4:	0e 94 41 17 	call	0x2e82	; 0x2e82 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    24b8:	80 91 e1 03 	lds	r24, 0x03E1
    24bc:	0e 94 f2 16 	call	0x2de4	; 0x2de4 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    24c0:	88 23       	and	r24, r24
    24c2:	71 f4       	brne	.+28     	; 0x24e0 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    24c4:	81 e3       	ldi	r24, 0x31	; 49
    24c6:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    24ca:	80 e0       	ldi	r24, 0x00	; 0
    24cc:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    24d0:	0e 94 41 17 	call	0x2e82	; 0x2e82 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    24d4:	80 91 e1 03 	lds	r24, 0x03E1
    24d8:	0e 94 f2 16 	call	0x2de4	; 0x2de4 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    24dc:	88 23       	and	r24, r24
    24de:	21 f0       	breq	.+8      	; 0x24e8 <initADXL345+0x4c>
        i2c_stop();
    24e0:	0e 94 41 17 	call	0x2e82	; 0x2e82 <i2c_stop>
		return 1;
    24e4:	81 e0       	ldi	r24, 0x01	; 1
    24e6:	08 95       	ret
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    24e8:	8c e2       	ldi	r24, 0x2C	; 44
    24ea:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    24ee:	89 e0       	ldi	r24, 0x09	; 9
    24f0:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    24f4:	0e 94 41 17 	call	0x2e82	; 0x2e82 <i2c_stop>
    }

	return 0;
    24f8:	80 e0       	ldi	r24, 0x00	; 0

}
    24fa:	08 95       	ret

000024fc <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    24fc:	0e 94 ea 16 	call	0x2dd4	; 0x2dd4 <i2c_init>

	ret = initMMA7455L();
    2500:	0e 94 3a 12 	call	0x2474	; 0x2474 <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2504:	88 23       	and	r24, r24
    2506:	89 f0       	breq	.+34     	; 0x252a <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2508:	86 ea       	ldi	r24, 0xA6	; 166
    250a:	90 e0       	ldi	r25, 0x00	; 0
    250c:	90 93 e2 03 	sts	0x03E2, r25
    2510:	80 93 e1 03 	sts	0x03E1, r24
		ret = initADXL345();
    2514:	0e 94 4e 12 	call	0x249c	; 0x249c <initADXL345>
		if(ret) {	// accelerometer not available
    2518:	88 23       	and	r24, r24
    251a:	21 f0       	breq	.+8      	; 0x2524 <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    251c:	82 e0       	ldi	r24, 0x02	; 2
    251e:	80 93 19 18 	sts	0x1819, r24
    2522:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2524:	81 e0       	ldi	r24, 0x01	; 1
    2526:	80 93 19 18 	sts	0x1819, r24
    252a:	08 95       	ret

0000252c <readAccelXY>:

	return 0;

}

void readAccelXY() {
    252c:	ff 92       	push	r15
    252e:	0f 93       	push	r16
    2530:	1f 93       	push	r17
    2532:	df 93       	push	r29
    2534:	cf 93       	push	r28
    2536:	0f 92       	push	r0
    2538:	cd b7       	in	r28, 0x3d	; 61
    253a:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    253c:	80 91 19 18 	lds	r24, 0x1819
    2540:	88 23       	and	r24, r24
    2542:	31 f4       	brne	.+12     	; 0x2550 <readAccelXY+0x24>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2544:	80 91 e1 03 	lds	r24, 0x03E1
    2548:	0e 94 f2 16 	call	0x2de4	; 0x2de4 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    254c:	80 e0       	ldi	r24, 0x00	; 0
    254e:	08 c0       	rjmp	.+16     	; 0x2560 <readAccelXY+0x34>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2550:	81 30       	cpi	r24, 0x01	; 1
    2552:	09 f0       	breq	.+2      	; 0x2556 <readAccelXY+0x2a>
    2554:	59 c0       	rjmp	.+178    	; 0x2608 <readAccelXY+0xdc>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2556:	80 91 e1 03 	lds	r24, 0x03E1
    255a:	0e 94 f2 16 	call	0x2de4	; 0x2de4 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    255e:	82 e3       	ldi	r24, 0x32	; 50
    2560:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2564:	80 91 e1 03 	lds	r24, 0x03E1
    2568:	8f 5f       	subi	r24, 0xFF	; 255
    256a:	0e 94 3e 17 	call	0x2e7c	; 0x2e7c <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    256e:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2572:	08 2f       	mov	r16, r24
    2574:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2578:	f8 2e       	mov	r15, r24
    257a:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    257e:	18 2f       	mov	r17, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2580:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <i2c_readNak>
		i2c_stop();													// set stop conditon = release bus
    2584:	89 83       	std	Y+1, r24	; 0x01
    2586:	0e 94 41 17 	call	0x2e82	; 0x2e82 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    258a:	90 91 16 1c 	lds	r25, 0x1C16
    258e:	4f 2d       	mov	r20, r15
    2590:	55 27       	eor	r21, r21
    2592:	47 fd       	sbrc	r20, 7
    2594:	50 95       	com	r21
    2596:	e0 2f       	mov	r30, r16
    2598:	ff 27       	eor	r31, r31
    259a:	e7 fd       	sbrc	r30, 7
    259c:	f0 95       	com	r31
    259e:	89 81       	ldd	r24, Y+1	; 0x01
    25a0:	28 2f       	mov	r18, r24
    25a2:	33 27       	eor	r19, r19
    25a4:	27 fd       	sbrc	r18, 7
    25a6:	30 95       	com	r19
    25a8:	61 2f       	mov	r22, r17
    25aa:	77 27       	eor	r23, r23
    25ac:	67 fd       	sbrc	r22, 7
    25ae:	70 95       	com	r23
    25b0:	99 23       	and	r25, r25
    25b2:	69 f0       	breq	.+26     	; 0x25ce <readAccelXY+0xa2>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    25b4:	54 2f       	mov	r21, r20
    25b6:	44 27       	eor	r20, r20
    25b8:	4e 2b       	or	r20, r30
    25ba:	5f 2b       	or	r21, r31
    25bc:	50 93 1b 18 	sts	0x181B, r21
    25c0:	40 93 1a 18 	sts	0x181A, r20
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    25c4:	32 2f       	mov	r19, r18
    25c6:	22 27       	eor	r18, r18
    25c8:	26 2b       	or	r18, r22
    25ca:	37 2b       	or	r19, r23
    25cc:	18 c0       	rjmp	.+48     	; 0x25fe <readAccelXY+0xd2>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    25ce:	54 2f       	mov	r21, r20
    25d0:	44 27       	eor	r20, r20
    25d2:	4e 2b       	or	r20, r30
    25d4:	5f 2b       	or	r21, r31
    25d6:	80 91 20 18 	lds	r24, 0x1820
    25da:	90 91 21 18 	lds	r25, 0x1821
    25de:	48 1b       	sub	r20, r24
    25e0:	59 0b       	sbc	r21, r25
    25e2:	50 93 1b 18 	sts	0x181B, r21
    25e6:	40 93 1a 18 	sts	0x181A, r20
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    25ea:	32 2f       	mov	r19, r18
    25ec:	22 27       	eor	r18, r18
    25ee:	26 2b       	or	r18, r22
    25f0:	37 2b       	or	r19, r23
    25f2:	80 91 22 18 	lds	r24, 0x1822
    25f6:	90 91 23 18 	lds	r25, 0x1823
    25fa:	28 1b       	sub	r18, r24
    25fc:	39 0b       	sbc	r19, r25
    25fe:	30 93 1d 18 	sts	0x181D, r19
    2602:	20 93 1c 18 	sts	0x181C, r18
    2606:	08 c0       	rjmp	.+16     	; 0x2618 <readAccelXY+0xec>
		}

	} else {

		accX = 0;
    2608:	10 92 1b 18 	sts	0x181B, r1
    260c:	10 92 1a 18 	sts	0x181A, r1
		accY = 0;
    2610:	10 92 1d 18 	sts	0x181D, r1
    2614:	10 92 1c 18 	sts	0x181C, r1

	}

}
    2618:	0f 90       	pop	r0
    261a:	cf 91       	pop	r28
    261c:	df 91       	pop	r29
    261e:	1f 91       	pop	r17
    2620:	0f 91       	pop	r16
    2622:	ff 90       	pop	r15
    2624:	08 95       	ret

00002626 <readAccelXYZ>:

void readAccelXYZ() {
    2626:	ef 92       	push	r14
    2628:	ff 92       	push	r15
    262a:	0f 93       	push	r16
    262c:	1f 93       	push	r17
    262e:	df 93       	push	r29
    2630:	cf 93       	push	r28
    2632:	00 d0       	rcall	.+0      	; 0x2634 <readAccelXYZ+0xe>
    2634:	00 d0       	rcall	.+0      	; 0x2636 <readAccelXYZ+0x10>
    2636:	cd b7       	in	r28, 0x3d	; 61
    2638:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    263a:	80 91 19 18 	lds	r24, 0x1819
    263e:	88 23       	and	r24, r24
    2640:	09 f0       	breq	.+2      	; 0x2644 <readAccelXYZ+0x1e>
    2642:	60 c0       	rjmp	.+192    	; 0x2704 <readAccelXYZ+0xde>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2644:	80 91 e1 03 	lds	r24, 0x03E1
    2648:	0e 94 f2 16 	call	0x2de4	; 0x2de4 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    264c:	80 e0       	ldi	r24, 0x00	; 0
    264e:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2652:	80 91 e1 03 	lds	r24, 0x03E1
    2656:	8f 5f       	subi	r24, 0xFF	; 255
    2658:	0e 94 3e 17 	call	0x2e7c	; 0x2e7c <i2c_rep_start>
    265c:	8e 01       	movw	r16, r28
    265e:	0f 5f       	subi	r16, 0xFF	; 255
    2660:	1f 4f       	sbci	r17, 0xFF	; 255

	}

}

void readAccelXYZ() {
    2662:	86 e0       	ldi	r24, 0x06	; 6
    2664:	e8 2e       	mov	r14, r24
    2666:	f1 2c       	mov	r15, r1
    2668:	ec 0e       	add	r14, r28
    266a:	fd 1e       	adc	r15, r29
		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    266c:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2670:	f8 01       	movw	r30, r16
    2672:	81 93       	st	Z+, r24
    2674:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2676:	ee 15       	cp	r30, r14
    2678:	ff 05       	cpc	r31, r15
    267a:	c1 f7       	brne	.-16     	; 0x266c <readAccelXYZ+0x46>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    267c:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <i2c_readNak>
    2680:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2682:	0e 94 41 17 	call	0x2e82	; 0x2e82 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2686:	30 91 16 1c 	lds	r19, 0x1C16
    268a:	4a 81       	ldd	r20, Y+2	; 0x02
    268c:	e9 81       	ldd	r30, Y+1	; 0x01
    268e:	2c 81       	ldd	r18, Y+4	; 0x04
    2690:	9b 81       	ldd	r25, Y+3	; 0x03
    2692:	8e 81       	ldd	r24, Y+6	; 0x06
    2694:	6d 81       	ldd	r22, Y+5	; 0x05
    2696:	33 23       	and	r19, r19
    2698:	09 f0       	breq	.+2      	; 0x269c <readAccelXYZ+0x76>
    269a:	62 c0       	rjmp	.+196    	; 0x2760 <readAccelXYZ+0x13a>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    269c:	55 27       	eor	r21, r21
    269e:	47 fd       	sbrc	r20, 7
    26a0:	50 95       	com	r21
    26a2:	54 2f       	mov	r21, r20
    26a4:	44 27       	eor	r20, r20
    26a6:	ff 27       	eor	r31, r31
    26a8:	e7 fd       	sbrc	r30, 7
    26aa:	f0 95       	com	r31
    26ac:	4e 2b       	or	r20, r30
    26ae:	5f 2b       	or	r21, r31
    26b0:	e0 91 20 18 	lds	r30, 0x1820
    26b4:	f0 91 21 18 	lds	r31, 0x1821
    26b8:	4e 1b       	sub	r20, r30
    26ba:	5f 0b       	sbc	r21, r31
    26bc:	50 93 1b 18 	sts	0x181B, r21
    26c0:	40 93 1a 18 	sts	0x181A, r20
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    26c4:	33 27       	eor	r19, r19
    26c6:	27 fd       	sbrc	r18, 7
    26c8:	30 95       	com	r19
    26ca:	32 2f       	mov	r19, r18
    26cc:	22 27       	eor	r18, r18
    26ce:	49 2f       	mov	r20, r25
    26d0:	55 27       	eor	r21, r21
    26d2:	47 fd       	sbrc	r20, 7
    26d4:	50 95       	com	r21
    26d6:	24 2b       	or	r18, r20
    26d8:	35 2b       	or	r19, r21
    26da:	40 91 22 18 	lds	r20, 0x1822
    26de:	50 91 23 18 	lds	r21, 0x1823
    26e2:	24 1b       	sub	r18, r20
    26e4:	35 0b       	sbc	r19, r21
    26e6:	30 93 1d 18 	sts	0x181D, r19
    26ea:	20 93 1c 18 	sts	0x181C, r18
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    26ee:	99 27       	eor	r25, r25
    26f0:	87 fd       	sbrc	r24, 7
    26f2:	90 95       	com	r25
    26f4:	98 2f       	mov	r25, r24
    26f6:	88 27       	eor	r24, r24
    26f8:	77 27       	eor	r23, r23
    26fa:	67 fd       	sbrc	r22, 7
    26fc:	70 95       	com	r23
    26fe:	86 2b       	or	r24, r22
    2700:	97 2b       	or	r25, r23
    2702:	8a c0       	rjmp	.+276    	; 0x2818 <readAccelXYZ+0x1f2>
		}

	} else if(useAccel == USE_ADXL345) {							
    2704:	81 30       	cpi	r24, 0x01	; 1
    2706:	09 f0       	breq	.+2      	; 0x270a <readAccelXYZ+0xe4>
    2708:	92 c0       	rjmp	.+292    	; 0x282e <readAccelXYZ+0x208>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    270a:	80 91 e1 03 	lds	r24, 0x03E1
    270e:	0e 94 f2 16 	call	0x2de4	; 0x2de4 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2712:	82 e3       	ldi	r24, 0x32	; 50
    2714:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2718:	80 91 e1 03 	lds	r24, 0x03E1
    271c:	8f 5f       	subi	r24, 0xFF	; 255
    271e:	0e 94 3e 17 	call	0x2e7c	; 0x2e7c <i2c_rep_start>
    2722:	8e 01       	movw	r16, r28
    2724:	0f 5f       	subi	r16, 0xFF	; 255
    2726:	1f 4f       	sbci	r17, 0xFF	; 255

	}

}

void readAccelXYZ() {
    2728:	e6 e0       	ldi	r30, 0x06	; 6
    272a:	ee 2e       	mov	r14, r30
    272c:	f1 2c       	mov	r15, r1
    272e:	ec 0e       	add	r14, r28
    2730:	fd 1e       	adc	r15, r29
		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2732:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2736:	f8 01       	movw	r30, r16
    2738:	81 93       	st	Z+, r24
    273a:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    273c:	ee 15       	cp	r30, r14
    273e:	ff 05       	cpc	r31, r15
    2740:	c1 f7       	brne	.-16     	; 0x2732 <readAccelXYZ+0x10c>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2742:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <i2c_readNak>
    2746:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2748:	0e 94 41 17 	call	0x2e82	; 0x2e82 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    274c:	30 91 16 1c 	lds	r19, 0x1C16
    2750:	4a 81       	ldd	r20, Y+2	; 0x02
    2752:	e9 81       	ldd	r30, Y+1	; 0x01
    2754:	2c 81       	ldd	r18, Y+4	; 0x04
    2756:	9b 81       	ldd	r25, Y+3	; 0x03
    2758:	8e 81       	ldd	r24, Y+6	; 0x06
    275a:	6d 81       	ldd	r22, Y+5	; 0x05
    275c:	33 23       	and	r19, r19
    275e:	41 f1       	breq	.+80     	; 0x27b0 <readAccelXYZ+0x18a>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2760:	55 27       	eor	r21, r21
    2762:	47 fd       	sbrc	r20, 7
    2764:	50 95       	com	r21
    2766:	54 2f       	mov	r21, r20
    2768:	44 27       	eor	r20, r20
    276a:	ff 27       	eor	r31, r31
    276c:	e7 fd       	sbrc	r30, 7
    276e:	f0 95       	com	r31
    2770:	4e 2b       	or	r20, r30
    2772:	5f 2b       	or	r21, r31
    2774:	50 93 1b 18 	sts	0x181B, r21
    2778:	40 93 1a 18 	sts	0x181A, r20
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    277c:	33 27       	eor	r19, r19
    277e:	27 fd       	sbrc	r18, 7
    2780:	30 95       	com	r19
    2782:	32 2f       	mov	r19, r18
    2784:	22 27       	eor	r18, r18
    2786:	49 2f       	mov	r20, r25
    2788:	55 27       	eor	r21, r21
    278a:	47 fd       	sbrc	r20, 7
    278c:	50 95       	com	r21
    278e:	24 2b       	or	r18, r20
    2790:	35 2b       	or	r19, r21
    2792:	30 93 1d 18 	sts	0x181D, r19
    2796:	20 93 1c 18 	sts	0x181C, r18
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    279a:	99 27       	eor	r25, r25
    279c:	87 fd       	sbrc	r24, 7
    279e:	90 95       	com	r25
    27a0:	98 2f       	mov	r25, r24
    27a2:	88 27       	eor	r24, r24
    27a4:	77 27       	eor	r23, r23
    27a6:	67 fd       	sbrc	r22, 7
    27a8:	70 95       	com	r23
    27aa:	86 2b       	or	r24, r22
    27ac:	97 2b       	or	r25, r23
    27ae:	3a c0       	rjmp	.+116    	; 0x2824 <readAccelXYZ+0x1fe>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    27b0:	55 27       	eor	r21, r21
    27b2:	47 fd       	sbrc	r20, 7
    27b4:	50 95       	com	r21
    27b6:	54 2f       	mov	r21, r20
    27b8:	44 27       	eor	r20, r20
    27ba:	ff 27       	eor	r31, r31
    27bc:	e7 fd       	sbrc	r30, 7
    27be:	f0 95       	com	r31
    27c0:	4e 2b       	or	r20, r30
    27c2:	5f 2b       	or	r21, r31
    27c4:	e0 91 20 18 	lds	r30, 0x1820
    27c8:	f0 91 21 18 	lds	r31, 0x1821
    27cc:	4e 1b       	sub	r20, r30
    27ce:	5f 0b       	sbc	r21, r31
    27d0:	50 93 1b 18 	sts	0x181B, r21
    27d4:	40 93 1a 18 	sts	0x181A, r20
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    27d8:	33 27       	eor	r19, r19
    27da:	27 fd       	sbrc	r18, 7
    27dc:	30 95       	com	r19
    27de:	32 2f       	mov	r19, r18
    27e0:	22 27       	eor	r18, r18
    27e2:	49 2f       	mov	r20, r25
    27e4:	55 27       	eor	r21, r21
    27e6:	47 fd       	sbrc	r20, 7
    27e8:	50 95       	com	r21
    27ea:	24 2b       	or	r18, r20
    27ec:	35 2b       	or	r19, r21
    27ee:	40 91 22 18 	lds	r20, 0x1822
    27f2:	50 91 23 18 	lds	r21, 0x1823
    27f6:	24 1b       	sub	r18, r20
    27f8:	35 0b       	sbc	r19, r21
    27fa:	30 93 1d 18 	sts	0x181D, r19
    27fe:	20 93 1c 18 	sts	0x181C, r18
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2802:	99 27       	eor	r25, r25
    2804:	87 fd       	sbrc	r24, 7
    2806:	90 95       	com	r25
    2808:	98 2f       	mov	r25, r24
    280a:	88 27       	eor	r24, r24
    280c:	26 2f       	mov	r18, r22
    280e:	33 27       	eor	r19, r19
    2810:	27 fd       	sbrc	r18, 7
    2812:	30 95       	com	r19
    2814:	82 2b       	or	r24, r18
    2816:	93 2b       	or	r25, r19
    2818:	20 91 24 18 	lds	r18, 0x1824
    281c:	30 91 25 18 	lds	r19, 0x1825
    2820:	82 1b       	sub	r24, r18
    2822:	93 0b       	sbc	r25, r19
    2824:	90 93 1f 18 	sts	0x181F, r25
    2828:	80 93 1e 18 	sts	0x181E, r24
    282c:	0c c0       	rjmp	.+24     	; 0x2846 <readAccelXYZ+0x220>
		}

	} else {

		accX = 0;
    282e:	10 92 1b 18 	sts	0x181B, r1
    2832:	10 92 1a 18 	sts	0x181A, r1
		accY = 0;
    2836:	10 92 1d 18 	sts	0x181D, r1
    283a:	10 92 1c 18 	sts	0x181C, r1
		accZ = 0;
    283e:	10 92 1f 18 	sts	0x181F, r1
    2842:	10 92 1e 18 	sts	0x181E, r1

	}

}
    2846:	26 96       	adiw	r28, 0x06	; 6
    2848:	0f b6       	in	r0, 0x3f	; 63
    284a:	f8 94       	cli
    284c:	de bf       	out	0x3e, r29	; 62
    284e:	0f be       	out	0x3f, r0	; 63
    2850:	cd bf       	out	0x3d, r28	; 61
    2852:	cf 91       	pop	r28
    2854:	df 91       	pop	r29
    2856:	1f 91       	pop	r17
    2858:	0f 91       	pop	r16
    285a:	ff 90       	pop	r15
    285c:	ef 90       	pop	r14
    285e:	08 95       	ret

00002860 <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2860:	0f 93       	push	r16
    2862:	1f 93       	push	r17
    2864:	cf 93       	push	r28
    2866:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2868:	10 92 da 03 	sts	0x03DA, r1
	pwm_green = 0;
    286c:	10 92 db 03 	sts	0x03DB, r1
	pwm_blue = 0;
    2870:	10 92 dc 03 	sts	0x03DC, r1
	updateRedLed(pwm_red);
    2874:	80 e0       	ldi	r24, 0x00	; 0
    2876:	0e 94 72 04 	call	0x8e4	; 0x8e4 <updateRedLed>
	updateGreenLed(pwm_green);
    287a:	80 91 db 03 	lds	r24, 0x03DB
    287e:	0e 94 86 04 	call	0x90c	; 0x90c <updateGreenLed>
	updateBlueLed(pwm_blue);
    2882:	80 91 dc 03 	lds	r24, 0x03DC
    2886:	0e 94 9a 04 	call	0x934	; 0x934 <updateBlueLed>

	calibrationCycle = 0;
    288a:	10 92 3b 18 	sts	0x183B, r1
    288e:	10 92 3a 18 	sts	0x183A, r1
	startCalibration = 1;
    2892:	81 e0       	ldi	r24, 0x01	; 1
    2894:	80 93 16 1c 	sts	0x1C16, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2898:	01 e0       	ldi	r16, 0x01	; 1
    289a:	10 e0       	ldi	r17, 0x00	; 0
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    289c:	c8 c0       	rjmp	.+400    	; 0x2a2e <calibrateSensors+0x1ce>

		readAccelXYZ();
    289e:	0e 94 13 13 	call	0x2626	; 0x2626 <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    28a2:	60 91 3a 18 	lds	r22, 0x183A
    28a6:	70 91 3b 18 	lds	r23, 0x183B
    28aa:	61 31       	cpi	r22, 0x11	; 17
    28ac:	71 05       	cpc	r23, r1
    28ae:	0c f0       	brlt	.+2      	; 0x28b2 <calibrateSensors+0x52>
    28b0:	74 c0       	rjmp	.+232    	; 0x299a <calibrateSensors+0x13a>

			if(proxUpdated) {
    28b2:	80 91 cf 16 	lds	r24, 0x16CF
    28b6:	88 23       	and	r24, r24
    28b8:	09 f4       	brne	.+2      	; 0x28bc <calibrateSensors+0x5c>
    28ba:	b9 c0       	rjmp	.+370    	; 0x2a2e <calibrateSensors+0x1ce>

				proxUpdated = 0;
    28bc:	10 92 cf 16 	sts	0x16CF, r1

				if(calibrationCycle==0) {		// reset all variables
    28c0:	61 15       	cp	r22, r1
    28c2:	71 05       	cpc	r23, r1
    28c4:	f9 f4       	brne	.+62     	; 0x2904 <calibrateSensors+0xa4>
    28c6:	e8 e9       	ldi	r30, 0x98	; 152
    28c8:	f6 e1       	ldi	r31, 0x16	; 22
    28ca:	a0 e8       	ldi	r26, 0x80	; 128
    28cc:	b6 e1       	ldi	r27, 0x16	; 22
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    28ce:	11 92       	st	Z+, r1
    28d0:	11 92       	st	Z+, r1
    28d2:	11 92       	st	Z+, r1
    28d4:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    28d6:	1d 92       	st	X+, r1
    28d8:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    28da:	86 e1       	ldi	r24, 0x16	; 22
    28dc:	e8 3c       	cpi	r30, 0xC8	; 200
    28de:	f8 07       	cpc	r31, r24
    28e0:	b1 f7       	brne	.-20     	; 0x28ce <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    28e2:	10 92 27 18 	sts	0x1827, r1
    28e6:	10 92 26 18 	sts	0x1826, r1
					accOffsetYSum = 0;
    28ea:	10 92 29 18 	sts	0x1829, r1
    28ee:	10 92 28 18 	sts	0x1828, r1
					accOffsetZSum = 0;
    28f2:	10 92 2b 18 	sts	0x182B, r1
    28f6:	10 92 2a 18 	sts	0x182A, r1

					calibrationCycle++;
    28fa:	10 93 3b 18 	sts	0x183B, r17
    28fe:	00 93 3a 18 	sts	0x183A, r16

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2902:	95 c0       	rjmp	.+298    	; 0x2a2e <calibrateSensors+0x1ce>
    2904:	c8 e6       	ldi	r28, 0x68	; 104
    2906:	d6 e1       	ldi	r29, 0x16	; 22
    2908:	e8 e9       	ldi	r30, 0x98	; 152
    290a:	f6 e1       	ldi	r31, 0x16	; 22
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    290c:	29 91       	ld	r18, Y+
    290e:	39 91       	ld	r19, Y+
    2910:	44 27       	eor	r20, r20
    2912:	37 fd       	sbrc	r19, 7
    2914:	40 95       	com	r20
    2916:	54 2f       	mov	r21, r20
    2918:	80 81       	ld	r24, Z
    291a:	91 81       	ldd	r25, Z+1	; 0x01
    291c:	a2 81       	ldd	r26, Z+2	; 0x02
    291e:	b3 81       	ldd	r27, Z+3	; 0x03
    2920:	82 0f       	add	r24, r18
    2922:	93 1f       	adc	r25, r19
    2924:	a4 1f       	adc	r26, r20
    2926:	b5 1f       	adc	r27, r21
    2928:	81 93       	st	Z+, r24
    292a:	91 93       	st	Z+, r25
    292c:	a1 93       	st	Z+, r26
    292e:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2930:	86 e1       	ldi	r24, 0x16	; 22
    2932:	c0 38       	cpi	r28, 0x80	; 128
    2934:	d8 07       	cpc	r29, r24
    2936:	51 f7       	brne	.-44     	; 0x290c <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2938:	80 91 26 18 	lds	r24, 0x1826
    293c:	90 91 27 18 	lds	r25, 0x1827
    2940:	20 91 1a 18 	lds	r18, 0x181A
    2944:	30 91 1b 18 	lds	r19, 0x181B
    2948:	82 0f       	add	r24, r18
    294a:	93 1f       	adc	r25, r19
    294c:	90 93 27 18 	sts	0x1827, r25
    2950:	80 93 26 18 	sts	0x1826, r24
				accOffsetYSum += accY;
    2954:	80 91 28 18 	lds	r24, 0x1828
    2958:	90 91 29 18 	lds	r25, 0x1829
    295c:	20 91 1c 18 	lds	r18, 0x181C
    2960:	30 91 1d 18 	lds	r19, 0x181D
    2964:	82 0f       	add	r24, r18
    2966:	93 1f       	adc	r25, r19
    2968:	90 93 29 18 	sts	0x1829, r25
    296c:	80 93 28 18 	sts	0x1828, r24
				accOffsetZSum += accZ;
    2970:	80 91 2a 18 	lds	r24, 0x182A
    2974:	90 91 2b 18 	lds	r25, 0x182B
    2978:	20 91 1e 18 	lds	r18, 0x181E
    297c:	30 91 1f 18 	lds	r19, 0x181F
    2980:	82 0f       	add	r24, r18
    2982:	93 1f       	adc	r25, r19
    2984:	90 93 2b 18 	sts	0x182B, r25
    2988:	80 93 2a 18 	sts	0x182A, r24

				calibrationCycle++;
    298c:	6f 5f       	subi	r22, 0xFF	; 255
    298e:	7f 4f       	sbci	r23, 0xFF	; 255
    2990:	70 93 3b 18 	sts	0x183B, r23
    2994:	60 93 3a 18 	sts	0x183A, r22
    2998:	4a c0       	rjmp	.+148    	; 0x2a2e <calibrateSensors+0x1ce>
    299a:	e8 e9       	ldi	r30, 0x98	; 152
    299c:	f6 e1       	ldi	r31, 0x16	; 22
    299e:	c0 e8       	ldi	r28, 0x80	; 128
    29a0:	d6 e1       	ldi	r29, 0x16	; 22
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    29a2:	81 91       	ld	r24, Z+
    29a4:	91 91       	ld	r25, Z+
    29a6:	a1 91       	ld	r26, Z+
    29a8:	b1 91       	ld	r27, Z+
    29aa:	54 e0       	ldi	r21, 0x04	; 4
    29ac:	b6 95       	lsr	r27
    29ae:	a7 95       	ror	r26
    29b0:	97 95       	ror	r25
    29b2:	87 95       	ror	r24
    29b4:	5a 95       	dec	r21
    29b6:	d1 f7       	brne	.-12     	; 0x29ac <calibrateSensors+0x14c>
    29b8:	89 93       	st	Y+, r24
    29ba:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    29bc:	86 e1       	ldi	r24, 0x16	; 22
    29be:	e8 3c       	cpi	r30, 0xC8	; 200
    29c0:	f8 07       	cpc	r31, r24
    29c2:	79 f7       	brne	.-34     	; 0x29a2 <calibrateSensors+0x142>
    29c4:	e0 e9       	ldi	r30, 0x90	; 144
    29c6:	f6 e1       	ldi	r31, 0x16	; 22
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    29c8:	80 81       	ld	r24, Z
    29ca:	91 81       	ldd	r25, Z+1	; 0x01
    29cc:	80 50       	subi	r24, 0x00	; 0
    29ce:	92 40       	sbci	r25, 0x02	; 2
    29d0:	81 93       	st	Z+, r24
    29d2:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    29d4:	86 e1       	ldi	r24, 0x16	; 22
    29d6:	e8 39       	cpi	r30, 0x98	; 152
    29d8:	f8 07       	cpc	r31, r24
    29da:	b1 f7       	brne	.-20     	; 0x29c8 <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    29dc:	80 91 26 18 	lds	r24, 0x1826
    29e0:	90 91 27 18 	lds	r25, 0x1827
    29e4:	44 e0       	ldi	r20, 0x04	; 4
    29e6:	95 95       	asr	r25
    29e8:	87 95       	ror	r24
    29ea:	4a 95       	dec	r20
    29ec:	e1 f7       	brne	.-8      	; 0x29e6 <calibrateSensors+0x186>
    29ee:	90 93 21 18 	sts	0x1821, r25
    29f2:	80 93 20 18 	sts	0x1820, r24
			accOffsetY = accOffsetYSum>>4;
    29f6:	80 91 28 18 	lds	r24, 0x1828
    29fa:	90 91 29 18 	lds	r25, 0x1829
    29fe:	34 e0       	ldi	r19, 0x04	; 4
    2a00:	95 95       	asr	r25
    2a02:	87 95       	ror	r24
    2a04:	3a 95       	dec	r19
    2a06:	e1 f7       	brne	.-8      	; 0x2a00 <calibrateSensors+0x1a0>
    2a08:	90 93 23 18 	sts	0x1823, r25
    2a0c:	80 93 22 18 	sts	0x1822, r24
			accOffsetZ = accOffsetZSum>>4;
    2a10:	80 91 2a 18 	lds	r24, 0x182A
    2a14:	90 91 2b 18 	lds	r25, 0x182B
    2a18:	24 e0       	ldi	r18, 0x04	; 4
    2a1a:	95 95       	asr	r25
    2a1c:	87 95       	ror	r24
    2a1e:	2a 95       	dec	r18
    2a20:	e1 f7       	brne	.-8      	; 0x2a1a <calibrateSensors+0x1ba>
    2a22:	90 93 25 18 	sts	0x1825, r25
    2a26:	80 93 24 18 	sts	0x1824, r24

			startCalibration = 0;
    2a2a:	10 92 16 1c 	sts	0x1C16, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2a2e:	80 91 16 1c 	lds	r24, 0x1C16
    2a32:	88 23       	and	r24, r24
    2a34:	09 f0       	breq	.+2      	; 0x2a38 <calibrateSensors+0x1d8>
    2a36:	33 cf       	rjmp	.-410    	; 0x289e <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2a38:	8f ef       	ldi	r24, 0xFF	; 255
    2a3a:	80 93 da 03 	sts	0x03DA, r24
	pwm_green = 255;
    2a3e:	80 93 db 03 	sts	0x03DB, r24
	pwm_blue = 255;
    2a42:	80 93 dc 03 	sts	0x03DC, r24
	updateRedLed(pwm_red);
    2a46:	0e 94 72 04 	call	0x8e4	; 0x8e4 <updateRedLed>
	updateGreenLed(pwm_green);
    2a4a:	80 91 db 03 	lds	r24, 0x03DB
    2a4e:	0e 94 86 04 	call	0x90c	; 0x90c <updateGreenLed>
	updateBlueLed(pwm_blue);
    2a52:	80 91 dc 03 	lds	r24, 0x03DC
    2a56:	0e 94 9a 04 	call	0x934	; 0x934 <updateBlueLed>

}
    2a5a:	df 91       	pop	r29
    2a5c:	cf 91       	pop	r28
    2a5e:	1f 91       	pop	r17
    2a60:	0f 91       	pop	r16
    2a62:	08 95       	ret

00002a64 <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    2a64:	80 91 19 18 	lds	r24, 0x1819
    2a68:	88 23       	and	r24, r24
    2a6a:	a9 f4       	brne	.+42     	; 0x2a96 <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2a6c:	80 91 e1 03 	lds	r24, 0x03E1
    2a70:	0e 94 f2 16 	call	0x2de4	; 0x2de4 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2a74:	80 e0       	ldi	r24, 0x00	; 0
    2a76:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2a7a:	80 91 e1 03 	lds	r24, 0x03E1
    2a7e:	8f 5f       	subi	r24, 0xFF	; 255
    2a80:	0e 94 3e 17 	call	0x2e7c	; 0x2e7c <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2a84:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2a88:	80 93 2f 18 	sts	0x182F, r24
    2a8c:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2a90:	80 93 30 18 	sts	0x1830, r24
    2a94:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    2a96:	81 30       	cpi	r24, 0x01	; 1
    2a98:	c9 f4       	brne	.+50     	; 0x2acc <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    2a9a:	80 91 e1 03 	lds	r24, 0x03E1
    2a9e:	0e 94 f2 16 	call	0x2de4	; 0x2de4 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2aa2:	82 e3       	ldi	r24, 0x32	; 50
    2aa4:	0e 94 49 17 	call	0x2e92	; 0x2e92 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2aa8:	80 91 e1 03 	lds	r24, 0x03E1
    2aac:	8f 5f       	subi	r24, 0xFF	; 255
    2aae:	0e 94 3e 17 	call	0x2e7c	; 0x2e7c <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2ab2:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2ab6:	80 93 2f 18 	sts	0x182F, r24
    2aba:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2abe:	80 93 30 18 	sts	0x1830, r24
    2ac2:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2ac6:	80 93 31 18 	sts	0x1831, r24
    2aca:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    2acc:	10 92 1b 18 	sts	0x181B, r1
    2ad0:	10 92 1a 18 	sts	0x181A, r1
		accY = 0;
    2ad4:	10 92 1d 18 	sts	0x181D, r1
    2ad8:	10 92 1c 18 	sts	0x181C, r1
		accZ = 0;
    2adc:	10 92 1f 18 	sts	0x181F, r1
    2ae0:	10 92 1e 18 	sts	0x181E, r1
    2ae4:	08 95       	ret

00002ae6 <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    2ae6:	80 91 19 18 	lds	r24, 0x1819
    2aea:	88 23       	and	r24, r24
    2aec:	09 f0       	breq	.+2      	; 0x2af0 <readAccelXYZ_2+0xa>
    2aee:	72 c0       	rjmp	.+228    	; 0x2bd4 <readAccelXYZ_2+0xee>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2af0:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2af4:	80 93 31 18 	sts	0x1831, r24
    2af8:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2afc:	80 93 32 18 	sts	0x1832, r24
    2b00:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2b04:	80 93 33 18 	sts	0x1833, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2b08:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <i2c_readNak>
    2b0c:	80 93 34 18 	sts	0x1834, r24
		i2c_stop();													// set stop conditon = release bus
    2b10:	0e 94 41 17 	call	0x2e82	; 0x2e82 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2b14:	30 91 16 1c 	lds	r19, 0x1C16
    2b18:	20 91 32 18 	lds	r18, 0x1832
    2b1c:	90 91 31 18 	lds	r25, 0x1831
    2b20:	80 91 34 18 	lds	r24, 0x1834
    2b24:	60 91 33 18 	lds	r22, 0x1833
    2b28:	33 23       	and	r19, r19
    2b2a:	e1 f0       	breq	.+56     	; 0x2b64 <readAccelXYZ_2+0x7e>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2b2c:	e0 91 30 18 	lds	r30, 0x1830
    2b30:	ff 27       	eor	r31, r31
    2b32:	e7 fd       	sbrc	r30, 7
    2b34:	f0 95       	com	r31
    2b36:	5e 2f       	mov	r21, r30
    2b38:	44 27       	eor	r20, r20
    2b3a:	e0 91 2f 18 	lds	r30, 0x182F
    2b3e:	ff 27       	eor	r31, r31
    2b40:	e7 fd       	sbrc	r30, 7
    2b42:	f0 95       	com	r31
    2b44:	4e 2b       	or	r20, r30
    2b46:	5f 2b       	or	r21, r31
    2b48:	50 93 1b 18 	sts	0x181B, r21
    2b4c:	40 93 1a 18 	sts	0x181A, r20
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2b50:	33 27       	eor	r19, r19
    2b52:	27 fd       	sbrc	r18, 7
    2b54:	30 95       	com	r19
    2b56:	32 2f       	mov	r19, r18
    2b58:	22 27       	eor	r18, r18
    2b5a:	49 2f       	mov	r20, r25
    2b5c:	55 27       	eor	r21, r21
    2b5e:	47 fd       	sbrc	r20, 7
    2b60:	50 95       	com	r21
    2b62:	6f c0       	rjmp	.+222    	; 0x2c42 <readAccelXYZ_2+0x15c>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    2b64:	40 91 30 18 	lds	r20, 0x1830
    2b68:	55 27       	eor	r21, r21
    2b6a:	47 fd       	sbrc	r20, 7
    2b6c:	50 95       	com	r21
    2b6e:	54 2f       	mov	r21, r20
    2b70:	44 27       	eor	r20, r20
    2b72:	e0 91 2f 18 	lds	r30, 0x182F
    2b76:	ff 27       	eor	r31, r31
    2b78:	e7 fd       	sbrc	r30, 7
    2b7a:	f0 95       	com	r31
    2b7c:	4e 2b       	or	r20, r30
    2b7e:	5f 2b       	or	r21, r31
    2b80:	e0 91 20 18 	lds	r30, 0x1820
    2b84:	f0 91 21 18 	lds	r31, 0x1821
    2b88:	4e 1b       	sub	r20, r30
    2b8a:	5f 0b       	sbc	r21, r31
    2b8c:	50 93 1b 18 	sts	0x181B, r21
    2b90:	40 93 1a 18 	sts	0x181A, r20
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2b94:	33 27       	eor	r19, r19
    2b96:	27 fd       	sbrc	r18, 7
    2b98:	30 95       	com	r19
    2b9a:	32 2f       	mov	r19, r18
    2b9c:	22 27       	eor	r18, r18
    2b9e:	49 2f       	mov	r20, r25
    2ba0:	55 27       	eor	r21, r21
    2ba2:	47 fd       	sbrc	r20, 7
    2ba4:	50 95       	com	r21
    2ba6:	24 2b       	or	r18, r20
    2ba8:	35 2b       	or	r19, r21
    2baa:	40 91 22 18 	lds	r20, 0x1822
    2bae:	50 91 23 18 	lds	r21, 0x1823
    2bb2:	24 1b       	sub	r18, r20
    2bb4:	35 0b       	sbc	r19, r21
    2bb6:	30 93 1d 18 	sts	0x181D, r19
    2bba:	20 93 1c 18 	sts	0x181C, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    2bbe:	99 27       	eor	r25, r25
    2bc0:	87 fd       	sbrc	r24, 7
    2bc2:	90 95       	com	r25
    2bc4:	98 2f       	mov	r25, r24
    2bc6:	88 27       	eor	r24, r24
    2bc8:	77 27       	eor	r23, r23
    2bca:	67 fd       	sbrc	r22, 7
    2bcc:	70 95       	com	r23
    2bce:	86 2b       	or	r24, r22
    2bd0:	97 2b       	or	r25, r23
    2bd2:	81 c0       	rjmp	.+258    	; 0x2cd6 <readAccelXYZ_2+0x1f0>
		}

	} else if(useAccel == USE_ADXL345) {							
    2bd4:	81 30       	cpi	r24, 0x01	; 1
    2bd6:	09 f0       	breq	.+2      	; 0x2bda <readAccelXYZ_2+0xf4>
    2bd8:	89 c0       	rjmp	.+274    	; 0x2cec <readAccelXYZ_2+0x206>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2bda:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2bde:	80 93 32 18 	sts	0x1832, r24
    2be2:	0e 94 5a 17 	call	0x2eb4	; 0x2eb4 <i2c_readAck>
    2be6:	80 93 33 18 	sts	0x1833, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2bea:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <i2c_readNak>
    2bee:	80 93 34 18 	sts	0x1834, r24
		i2c_stop();													// set stop conditon = release bus
    2bf2:	0e 94 41 17 	call	0x2e82	; 0x2e82 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2bf6:	90 91 16 1c 	lds	r25, 0x1C16
    2bfa:	20 91 32 18 	lds	r18, 0x1832
    2bfe:	80 91 34 18 	lds	r24, 0x1834
    2c02:	60 91 33 18 	lds	r22, 0x1833
    2c06:	99 23       	and	r25, r25
    2c08:	69 f1       	breq	.+90     	; 0x2c64 <readAccelXYZ_2+0x17e>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2c0a:	40 91 30 18 	lds	r20, 0x1830
    2c0e:	55 27       	eor	r21, r21
    2c10:	47 fd       	sbrc	r20, 7
    2c12:	50 95       	com	r21
    2c14:	54 2f       	mov	r21, r20
    2c16:	44 27       	eor	r20, r20
    2c18:	e0 91 2f 18 	lds	r30, 0x182F
    2c1c:	ff 27       	eor	r31, r31
    2c1e:	e7 fd       	sbrc	r30, 7
    2c20:	f0 95       	com	r31
    2c22:	4e 2b       	or	r20, r30
    2c24:	5f 2b       	or	r21, r31
    2c26:	50 93 1b 18 	sts	0x181B, r21
    2c2a:	40 93 1a 18 	sts	0x181A, r20
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2c2e:	33 27       	eor	r19, r19
    2c30:	27 fd       	sbrc	r18, 7
    2c32:	30 95       	com	r19
    2c34:	32 2f       	mov	r19, r18
    2c36:	22 27       	eor	r18, r18
    2c38:	40 91 31 18 	lds	r20, 0x1831
    2c3c:	55 27       	eor	r21, r21
    2c3e:	47 fd       	sbrc	r20, 7
    2c40:	50 95       	com	r21
    2c42:	24 2b       	or	r18, r20
    2c44:	35 2b       	or	r19, r21
    2c46:	30 93 1d 18 	sts	0x181D, r19
    2c4a:	20 93 1c 18 	sts	0x181C, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    2c4e:	99 27       	eor	r25, r25
    2c50:	87 fd       	sbrc	r24, 7
    2c52:	90 95       	com	r25
    2c54:	98 2f       	mov	r25, r24
    2c56:	88 27       	eor	r24, r24
    2c58:	77 27       	eor	r23, r23
    2c5a:	67 fd       	sbrc	r22, 7
    2c5c:	70 95       	com	r23
    2c5e:	86 2b       	or	r24, r22
    2c60:	97 2b       	or	r25, r23
    2c62:	3f c0       	rjmp	.+126    	; 0x2ce2 <readAccelXYZ_2+0x1fc>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    2c64:	40 91 30 18 	lds	r20, 0x1830
    2c68:	55 27       	eor	r21, r21
    2c6a:	47 fd       	sbrc	r20, 7
    2c6c:	50 95       	com	r21
    2c6e:	54 2f       	mov	r21, r20
    2c70:	44 27       	eor	r20, r20
    2c72:	e0 91 2f 18 	lds	r30, 0x182F
    2c76:	ff 27       	eor	r31, r31
    2c78:	e7 fd       	sbrc	r30, 7
    2c7a:	f0 95       	com	r31
    2c7c:	4e 2b       	or	r20, r30
    2c7e:	5f 2b       	or	r21, r31
    2c80:	e0 91 20 18 	lds	r30, 0x1820
    2c84:	f0 91 21 18 	lds	r31, 0x1821
    2c88:	4e 1b       	sub	r20, r30
    2c8a:	5f 0b       	sbc	r21, r31
    2c8c:	50 93 1b 18 	sts	0x181B, r21
    2c90:	40 93 1a 18 	sts	0x181A, r20
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2c94:	33 27       	eor	r19, r19
    2c96:	27 fd       	sbrc	r18, 7
    2c98:	30 95       	com	r19
    2c9a:	32 2f       	mov	r19, r18
    2c9c:	22 27       	eor	r18, r18
    2c9e:	40 91 31 18 	lds	r20, 0x1831
    2ca2:	55 27       	eor	r21, r21
    2ca4:	47 fd       	sbrc	r20, 7
    2ca6:	50 95       	com	r21
    2ca8:	24 2b       	or	r18, r20
    2caa:	35 2b       	or	r19, r21
    2cac:	40 91 22 18 	lds	r20, 0x1822
    2cb0:	50 91 23 18 	lds	r21, 0x1823
    2cb4:	24 1b       	sub	r18, r20
    2cb6:	35 0b       	sbc	r19, r21
    2cb8:	30 93 1d 18 	sts	0x181D, r19
    2cbc:	20 93 1c 18 	sts	0x181C, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    2cc0:	99 27       	eor	r25, r25
    2cc2:	87 fd       	sbrc	r24, 7
    2cc4:	90 95       	com	r25
    2cc6:	98 2f       	mov	r25, r24
    2cc8:	88 27       	eor	r24, r24
    2cca:	26 2f       	mov	r18, r22
    2ccc:	33 27       	eor	r19, r19
    2cce:	27 fd       	sbrc	r18, 7
    2cd0:	30 95       	com	r19
    2cd2:	82 2b       	or	r24, r18
    2cd4:	93 2b       	or	r25, r19
    2cd6:	20 91 24 18 	lds	r18, 0x1824
    2cda:	30 91 25 18 	lds	r19, 0x1825
    2cde:	82 1b       	sub	r24, r18
    2ce0:	93 0b       	sbc	r25, r19
    2ce2:	90 93 1f 18 	sts	0x181F, r25
    2ce6:	80 93 1e 18 	sts	0x181E, r24
    2cea:	08 95       	ret
		}

	} else {

		accX = 0;
    2cec:	10 92 1b 18 	sts	0x181B, r1
    2cf0:	10 92 1a 18 	sts	0x181A, r1
		accY = 0;
    2cf4:	10 92 1d 18 	sts	0x181D, r1
    2cf8:	10 92 1c 18 	sts	0x181C, r1
		accZ = 0;
    2cfc:	10 92 1f 18 	sts	0x181F, r1
    2d00:	10 92 1e 18 	sts	0x181E, r1
    2d04:	08 95       	ret

00002d06 <computeAngle>:

	}

}

void computeAngle() {
    2d06:	ef 92       	push	r14
    2d08:	ff 92       	push	r15
    2d0a:	0f 93       	push	r16
    2d0c:	1f 93       	push	r17

	unsigned int abs_acc_z=abs(accZ);
    2d0e:	80 91 1e 18 	lds	r24, 0x181E
    2d12:	90 91 1f 18 	lds	r25, 0x181F
    2d16:	97 ff       	sbrs	r25, 7
    2d18:	03 c0       	rjmp	.+6      	; 0x2d20 <computeAngle+0x1a>
    2d1a:	90 95       	com	r25
    2d1c:	81 95       	neg	r24
    2d1e:	9f 4f       	sbci	r25, 0xFF	; 255

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    2d20:	80 31       	cpi	r24, 0x10	; 16
    2d22:	91 05       	cpc	r25, r1
    2d24:	20 f4       	brcc	.+8      	; 0x2d2e <computeAngle+0x28>
		currPosition = HORIZONTAL_POS;
    2d26:	81 e0       	ldi	r24, 0x01	; 1
    2d28:	80 93 e3 03 	sts	0x03E3, r24
    2d2c:	02 c0       	rjmp	.+4      	; 0x2d32 <computeAngle+0x2c>
	} else {
		currPosition = VERTICAL_POS;
    2d2e:	10 92 e3 03 	sts	0x03E3, r1
	}
	if(prevPosition == currPosition) {			
    2d32:	80 91 e2 03 	lds	r24, 0x03E2
    2d36:	90 91 e3 03 	lds	r25, 0x03E3
    2d3a:	89 17       	cp	r24, r25
    2d3c:	61 f4       	brne	.+24     	; 0x2d56 <computeAngle+0x50>
		timesInSamePos++;
    2d3e:	80 91 2e 18 	lds	r24, 0x182E
    2d42:	8f 5f       	subi	r24, 0xFF	; 255
    2d44:	80 93 2e 18 	sts	0x182E, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    2d48:	85 30       	cpi	r24, 0x05	; 5
    2d4a:	38 f0       	brcs	.+14     	; 0x2d5a <computeAngle+0x54>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    2d4c:	10 92 2e 18 	sts	0x182E, r1
			robotPosition = currPosition;
    2d50:	90 93 e4 03 	sts	0x03E4, r25
    2d54:	02 c0       	rjmp	.+4      	; 0x2d5a <computeAngle+0x54>
		}
	} else {
		timesInSamePos = 0;
    2d56:	10 92 2e 18 	sts	0x182E, r1
	}
	prevPosition = currPosition;
    2d5a:	90 93 e2 03 	sts	0x03E2, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    2d5e:	60 91 1a 18 	lds	r22, 0x181A
    2d62:	70 91 1b 18 	lds	r23, 0x181B
    2d66:	88 27       	eor	r24, r24
    2d68:	77 fd       	sbrc	r23, 7
    2d6a:	80 95       	com	r24
    2d6c:	98 2f       	mov	r25, r24
    2d6e:	0e 94 80 33 	call	0x6700	; 0x6700 <__floatsisf>
    2d72:	7b 01       	movw	r14, r22
    2d74:	8c 01       	movw	r16, r24
    2d76:	60 91 1c 18 	lds	r22, 0x181C
    2d7a:	70 91 1d 18 	lds	r23, 0x181D
    2d7e:	88 27       	eor	r24, r24
    2d80:	77 fd       	sbrc	r23, 7
    2d82:	80 95       	com	r24
    2d84:	98 2f       	mov	r25, r24
    2d86:	0e 94 80 33 	call	0x6700	; 0x6700 <__floatsisf>
    2d8a:	9b 01       	movw	r18, r22
    2d8c:	ac 01       	movw	r20, r24
    2d8e:	c8 01       	movw	r24, r16
    2d90:	b7 01       	movw	r22, r14
    2d92:	0e 94 05 37 	call	0x6e0a	; 0x6e0a <atan2>
    2d96:	21 ee       	ldi	r18, 0xE1	; 225
    2d98:	3e e2       	ldi	r19, 0x2E	; 46
    2d9a:	45 e6       	ldi	r20, 0x65	; 101
    2d9c:	52 e4       	ldi	r21, 0x42	; 66
    2d9e:	0e 94 81 32 	call	0x6502	; 0x6502 <__mulsf3>
    2da2:	0e 94 de 33 	call	0x67bc	; 0x67bc <__fixsfsi>
    2da6:	9b 01       	movw	r18, r22
    2da8:	70 93 2d 18 	sts	0x182D, r23
    2dac:	60 93 2c 18 	sts	0x182C, r22

	if(currentAngle < 0) {
    2db0:	77 ff       	sbrs	r23, 7
    2db2:	06 c0       	rjmp	.+12     	; 0x2dc0 <computeAngle+0xba>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    2db4:	28 59       	subi	r18, 0x98	; 152
    2db6:	3e 4f       	sbci	r19, 0xFE	; 254
    2db8:	30 93 2d 18 	sts	0x182D, r19
    2dbc:	20 93 2c 18 	sts	0x182C, r18
	}

}
    2dc0:	1f 91       	pop	r17
    2dc2:	0f 91       	pop	r16
    2dc4:	ff 90       	pop	r15
    2dc6:	ef 90       	pop	r14
    2dc8:	08 95       	ret

00002dca <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    2dca:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    2dce:	10 92 bc 00 	sts	0x00BC, r1
}
    2dd2:	08 95       	ret

00002dd4 <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    2dd4:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    2dd6:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    2dd8:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    2ddc:	81 e0       	ldi	r24, 0x01	; 1
    2dde:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    2de2:	08 95       	ret

00002de4 <i2c_start>:
unsigned char i2c_start(unsigned char address)
{
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    2de4:	94 ea       	ldi	r25, 0xA4	; 164
    2de6:	90 93 bc 00 	sts	0x00BC, r25

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    2dea:	90 91 bc 00 	lds	r25, 0x00BC
    2dee:	97 ff       	sbrs	r25, 7
    2df0:	fc cf       	rjmp	.-8      	; 0x2dea <i2c_start+0x6>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    2df2:	90 91 b9 00 	lds	r25, 0x00B9
    2df6:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    2df8:	98 30       	cpi	r25, 0x08	; 8
    2dfa:	11 f0       	breq	.+4      	; 0x2e00 <i2c_start+0x1c>
    2dfc:	90 31       	cpi	r25, 0x10	; 16
    2dfe:	99 f4       	brne	.+38     	; 0x2e26 <i2c_start+0x42>
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    2e00:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    2e04:	84 e8       	ldi	r24, 0x84	; 132
    2e06:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    2e0a:	80 91 bc 00 	lds	r24, 0x00BC
    2e0e:	87 ff       	sbrs	r24, 7
    2e10:	fc cf       	rjmp	.-8      	; 0x2e0a <i2c_start+0x26>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    2e12:	90 91 b9 00 	lds	r25, 0x00B9
    2e16:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    2e18:	98 31       	cpi	r25, 0x18	; 24
    2e1a:	39 f0       	breq	.+14     	; 0x2e2a <i2c_start+0x46>

/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
    2e1c:	81 e0       	ldi	r24, 0x01	; 1
    2e1e:	90 34       	cpi	r25, 0x40	; 64
    2e20:	29 f4       	brne	.+10     	; 0x2e2c <i2c_start+0x48>
    2e22:	80 e0       	ldi	r24, 0x00	; 0
    2e24:	08 95       	ret

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
		//usartTransmit(twst);
		return 1;
    2e26:	81 e0       	ldi	r24, 0x01	; 1
    2e28:	08 95       	ret
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
		//usartTransmit(twst);		
		return 1;
	}

	return 0;
    2e2a:	80 e0       	ldi	r24, 0x00	; 0

}/* i2c_start */
    2e2c:	08 95       	ret

00002e2e <i2c_start_wait>:


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    2e2e:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    2e30:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    2e32:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    2e34:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    2e38:	90 91 bc 00 	lds	r25, 0x00BC
    2e3c:	97 ff       	sbrs	r25, 7
    2e3e:	fc cf       	rjmp	.-8      	; 0x2e38 <i2c_start_wait+0xa>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    2e40:	90 91 b9 00 	lds	r25, 0x00B9
    2e44:	98 7f       	andi	r25, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    2e46:	98 30       	cpi	r25, 0x08	; 8
    2e48:	11 f0       	breq	.+4      	; 0x2e4e <i2c_start_wait+0x20>
    2e4a:	90 31       	cpi	r25, 0x10	; 16
    2e4c:	99 f7       	brne	.-26     	; 0x2e34 <i2c_start_wait+0x6>
    
    	// send device address
    	TWDR = address;
    2e4e:	80 93 bb 00 	sts	0x00BB, r24
    	TWCR = (1<<TWINT) | (1<<TWEN);
    2e52:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    2e56:	90 91 bc 00 	lds	r25, 0x00BC
    2e5a:	97 ff       	sbrs	r25, 7
    2e5c:	fc cf       	rjmp	.-8      	; 0x2e56 <i2c_start_wait+0x28>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    2e5e:	90 91 b9 00 	lds	r25, 0x00B9
    2e62:	98 7f       	andi	r25, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    2e64:	90 32       	cpi	r25, 0x20	; 32
    2e66:	11 f0       	breq	.+4      	; 0x2e6c <i2c_start_wait+0x3e>
    2e68:	98 35       	cpi	r25, 0x58	; 88
    2e6a:	39 f4       	brne	.+14     	; 0x2e7a <i2c_start_wait+0x4c>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    2e6c:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    2e70:	90 91 bc 00 	lds	r25, 0x00BC
    2e74:	94 fd       	sbrc	r25, 4
    2e76:	fc cf       	rjmp	.-8      	; 0x2e70 <i2c_start_wait+0x42>
    2e78:	dd cf       	rjmp	.-70     	; 0x2e34 <i2c_start_wait+0x6>
    2e7a:	08 95       	ret

00002e7c <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    2e7c:	0e 94 f2 16 	call	0x2de4	; 0x2de4 <i2c_start>

}/* i2c_rep_start */
    2e80:	08 95       	ret

00002e82 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    2e82:	84 e9       	ldi	r24, 0x94	; 148
    2e84:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    2e88:	80 91 bc 00 	lds	r24, 0x00BC
    2e8c:	84 fd       	sbrc	r24, 4
    2e8e:	fc cf       	rjmp	.-8      	; 0x2e88 <i2c_stop+0x6>

}/* i2c_stop */
    2e90:	08 95       	ret

00002e92 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    2e92:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    2e96:	84 e8       	ldi	r24, 0x84	; 132
    2e98:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    2e9c:	80 91 bc 00 	lds	r24, 0x00BC
    2ea0:	87 ff       	sbrs	r24, 7
    2ea2:	fc cf       	rjmp	.-8      	; 0x2e9c <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    2ea4:	90 91 b9 00 	lds	r25, 0x00B9
    2ea8:	98 7f       	andi	r25, 0xF8	; 248
	if( twst != TW_MT_DATA_ACK) return 1;
    2eaa:	81 e0       	ldi	r24, 0x01	; 1
    2eac:	98 32       	cpi	r25, 0x28	; 40
    2eae:	09 f4       	brne	.+2      	; 0x2eb2 <i2c_write+0x20>
    2eb0:	80 e0       	ldi	r24, 0x00	; 0
	return 0;

}/* i2c_write */
    2eb2:	08 95       	ret

00002eb4 <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    2eb4:	84 ec       	ldi	r24, 0xC4	; 196
    2eb6:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    2eba:	80 91 bc 00 	lds	r24, 0x00BC
    2ebe:	87 ff       	sbrs	r24, 7
    2ec0:	fc cf       	rjmp	.-8      	; 0x2eba <i2c_readAck+0x6>

    return TWDR;
    2ec2:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    2ec6:	08 95       	ret

00002ec8 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    2ec8:	84 e8       	ldi	r24, 0x84	; 132
    2eca:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    2ece:	80 91 bc 00 	lds	r24, 0x00BC
    2ed2:	87 ff       	sbrs	r24, 7
    2ed4:	fc cf       	rjmp	.-8      	; 0x2ece <i2c_readNak+0x6>
	
    return TWDR;
    2ed6:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    2eda:	08 95       	ret

00002edc <buffer_add>:
static unsigned char buffer[ASEBA_MAX_PACKET_SIZE];
static unsigned buffer_pos;

static void buffer_add(const uint8* data, const uint16 len)
{
	uint16 i = 0;
    2edc:	20 91 46 1a 	lds	r18, 0x1A46
    2ee0:	30 91 47 1a 	lds	r19, 0x1A47
    2ee4:	48 2f       	mov	r20, r24
    2ee6:	59 2f       	mov	r21, r25
    2ee8:	da 01       	movw	r26, r20
#include <assert.h>

static unsigned char buffer[ASEBA_MAX_PACKET_SIZE];
static unsigned buffer_pos;

static void buffer_add(const uint8* data, const uint16 len)
    2eea:	f9 01       	movw	r30, r18
    2eec:	e0 5c       	subi	r30, 0xC0	; 192
    2eee:	f7 4e       	sbci	r31, 0xE7	; 231
{
	uint16 i = 0;
    2ef0:	80 e0       	ldi	r24, 0x00	; 0
    2ef2:	90 e0       	ldi	r25, 0x00	; 0
	while (i < len)
    2ef4:	03 c0       	rjmp	.+6      	; 0x2efc <buffer_add+0x20>
		if (buffer_pos >= ASEBA_MAX_PACKET_SIZE)
		{
			printf("buffer pos %d max size %d\n", buffer_pos, ASEBA_MAX_PACKET_SIZE);
			abort();
		}*/
		buffer[buffer_pos++] = data[i++];
    2ef6:	4d 91       	ld	r20, X+
    2ef8:	41 93       	st	Z+, r20
    2efa:	01 96       	adiw	r24, 0x01	; 1
static unsigned buffer_pos;

static void buffer_add(const uint8* data, const uint16 len)
{
	uint16 i = 0;
	while (i < len)
    2efc:	86 17       	cp	r24, r22
    2efe:	97 07       	cpc	r25, r23
    2f00:	d1 f7       	brne	.-12     	; 0x2ef6 <buffer_add+0x1a>
    2f02:	28 0f       	add	r18, r24
    2f04:	39 1f       	adc	r19, r25
    2f06:	30 93 47 1a 	sts	0x1A47, r19
    2f0a:	20 93 46 1a 	sts	0x1A46, r18
			printf("buffer pos %d max size %d\n", buffer_pos, ASEBA_MAX_PACKET_SIZE);
			abort();
		}*/
		buffer[buffer_pos++] = data[i++];
	}
}
    2f0e:	08 95       	ret

00002f10 <buffer_add_uint16>:
{
	buffer_add(&value, 1);
}

static void buffer_add_uint16(const uint16 value)
{
    2f10:	df 93       	push	r29
    2f12:	cf 93       	push	r28
    2f14:	0f 92       	push	r0
    2f16:	0f 92       	push	r0
    2f18:	cd b7       	in	r28, 0x3d	; 61
    2f1a:	de b7       	in	r29, 0x3e	; 62
	const uint16 temp = bswap16(value);
    2f1c:	9a 83       	std	Y+2, r25	; 0x02
    2f1e:	89 83       	std	Y+1, r24	; 0x01
	buffer_add((const unsigned char *) &temp, 2);
    2f20:	ce 01       	movw	r24, r28
    2f22:	01 96       	adiw	r24, 0x01	; 1
    2f24:	62 e0       	ldi	r22, 0x02	; 2
    2f26:	70 e0       	ldi	r23, 0x00	; 0
    2f28:	0e 94 6e 17 	call	0x2edc	; 0x2edc <buffer_add>
}
    2f2c:	0f 90       	pop	r0
    2f2e:	0f 90       	pop	r0
    2f30:	cf 91       	pop	r28
    2f32:	df 91       	pop	r29
    2f34:	08 95       	ret

00002f36 <buffer_add_string>:
	const uint16 temp = bswap16(value);
	buffer_add((const unsigned char *) &temp, 2);
}

static void buffer_add_string(const char* s)
{
    2f36:	df 92       	push	r13
    2f38:	ef 92       	push	r14
    2f3a:	ff 92       	push	r15
    2f3c:	0f 93       	push	r16
    2f3e:	1f 93       	push	r17
    2f40:	df 93       	push	r29
    2f42:	cf 93       	push	r28
    2f44:	0f 92       	push	r0
    2f46:	cd b7       	in	r28, 0x3d	; 61
    2f48:	de b7       	in	r29, 0x3e	; 62
    2f4a:	18 2f       	mov	r17, r24
    2f4c:	09 2f       	mov	r16, r25
	uint16 len = strlen(s);
    2f4e:	a8 2f       	mov	r26, r24
    2f50:	b9 2f       	mov	r27, r25
    2f52:	fd 01       	movw	r30, r26
    2f54:	01 90       	ld	r0, Z+
    2f56:	00 20       	and	r0, r0
    2f58:	e9 f7       	brne	.-6      	; 0x2f54 <buffer_add_string+0x1e>
    2f5a:	31 97       	sbiw	r30, 0x01	; 1
    2f5c:	ea 1b       	sub	r30, r26
    2f5e:	fb 0b       	sbc	r31, r27
	buffer_add_uint8((uint8)len);
    2f60:	e9 83       	std	Y+1, r30	; 0x01
	}
}

static void buffer_add_uint8(const uint8 value)
{
	buffer_add(&value, 1);
    2f62:	7e 01       	movw	r14, r28
    2f64:	08 94       	sec
    2f66:	e1 1c       	adc	r14, r1
    2f68:	f1 1c       	adc	r15, r1
    2f6a:	c7 01       	movw	r24, r14
    2f6c:	61 e0       	ldi	r22, 0x01	; 1
    2f6e:	70 e0       	ldi	r23, 0x00	; 0
    2f70:	0e 94 6e 17 	call	0x2edc	; 0x2edc <buffer_add>
    2f74:	c8 01       	movw	r24, r16
    2f76:	09 2f       	mov	r16, r25
    2f78:	18 2f       	mov	r17, r24
    2f7a:	de 2c       	mov	r13, r14
    2f7c:	ef 2c       	mov	r14, r15
    2f7e:	07 c0       	rjmp	.+14     	; 0x2f8e <buffer_add_string+0x58>
    2f80:	89 83       	std	Y+1, r24	; 0x01
    2f82:	8d 2d       	mov	r24, r13
    2f84:	9e 2d       	mov	r25, r14
    2f86:	61 e0       	ldi	r22, 0x01	; 1
    2f88:	70 e0       	ldi	r23, 0x00	; 0
    2f8a:	0e 94 6e 17 	call	0x2edc	; 0x2edc <buffer_add>

static void buffer_add_string(const char* s)
{
	uint16 len = strlen(s);
	buffer_add_uint8((uint8)len);
	while (*s)
    2f8e:	f8 01       	movw	r30, r16
    2f90:	81 91       	ld	r24, Z+
    2f92:	8f 01       	movw	r16, r30
    2f94:	88 23       	and	r24, r24
    2f96:	a1 f7       	brne	.-24     	; 0x2f80 <buffer_add_string+0x4a>
		buffer_add_uint8(*s++);
}
    2f98:	0f 90       	pop	r0
    2f9a:	cf 91       	pop	r28
    2f9c:	df 91       	pop	r29
    2f9e:	1f 91       	pop	r17
    2fa0:	0f 91       	pop	r16
    2fa2:	ff 90       	pop	r15
    2fa4:	ef 90       	pop	r14
    2fa6:	df 90       	pop	r13
    2fa8:	08 95       	ret

00002faa <AsebaSendMessage>:

/* implementation of vm hooks */

void AsebaSendMessage(AsebaVMState *vm, uint16 type, const void *data, uint16 size)
{
    2faa:	8f 92       	push	r8
    2fac:	9f 92       	push	r9
    2fae:	af 92       	push	r10
    2fb0:	bf 92       	push	r11
    2fb2:	cf 92       	push	r12
    2fb4:	df 92       	push	r13
    2fb6:	ef 92       	push	r14
    2fb8:	ff 92       	push	r15
    2fba:	0f 93       	push	r16
    2fbc:	1f 93       	push	r17
    2fbe:	df 93       	push	r29
    2fc0:	cf 93       	push	r28
    2fc2:	00 d0       	rcall	.+0      	; 0x2fc4 <AsebaSendMessage+0x1a>
    2fc4:	cd b7       	in	r28, 0x3d	; 61
    2fc6:	de b7       	in	r29, 0x3e	; 62
    2fc8:	4c 01       	movw	r8, r24
    2fca:	cb 01       	movw	r24, r22
    2fcc:	59 01       	movw	r10, r18
	uint16 i;

	buffer_pos = 0;
    2fce:	10 92 47 1a 	sts	0x1A47, r1
    2fd2:	10 92 46 1a 	sts	0x1A46, r1
	buffer_add_uint16(type);
    2fd6:	4a 83       	std	Y+2, r20	; 0x02
    2fd8:	5b 83       	std	Y+3, r21	; 0x03
    2fda:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
    2fde:	4a 81       	ldd	r20, Y+2	; 0x02
    2fe0:	5b 81       	ldd	r21, Y+3	; 0x03
    2fe2:	e4 2e       	mov	r14, r20
    2fe4:	f5 2e       	mov	r15, r21
	for (i = 0; i < size; i++)
    2fe6:	00 e0       	ldi	r16, 0x00	; 0
    2fe8:	10 e0       	ldi	r17, 0x00	; 0
	}
}

static void buffer_add_uint8(const uint8 value)
{
	buffer_add(&value, 1);
    2fea:	6e 01       	movw	r12, r28
    2fec:	08 94       	sec
    2fee:	c1 1c       	adc	r12, r1
    2ff0:	d1 1c       	adc	r13, r1
{
	uint16 i;

	buffer_pos = 0;
	buffer_add_uint16(type);
	for (i = 0; i < size; i++)
    2ff2:	0b c0       	rjmp	.+22     	; 0x300a <AsebaSendMessage+0x60>
		buffer_add_uint8(((const unsigned char*)data)[i]);
    2ff4:	f7 01       	movw	r30, r14
    2ff6:	81 91       	ld	r24, Z+
    2ff8:	7f 01       	movw	r14, r30
    2ffa:	89 83       	std	Y+1, r24	; 0x01
	}
}

static void buffer_add_uint8(const uint8 value)
{
	buffer_add(&value, 1);
    2ffc:	c6 01       	movw	r24, r12
    2ffe:	61 e0       	ldi	r22, 0x01	; 1
    3000:	70 e0       	ldi	r23, 0x00	; 0
    3002:	0e 94 6e 17 	call	0x2edc	; 0x2edc <buffer_add>
{
	uint16 i;

	buffer_pos = 0;
	buffer_add_uint16(type);
	for (i = 0; i < size; i++)
    3006:	0f 5f       	subi	r16, 0xFF	; 255
    3008:	1f 4f       	sbci	r17, 0xFF	; 255
    300a:	0a 15       	cp	r16, r10
    300c:	1b 05       	cpc	r17, r11
    300e:	90 f3       	brcs	.-28     	; 0x2ff4 <AsebaSendMessage+0x4a>
		buffer_add_uint8(((const unsigned char*)data)[i]);

	AsebaSendBuffer(vm, buffer, buffer_pos);
    3010:	40 91 46 1a 	lds	r20, 0x1A46
    3014:	50 91 47 1a 	lds	r21, 0x1A47
    3018:	c4 01       	movw	r24, r8
    301a:	60 e4       	ldi	r22, 0x40	; 64
    301c:	78 e1       	ldi	r23, 0x18	; 24
    301e:	0e 94 1a 01 	call	0x234	; 0x234 <AsebaSendBuffer>
}
    3022:	0f 90       	pop	r0
    3024:	0f 90       	pop	r0
    3026:	0f 90       	pop	r0
    3028:	cf 91       	pop	r28
    302a:	df 91       	pop	r29
    302c:	1f 91       	pop	r17
    302e:	0f 91       	pop	r16
    3030:	ff 90       	pop	r15
    3032:	ef 90       	pop	r14
    3034:	df 90       	pop	r13
    3036:	cf 90       	pop	r12
    3038:	bf 90       	pop	r11
    303a:	af 90       	pop	r10
    303c:	9f 90       	pop	r9
    303e:	8f 90       	pop	r8
    3040:	08 95       	ret

00003042 <AsebaSendVariables>:
	AsebaSendBuffer(vm, buffer, buffer_pos);
}
#endif

void AsebaSendVariables(AsebaVMState *vm, uint16 start, uint16 length)
{
    3042:	cf 92       	push	r12
    3044:	df 92       	push	r13
    3046:	ef 92       	push	r14
    3048:	ff 92       	push	r15
    304a:	0f 93       	push	r16
    304c:	1f 93       	push	r17
    304e:	cf 93       	push	r28
    3050:	df 93       	push	r29
    3052:	6c 01       	movw	r12, r24
    3054:	eb 01       	movw	r28, r22
    3056:	8a 01       	movw	r16, r20
	uint16 i;

	buffer_pos = 0;
    3058:	10 92 47 1a 	sts	0x1A47, r1
    305c:	10 92 46 1a 	sts	0x1A46, r1
	buffer_add_uint16(ASEBA_MESSAGE_VARIABLES);
    3060:	85 e0       	ldi	r24, 0x05	; 5
    3062:	90 e9       	ldi	r25, 0x90	; 144
    3064:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
	buffer_add_uint16(start);
    3068:	ce 01       	movw	r24, r28
    306a:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
    306e:	7e 01       	movw	r14, r28
    3070:	ee 0c       	add	r14, r14
    3072:	ff 1c       	adc	r15, r15
	for (i = start; i < start + length; i++)
    3074:	0c 0f       	add	r16, r28
    3076:	1d 1f       	adc	r17, r29
    3078:	10 c0       	rjmp	.+32     	; 0x309a <AsebaSendVariables+0x58>
		buffer_add_uint16(vm->variables[i]);
    307a:	d6 01       	movw	r26, r12
    307c:	18 96       	adiw	r26, 0x08	; 8
    307e:	ed 91       	ld	r30, X+
    3080:	fc 91       	ld	r31, X
    3082:	19 97       	sbiw	r26, 0x09	; 9
    3084:	ee 0d       	add	r30, r14
    3086:	ff 1d       	adc	r31, r15
    3088:	80 81       	ld	r24, Z
    308a:	91 81       	ldd	r25, Z+1	; 0x01
    308c:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
	uint16 i;

	buffer_pos = 0;
	buffer_add_uint16(ASEBA_MESSAGE_VARIABLES);
	buffer_add_uint16(start);
	for (i = start; i < start + length; i++)
    3090:	21 96       	adiw	r28, 0x01	; 1
    3092:	82 e0       	ldi	r24, 0x02	; 2
    3094:	90 e0       	ldi	r25, 0x00	; 0
    3096:	e8 0e       	add	r14, r24
    3098:	f9 1e       	adc	r15, r25
    309a:	c0 17       	cp	r28, r16
    309c:	d1 07       	cpc	r29, r17
    309e:	68 f3       	brcs	.-38     	; 0x307a <AsebaSendVariables+0x38>
		buffer_add_uint16(vm->variables[i]);

	AsebaSendBuffer(vm, buffer, buffer_pos);
    30a0:	40 91 46 1a 	lds	r20, 0x1A46
    30a4:	50 91 47 1a 	lds	r21, 0x1A47
    30a8:	c6 01       	movw	r24, r12
    30aa:	60 e4       	ldi	r22, 0x40	; 64
    30ac:	78 e1       	ldi	r23, 0x18	; 24
    30ae:	0e 94 1a 01 	call	0x234	; 0x234 <AsebaSendBuffer>
}
    30b2:	df 91       	pop	r29
    30b4:	cf 91       	pop	r28
    30b6:	1f 91       	pop	r17
    30b8:	0f 91       	pop	r16
    30ba:	ff 90       	pop	r15
    30bc:	ef 90       	pop	r14
    30be:	df 90       	pop	r13
    30c0:	cf 90       	pop	r12
    30c2:	08 95       	ret

000030c4 <AsebaSendDescription>:

void AsebaSendDescription(AsebaVMState *vm)
{
    30c4:	8f 92       	push	r8
    30c6:	9f 92       	push	r9
    30c8:	af 92       	push	r10
    30ca:	bf 92       	push	r11
    30cc:	cf 92       	push	r12
    30ce:	df 92       	push	r13
    30d0:	ef 92       	push	r14
    30d2:	ff 92       	push	r15
    30d4:	0f 93       	push	r16
    30d6:	1f 93       	push	r17
    30d8:	df 93       	push	r29
    30da:	cf 93       	push	r28
    30dc:	0f 92       	push	r0
    30de:	0f 92       	push	r0
    30e0:	cd b7       	in	r28, 0x3d	; 61
    30e2:	de b7       	in	r29, 0x3e	; 62
    30e4:	8c 01       	movw	r16, r24
	const AsebaVMDescription *vmDescription = AsebaGetVMDescription(vm);
    30e6:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <AsebaGetVMDescription>
    30ea:	6c 01       	movw	r12, r24
	const AsebaVariableDescription* namedVariables = vmDescription->variables;
	const AsebaNativeFunctionDescription* const * nativeFunctionsDescription = AsebaGetNativeFunctionsDescriptions(vm);
    30ec:	c8 01       	movw	r24, r16
    30ee:	0e 94 01 01 	call	0x202	; 0x202 <AsebaGetNativeFunctionsDescriptions>
    30f2:	88 2e       	mov	r8, r24
    30f4:	e9 2e       	mov	r14, r25
	const AsebaLocalEventDescription* localEvents = AsebaGetLocalEventsDescriptions(vm);
    30f6:	c8 01       	movw	r24, r16
    30f8:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <AsebaGetLocalEventsDescriptions>
    30fc:	f8 2e       	mov	r15, r24
    30fe:	a9 2e       	mov	r10, r25
	
	uint16 i = 0;
	buffer_pos = 0;
    3100:	10 92 47 1a 	sts	0x1A47, r1
    3104:	10 92 46 1a 	sts	0x1A46, r1
	
	buffer_add_uint16(ASEBA_MESSAGE_DESCRIPTION);
    3108:	80 e0       	ldi	r24, 0x00	; 0
    310a:	90 e9       	ldi	r25, 0x90	; 144
    310c:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>

	buffer_add_string(vmDescription->name);
    3110:	d6 01       	movw	r26, r12
    3112:	8d 91       	ld	r24, X+
    3114:	9c 91       	ld	r25, X
    3116:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <buffer_add_string>
	
	buffer_add_uint16(ASEBA_PROTOCOL_VERSION);
    311a:	84 e0       	ldi	r24, 0x04	; 4
    311c:	90 e0       	ldi	r25, 0x00	; 0
    311e:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>

	buffer_add_uint16(vm->bytecodeSize);
    3122:	f8 01       	movw	r30, r16
    3124:	82 81       	ldd	r24, Z+2	; 0x02
    3126:	93 81       	ldd	r25, Z+3	; 0x03
    3128:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
	buffer_add_uint16(vm->stackSize);
    312c:	d8 01       	movw	r26, r16
    312e:	1a 96       	adiw	r26, 0x0a	; 10
    3130:	8d 91       	ld	r24, X+
    3132:	9c 91       	ld	r25, X
    3134:	1b 97       	sbiw	r26, 0x0b	; 11
    3136:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
	buffer_add_uint16(vm->variablesSize);
    313a:	f8 01       	movw	r30, r16
    313c:	86 81       	ldd	r24, Z+6	; 0x06
    313e:	97 81       	ldd	r25, Z+7	; 0x07
    3140:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>

	// compute the number of variables descriptions
	for (i = 0; namedVariables[i].size; i++)
    3144:	f6 01       	movw	r30, r12
    3146:	80 e0       	ldi	r24, 0x00	; 0
    3148:	90 e0       	ldi	r25, 0x00	; 0
    314a:	01 c0       	rjmp	.+2      	; 0x314e <AsebaSendDescription+0x8a>
    314c:	01 96       	adiw	r24, 0x01	; 1
    314e:	22 81       	ldd	r18, Z+2	; 0x02
    3150:	33 81       	ldd	r19, Z+3	; 0x03
    3152:	34 96       	adiw	r30, 0x04	; 4
    3154:	21 15       	cp	r18, r1
    3156:	31 05       	cpc	r19, r1
    3158:	c9 f7       	brne	.-14     	; 0x314c <AsebaSendDescription+0x88>
		;
	buffer_add_uint16(i);
    315a:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
    315e:	8a 2d       	mov	r24, r10
    3160:	af 2c       	mov	r10, r15
    3162:	b8 2e       	mov	r11, r24
	
	// compute the number of local event functions
	for (i = 0; localEvents[i].name; i++)
    3164:	f5 01       	movw	r30, r10
    3166:	80 e0       	ldi	r24, 0x00	; 0
    3168:	90 e0       	ldi	r25, 0x00	; 0
    316a:	01 c0       	rjmp	.+2      	; 0x316e <AsebaSendDescription+0xaa>
    316c:	01 96       	adiw	r24, 0x01	; 1
    316e:	20 81       	ld	r18, Z
    3170:	31 81       	ldd	r19, Z+1	; 0x01
    3172:	34 96       	adiw	r30, 0x04	; 4
    3174:	21 15       	cp	r18, r1
    3176:	31 05       	cpc	r19, r1
    3178:	c9 f7       	brne	.-14     	; 0x316c <AsebaSendDescription+0xa8>
		;
	buffer_add_uint16(i);
    317a:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
    317e:	8e 2d       	mov	r24, r14
    3180:	e8 2c       	mov	r14, r8
    3182:	f8 2e       	mov	r15, r24
	
	// compute the number of native functions
	for (i = 0; nativeFunctionsDescription[i]; i++)
    3184:	f7 01       	movw	r30, r14
    3186:	80 e0       	ldi	r24, 0x00	; 0
    3188:	90 e0       	ldi	r25, 0x00	; 0
    318a:	01 c0       	rjmp	.+2      	; 0x318e <AsebaSendDescription+0xca>
    318c:	01 96       	adiw	r24, 0x01	; 1
    318e:	21 91       	ld	r18, Z+
    3190:	31 91       	ld	r19, Z+
    3192:	21 15       	cp	r18, r1
    3194:	31 05       	cpc	r19, r1
    3196:	d1 f7       	brne	.-12     	; 0x318c <AsebaSendDescription+0xc8>
		;
	buffer_add_uint16(i);
    3198:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
	
	// send buffer
	AsebaSendBuffer(vm, buffer, buffer_pos);
    319c:	40 91 46 1a 	lds	r20, 0x1A46
    31a0:	50 91 47 1a 	lds	r21, 0x1A47
    31a4:	c8 01       	movw	r24, r16
    31a6:	60 e4       	ldi	r22, 0x40	; 64
    31a8:	78 e1       	ldi	r23, 0x18	; 24
    31aa:	0e 94 1a 01 	call	0x234	; 0x234 <AsebaSendBuffer>
	
	// send named variables description
	for (i = 0; namedVariables[i].name; i++)
    31ae:	21 c0       	rjmp	.+66     	; 0x31f2 <AsebaSendDescription+0x12e>
	{
		buffer_pos = 0;
    31b0:	10 92 47 1a 	sts	0x1A47, r1
    31b4:	10 92 46 1a 	sts	0x1A46, r1
		
		buffer_add_uint16(ASEBA_MESSAGE_NAMED_VARIABLE_DESCRIPTION);
    31b8:	81 e0       	ldi	r24, 0x01	; 1
    31ba:	90 e9       	ldi	r25, 0x90	; 144
    31bc:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
		
		buffer_add_uint16(namedVariables[i].size);
    31c0:	d6 01       	movw	r26, r12
    31c2:	12 96       	adiw	r26, 0x02	; 2
    31c4:	8d 91       	ld	r24, X+
    31c6:	9c 91       	ld	r25, X
    31c8:	13 97       	sbiw	r26, 0x03	; 3
    31ca:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
		buffer_add_string(namedVariables[i].name);
    31ce:	f6 01       	movw	r30, r12
    31d0:	84 81       	ldd	r24, Z+4	; 0x04
    31d2:	95 81       	ldd	r25, Z+5	; 0x05
    31d4:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <buffer_add_string>
		
		// send buffer
		AsebaSendBuffer(vm, buffer, buffer_pos);
    31d8:	40 91 46 1a 	lds	r20, 0x1A46
    31dc:	50 91 47 1a 	lds	r21, 0x1A47
    31e0:	c8 01       	movw	r24, r16
    31e2:	60 e4       	ldi	r22, 0x40	; 64
    31e4:	78 e1       	ldi	r23, 0x18	; 24
    31e6:	0e 94 1a 01 	call	0x234	; 0x234 <AsebaSendBuffer>
    31ea:	84 e0       	ldi	r24, 0x04	; 4
    31ec:	90 e0       	ldi	r25, 0x00	; 0
    31ee:	c8 0e       	add	r12, r24
    31f0:	d9 1e       	adc	r13, r25
	
	// send buffer
	AsebaSendBuffer(vm, buffer, buffer_pos);
	
	// send named variables description
	for (i = 0; namedVariables[i].name; i++)
    31f2:	d6 01       	movw	r26, r12
    31f4:	14 96       	adiw	r26, 0x04	; 4
    31f6:	8d 91       	ld	r24, X+
    31f8:	9c 91       	ld	r25, X
    31fa:	15 97       	sbiw	r26, 0x05	; 5
    31fc:	00 97       	sbiw	r24, 0x00	; 0
    31fe:	c1 f6       	brne	.-80     	; 0x31b0 <AsebaSendDescription+0xec>
    3200:	21 c0       	rjmp	.+66     	; 0x3244 <AsebaSendDescription+0x180>
	}
	
	// send local events description
	for (i = 0; localEvents[i].name; i++)
	{
		buffer_pos = 0;
    3202:	10 92 47 1a 	sts	0x1A47, r1
    3206:	10 92 46 1a 	sts	0x1A46, r1
		
		buffer_add_uint16(ASEBA_MESSAGE_LOCAL_EVENT_DESCRIPTION);
    320a:	82 e0       	ldi	r24, 0x02	; 2
    320c:	90 e9       	ldi	r25, 0x90	; 144
    320e:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
		
		buffer_add_string(localEvents[i].name);
    3212:	f5 01       	movw	r30, r10
    3214:	80 81       	ld	r24, Z
    3216:	91 81       	ldd	r25, Z+1	; 0x01
    3218:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <buffer_add_string>
		buffer_add_string(localEvents[i].doc);
    321c:	d5 01       	movw	r26, r10
    321e:	12 96       	adiw	r26, 0x02	; 2
    3220:	8d 91       	ld	r24, X+
    3222:	9c 91       	ld	r25, X
    3224:	13 97       	sbiw	r26, 0x03	; 3
    3226:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <buffer_add_string>
		
		// send buffer
		AsebaSendBuffer(vm, buffer, buffer_pos);
    322a:	40 91 46 1a 	lds	r20, 0x1A46
    322e:	50 91 47 1a 	lds	r21, 0x1A47
    3232:	c8 01       	movw	r24, r16
    3234:	60 e4       	ldi	r22, 0x40	; 64
    3236:	78 e1       	ldi	r23, 0x18	; 24
    3238:	0e 94 1a 01 	call	0x234	; 0x234 <AsebaSendBuffer>
    323c:	e4 e0       	ldi	r30, 0x04	; 4
    323e:	f0 e0       	ldi	r31, 0x00	; 0
    3240:	ae 0e       	add	r10, r30
    3242:	bf 1e       	adc	r11, r31
		// send buffer
		AsebaSendBuffer(vm, buffer, buffer_pos);
	}
	
	// send local events description
	for (i = 0; localEvents[i].name; i++)
    3244:	d5 01       	movw	r26, r10
    3246:	8d 91       	ld	r24, X+
    3248:	9c 91       	ld	r25, X
    324a:	11 97       	sbiw	r26, 0x01	; 1
    324c:	00 97       	sbiw	r24, 0x00	; 0
    324e:	c9 f6       	brne	.-78     	; 0x3202 <AsebaSendDescription+0x13e>
    3250:	5f c0       	rjmp	.+190    	; 0x3310 <AsebaSendDescription+0x24c>
	// send native functions description
	for (i = 0; nativeFunctionsDescription[i]; i++)
	{
		uint16 j;

		buffer_pos = 0;
    3252:	10 92 47 1a 	sts	0x1A47, r1
    3256:	10 92 46 1a 	sts	0x1A46, r1
		
		buffer_add_uint16(ASEBA_MESSAGE_NATIVE_FUNCTION_DESCRIPTION);
    325a:	83 e0       	ldi	r24, 0x03	; 3
    325c:	90 e9       	ldi	r25, 0x90	; 144
    325e:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
		
		
		buffer_add_string(nativeFunctionsDescription[i]->name);
    3262:	d7 01       	movw	r26, r14
    3264:	ed 91       	ld	r30, X+
    3266:	fc 91       	ld	r31, X
    3268:	80 81       	ld	r24, Z
    326a:	91 81       	ldd	r25, Z+1	; 0x01
    326c:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <buffer_add_string>
		buffer_add_string(nativeFunctionsDescription[i]->doc);
    3270:	d7 01       	movw	r26, r14
    3272:	ed 91       	ld	r30, X+
    3274:	fc 91       	ld	r31, X
    3276:	82 81       	ldd	r24, Z+2	; 0x02
    3278:	93 81       	ldd	r25, Z+3	; 0x03
    327a:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <buffer_add_string>
    327e:	d7 01       	movw	r26, r14
    3280:	ed 91       	ld	r30, X+
    3282:	fc 91       	ld	r31, X
    3284:	11 97       	sbiw	r26, 0x01	; 1
		for (j = 0; nativeFunctionsDescription[i]->arguments[j].size; j++)
    3286:	80 e0       	ldi	r24, 0x00	; 0
    3288:	90 e0       	ldi	r25, 0x00	; 0
    328a:	01 c0       	rjmp	.+2      	; 0x328e <AsebaSendDescription+0x1ca>
    328c:	01 96       	adiw	r24, 0x01	; 1
    328e:	24 81       	ldd	r18, Z+4	; 0x04
    3290:	35 81       	ldd	r19, Z+5	; 0x05
    3292:	34 96       	adiw	r30, 0x04	; 4
    3294:	21 15       	cp	r18, r1
    3296:	31 05       	cpc	r19, r1
    3298:	c9 f7       	brne	.-14     	; 0x328c <AsebaSendDescription+0x1c8>
			;
		buffer_add_uint16(j);
    329a:	0e 94 88 17 	call	0x2f10	; 0x2f10 <buffer_add_uint16>
		for (j = 0; nativeFunctionsDescription[i]->arguments[j].size; j++)
    329e:	cc 24       	eor	r12, r12
    32a0:	dd 24       	eor	r13, r13
    32a2:	15 c0       	rjmp	.+42     	; 0x32ce <AsebaSendDescription+0x20a>
	buffer_add((const unsigned char *) &temp, 2);
}

static void buffer_add_sint16(const sint16 value)
{
	const uint16 temp = bswap16(value);
    32a4:	9a 83       	std	Y+2, r25	; 0x02
    32a6:	89 83       	std	Y+1, r24	; 0x01
	buffer_add((const unsigned char *) &temp, 2);
    32a8:	c4 01       	movw	r24, r8
    32aa:	62 e0       	ldi	r22, 0x02	; 2
    32ac:	70 e0       	ldi	r23, 0x00	; 0
    32ae:	0e 94 6e 17 	call	0x2edc	; 0x2edc <buffer_add>
			;
		buffer_add_uint16(j);
		for (j = 0; nativeFunctionsDescription[i]->arguments[j].size; j++)
		{
			buffer_add_sint16(nativeFunctionsDescription[i]->arguments[j].size);
			buffer_add_string(nativeFunctionsDescription[i]->arguments[j].name);
    32b2:	d7 01       	movw	r26, r14
    32b4:	ed 91       	ld	r30, X+
    32b6:	fc 91       	ld	r31, X
    32b8:	cc 0c       	add	r12, r12
    32ba:	dd 1c       	adc	r13, r13
    32bc:	cc 0c       	add	r12, r12
    32be:	dd 1c       	adc	r13, r13
    32c0:	ec 0d       	add	r30, r12
    32c2:	fd 1d       	adc	r31, r13
    32c4:	86 81       	ldd	r24, Z+6	; 0x06
    32c6:	97 81       	ldd	r25, Z+7	; 0x07
    32c8:	0e 94 9b 17 	call	0x2f36	; 0x2f36 <buffer_add_string>
		buffer_add_string(nativeFunctionsDescription[i]->name);
		buffer_add_string(nativeFunctionsDescription[i]->doc);
		for (j = 0; nativeFunctionsDescription[i]->arguments[j].size; j++)
			;
		buffer_add_uint16(j);
		for (j = 0; nativeFunctionsDescription[i]->arguments[j].size; j++)
    32cc:	65 01       	movw	r12, r10
    32ce:	d7 01       	movw	r26, r14
    32d0:	ed 91       	ld	r30, X+
    32d2:	fc 91       	ld	r31, X
    32d4:	11 97       	sbiw	r26, 0x01	; 1
    32d6:	56 01       	movw	r10, r12
    32d8:	08 94       	sec
    32da:	a1 1c       	adc	r10, r1
    32dc:	b1 1c       	adc	r11, r1
    32de:	c5 01       	movw	r24, r10
    32e0:	88 0f       	add	r24, r24
    32e2:	99 1f       	adc	r25, r25
    32e4:	88 0f       	add	r24, r24
    32e6:	99 1f       	adc	r25, r25
    32e8:	e8 0f       	add	r30, r24
    32ea:	f9 1f       	adc	r31, r25
    32ec:	80 81       	ld	r24, Z
    32ee:	91 81       	ldd	r25, Z+1	; 0x01
    32f0:	00 97       	sbiw	r24, 0x00	; 0
    32f2:	c1 f6       	brne	.-80     	; 0x32a4 <AsebaSendDescription+0x1e0>
			buffer_add_sint16(nativeFunctionsDescription[i]->arguments[j].size);
			buffer_add_string(nativeFunctionsDescription[i]->arguments[j].name);
		}
		
		// send buffer
		AsebaSendBuffer(vm, buffer, buffer_pos);
    32f4:	40 91 46 1a 	lds	r20, 0x1A46
    32f8:	50 91 47 1a 	lds	r21, 0x1A47
    32fc:	c8 01       	movw	r24, r16
    32fe:	60 e4       	ldi	r22, 0x40	; 64
    3300:	78 e1       	ldi	r23, 0x18	; 24
    3302:	0e 94 1a 01 	call	0x234	; 0x234 <AsebaSendBuffer>
    3306:	e2 e0       	ldi	r30, 0x02	; 2
    3308:	f0 e0       	ldi	r31, 0x00	; 0
    330a:	ee 0e       	add	r14, r30
    330c:	ff 1e       	adc	r15, r31
    330e:	04 c0       	rjmp	.+8      	; 0x3318 <AsebaSendDescription+0x254>
}

static void buffer_add_sint16(const sint16 value)
{
	const uint16 temp = bswap16(value);
	buffer_add((const unsigned char *) &temp, 2);
    3310:	4e 01       	movw	r8, r28
    3312:	08 94       	sec
    3314:	81 1c       	adc	r8, r1
    3316:	91 1c       	adc	r9, r1
		// send buffer
		AsebaSendBuffer(vm, buffer, buffer_pos);
	}
	
	// send native functions description
	for (i = 0; nativeFunctionsDescription[i]; i++)
    3318:	d7 01       	movw	r26, r14
    331a:	8d 91       	ld	r24, X+
    331c:	9c 91       	ld	r25, X
    331e:	11 97       	sbiw	r26, 0x01	; 1
    3320:	00 97       	sbiw	r24, 0x00	; 0
    3322:	09 f0       	breq	.+2      	; 0x3326 <AsebaSendDescription+0x262>
    3324:	96 cf       	rjmp	.-212    	; 0x3252 <AsebaSendDescription+0x18e>
		}
		
		// send buffer
		AsebaSendBuffer(vm, buffer, buffer_pos);
	}
}
    3326:	0f 90       	pop	r0
    3328:	0f 90       	pop	r0
    332a:	cf 91       	pop	r28
    332c:	df 91       	pop	r29
    332e:	1f 91       	pop	r17
    3330:	0f 91       	pop	r16
    3332:	ff 90       	pop	r15
    3334:	ef 90       	pop	r14
    3336:	df 90       	pop	r13
    3338:	cf 90       	pop	r12
    333a:	bf 90       	pop	r11
    333c:	af 90       	pop	r10
    333e:	9f 90       	pop	r9
    3340:	8f 90       	pop	r8
    3342:	08 95       	ret

00003344 <AsebaProcessIncomingEvents>:

void AsebaProcessIncomingEvents(AsebaVMState *vm)
{
    3344:	ef 92       	push	r14
    3346:	ff 92       	push	r15
    3348:	0f 93       	push	r16
    334a:	1f 93       	push	r17
    334c:	df 93       	push	r29
    334e:	cf 93       	push	r28
    3350:	0f 92       	push	r0
    3352:	0f 92       	push	r0
    3354:	cd b7       	in	r28, 0x3d	; 61
    3356:	de b7       	in	r29, 0x3e	; 62
    3358:	8c 01       	movw	r16, r24
	uint16 source;
	const AsebaVMDescription *desc = AsebaGetVMDescription(vm);
    335a:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <AsebaGetVMDescription>
    335e:	7c 01       	movw	r14, r24
	
	uint16 amount = AsebaGetBuffer(vm, buffer, ASEBA_MAX_PACKET_SIZE, &source);
    3360:	c8 01       	movw	r24, r16
    3362:	60 e4       	ldi	r22, 0x40	; 64
    3364:	78 e1       	ldi	r23, 0x18	; 24
    3366:	46 e0       	ldi	r20, 0x06	; 6
    3368:	52 e0       	ldi	r21, 0x02	; 2
    336a:	9e 01       	movw	r18, r28
    336c:	2f 5f       	subi	r18, 0xFF	; 255
    336e:	3f 4f       	sbci	r19, 0xFF	; 255
    3370:	0e 94 88 01 	call	0x310	; 0x310 <AsebaGetBuffer>

	if (amount > 0)
    3374:	00 97       	sbiw	r24, 0x00	; 0
    3376:	09 f4       	brne	.+2      	; 0x337a <AsebaProcessIncomingEvents+0x36>
    3378:	48 c0       	rjmp	.+144    	; 0x340a <AsebaProcessIncomingEvents+0xc6>
	{
		uint16 type = bswap16(((uint16*)buffer)[0]);
    337a:	60 91 40 18 	lds	r22, 0x1840
    337e:	70 91 41 18 	lds	r23, 0x1841
		uint16* payload = (uint16*)(buffer+2);
		uint16 payloadSize = (amount-2)/2;
    3382:	9c 01       	movw	r18, r24
    3384:	22 50       	subi	r18, 0x02	; 2
    3386:	30 40       	sbci	r19, 0x00	; 0
    3388:	36 95       	lsr	r19
    338a:	27 95       	ror	r18
		if (type < 0x8000)
    338c:	77 fd       	sbrc	r23, 7
    338e:	38 c0       	rjmp	.+112    	; 0x3400 <AsebaProcessIncomingEvents+0xbc>
		{
			// user message, only process if we are not stepping inside an event
			if (AsebaMaskIsClear(vm->flags, ASEBA_VM_STEP_BY_STEP_MASK) || AsebaMaskIsClear(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK))
    3390:	d8 01       	movw	r26, r16
    3392:	1e 96       	adiw	r26, 0x0e	; 14
    3394:	8c 91       	ld	r24, X
    3396:	1e 97       	sbiw	r26, 0x0e	; 14
    3398:	81 ff       	sbrs	r24, 1
    339a:	02 c0       	rjmp	.+4      	; 0x33a0 <AsebaProcessIncomingEvents+0x5c>
    339c:	80 fd       	sbrc	r24, 0
    339e:	35 c0       	rjmp	.+106    	; 0x340a <AsebaProcessIncomingEvents+0xc6>
			{
				// by convention. the source begin at variables, address 1
				// then it's followed by the args
				uint16 argPos = desc->variables[1].size;
    33a0:	d7 01       	movw	r26, r14
    33a2:	16 96       	adiw	r26, 0x06	; 6
    33a4:	ed 91       	ld	r30, X+
    33a6:	fc 91       	ld	r31, X
    33a8:	17 97       	sbiw	r26, 0x07	; 7
				uint16 argsSize = desc->variables[2].size;
    33aa:	1a 96       	adiw	r26, 0x0a	; 10
    33ac:	ed 90       	ld	r14, X+
    33ae:	fc 90       	ld	r15, X
    33b0:	1b 97       	sbiw	r26, 0x0b	; 11
				uint16 i;
				vm->variables[argPos++] = source;
    33b2:	d8 01       	movw	r26, r16
    33b4:	18 96       	adiw	r26, 0x08	; 8
    33b6:	8d 91       	ld	r24, X+
    33b8:	9c 91       	ld	r25, X
    33ba:	19 97       	sbiw	r26, 0x09	; 9
    33bc:	df 01       	movw	r26, r30
    33be:	aa 0f       	add	r26, r26
    33c0:	bb 1f       	adc	r27, r27
    33c2:	a8 0f       	add	r26, r24
    33c4:	b9 1f       	adc	r27, r25
    33c6:	49 81       	ldd	r20, Y+1	; 0x01
    33c8:	5a 81       	ldd	r21, Y+2	; 0x02
    33ca:	4d 93       	st	X+, r20
    33cc:	5c 93       	st	X, r21
    33ce:	a2 e4       	ldi	r26, 0x42	; 66
    33d0:	b8 e1       	ldi	r27, 0x18	; 24
    33d2:	31 96       	adiw	r30, 0x01	; 1
		// send buffer
		AsebaSendBuffer(vm, buffer, buffer_pos);
	}
}

void AsebaProcessIncomingEvents(AsebaVMState *vm)
    33d4:	ee 0f       	add	r30, r30
    33d6:	ff 1f       	adc	r31, r31
    33d8:	e8 0f       	add	r30, r24
    33da:	f9 1f       	adc	r31, r25
				// then it's followed by the args
				uint16 argPos = desc->variables[1].size;
				uint16 argsSize = desc->variables[2].size;
				uint16 i;
				vm->variables[argPos++] = source;
				for (i = 0; (i < argsSize) && (i < payloadSize); i++)
    33dc:	80 e0       	ldi	r24, 0x00	; 0
    33de:	90 e0       	ldi	r25, 0x00	; 0
    33e0:	05 c0       	rjmp	.+10     	; 0x33ec <AsebaProcessIncomingEvents+0xa8>
					vm->variables[argPos + i] = bswap16(payload[i]);
    33e2:	4d 91       	ld	r20, X+
    33e4:	5d 91       	ld	r21, X+
    33e6:	41 93       	st	Z+, r20
    33e8:	51 93       	st	Z+, r21
				// then it's followed by the args
				uint16 argPos = desc->variables[1].size;
				uint16 argsSize = desc->variables[2].size;
				uint16 i;
				vm->variables[argPos++] = source;
				for (i = 0; (i < argsSize) && (i < payloadSize); i++)
    33ea:	01 96       	adiw	r24, 0x01	; 1
    33ec:	8e 15       	cp	r24, r14
    33ee:	9f 05       	cpc	r25, r15
    33f0:	18 f4       	brcc	.+6      	; 0x33f8 <AsebaProcessIncomingEvents+0xb4>
    33f2:	82 17       	cp	r24, r18
    33f4:	93 07       	cpc	r25, r19
    33f6:	a8 f3       	brcs	.-22     	; 0x33e2 <AsebaProcessIncomingEvents+0x9e>
					vm->variables[argPos + i] = bswap16(payload[i]);
				AsebaVMSetupEvent(vm, type);
    33f8:	c8 01       	movw	r24, r16
    33fa:	0e 94 0f 1f 	call	0x3e1e	; 0x3e1e <AsebaVMSetupEvent>
    33fe:	05 c0       	rjmp	.+10     	; 0x340a <AsebaProcessIncomingEvents+0xc6>
			}
		}
		else
		{
			// debug message
			AsebaVMDebugMessage(vm, type, payload, payloadSize);
    3400:	c8 01       	movw	r24, r16
    3402:	42 e4       	ldi	r20, 0x42	; 66
    3404:	58 e1       	ldi	r21, 0x18	; 24
    3406:	0e 94 3c 1f 	call	0x3e78	; 0x3e78 <AsebaVMDebugMessage>
		}
	}
}
    340a:	0f 90       	pop	r0
    340c:	0f 90       	pop	r0
    340e:	cf 91       	pop	r28
    3410:	df 91       	pop	r29
    3412:	1f 91       	pop	r17
    3414:	0f 91       	pop	r16
    3416:	ff 90       	pop	r15
    3418:	ef 90       	pop	r14
    341a:	08 95       	ret

0000341c <AsebaVMDoBinaryOperation>:
	}
	return address;
}

static sint16 AsebaVMDoBinaryOperation(AsebaVMState *vm, sint16 valueOne, sint16 valueTwo, uint16 op)
{
    341c:	cf 93       	push	r28
    341e:	df 93       	push	r29
    3420:	ec 01       	movw	r28, r24
    3422:	cb 01       	movw	r24, r22
    3424:	ba 01       	movw	r22, r20
	switch (op)
    3426:	22 31       	cpi	r18, 0x12	; 18
    3428:	31 05       	cpc	r19, r1
    342a:	08 f0       	brcs	.+2      	; 0x342e <AsebaVMDoBinaryOperation+0x12>
    342c:	8a c0       	rjmp	.+276    	; 0x3542 <AsebaVMDoBinaryOperation+0x126>
    342e:	f9 01       	movw	r30, r18
    3430:	ee 58       	subi	r30, 0x8E	; 142
    3432:	ff 4f       	sbci	r31, 0xFF	; 255
    3434:	ee 0f       	add	r30, r30
    3436:	ff 1f       	adc	r31, r31
    3438:	05 90       	lpm	r0, Z+
    343a:	f4 91       	lpm	r31, Z+
    343c:	e0 2d       	mov	r30, r0
    343e:	19 94       	eijmp
	{
		case ASEBA_OP_SHIFT_LEFT: return valueOne << valueTwo;
    3440:	9c 01       	movw	r18, r24
    3442:	04 2e       	mov	r0, r20
    3444:	02 c0       	rjmp	.+4      	; 0x344a <AsebaVMDoBinaryOperation+0x2e>
    3446:	22 0f       	add	r18, r18
    3448:	33 1f       	adc	r19, r19
    344a:	0a 94       	dec	r0
    344c:	e2 f7       	brpl	.-8      	; 0x3446 <AsebaVMDoBinaryOperation+0x2a>
    344e:	7b c0       	rjmp	.+246    	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
		case ASEBA_OP_SHIFT_RIGHT: return valueOne >> valueTwo;
    3450:	9c 01       	movw	r18, r24
    3452:	04 2e       	mov	r0, r20
    3454:	02 c0       	rjmp	.+4      	; 0x345a <AsebaVMDoBinaryOperation+0x3e>
    3456:	35 95       	asr	r19
    3458:	27 95       	ror	r18
    345a:	0a 94       	dec	r0
    345c:	e2 f7       	brpl	.-8      	; 0x3456 <AsebaVMDoBinaryOperation+0x3a>
    345e:	73 c0       	rjmp	.+230    	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
		case ASEBA_OP_ADD: return valueOne + valueTwo;
    3460:	9a 01       	movw	r18, r20
    3462:	28 0f       	add	r18, r24
    3464:	39 1f       	adc	r19, r25
    3466:	6f c0       	rjmp	.+222    	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
		case ASEBA_OP_SUB: return valueOne - valueTwo;
    3468:	9c 01       	movw	r18, r24
    346a:	24 1b       	sub	r18, r20
    346c:	35 0b       	sbc	r19, r21
    346e:	6b c0       	rjmp	.+214    	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
		case ASEBA_OP_MULT: return valueOne * valueTwo;
    3470:	48 9f       	mul	r20, r24
    3472:	90 01       	movw	r18, r0
    3474:	49 9f       	mul	r20, r25
    3476:	30 0d       	add	r19, r0
    3478:	58 9f       	mul	r21, r24
    347a:	30 0d       	add	r19, r0
    347c:	11 24       	eor	r1, r1
    347e:	63 c0       	rjmp	.+198    	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
		case ASEBA_OP_DIV:
			// check division by zero
			if (valueTwo == 0)
    3480:	41 15       	cp	r20, r1
    3482:	51 05       	cpc	r21, r1
    3484:	c1 f4       	brne	.+48     	; 0x34b6 <AsebaVMDoBinaryOperation+0x9a>
			{
				if(AsebaVMErrorCB)
    3486:	80 e0       	ldi	r24, 0x00	; 0
    3488:	90 e0       	ldi	r25, 0x00	; 0
    348a:	00 97       	sbiw	r24, 0x00	; 0
    348c:	29 f0       	breq	.+10     	; 0x3498 <AsebaVMDoBinaryOperation+0x7c>
					AsebaVMErrorCB(vm,NULL);
    348e:	ce 01       	movw	r24, r28
    3490:	60 e0       	ldi	r22, 0x00	; 0
    3492:	70 e0       	ldi	r23, 0x00	; 0
    3494:	0e 94 00 00 	call	0	; 0x0 <__vectors>
				vm->flags = ASEBA_VM_STEP_BY_STEP_MASK;
    3498:	82 e0       	ldi	r24, 0x02	; 2
    349a:	90 e0       	ldi	r25, 0x00	; 0
    349c:	9f 87       	std	Y+15, r25	; 0x0f
    349e:	8e 87       	std	Y+14, r24	; 0x0e
				AsebaSendMessageWords(vm, ASEBA_MESSAGE_DIVISION_BY_ZERO, &vm->pc, 1);
    34a0:	ae 01       	movw	r20, r28
    34a2:	40 5f       	subi	r20, 0xF0	; 240
    34a4:	5f 4f       	sbci	r21, 0xFF	; 255
    34a6:	ce 01       	movw	r24, r28
    34a8:	67 e0       	ldi	r22, 0x07	; 7
    34aa:	70 e9       	ldi	r23, 0x90	; 144
    34ac:	22 e0       	ldi	r18, 0x02	; 2
    34ae:	30 e0       	ldi	r19, 0x00	; 0
    34b0:	0e 94 d5 17 	call	0x2faa	; 0x2faa <AsebaSendMessage>
    34b4:	46 c0       	rjmp	.+140    	; 0x3542 <AsebaVMDoBinaryOperation+0x126>
				return 0;
			}
			else
			{
				return valueOne / valueTwo;
    34b6:	0e 94 01 36 	call	0x6c02	; 0x6c02 <__divmodhi4>
    34ba:	9b 01       	movw	r18, r22
    34bc:	44 c0       	rjmp	.+136    	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
			}
		case ASEBA_OP_MOD: return valueOne % valueTwo;
    34be:	0e 94 01 36 	call	0x6c02	; 0x6c02 <__divmodhi4>
    34c2:	9c 01       	movw	r18, r24
    34c4:	40 c0       	rjmp	.+128    	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>

		case ASEBA_OP_BIT_OR: return valueOne | valueTwo;
    34c6:	9a 01       	movw	r18, r20
    34c8:	28 2b       	or	r18, r24
    34ca:	39 2b       	or	r19, r25
    34cc:	3c c0       	rjmp	.+120    	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
		case ASEBA_OP_BIT_XOR: return valueOne ^ valueTwo;
    34ce:	9a 01       	movw	r18, r20
    34d0:	28 27       	eor	r18, r24
    34d2:	39 27       	eor	r19, r25
    34d4:	38 c0       	rjmp	.+112    	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
		case ASEBA_OP_BIT_AND: return valueOne & valueTwo;
    34d6:	9a 01       	movw	r18, r20
    34d8:	28 23       	and	r18, r24
    34da:	39 23       	and	r19, r25
    34dc:	34 c0       	rjmp	.+104    	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>

		case ASEBA_OP_EQUAL: return valueOne == valueTwo;
    34de:	21 e0       	ldi	r18, 0x01	; 1
    34e0:	30 e0       	ldi	r19, 0x00	; 0
    34e2:	84 17       	cp	r24, r20
    34e4:	95 07       	cpc	r25, r21
    34e6:	69 f5       	brne	.+90     	; 0x3542 <AsebaVMDoBinaryOperation+0x126>
    34e8:	2e c0       	rjmp	.+92     	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
		case ASEBA_OP_NOT_EQUAL: return valueOne != valueTwo;
    34ea:	21 e0       	ldi	r18, 0x01	; 1
    34ec:	30 e0       	ldi	r19, 0x00	; 0
    34ee:	84 17       	cp	r24, r20
    34f0:	95 07       	cpc	r25, r21
    34f2:	49 f5       	brne	.+82     	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
    34f4:	26 c0       	rjmp	.+76     	; 0x3542 <AsebaVMDoBinaryOperation+0x126>
		case ASEBA_OP_BIGGER_THAN: return valueOne > valueTwo;
    34f6:	21 e0       	ldi	r18, 0x01	; 1
    34f8:	30 e0       	ldi	r19, 0x00	; 0
    34fa:	48 17       	cp	r20, r24
    34fc:	59 07       	cpc	r21, r25
    34fe:	1c f1       	brlt	.+70     	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
    3500:	20 c0       	rjmp	.+64     	; 0x3542 <AsebaVMDoBinaryOperation+0x126>
		case ASEBA_OP_BIGGER_EQUAL_THAN: return valueOne >= valueTwo;
    3502:	21 e0       	ldi	r18, 0x01	; 1
    3504:	30 e0       	ldi	r19, 0x00	; 0
    3506:	84 17       	cp	r24, r20
    3508:	95 07       	cpc	r25, r21
    350a:	ec f4       	brge	.+58     	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
    350c:	1a c0       	rjmp	.+52     	; 0x3542 <AsebaVMDoBinaryOperation+0x126>
		case ASEBA_OP_SMALLER_THAN: return valueOne < valueTwo;
    350e:	21 e0       	ldi	r18, 0x01	; 1
    3510:	30 e0       	ldi	r19, 0x00	; 0
    3512:	84 17       	cp	r24, r20
    3514:	95 07       	cpc	r25, r21
    3516:	bc f0       	brlt	.+46     	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
    3518:	14 c0       	rjmp	.+40     	; 0x3542 <AsebaVMDoBinaryOperation+0x126>
		case ASEBA_OP_SMALLER_EQUAL_THAN: return valueOne <= valueTwo;
    351a:	21 e0       	ldi	r18, 0x01	; 1
    351c:	30 e0       	ldi	r19, 0x00	; 0
    351e:	48 17       	cp	r20, r24
    3520:	59 07       	cpc	r21, r25
    3522:	8c f4       	brge	.+34     	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
    3524:	0e c0       	rjmp	.+28     	; 0x3542 <AsebaVMDoBinaryOperation+0x126>

		case ASEBA_OP_OR: return valueOne || valueTwo;
    3526:	00 97       	sbiw	r24, 0x00	; 0
    3528:	19 f0       	breq	.+6      	; 0x3530 <AsebaVMDoBinaryOperation+0x114>
    352a:	08 c0       	rjmp	.+16     	; 0x353c <AsebaVMDoBinaryOperation+0x120>
		case ASEBA_OP_AND: return valueOne && valueTwo;
    352c:	00 97       	sbiw	r24, 0x00	; 0
    352e:	49 f0       	breq	.+18     	; 0x3542 <AsebaVMDoBinaryOperation+0x126>
			AsebaVMSendExecutionStateChanged(vm);
	}
	return address;
}

static sint16 AsebaVMDoBinaryOperation(AsebaVMState *vm, sint16 valueOne, sint16 valueTwo, uint16 op)
    3530:	21 e0       	ldi	r18, 0x01	; 1
    3532:	30 e0       	ldi	r19, 0x00	; 0
    3534:	61 15       	cp	r22, r1
    3536:	71 05       	cpc	r23, r1
    3538:	31 f4       	brne	.+12     	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
    353a:	03 c0       	rjmp	.+6      	; 0x3542 <AsebaVMDoBinaryOperation+0x126>
		case ASEBA_OP_BIGGER_THAN: return valueOne > valueTwo;
		case ASEBA_OP_BIGGER_EQUAL_THAN: return valueOne >= valueTwo;
		case ASEBA_OP_SMALLER_THAN: return valueOne < valueTwo;
		case ASEBA_OP_SMALLER_EQUAL_THAN: return valueOne <= valueTwo;

		case ASEBA_OP_OR: return valueOne || valueTwo;
    353c:	21 e0       	ldi	r18, 0x01	; 1
    353e:	30 e0       	ldi	r19, 0x00	; 0
    3540:	02 c0       	rjmp	.+4      	; 0x3546 <AsebaVMDoBinaryOperation+0x12a>
		case ASEBA_OP_AND: return valueOne && valueTwo;
    3542:	20 e0       	ldi	r18, 0x00	; 0
    3544:	30 e0       	ldi	r19, 0x00	; 0
		#ifdef ASEBA_ASSERT
		AsebaAssert(vm, ASEBA_ASSERT_UNKNOWN_BINARY_OPERATOR);
		#endif
		return 0;
	}
}
    3546:	c9 01       	movw	r24, r18
    3548:	df 91       	pop	r29
    354a:	cf 91       	pop	r28
    354c:	08 95       	ret

0000354e <AsebaVMInit>:
#define BIT_CLR(v, b) ((v) &= (~(1 << (b))))

void AsebaVMSendExecutionStateChanged(AsebaVMState *vm);

void AsebaVMInit(AsebaVMState *vm)
{
    354e:	fc 01       	movw	r30, r24
	vm->pc = 0;
    3550:	11 8a       	std	Z+17, r1	; 0x11
    3552:	10 8a       	std	Z+16, r1	; 0x10
	vm->flags = 0;
    3554:	17 86       	std	Z+15, r1	; 0x0f
    3556:	16 86       	std	Z+14, r1	; 0x0e
	vm->breakpointsCount = 0;
    3558:	15 aa       	std	Z+53, r1	; 0x35
    355a:	14 aa       	std	Z+52, r1	; 0x34

	// fill with no event
	vm->bytecode[0] = 0;
    355c:	a4 81       	ldd	r26, Z+4	; 0x04
    355e:	b5 81       	ldd	r27, Z+5	; 0x05
    3560:	1d 92       	st	X+, r1
    3562:	1c 92       	st	X, r1
	memset(vm->variables, 0, vm->variablesSize*sizeof(sint16));
    3564:	26 81       	ldd	r18, Z+6	; 0x06
    3566:	37 81       	ldd	r19, Z+7	; 0x07
    3568:	22 0f       	add	r18, r18
    356a:	33 1f       	adc	r19, r19
    356c:	80 85       	ldd	r24, Z+8	; 0x08
    356e:	91 85       	ldd	r25, Z+9	; 0x09
    3570:	60 e0       	ldi	r22, 0x00	; 0
    3572:	70 e0       	ldi	r23, 0x00	; 0
    3574:	a9 01       	movw	r20, r18
    3576:	0e 94 ef 36 	call	0x6dde	; 0x6dde <memset>
}
    357a:	08 95       	ret

0000357c <AsebaVMGetEventAddress>:

uint16 AsebaVMGetEventAddress(AsebaVMState *vm, uint16 event)
{
    357c:	cf 93       	push	r28
    357e:	df 93       	push	r29
	uint16 eventVectorSize = vm->bytecode[0];
    3580:	fc 01       	movw	r30, r24
    3582:	a4 81       	ldd	r26, Z+4	; 0x04
    3584:	b5 81       	ldd	r27, Z+5	; 0x05
    3586:	8d 91       	ld	r24, X+
    3588:	9c 91       	ld	r25, X
    358a:	11 97       	sbiw	r26, 0x01	; 1
    358c:	ed 01       	movw	r28, r26
	uint16 i;

	// look into event vectors and if event match execute corresponding bytecode
	for (i = 1; i < eventVectorSize; i += 2)
    358e:	e1 e0       	ldi	r30, 0x01	; 1
    3590:	f0 e0       	ldi	r31, 0x00	; 0
    3592:	0f c0       	rjmp	.+30     	; 0x35b2 <AsebaVMGetEventAddress+0x36>
		if (vm->bytecode[i] == event)
    3594:	2a 81       	ldd	r18, Y+2	; 0x02
    3596:	3b 81       	ldd	r19, Y+3	; 0x03
    3598:	24 96       	adiw	r28, 0x04	; 4
    359a:	26 17       	cp	r18, r22
    359c:	37 07       	cpc	r19, r23
    359e:	41 f4       	brne	.+16     	; 0x35b0 <AsebaVMGetEventAddress+0x34>
			return vm->bytecode[i + 1];
    35a0:	31 96       	adiw	r30, 0x01	; 1
    35a2:	ee 0f       	add	r30, r30
    35a4:	ff 1f       	adc	r31, r31
    35a6:	ea 0f       	add	r30, r26
    35a8:	fb 1f       	adc	r31, r27
    35aa:	20 81       	ld	r18, Z
    35ac:	31 81       	ldd	r19, Z+1	; 0x01
    35ae:	06 c0       	rjmp	.+12     	; 0x35bc <AsebaVMGetEventAddress+0x40>
{
	uint16 eventVectorSize = vm->bytecode[0];
	uint16 i;

	// look into event vectors and if event match execute corresponding bytecode
	for (i = 1; i < eventVectorSize; i += 2)
    35b0:	32 96       	adiw	r30, 0x02	; 2
    35b2:	e8 17       	cp	r30, r24
    35b4:	f9 07       	cpc	r31, r25
    35b6:	70 f3       	brcs	.-36     	; 0x3594 <AsebaVMGetEventAddress+0x18>
		if (vm->bytecode[i] == event)
			return vm->bytecode[i + 1];
	return 0;
    35b8:	20 e0       	ldi	r18, 0x00	; 0
    35ba:	30 e0       	ldi	r19, 0x00	; 0
}
    35bc:	c9 01       	movw	r24, r18
    35be:	df 91       	pop	r29
    35c0:	cf 91       	pop	r28
    35c2:	08 95       	ret

000035c4 <AsebaVMStep>:
}

/*! Execute one bytecode of the current VM thread.
	VM must be ready for run otherwise trashes may occur. */
void AsebaVMStep(AsebaVMState *vm)
{
    35c4:	ef 92       	push	r14
    35c6:	ff 92       	push	r15
    35c8:	0f 93       	push	r16
    35ca:	1f 93       	push	r17
    35cc:	df 93       	push	r29
    35ce:	cf 93       	push	r28
    35d0:	00 d0       	rcall	.+0      	; 0x35d2 <AsebaVMStep+0xe>
    35d2:	00 d0       	rcall	.+0      	; 0x35d4 <AsebaVMStep+0x10>
    35d4:	cd b7       	in	r28, 0x3d	; 61
    35d6:	de b7       	in	r29, 0x3e	; 62
    35d8:	8c 01       	movw	r16, r24
	uint16 bytecode = vm->bytecode[vm->pc];
    35da:	dc 01       	movw	r26, r24
    35dc:	14 96       	adiw	r26, 0x04	; 4
    35de:	6d 91       	ld	r22, X+
    35e0:	7c 91       	ld	r23, X
    35e2:	15 97       	sbiw	r26, 0x05	; 5
    35e4:	50 96       	adiw	r26, 0x10	; 16
    35e6:	2d 91       	ld	r18, X+
    35e8:	3c 91       	ld	r19, X
    35ea:	51 97       	sbiw	r26, 0x11	; 17
    35ec:	f9 01       	movw	r30, r18
    35ee:	ee 0f       	add	r30, r30
    35f0:	ff 1f       	adc	r31, r31
    35f2:	e6 0f       	add	r30, r22
    35f4:	f7 1f       	adc	r31, r23
    35f6:	e0 80       	ld	r14, Z
    35f8:	f1 80       	ldd	r15, Z+1	; 0x01
	#ifdef ASEBA_ASSERT
	if (AsebaMaskIsClear(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK))
		AsebaAssert(vm, ASEBA_ASSERT_STEP_OUT_OF_RUN);
	#endif

	switch (bytecode >> 12)
    35fa:	c7 01       	movw	r24, r14
    35fc:	89 2f       	mov	r24, r25
    35fe:	99 27       	eor	r25, r25
    3600:	82 95       	swap	r24
    3602:	8f 70       	andi	r24, 0x0F	; 15
    3604:	87 30       	cpi	r24, 0x07	; 7
    3606:	91 05       	cpc	r25, r1
    3608:	09 f4       	brne	.+2      	; 0x360c <AsebaVMStep+0x48>
    360a:	63 c1       	rjmp	.+710    	; 0x38d2 <AsebaVMStep+0x30e>
    360c:	88 30       	cpi	r24, 0x08	; 8
    360e:	91 05       	cpc	r25, r1
    3610:	10 f5       	brcc	.+68     	; 0x3656 <AsebaVMStep+0x92>
    3612:	83 30       	cpi	r24, 0x03	; 3
    3614:	91 05       	cpc	r25, r1
    3616:	09 f4       	brne	.+2      	; 0x361a <AsebaVMStep+0x56>
    3618:	85 c0       	rjmp	.+266    	; 0x3724 <AsebaVMStep+0x160>
    361a:	84 30       	cpi	r24, 0x04	; 4
    361c:	91 05       	cpc	r25, r1
    361e:	48 f4       	brcc	.+18     	; 0x3632 <AsebaVMStep+0x6e>
    3620:	81 30       	cpi	r24, 0x01	; 1
    3622:	91 05       	cpc	r25, r1
    3624:	09 f4       	brne	.+2      	; 0x3628 <AsebaVMStep+0x64>
    3626:	46 c0       	rjmp	.+140    	; 0x36b4 <AsebaVMStep+0xf0>
    3628:	82 30       	cpi	r24, 0x02	; 2
    362a:	91 05       	cpc	r25, r1
    362c:	08 f0       	brcs	.+2      	; 0x3630 <AsebaVMStep+0x6c>
    362e:	61 c0       	rjmp	.+194    	; 0x36f2 <AsebaVMStep+0x12e>
    3630:	3a c0       	rjmp	.+116    	; 0x36a6 <AsebaVMStep+0xe2>
    3632:	85 30       	cpi	r24, 0x05	; 5
    3634:	91 05       	cpc	r25, r1
    3636:	09 f4       	brne	.+2      	; 0x363a <AsebaVMStep+0x76>
    3638:	b6 c0       	rjmp	.+364    	; 0x37a6 <AsebaVMStep+0x1e2>
    363a:	d8 01       	movw	r26, r16
    363c:	1c 96       	adiw	r26, 0x0c	; 12
    363e:	ed 91       	ld	r30, X+
    3640:	fc 91       	ld	r31, X
    3642:	1d 97       	sbiw	r26, 0x0d	; 13
    3644:	52 96       	adiw	r26, 0x12	; 18
    3646:	4d 91       	ld	r20, X+
    3648:	5c 91       	ld	r21, X
    364a:	53 97       	sbiw	r26, 0x13	; 19
    364c:	86 30       	cpi	r24, 0x06	; 6
    364e:	91 05       	cpc	r25, r1
    3650:	08 f0       	brcs	.+2      	; 0x3654 <AsebaVMStep+0x90>
    3652:	e4 c0       	rjmp	.+456    	; 0x381c <AsebaVMStep+0x258>
    3654:	88 c0       	rjmp	.+272    	; 0x3766 <AsebaVMStep+0x1a2>
    3656:	8b 30       	cpi	r24, 0x0B	; 11
    3658:	91 05       	cpc	r25, r1
    365a:	09 f4       	brne	.+2      	; 0x365e <AsebaVMStep+0x9a>
    365c:	eb c1       	rjmp	.+982    	; 0x3a34 <AsebaVMStep+0x470>
    365e:	8c 30       	cpi	r24, 0x0C	; 12
    3660:	91 05       	cpc	r25, r1
    3662:	a0 f4       	brcc	.+40     	; 0x368c <AsebaVMStep+0xc8>
    3664:	89 30       	cpi	r24, 0x09	; 9
    3666:	91 05       	cpc	r25, r1
    3668:	09 f4       	brne	.+2      	; 0x366c <AsebaVMStep+0xa8>
    366a:	7e c1       	rjmp	.+764    	; 0x3968 <AsebaVMStep+0x3a4>
    366c:	d8 01       	movw	r26, r16
    366e:	1c 96       	adiw	r26, 0x0c	; 12
    3670:	ed 91       	ld	r30, X+
    3672:	fc 91       	ld	r31, X
    3674:	1d 97       	sbiw	r26, 0x0d	; 13
    3676:	52 96       	adiw	r26, 0x12	; 18
    3678:	4d 91       	ld	r20, X+
    367a:	5c 91       	ld	r21, X
    367c:	53 97       	sbiw	r26, 0x13	; 19
    367e:	97 01       	movw	r18, r14
    3680:	30 70       	andi	r19, 0x00	; 0
    3682:	8a 30       	cpi	r24, 0x0A	; 10
    3684:	91 05       	cpc	r25, r1
    3686:	08 f0       	brcs	.+2      	; 0x368a <AsebaVMStep+0xc6>
    3688:	7f c1       	rjmp	.+766    	; 0x3988 <AsebaVMStep+0x3c4>
    368a:	4b c1       	rjmp	.+662    	; 0x3922 <AsebaVMStep+0x35e>
    368c:	8d 30       	cpi	r24, 0x0D	; 13
    368e:	91 05       	cpc	r25, r1
    3690:	09 f4       	brne	.+2      	; 0x3694 <AsebaVMStep+0xd0>
    3692:	05 c2       	rjmp	.+1034   	; 0x3a9e <AsebaVMStep+0x4da>
    3694:	8d 30       	cpi	r24, 0x0D	; 13
    3696:	91 05       	cpc	r25, r1
    3698:	08 f4       	brcc	.+2      	; 0x369c <AsebaVMStep+0xd8>
    369a:	f5 c1       	rjmp	.+1002   	; 0x3a86 <AsebaVMStep+0x4c2>
    369c:	8e 30       	cpi	r24, 0x0E	; 14
    369e:	91 05       	cpc	r25, r1
    36a0:	09 f0       	breq	.+2      	; 0x36a4 <AsebaVMStep+0xe0>
    36a2:	31 c2       	rjmp	.+1122   	; 0x3b06 <AsebaVMStep+0x542>
    36a4:	19 c2       	rjmp	.+1074   	; 0x3ad8 <AsebaVMStep+0x514>
	{
		// Bytecode: Stop
		case ASEBA_BYTECODE_STOP:
		{
			AsebaMaskClear(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK);
    36a6:	f8 01       	movw	r30, r16
    36a8:	86 85       	ldd	r24, Z+14	; 0x0e
    36aa:	97 85       	ldd	r25, Z+15	; 0x0f
    36ac:	8e 7f       	andi	r24, 0xFE	; 254
    36ae:	97 87       	std	Z+15, r25	; 0x0f
    36b0:	86 87       	std	Z+14, r24	; 0x0e
		}
		break;
    36b2:	29 c2       	rjmp	.+1106   	; 0x3b06 <AsebaVMStep+0x542>
			if (vm->sp + 1 >= vm->stackSize)
				AsebaAssert(vm, ASEBA_ASSERT_STACK_OVERFLOW);
			#endif

			// push value in stack
			vm->stack[++vm->sp] = value;
    36b4:	d8 01       	movw	r26, r16
    36b6:	1c 96       	adiw	r26, 0x0c	; 12
    36b8:	ed 91       	ld	r30, X+
    36ba:	fc 91       	ld	r31, X
    36bc:	1d 97       	sbiw	r26, 0x0d	; 13
    36be:	52 96       	adiw	r26, 0x12	; 18
    36c0:	8d 91       	ld	r24, X+
    36c2:	9c 91       	ld	r25, X
    36c4:	53 97       	sbiw	r26, 0x13	; 19
    36c6:	01 96       	adiw	r24, 0x01	; 1
    36c8:	53 96       	adiw	r26, 0x13	; 19
    36ca:	9c 93       	st	X, r25
    36cc:	8e 93       	st	-X, r24
    36ce:	52 97       	sbiw	r26, 0x12	; 18
    36d0:	88 0f       	add	r24, r24
    36d2:	99 1f       	adc	r25, r25
    36d4:	e8 0f       	add	r30, r24
    36d6:	f9 1f       	adc	r31, r25
		break;

		// Bytecode: Small Immediate
		case ASEBA_BYTECODE_SMALL_IMMEDIATE:
		{
			sint16 value = ((sint16)(bytecode << 4)) >> 4;
    36d8:	04 e0       	ldi	r16, 0x04	; 4
    36da:	ee 0c       	add	r14, r14
    36dc:	ff 1c       	adc	r15, r15
    36de:	0a 95       	dec	r16
    36e0:	e1 f7       	brne	.-8      	; 0x36da <AsebaVMStep+0x116>
    36e2:	14 e0       	ldi	r17, 0x04	; 4
    36e4:	f5 94       	asr	r15
    36e6:	e7 94       	ror	r14
    36e8:	1a 95       	dec	r17
    36ea:	e1 f7       	brne	.-8      	; 0x36e4 <AsebaVMStep+0x120>
			if (vm->sp + 1 >= vm->stackSize)
				AsebaAssert(vm, ASEBA_ASSERT_STACK_OVERFLOW);
			#endif

			// push value in stack
			vm->stack[++vm->sp] = value;
    36ec:	f1 82       	std	Z+1, r15	; 0x01
    36ee:	e0 82       	st	Z, r14
    36f0:	d0 c1       	rjmp	.+928    	; 0x3a92 <AsebaVMStep+0x4ce>
			if (vm->sp + 1 >= vm->stackSize)
				AsebaAssert(vm, ASEBA_ASSERT_STACK_OVERFLOW);
			#endif

			// push value in stack
			vm->stack[++vm->sp] = vm->bytecode[vm->pc + 1];
    36f2:	d8 01       	movw	r26, r16
    36f4:	1c 96       	adiw	r26, 0x0c	; 12
    36f6:	ed 91       	ld	r30, X+
    36f8:	fc 91       	ld	r31, X
    36fa:	1d 97       	sbiw	r26, 0x0d	; 13
    36fc:	52 96       	adiw	r26, 0x12	; 18
    36fe:	8d 91       	ld	r24, X+
    3700:	9c 91       	ld	r25, X
    3702:	53 97       	sbiw	r26, 0x13	; 19
    3704:	01 96       	adiw	r24, 0x01	; 1
    3706:	53 96       	adiw	r26, 0x13	; 19
    3708:	9c 93       	st	X, r25
    370a:	8e 93       	st	-X, r24
    370c:	52 97       	sbiw	r26, 0x12	; 18
    370e:	88 0f       	add	r24, r24
    3710:	99 1f       	adc	r25, r25
    3712:	e8 0f       	add	r30, r24
    3714:	f9 1f       	adc	r31, r25
    3716:	2f 5f       	subi	r18, 0xFF	; 255
    3718:	3f 4f       	sbci	r19, 0xFF	; 255
    371a:	22 0f       	add	r18, r18
    371c:	33 1f       	adc	r19, r19
    371e:	26 0f       	add	r18, r22
    3720:	37 1f       	adc	r19, r23
    3722:	71 c0       	rjmp	.+226    	; 0x3806 <AsebaVMStep+0x242>
			if (variableIndex >= vm->variablesSize)
				AsebaAssert(vm, ASEBA_ASSERT_OUT_OF_VARIABLES_BOUNDS);
			#endif

			// push value in stack
			vm->stack[++vm->sp] = vm->variables[variableIndex];
    3724:	d8 01       	movw	r26, r16
    3726:	1c 96       	adiw	r26, 0x0c	; 12
    3728:	2d 91       	ld	r18, X+
    372a:	3c 91       	ld	r19, X
    372c:	1d 97       	sbiw	r26, 0x0d	; 13
    372e:	52 96       	adiw	r26, 0x12	; 18
    3730:	8d 91       	ld	r24, X+
    3732:	9c 91       	ld	r25, X
    3734:	53 97       	sbiw	r26, 0x13	; 19
    3736:	01 96       	adiw	r24, 0x01	; 1
    3738:	53 96       	adiw	r26, 0x13	; 19
    373a:	9c 93       	st	X, r25
    373c:	8e 93       	st	-X, r24
    373e:	52 97       	sbiw	r26, 0x12	; 18
    3740:	88 0f       	add	r24, r24
    3742:	99 1f       	adc	r25, r25
    3744:	28 0f       	add	r18, r24
    3746:	39 1f       	adc	r19, r25
		break;

		// Bytecode: Load
		case ASEBA_BYTECODE_LOAD:
		{
			uint16 variableIndex = bytecode & 0x0fff;
    3748:	c7 01       	movw	r24, r14
    374a:	9f 70       	andi	r25, 0x0F	; 15
			if (variableIndex >= vm->variablesSize)
				AsebaAssert(vm, ASEBA_ASSERT_OUT_OF_VARIABLES_BOUNDS);
			#endif

			// push value in stack
			vm->stack[++vm->sp] = vm->variables[variableIndex];
    374c:	88 0f       	add	r24, r24
    374e:	99 1f       	adc	r25, r25
    3750:	18 96       	adiw	r26, 0x08	; 8
    3752:	0d 90       	ld	r0, X+
    3754:	bc 91       	ld	r27, X
    3756:	a0 2d       	mov	r26, r0
    3758:	a8 0f       	add	r26, r24
    375a:	b9 1f       	adc	r27, r25
    375c:	8d 91       	ld	r24, X+
    375e:	9c 91       	ld	r25, X
    3760:	11 97       	sbiw	r26, 0x01	; 1
    3762:	f9 01       	movw	r30, r18
    3764:	fe c0       	rjmp	.+508    	; 0x3962 <AsebaVMStep+0x39e>
		break;

		// Bytecode: Store
		case ASEBA_BYTECODE_STORE:
		{
			uint16 variableIndex = bytecode & 0x0fff;
    3766:	c7 01       	movw	r24, r14
    3768:	9f 70       	andi	r25, 0x0F	; 15
			if (variableIndex >= vm->variablesSize)
				AsebaAssert(vm, ASEBA_ASSERT_OUT_OF_VARIABLES_BOUNDS);
			#endif

			// pop value from stack
			vm->variables[variableIndex] = vm->stack[vm->sp--];
    376a:	88 0f       	add	r24, r24
    376c:	99 1f       	adc	r25, r25
    376e:	d8 01       	movw	r26, r16
    3770:	18 96       	adiw	r26, 0x08	; 8
    3772:	2d 91       	ld	r18, X+
    3774:	3c 91       	ld	r19, X
    3776:	19 97       	sbiw	r26, 0x09	; 9
    3778:	28 0f       	add	r18, r24
    377a:	39 1f       	adc	r19, r25
    377c:	ca 01       	movw	r24, r20
    377e:	88 0f       	add	r24, r24
    3780:	99 1f       	adc	r25, r25
    3782:	8e 0f       	add	r24, r30
    3784:	9f 1f       	adc	r25, r31
    3786:	fc 01       	movw	r30, r24
    3788:	80 81       	ld	r24, Z
    378a:	91 81       	ldd	r25, Z+1	; 0x01
    378c:	d9 01       	movw	r26, r18
    378e:	11 96       	adiw	r26, 0x01	; 1
    3790:	9c 93       	st	X, r25
    3792:	8e 93       	st	-X, r24
    3794:	41 50       	subi	r20, 0x01	; 1
    3796:	50 40       	sbci	r21, 0x00	; 0
    3798:	f8 01       	movw	r30, r16
    379a:	53 8b       	std	Z+19, r21	; 0x13
    379c:	42 8b       	std	Z+18, r20	; 0x12

			// increment PC
			vm->pc ++;
    379e:	80 89       	ldd	r24, Z+16	; 0x10
    37a0:	91 89       	ldd	r25, Z+17	; 0x11
    37a2:	01 96       	adiw	r24, 0x01	; 1
    37a4:	6d c1       	rjmp	.+730    	; 0x3a80 <AsebaVMStep+0x4bc>
				AsebaAssert(vm, ASEBA_ASSERT_STACK_UNDERFLOW);
			#endif

			// get indexes
			arrayIndex = bytecode & 0x0fff;
			arraySize = vm->bytecode[vm->pc + 1];
    37a6:	f9 01       	movw	r30, r18
    37a8:	31 96       	adiw	r30, 0x01	; 1
    37aa:	ee 0f       	add	r30, r30
    37ac:	ff 1f       	adc	r31, r31
    37ae:	e6 0f       	add	r30, r22
    37b0:	f7 1f       	adc	r31, r23
    37b2:	60 81       	ld	r22, Z
    37b4:	71 81       	ldd	r23, Z+1	; 0x01
			variableIndex = vm->stack[vm->sp];
    37b6:	d8 01       	movw	r26, r16
    37b8:	52 96       	adiw	r26, 0x12	; 18
    37ba:	8d 91       	ld	r24, X+
    37bc:	9c 91       	ld	r25, X
    37be:	53 97       	sbiw	r26, 0x13	; 19
    37c0:	88 0f       	add	r24, r24
    37c2:	99 1f       	adc	r25, r25
    37c4:	1c 96       	adiw	r26, 0x0c	; 12
    37c6:	ed 91       	ld	r30, X+
    37c8:	fc 91       	ld	r31, X
    37ca:	1d 97       	sbiw	r26, 0x0d	; 13
    37cc:	e8 0f       	add	r30, r24
    37ce:	f9 1f       	adc	r31, r25
    37d0:	40 81       	ld	r20, Z
    37d2:	51 81       	ldd	r21, Z+1	; 0x01

			// check variable index
			if (variableIndex >= arraySize)
    37d4:	46 17       	cp	r20, r22
    37d6:	57 07       	cpc	r21, r23
    37d8:	48 f0       	brcs	.+18     	; 0x37ec <AsebaVMStep+0x228>
			{
				uint16 buffer[3];
				buffer[0] = vm->pc;
    37da:	3a 83       	std	Y+2, r19	; 0x02
    37dc:	29 83       	std	Y+1, r18	; 0x01
				buffer[1] = arraySize;
    37de:	7c 83       	std	Y+4, r23	; 0x04
    37e0:	6b 83       	std	Y+3, r22	; 0x03
				buffer[2] = variableIndex;
    37e2:	5e 83       	std	Y+6, r21	; 0x06
    37e4:	4d 83       	std	Y+5, r20	; 0x05
				vm->flags = ASEBA_VM_STEP_BY_STEP_MASK;
    37e6:	82 e0       	ldi	r24, 0x02	; 2
    37e8:	90 e0       	ldi	r25, 0x00	; 0
    37ea:	3c c0       	rjmp	.+120    	; 0x3864 <AsebaVMStep+0x2a0>
			if (vm->sp < 0)
				AsebaAssert(vm, ASEBA_ASSERT_STACK_UNDERFLOW);
			#endif

			// get indexes
			arrayIndex = bytecode & 0x0fff;
    37ec:	c7 01       	movw	r24, r14
    37ee:	9f 70       	andi	r25, 0x0F	; 15
					AsebaVMErrorCB(vm,NULL);
				break;
			}

			// load variable
			vm->stack[vm->sp] = vm->variables[arrayIndex + variableIndex];
    37f0:	84 0f       	add	r24, r20
    37f2:	95 1f       	adc	r25, r21
    37f4:	88 0f       	add	r24, r24
    37f6:	99 1f       	adc	r25, r25
    37f8:	d8 01       	movw	r26, r16
    37fa:	18 96       	adiw	r26, 0x08	; 8
    37fc:	2d 91       	ld	r18, X+
    37fe:	3c 91       	ld	r19, X
    3800:	19 97       	sbiw	r26, 0x09	; 9
    3802:	28 0f       	add	r18, r24
    3804:	39 1f       	adc	r19, r25
    3806:	d9 01       	movw	r26, r18
    3808:	8d 91       	ld	r24, X+
    380a:	9c 91       	ld	r25, X
    380c:	11 97       	sbiw	r26, 0x01	; 1
    380e:	91 83       	std	Z+1, r25	; 0x01
    3810:	80 83       	st	Z, r24

			// increment PC
			vm->pc += 2;
    3812:	f8 01       	movw	r30, r16
    3814:	80 89       	ldd	r24, Z+16	; 0x10
    3816:	91 89       	ldd	r25, Z+17	; 0x11
    3818:	02 96       	adiw	r24, 0x02	; 2
    381a:	32 c1       	rjmp	.+612    	; 0x3a80 <AsebaVMStep+0x4bc>
				AsebaAssert(vm, ASEBA_ASSERT_STACK_UNDERFLOW);
			#endif

			// get value and indexes
			arrayIndex = bytecode & 0x0fff;
			arraySize = vm->bytecode[vm->pc + 1];
    381c:	d9 01       	movw	r26, r18
    381e:	11 96       	adiw	r26, 0x01	; 1
    3820:	aa 0f       	add	r26, r26
    3822:	bb 1f       	adc	r27, r27
    3824:	a6 0f       	add	r26, r22
    3826:	b7 1f       	adc	r27, r23
    3828:	8d 91       	ld	r24, X+
    382a:	9c 91       	ld	r25, X
			variableValue = vm->stack[vm->sp - 1];
    382c:	da 01       	movw	r26, r20
    382e:	11 97       	sbiw	r26, 0x01	; 1
    3830:	aa 0f       	add	r26, r26
    3832:	bb 1f       	adc	r27, r27
    3834:	ae 0f       	add	r26, r30
    3836:	bf 1f       	adc	r27, r31
    3838:	6d 91       	ld	r22, X+
    383a:	7c 91       	ld	r23, X
			variableIndex = (uint16)vm->stack[vm->sp];
    383c:	da 01       	movw	r26, r20
    383e:	aa 0f       	add	r26, r26
    3840:	bb 1f       	adc	r27, r27
    3842:	ae 0f       	add	r26, r30
    3844:	bf 1f       	adc	r27, r31
    3846:	4d 91       	ld	r20, X+
    3848:	5c 91       	ld	r21, X
    384a:	11 97       	sbiw	r26, 0x01	; 1

			// check variable index
			if (variableIndex >= arraySize)
    384c:	48 17       	cp	r20, r24
    384e:	59 07       	cpc	r21, r25
    3850:	10 f1       	brcs	.+68     	; 0x3896 <AsebaVMStep+0x2d2>
			{
				uint16 buffer[3];
				buffer[0] = vm->pc;
    3852:	3a 83       	std	Y+2, r19	; 0x02
    3854:	29 83       	std	Y+1, r18	; 0x01
				buffer[1] = arraySize;
    3856:	9c 83       	std	Y+4, r25	; 0x04
    3858:	8b 83       	std	Y+3, r24	; 0x03
				buffer[2] = variableIndex;
    385a:	5e 83       	std	Y+6, r21	; 0x06
    385c:	4d 83       	std	Y+5, r20	; 0x05
				vm->flags = ASEBA_VM_STEP_BY_STEP_MASK;
    385e:	82 e0       	ldi	r24, 0x02	; 2
    3860:	90 e0       	ldi	r25, 0x00	; 0
    3862:	d8 01       	movw	r26, r16
    3864:	1f 96       	adiw	r26, 0x0f	; 15
    3866:	9c 93       	st	X, r25
    3868:	8e 93       	st	-X, r24
    386a:	1e 97       	sbiw	r26, 0x0e	; 14
				AsebaSendMessageWords(vm, ASEBA_MESSAGE_ARRAY_ACCESS_OUT_OF_BOUNDS, buffer, 3);
    386c:	c8 01       	movw	r24, r16
    386e:	66 e0       	ldi	r22, 0x06	; 6
    3870:	70 e9       	ldi	r23, 0x90	; 144
    3872:	ae 01       	movw	r20, r28
    3874:	4f 5f       	subi	r20, 0xFF	; 255
    3876:	5f 4f       	sbci	r21, 0xFF	; 255
    3878:	26 e0       	ldi	r18, 0x06	; 6
    387a:	30 e0       	ldi	r19, 0x00	; 0
    387c:	0e 94 d5 17 	call	0x2faa	; 0x2faa <AsebaSendMessage>
				if(AsebaVMErrorCB)
    3880:	80 e0       	ldi	r24, 0x00	; 0
    3882:	90 e0       	ldi	r25, 0x00	; 0
    3884:	00 97       	sbiw	r24, 0x00	; 0
    3886:	09 f4       	brne	.+2      	; 0x388a <AsebaVMStep+0x2c6>
    3888:	3e c1       	rjmp	.+636    	; 0x3b06 <AsebaVMStep+0x542>
					AsebaVMErrorCB(vm,NULL);
    388a:	c8 01       	movw	r24, r16
    388c:	60 e0       	ldi	r22, 0x00	; 0
    388e:	70 e0       	ldi	r23, 0x00	; 0
    3890:	0e 94 00 00 	call	0	; 0x0 <__vectors>
    3894:	38 c1       	rjmp	.+624    	; 0x3b06 <AsebaVMStep+0x542>
			if (vm->sp < 1)
				AsebaAssert(vm, ASEBA_ASSERT_STACK_UNDERFLOW);
			#endif

			// get value and indexes
			arrayIndex = bytecode & 0x0fff;
    3896:	c7 01       	movw	r24, r14
    3898:	9f 70       	andi	r25, 0x0F	; 15
					AsebaVMErrorCB(vm,NULL);
				break;
			}

			// store variable and change sp
			vm->variables[arrayIndex + variableIndex] = variableValue;
    389a:	84 0f       	add	r24, r20
    389c:	95 1f       	adc	r25, r21
    389e:	88 0f       	add	r24, r24
    38a0:	99 1f       	adc	r25, r25
    38a2:	d8 01       	movw	r26, r16
    38a4:	18 96       	adiw	r26, 0x08	; 8
    38a6:	ed 91       	ld	r30, X+
    38a8:	fc 91       	ld	r31, X
    38aa:	19 97       	sbiw	r26, 0x09	; 9
    38ac:	e8 0f       	add	r30, r24
    38ae:	f9 1f       	adc	r31, r25
    38b0:	71 83       	std	Z+1, r23	; 0x01
    38b2:	60 83       	st	Z, r22
			vm->sp -= 2;
    38b4:	52 96       	adiw	r26, 0x12	; 18
    38b6:	8d 91       	ld	r24, X+
    38b8:	9c 91       	ld	r25, X
    38ba:	53 97       	sbiw	r26, 0x13	; 19
    38bc:	02 97       	sbiw	r24, 0x02	; 2
    38be:	53 96       	adiw	r26, 0x13	; 19
    38c0:	9c 93       	st	X, r25
    38c2:	8e 93       	st	-X, r24
    38c4:	52 97       	sbiw	r26, 0x12	; 18

			// increment PC
			vm->pc += 2;
    38c6:	50 96       	adiw	r26, 0x10	; 16
    38c8:	8d 91       	ld	r24, X+
    38ca:	9c 91       	ld	r25, X
    38cc:	51 97       	sbiw	r26, 0x11	; 17
    38ce:	02 96       	adiw	r24, 0x02	; 2
    38d0:	fe c0       	rjmp	.+508    	; 0x3ace <AsebaVMStep+0x50a>
			if (vm->sp < 0)
				AsebaAssert(vm, ASEBA_ASSERT_STACK_UNDERFLOW);
			#endif

			// get operand
			value = vm->stack[vm->sp];
    38d2:	f8 01       	movw	r30, r16
    38d4:	82 89       	ldd	r24, Z+18	; 0x12
    38d6:	93 89       	ldd	r25, Z+19	; 0x13
    38d8:	88 0f       	add	r24, r24
    38da:	99 1f       	adc	r25, r25
    38dc:	04 84       	ldd	r0, Z+12	; 0x0c
    38de:	f5 85       	ldd	r31, Z+13	; 0x0d
    38e0:	e0 2d       	mov	r30, r0
    38e2:	e8 0f       	add	r30, r24
    38e4:	f9 1f       	adc	r31, r25
    38e6:	80 81       	ld	r24, Z
    38e8:	91 81       	ldd	r25, Z+1	; 0x01

			// do operation
			opResult = AsebaVMDoUnaryOperation(vm, value, bytecode & ASEBA_UNARY_OPERATOR_MASK);
    38ea:	2f ef       	ldi	r18, 0xFF	; 255
    38ec:	e2 22       	and	r14, r18
    38ee:	ff 24       	eor	r15, r15
	}
}

static sint16 AsebaVMDoUnaryOperation(AsebaVMState *vm, sint16 value, uint16 op)
{
	switch (op)
    38f0:	a1 e0       	ldi	r26, 0x01	; 1
    38f2:	ea 16       	cp	r14, r26
    38f4:	f1 04       	cpc	r15, r1
    38f6:	49 f0       	breq	.+18     	; 0x390a <AsebaVMStep+0x346>
    38f8:	b1 e0       	ldi	r27, 0x01	; 1
    38fa:	eb 16       	cp	r14, r27
    38fc:	f1 04       	cpc	r15, r1
    38fe:	38 f0       	brcs	.+14     	; 0x390e <AsebaVMStep+0x34a>
    3900:	22 e0       	ldi	r18, 0x02	; 2
    3902:	e2 16       	cp	r14, r18
    3904:	f1 04       	cpc	r15, r1
    3906:	51 f4       	brne	.+20     	; 0x391c <AsebaVMStep+0x358>
    3908:	06 c0       	rjmp	.+12     	; 0x3916 <AsebaVMStep+0x352>
	{
		case ASEBA_UNARY_OP_SUB: return -value;
		case ASEBA_UNARY_OP_ABS: return value >= 0 ? value : -value;
    390a:	97 ff       	sbrs	r25, 7
    390c:	2a c0       	rjmp	.+84     	; 0x3962 <AsebaVMStep+0x39e>
    390e:	90 95       	com	r25
    3910:	81 95       	neg	r24
    3912:	9f 4f       	sbci	r25, 0xFF	; 255
    3914:	26 c0       	rjmp	.+76     	; 0x3962 <AsebaVMStep+0x39e>
		case ASEBA_UNARY_OP_BIT_NOT: return ~value;
    3916:	80 95       	com	r24
    3918:	90 95       	com	r25
    391a:	23 c0       	rjmp	.+70     	; 0x3962 <AsebaVMStep+0x39e>

		default:
		#ifdef ASEBA_ASSERT
		AsebaAssert(vm, ASEBA_ASSERT_UNKNOWN_UNARY_OPERATOR);
		#endif
		return 0;
    391c:	80 e0       	ldi	r24, 0x00	; 0
    391e:	90 e0       	ldi	r25, 0x00	; 0
    3920:	20 c0       	rjmp	.+64     	; 0x3962 <AsebaVMStep+0x39e>
			if (vm->sp < 1)
				AsebaAssert(vm, ASEBA_ASSERT_STACK_UNDERFLOW);
			#endif

			// get operands
			valueOne = vm->stack[vm->sp - 1];
    3922:	da 01       	movw	r26, r20
    3924:	11 97       	sbiw	r26, 0x01	; 1
    3926:	aa 0f       	add	r26, r26
    3928:	bb 1f       	adc	r27, r27
    392a:	ae 0f       	add	r26, r30
    392c:	bf 1f       	adc	r27, r31
			valueTwo = vm->stack[vm->sp];

			// do operation
			opResult = AsebaVMDoBinaryOperation(vm, valueOne, valueTwo, bytecode & ASEBA_BINARY_OPERATOR_MASK);
    392e:	6d 91       	ld	r22, X+
    3930:	7c 91       	ld	r23, X
				AsebaAssert(vm, ASEBA_ASSERT_STACK_UNDERFLOW);
			#endif

			// get operands
			valueOne = vm->stack[vm->sp - 1];
			valueTwo = vm->stack[vm->sp];
    3932:	da 01       	movw	r26, r20
    3934:	aa 0f       	add	r26, r26
    3936:	bb 1f       	adc	r27, r27
    3938:	ae 0f       	add	r26, r30
    393a:	bf 1f       	adc	r27, r31

			// do operation
			opResult = AsebaVMDoBinaryOperation(vm, valueOne, valueTwo, bytecode & ASEBA_BINARY_OPERATOR_MASK);
    393c:	4d 91       	ld	r20, X+
    393e:	5c 91       	ld	r21, X
    3940:	c8 01       	movw	r24, r16
    3942:	0e 94 0e 1a 	call	0x341c	; 0x341c <AsebaVMDoBinaryOperation>

			// write result
			vm->sp--;
    3946:	f8 01       	movw	r30, r16
    3948:	22 89       	ldd	r18, Z+18	; 0x12
    394a:	33 89       	ldd	r19, Z+19	; 0x13
    394c:	21 50       	subi	r18, 0x01	; 1
    394e:	30 40       	sbci	r19, 0x00	; 0
    3950:	33 8b       	std	Z+19, r19	; 0x13
    3952:	22 8b       	std	Z+18, r18	; 0x12
			vm->stack[vm->sp] = opResult;
    3954:	22 0f       	add	r18, r18
    3956:	33 1f       	adc	r19, r19
    3958:	04 84       	ldd	r0, Z+12	; 0x0c
    395a:	f5 85       	ldd	r31, Z+13	; 0x0d
    395c:	e0 2d       	mov	r30, r0
    395e:	e2 0f       	add	r30, r18
    3960:	f3 1f       	adc	r31, r19
    3962:	91 83       	std	Z+1, r25	; 0x01
    3964:	80 83       	st	Z, r24
    3966:	94 c0       	rjmp	.+296    	; 0x3a90 <AsebaVMStep+0x4cc>
		break;

		// Bytecode: Jump
		case ASEBA_BYTECODE_JUMP:
		{
			sint16 disp = ((sint16)(bytecode << 4)) >> 4;
    3968:	54 e0       	ldi	r21, 0x04	; 4
    396a:	ee 0c       	add	r14, r14
    396c:	ff 1c       	adc	r15, r15
    396e:	5a 95       	dec	r21
    3970:	e1 f7       	brne	.-8      	; 0x396a <AsebaVMStep+0x3a6>
    3972:	44 e0       	ldi	r20, 0x04	; 4
    3974:	f5 94       	asr	r15
    3976:	e7 94       	ror	r14
    3978:	4a 95       	dec	r20
    397a:	e1 f7       	brne	.-8      	; 0x3974 <AsebaVMStep+0x3b0>
			if ((vm->pc + disp < 0) || (vm->pc + disp >=  vm->bytecodeSize))
				AsebaAssert(vm, ASEBA_ASSERT_OUT_OF_BYTECODE_BOUNDS);
			#endif

			// do jump
			vm->pc += disp;
    397c:	e2 0e       	add	r14, r18
    397e:	f3 1e       	adc	r15, r19
    3980:	f8 01       	movw	r30, r16
    3982:	f1 8a       	std	Z+17, r15	; 0x11
    3984:	e0 8a       	std	Z+16, r14	; 0x10
		}
		break;
    3986:	bf c0       	rjmp	.+382    	; 0x3b06 <AsebaVMStep+0x542>
			if (vm->sp < 1)
				AsebaAssert(vm, ASEBA_ASSERT_STACK_OVERFLOW);
			#endif

			// evaluate condition
			valueOne = vm->stack[vm->sp - 1];
    3988:	da 01       	movw	r26, r20
    398a:	11 97       	sbiw	r26, 0x01	; 1
    398c:	aa 0f       	add	r26, r26
    398e:	bb 1f       	adc	r27, r27
    3990:	ae 0f       	add	r26, r30
    3992:	bf 1f       	adc	r27, r31
			valueTwo = vm->stack[vm->sp];
			conditionResult = AsebaVMDoBinaryOperation(vm, valueOne, valueTwo, bytecode & ASEBA_BINARY_OPERATOR_MASK);
    3994:	6d 91       	ld	r22, X+
    3996:	7c 91       	ld	r23, X
				AsebaAssert(vm, ASEBA_ASSERT_STACK_OVERFLOW);
			#endif

			// evaluate condition
			valueOne = vm->stack[vm->sp - 1];
			valueTwo = vm->stack[vm->sp];
    3998:	da 01       	movw	r26, r20
    399a:	aa 0f       	add	r26, r26
    399c:	bb 1f       	adc	r27, r27
    399e:	ae 0f       	add	r26, r30
    39a0:	bf 1f       	adc	r27, r31
			conditionResult = AsebaVMDoBinaryOperation(vm, valueOne, valueTwo, bytecode & ASEBA_BINARY_OPERATOR_MASK);
    39a2:	4d 91       	ld	r20, X+
    39a4:	5c 91       	ld	r21, X
    39a6:	c8 01       	movw	r24, r16
    39a8:	0e 94 0e 1a 	call	0x341c	; 0x341c <AsebaVMDoBinaryOperation>
			vm->sp -= 2;
    39ac:	d8 01       	movw	r26, r16
    39ae:	52 96       	adiw	r26, 0x12	; 18
    39b0:	2d 91       	ld	r18, X+
    39b2:	3c 91       	ld	r19, X
    39b4:	53 97       	sbiw	r26, 0x13	; 19
    39b6:	22 50       	subi	r18, 0x02	; 2
    39b8:	30 40       	sbci	r19, 0x00	; 0
    39ba:	53 96       	adiw	r26, 0x13	; 19
    39bc:	3c 93       	st	X, r19
    39be:	2e 93       	st	-X, r18
    39c0:	52 97       	sbiw	r26, 0x12	; 18

			// is the condition really true ?
			if (conditionResult && !(GET_BIT(bytecode, ASEBA_IF_IS_WHEN_BIT) && GET_BIT(bytecode, ASEBA_IF_WAS_TRUE_BIT)))
    39c2:	00 97       	sbiw	r24, 0x00	; 0
    39c4:	21 f0       	breq	.+8      	; 0x39ce <AsebaVMStep+0x40a>
    39c6:	f0 fe       	sbrs	r15, 0
    39c8:	12 c0       	rjmp	.+36     	; 0x39ee <AsebaVMStep+0x42a>
    39ca:	f1 fe       	sbrs	r15, 1
    39cc:	10 c0       	rjmp	.+32     	; 0x39ee <AsebaVMStep+0x42a>
				disp = 2;
			}
			else
			{
				// if false disp
				disp = (sint16)vm->bytecode[vm->pc + 1];
    39ce:	f8 01       	movw	r30, r16
    39d0:	44 81       	ldd	r20, Z+4	; 0x04
    39d2:	55 81       	ldd	r21, Z+5	; 0x05
    39d4:	60 89       	ldd	r22, Z+16	; 0x10
    39d6:	71 89       	ldd	r23, Z+17	; 0x11
    39d8:	fb 01       	movw	r30, r22
    39da:	31 96       	adiw	r30, 0x01	; 1
    39dc:	ee 0f       	add	r30, r30
    39de:	ff 1f       	adc	r31, r31
    39e0:	e4 0f       	add	r30, r20
    39e2:	f5 1f       	adc	r31, r21
    39e4:	20 81       	ld	r18, Z
    39e6:	31 81       	ldd	r19, Z+1	; 0x01
			}

			// write back condition result
			if (conditionResult)
    39e8:	00 97       	sbiw	r24, 0x00	; 0
    39ea:	a1 f0       	breq	.+40     	; 0x3a14 <AsebaVMStep+0x450>
    39ec:	02 c0       	rjmp	.+4      	; 0x39f2 <AsebaVMStep+0x42e>
			valueTwo = vm->stack[vm->sp];
			conditionResult = AsebaVMDoBinaryOperation(vm, valueOne, valueTwo, bytecode & ASEBA_BINARY_OPERATOR_MASK);
			vm->sp -= 2;

			// is the condition really true ?
			if (conditionResult && !(GET_BIT(bytecode, ASEBA_IF_IS_WHEN_BIT) && GET_BIT(bytecode, ASEBA_IF_WAS_TRUE_BIT)))
    39ee:	22 e0       	ldi	r18, 0x02	; 2
    39f0:	30 e0       	ldi	r19, 0x00	; 0
				disp = (sint16)vm->bytecode[vm->pc + 1];
			}

			// write back condition result
			if (conditionResult)
				BIT_SET(vm->bytecode[vm->pc], ASEBA_IF_WAS_TRUE_BIT);
    39f2:	d8 01       	movw	r26, r16
    39f4:	50 96       	adiw	r26, 0x10	; 16
    39f6:	8d 91       	ld	r24, X+
    39f8:	9c 91       	ld	r25, X
    39fa:	51 97       	sbiw	r26, 0x11	; 17
    39fc:	88 0f       	add	r24, r24
    39fe:	99 1f       	adc	r25, r25
    3a00:	14 96       	adiw	r26, 0x04	; 4
    3a02:	ed 91       	ld	r30, X+
    3a04:	fc 91       	ld	r31, X
    3a06:	15 97       	sbiw	r26, 0x05	; 5
    3a08:	e8 0f       	add	r30, r24
    3a0a:	f9 1f       	adc	r31, r25
    3a0c:	80 81       	ld	r24, Z
    3a0e:	91 81       	ldd	r25, Z+1	; 0x01
    3a10:	92 60       	ori	r25, 0x02	; 2
    3a12:	08 c0       	rjmp	.+16     	; 0x3a24 <AsebaVMStep+0x460>
			else
				BIT_CLR(vm->bytecode[vm->pc], ASEBA_IF_WAS_TRUE_BIT);
    3a14:	fb 01       	movw	r30, r22
    3a16:	ee 0f       	add	r30, r30
    3a18:	ff 1f       	adc	r31, r31
    3a1a:	e4 0f       	add	r30, r20
    3a1c:	f5 1f       	adc	r31, r21
    3a1e:	80 81       	ld	r24, Z
    3a20:	91 81       	ldd	r25, Z+1	; 0x01
    3a22:	9d 7f       	andi	r25, 0xFD	; 253
    3a24:	91 83       	std	Z+1, r25	; 0x01
    3a26:	80 83       	st	Z, r24
			if ((vm->pc + disp < 0) || (vm->pc + disp >=  vm->bytecodeSize))
				AsebaAssert(vm, ASEBA_ASSERT_OUT_OF_BYTECODE_BOUNDS);
			#endif

			// do branch
			vm->pc += disp;
    3a28:	f8 01       	movw	r30, r16
    3a2a:	80 89       	ldd	r24, Z+16	; 0x10
    3a2c:	91 89       	ldd	r25, Z+17	; 0x11
    3a2e:	82 0f       	add	r24, r18
    3a30:	93 1f       	adc	r25, r19
    3a32:	26 c0       	rjmp	.+76     	; 0x3a80 <AsebaVMStep+0x4bc>

			#ifdef ASEBA_ASSERT
			if (length > ASEBA_MAX_PACKET_SIZE - 6)
				AsebaAssert(vm, ASEBA_ASSERT_EMIT_BUFFER_TOO_LONG);
			#endif
			AsebaSendMessageWords(vm, bytecode & 0x0fff, vm->variables + start, length);
    3a34:	f7 01       	movw	r30, r14
    3a36:	ff 70       	andi	r31, 0x0F	; 15

		// Bytecode: Emit
		case ASEBA_BYTECODE_EMIT:
		{
			// emit event
			uint16 start = vm->bytecode[vm->pc + 1];
    3a38:	d9 01       	movw	r26, r18
    3a3a:	11 96       	adiw	r26, 0x01	; 1
    3a3c:	aa 0f       	add	r26, r26
    3a3e:	bb 1f       	adc	r27, r27
    3a40:	a6 0f       	add	r26, r22
    3a42:	b7 1f       	adc	r27, r23

			#ifdef ASEBA_ASSERT
			if (length > ASEBA_MAX_PACKET_SIZE - 6)
				AsebaAssert(vm, ASEBA_ASSERT_EMIT_BUFFER_TOO_LONG);
			#endif
			AsebaSendMessageWords(vm, bytecode & 0x0fff, vm->variables + start, length);
    3a44:	8d 91       	ld	r24, X+
    3a46:	9c 91       	ld	r25, X
    3a48:	88 0f       	add	r24, r24
    3a4a:	99 1f       	adc	r25, r25
    3a4c:	d8 01       	movw	r26, r16
    3a4e:	18 96       	adiw	r26, 0x08	; 8
    3a50:	4d 91       	ld	r20, X+
    3a52:	5c 91       	ld	r21, X
    3a54:	19 97       	sbiw	r26, 0x09	; 9
    3a56:	48 0f       	add	r20, r24
    3a58:	59 1f       	adc	r21, r25
		// Bytecode: Emit
		case ASEBA_BYTECODE_EMIT:
		{
			// emit event
			uint16 start = vm->bytecode[vm->pc + 1];
			uint16 length = vm->bytecode[vm->pc + 2];
    3a5a:	2e 5f       	subi	r18, 0xFE	; 254
    3a5c:	3f 4f       	sbci	r19, 0xFF	; 255
    3a5e:	22 0f       	add	r18, r18
    3a60:	33 1f       	adc	r19, r19
    3a62:	26 0f       	add	r18, r22
    3a64:	37 1f       	adc	r19, r23

			#ifdef ASEBA_ASSERT
			if (length > ASEBA_MAX_PACKET_SIZE - 6)
				AsebaAssert(vm, ASEBA_ASSERT_EMIT_BUFFER_TOO_LONG);
			#endif
			AsebaSendMessageWords(vm, bytecode & 0x0fff, vm->variables + start, length);
    3a66:	d9 01       	movw	r26, r18
    3a68:	2d 91       	ld	r18, X+
    3a6a:	3c 91       	ld	r19, X
    3a6c:	22 0f       	add	r18, r18
    3a6e:	33 1f       	adc	r19, r19
    3a70:	c8 01       	movw	r24, r16
    3a72:	bf 01       	movw	r22, r30
    3a74:	0e 94 d5 17 	call	0x2faa	; 0x2faa <AsebaSendMessage>

			// increment PC
			vm->pc += 3;
    3a78:	f8 01       	movw	r30, r16
    3a7a:	80 89       	ldd	r24, Z+16	; 0x10
    3a7c:	91 89       	ldd	r25, Z+17	; 0x11
    3a7e:	03 96       	adiw	r24, 0x03	; 3
    3a80:	91 8b       	std	Z+17, r25	; 0x11
    3a82:	80 8b       	std	Z+16, r24	; 0x10
		}
		break;
    3a84:	40 c0       	rjmp	.+128    	; 0x3b06 <AsebaVMStep+0x542>

		// Bytecode: Call
		case ASEBA_BYTECODE_NATIVE_CALL:
		{
			// call native function
			AsebaNativeFunction(vm, bytecode & 0x0fff);
    3a86:	b7 01       	movw	r22, r14
    3a88:	7f 70       	andi	r23, 0x0F	; 15
    3a8a:	c8 01       	movw	r24, r16
    3a8c:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <AsebaNativeFunction>

			// increment PC
			vm->pc ++;
    3a90:	d8 01       	movw	r26, r16
    3a92:	50 96       	adiw	r26, 0x10	; 16
    3a94:	8d 91       	ld	r24, X+
    3a96:	9c 91       	ld	r25, X
    3a98:	51 97       	sbiw	r26, 0x11	; 17
    3a9a:	01 96       	adiw	r24, 0x01	; 1
    3a9c:	18 c0       	rjmp	.+48     	; 0x3ace <AsebaVMStep+0x50a>
		case ASEBA_BYTECODE_SUB_CALL:
		{
			uint16 dest = bytecode & 0x0fff;

			// store return value on stack
			vm->stack[++vm->sp] = vm->pc + 1;
    3a9e:	d8 01       	movw	r26, r16
    3aa0:	1c 96       	adiw	r26, 0x0c	; 12
    3aa2:	ed 91       	ld	r30, X+
    3aa4:	fc 91       	ld	r31, X
    3aa6:	1d 97       	sbiw	r26, 0x0d	; 13
    3aa8:	52 96       	adiw	r26, 0x12	; 18
    3aaa:	8d 91       	ld	r24, X+
    3aac:	9c 91       	ld	r25, X
    3aae:	53 97       	sbiw	r26, 0x13	; 19
    3ab0:	01 96       	adiw	r24, 0x01	; 1
    3ab2:	53 96       	adiw	r26, 0x13	; 19
    3ab4:	9c 93       	st	X, r25
    3ab6:	8e 93       	st	-X, r24
    3ab8:	52 97       	sbiw	r26, 0x12	; 18
    3aba:	88 0f       	add	r24, r24
    3abc:	99 1f       	adc	r25, r25
    3abe:	e8 0f       	add	r30, r24
    3ac0:	f9 1f       	adc	r31, r25
    3ac2:	2f 5f       	subi	r18, 0xFF	; 255
    3ac4:	3f 4f       	sbci	r19, 0xFF	; 255
    3ac6:	31 83       	std	Z+1, r19	; 0x01
    3ac8:	20 83       	st	Z, r18
		break;

		// Bytecode: Subroutine call
		case ASEBA_BYTECODE_SUB_CALL:
		{
			uint16 dest = bytecode & 0x0fff;
    3aca:	c7 01       	movw	r24, r14
    3acc:	9f 70       	andi	r25, 0x0F	; 15

			// store return value on stack
			vm->stack[++vm->sp] = vm->pc + 1;

			// jump
			vm->pc = dest;
    3ace:	51 96       	adiw	r26, 0x11	; 17
    3ad0:	9c 93       	st	X, r25
    3ad2:	8e 93       	st	-X, r24
    3ad4:	50 97       	sbiw	r26, 0x10	; 16
		}
		break;
    3ad6:	17 c0       	rjmp	.+46     	; 0x3b06 <AsebaVMStep+0x542>

		// Bytecode: Subroutine return
		case ASEBA_BYTECODE_SUB_RET:
		{
			// do return
			vm->pc = vm->stack[vm->sp--];
    3ad8:	f8 01       	movw	r30, r16
    3ada:	82 89       	ldd	r24, Z+18	; 0x12
    3adc:	93 89       	ldd	r25, Z+19	; 0x13
    3ade:	9c 01       	movw	r18, r24
    3ae0:	22 0f       	add	r18, r18
    3ae2:	33 1f       	adc	r19, r19
    3ae4:	04 84       	ldd	r0, Z+12	; 0x0c
    3ae6:	f5 85       	ldd	r31, Z+13	; 0x0d
    3ae8:	e0 2d       	mov	r30, r0
    3aea:	e2 0f       	add	r30, r18
    3aec:	f3 1f       	adc	r31, r19
    3aee:	20 81       	ld	r18, Z
    3af0:	31 81       	ldd	r19, Z+1	; 0x01
    3af2:	d8 01       	movw	r26, r16
    3af4:	51 96       	adiw	r26, 0x11	; 17
    3af6:	3c 93       	st	X, r19
    3af8:	2e 93       	st	-X, r18
    3afa:	50 97       	sbiw	r26, 0x10	; 16
    3afc:	01 97       	sbiw	r24, 0x01	; 1
    3afe:	53 96       	adiw	r26, 0x13	; 19
    3b00:	9c 93       	st	X, r25
    3b02:	8e 93       	st	-X, r24
    3b04:	52 97       	sbiw	r26, 0x12	; 18
		#ifdef ASEBA_ASSERT
		AsebaAssert(vm, ASEBA_ASSERT_UNKNOWN_BYTECODE);
		#endif
		break;
	} // switch bytecode...
}
    3b06:	26 96       	adiw	r28, 0x06	; 6
    3b08:	0f b6       	in	r0, 0x3f	; 63
    3b0a:	f8 94       	cli
    3b0c:	de bf       	out	0x3e, r29	; 62
    3b0e:	0f be       	out	0x3f, r0	; 63
    3b10:	cd bf       	out	0x3d, r28	; 61
    3b12:	cf 91       	pop	r28
    3b14:	df 91       	pop	r29
    3b16:	1f 91       	pop	r17
    3b18:	0f 91       	pop	r16
    3b1a:	ff 90       	pop	r15
    3b1c:	ef 90       	pop	r14
    3b1e:	08 95       	ret

00003b20 <AsebaVMEmitNodeSpecificError>:

void AsebaVMEmitNodeSpecificError(AsebaVMState *vm, const char* message)
{
    3b20:	6f 92       	push	r6
    3b22:	7f 92       	push	r7
    3b24:	8f 92       	push	r8
    3b26:	9f 92       	push	r9
    3b28:	af 92       	push	r10
    3b2a:	bf 92       	push	r11
    3b2c:	cf 92       	push	r12
    3b2e:	df 92       	push	r13
    3b30:	ef 92       	push	r14
    3b32:	ff 92       	push	r15
    3b34:	0f 93       	push	r16
    3b36:	1f 93       	push	r17
    3b38:	df 93       	push	r29
    3b3a:	cf 93       	push	r28
    3b3c:	cd b7       	in	r28, 0x3d	; 61
    3b3e:	de b7       	in	r29, 0x3e	; 62
    3b40:	7c 01       	movw	r14, r24
    3b42:	4b 01       	movw	r8, r22
	((uint16*)buffer)[0] = bswap16(vm->pc);
	buffer[2] = (uint8)msgLen;
	memcpy(buffer+3, message, msgLen);

	AsebaSendMessage(vm, ASEBA_MESSAGE_NODE_SPECIFIC_ERROR, buffer, msgLen+3);
}
    3b44:	6d b6       	in	r6, 0x3d	; 61
    3b46:	7e b6       	in	r7, 0x3e	; 62
	} // switch bytecode...
}

void AsebaVMEmitNodeSpecificError(AsebaVMState *vm, const char* message)
{
	uint16 msgLen = strlen(message);
    3b48:	db 01       	movw	r26, r22
    3b4a:	0d 90       	ld	r0, X+
    3b4c:	00 20       	and	r0, r0
    3b4e:	e9 f7       	brne	.-6      	; 0x3b4a <AsebaVMEmitNodeSpecificError+0x2a>
    3b50:	8d 01       	movw	r16, r26
    3b52:	01 50       	subi	r16, 0x01	; 1
    3b54:	10 40       	sbci	r17, 0x00	; 0
    3b56:	06 1b       	sub	r16, r22
    3b58:	17 0b       	sbc	r17, r23
#if defined(__GNUC__)
	uint8 buffer[msgLen+3];
    3b5a:	63 e0       	ldi	r22, 0x03	; 3
    3b5c:	a6 2e       	mov	r10, r22
    3b5e:	b1 2c       	mov	r11, r1
    3b60:	a0 0e       	add	r10, r16
    3b62:	b1 1e       	adc	r11, r17
    3b64:	ed b7       	in	r30, 0x3d	; 61
    3b66:	fe b7       	in	r31, 0x3e	; 62
    3b68:	ea 19       	sub	r30, r10
    3b6a:	fb 09       	sbc	r31, r11
    3b6c:	0f b6       	in	r0, 0x3f	; 63
    3b6e:	f8 94       	cli
    3b70:	fe bf       	out	0x3e, r31	; 62
    3b72:	0f be       	out	0x3f, r0	; 63
    3b74:	ed bf       	out	0x3d, r30	; 61
    3b76:	cd b6       	in	r12, 0x3d	; 61
    3b78:	de b6       	in	r13, 0x3e	; 62
    3b7a:	08 94       	sec
    3b7c:	c1 1c       	adc	r12, r1
    3b7e:	d1 1c       	adc	r13, r1
	uint8 * buffer = _alloca(msgLen+3);
#else
	#error "Please provide a stack memory allocator for your compiler"
#endif

	if (AsebaVMErrorCB)
    3b80:	80 e0       	ldi	r24, 0x00	; 0
    3b82:	90 e0       	ldi	r25, 0x00	; 0
    3b84:	00 97       	sbiw	r24, 0x00	; 0
    3b86:	21 f0       	breq	.+8      	; 0x3b90 <AsebaVMEmitNodeSpecificError+0x70>
		AsebaVMErrorCB(vm, message);
    3b88:	c7 01       	movw	r24, r14
    3b8a:	b4 01       	movw	r22, r8
    3b8c:	0e 94 00 00 	call	0	; 0x0 <__vectors>

	vm->flags = ASEBA_VM_STEP_BY_STEP_MASK;
    3b90:	82 e0       	ldi	r24, 0x02	; 2
    3b92:	90 e0       	ldi	r25, 0x00	; 0
    3b94:	d7 01       	movw	r26, r14
    3b96:	1f 96       	adiw	r26, 0x0f	; 15
    3b98:	9c 93       	st	X, r25
    3b9a:	8e 93       	st	-X, r24
    3b9c:	1e 97       	sbiw	r26, 0x0e	; 14

	((uint16*)buffer)[0] = bswap16(vm->pc);
    3b9e:	50 96       	adiw	r26, 0x10	; 16
    3ba0:	8d 91       	ld	r24, X+
    3ba2:	9c 91       	ld	r25, X
    3ba4:	51 97       	sbiw	r26, 0x11	; 17
    3ba6:	f6 01       	movw	r30, r12
    3ba8:	91 83       	std	Z+1, r25	; 0x01
    3baa:	80 83       	st	Z, r24
	buffer[2] = (uint8)msgLen;
    3bac:	02 83       	std	Z+2, r16	; 0x02
	memcpy(buffer+3, message, msgLen);
    3bae:	96 01       	movw	r18, r12
    3bb0:	2d 5f       	subi	r18, 0xFD	; 253
    3bb2:	3f 4f       	sbci	r19, 0xFF	; 255
    3bb4:	c9 01       	movw	r24, r18
    3bb6:	b4 01       	movw	r22, r8
    3bb8:	a8 01       	movw	r20, r16
    3bba:	0e 94 e6 36 	call	0x6dcc	; 0x6dcc <memcpy>

	AsebaSendMessage(vm, ASEBA_MESSAGE_NODE_SPECIFIC_ERROR, buffer, msgLen+3);
    3bbe:	c7 01       	movw	r24, r14
    3bc0:	69 e0       	ldi	r22, 0x09	; 9
    3bc2:	70 e9       	ldi	r23, 0x90	; 144
    3bc4:	a6 01       	movw	r20, r12
    3bc6:	95 01       	movw	r18, r10
    3bc8:	0e 94 d5 17 	call	0x2faa	; 0x2faa <AsebaSendMessage>
}
    3bcc:	0f b6       	in	r0, 0x3f	; 63
    3bce:	f8 94       	cli
    3bd0:	7e be       	out	0x3e, r7	; 62
    3bd2:	0f be       	out	0x3f, r0	; 63
    3bd4:	6d be       	out	0x3d, r6	; 61
    3bd6:	cf 91       	pop	r28
    3bd8:	df 91       	pop	r29
    3bda:	1f 91       	pop	r17
    3bdc:	0f 91       	pop	r16
    3bde:	ff 90       	pop	r15
    3be0:	ef 90       	pop	r14
    3be2:	df 90       	pop	r13
    3be4:	cf 90       	pop	r12
    3be6:	bf 90       	pop	r11
    3be8:	af 90       	pop	r10
    3bea:	9f 90       	pop	r9
    3bec:	8f 90       	pop	r8
    3bee:	7f 90       	pop	r7
    3bf0:	6f 90       	pop	r6
    3bf2:	08 95       	ret

00003bf4 <AsebaVMCheckBreakpoint>:

/*! Execute on bytecode of the current VM thread and check for potential breakpoints.
	Return 1 if breakpoint was seen, 0 otherwise.
	VM must be ready for run otherwise trashes may occur. */
uint16 AsebaVMCheckBreakpoint(AsebaVMState *vm)
{
    3bf4:	fc 01       	movw	r30, r24
	uint16 i;
	for (i = 0; i < vm->breakpointsCount; i++)
    3bf6:	24 a9       	ldd	r18, Z+52	; 0x34
    3bf8:	35 a9       	ldd	r19, Z+53	; 0x35
}

/*! Execute on bytecode of the current VM thread and check for potential breakpoints.
	Return 1 if breakpoint was seen, 0 otherwise.
	VM must be ready for run otherwise trashes may occur. */
uint16 AsebaVMCheckBreakpoint(AsebaVMState *vm)
    3bfa:	dc 01       	movw	r26, r24
    3bfc:	54 96       	adiw	r26, 0x14	; 20
{
	uint16 i;
	for (i = 0; i < vm->breakpointsCount; i++)
    3bfe:	80 e0       	ldi	r24, 0x00	; 0
    3c00:	90 e0       	ldi	r25, 0x00	; 0
    3c02:	10 c0       	rjmp	.+32     	; 0x3c24 <AsebaVMCheckBreakpoint+0x30>
	{
		if (vm->breakpoints[i] == vm->pc)
    3c04:	6d 91       	ld	r22, X+
    3c06:	7d 91       	ld	r23, X+
    3c08:	40 89       	ldd	r20, Z+16	; 0x10
    3c0a:	51 89       	ldd	r21, Z+17	; 0x11
    3c0c:	64 17       	cp	r22, r20
    3c0e:	75 07       	cpc	r23, r21
    3c10:	41 f4       	brne	.+16     	; 0x3c22 <AsebaVMCheckBreakpoint+0x2e>
		{
			AsebaMaskSet(vm->flags, ASEBA_VM_STEP_BY_STEP_MASK);
    3c12:	86 85       	ldd	r24, Z+14	; 0x0e
    3c14:	97 85       	ldd	r25, Z+15	; 0x0f
    3c16:	82 60       	ori	r24, 0x02	; 2
    3c18:	97 87       	std	Z+15, r25	; 0x0f
    3c1a:	86 87       	std	Z+14, r24	; 0x0e
			return 1;
    3c1c:	21 e0       	ldi	r18, 0x01	; 1
    3c1e:	30 e0       	ldi	r19, 0x00	; 0
    3c20:	06 c0       	rjmp	.+12     	; 0x3c2e <AsebaVMCheckBreakpoint+0x3a>
	Return 1 if breakpoint was seen, 0 otherwise.
	VM must be ready for run otherwise trashes may occur. */
uint16 AsebaVMCheckBreakpoint(AsebaVMState *vm)
{
	uint16 i;
	for (i = 0; i < vm->breakpointsCount; i++)
    3c22:	01 96       	adiw	r24, 0x01	; 1
    3c24:	82 17       	cp	r24, r18
    3c26:	93 07       	cpc	r25, r19
    3c28:	68 f3       	brcs	.-38     	; 0x3c04 <AsebaVMCheckBreakpoint+0x10>
			AsebaMaskSet(vm->flags, ASEBA_VM_STEP_BY_STEP_MASK);
			return 1;
		}
	}

	return 0;
    3c2a:	20 e0       	ldi	r18, 0x00	; 0
    3c2c:	30 e0       	ldi	r19, 0x00	; 0
}
    3c2e:	c9 01       	movw	r24, r18
    3c30:	08 95       	ret

00003c32 <AsebaDebugBareRun>:

/*! Run without support of breakpoints.
	Check ASEBA_VM_EVENT_RUNNING_MASK to exit on interrupts or stepsLimit if > 0. */
void AsebaDebugBareRun(AsebaVMState *vm, uint16 stepsLimit)
{
    3c32:	0f 93       	push	r16
    3c34:	1f 93       	push	r17
    3c36:	cf 93       	push	r28
    3c38:	df 93       	push	r29
    3c3a:	ec 01       	movw	r28, r24
    3c3c:	8b 01       	movw	r16, r22
	AsebaMaskSet(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK);
    3c3e:	8e 85       	ldd	r24, Y+14	; 0x0e
    3c40:	9f 85       	ldd	r25, Y+15	; 0x0f
    3c42:	84 60       	ori	r24, 0x04	; 4
    3c44:	9f 87       	std	Y+15, r25	; 0x0f
    3c46:	8e 87       	std	Y+14, r24	; 0x0e

	if (stepsLimit > 0)
    3c48:	61 15       	cp	r22, r1
    3c4a:	71 05       	cpc	r23, r1
    3c4c:	a1 f0       	breq	.+40     	; 0x3c76 <AsebaDebugBareRun+0x44>
    3c4e:	05 c0       	rjmp	.+10     	; 0x3c5a <AsebaDebugBareRun+0x28>
		while (AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK) &&
			AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK) &&
			stepsLimit
		)
		{
			AsebaVMStep(vm);
    3c50:	ce 01       	movw	r24, r28
    3c52:	0e 94 e2 1a 	call	0x35c4	; 0x35c4 <AsebaVMStep>
			stepsLimit--;
    3c56:	01 50       	subi	r16, 0x01	; 1
    3c58:	10 40       	sbci	r17, 0x00	; 0
	return 0;
}

/*! Run without support of breakpoints.
	Check ASEBA_VM_EVENT_RUNNING_MASK to exit on interrupts or stepsLimit if > 0. */
void AsebaDebugBareRun(AsebaVMState *vm, uint16 stepsLimit)
    3c5a:	8e 85       	ldd	r24, Y+14	; 0x0e
    3c5c:	9f 85       	ldd	r25, Y+15	; 0x0f
    3c5e:	85 70       	andi	r24, 0x05	; 5
    3c60:	90 70       	andi	r25, 0x00	; 0
	AsebaMaskSet(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK);

	if (stepsLimit > 0)
	{
		// no breakpoint, still poll the mask and check stepsLimit
		while (AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK) &&
    3c62:	85 30       	cpi	r24, 0x05	; 5
    3c64:	91 05       	cpc	r25, r1
    3c66:	71 f4       	brne	.+28     	; 0x3c84 <AsebaDebugBareRun+0x52>
			AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK) &&
    3c68:	01 15       	cp	r16, r1
    3c6a:	11 05       	cpc	r17, r1
    3c6c:	89 f7       	brne	.-30     	; 0x3c50 <AsebaDebugBareRun+0x1e>
    3c6e:	0a c0       	rjmp	.+20     	; 0x3c84 <AsebaDebugBareRun+0x52>
	{
		// no breakpoint, only poll the mask
		while (AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK) &&
			AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK)
		)
			AsebaVMStep(vm);
    3c70:	ce 01       	movw	r24, r28
    3c72:	0e 94 e2 1a 	call	0x35c4	; 0x35c4 <AsebaVMStep>
	return 0;
}

/*! Run without support of breakpoints.
	Check ASEBA_VM_EVENT_RUNNING_MASK to exit on interrupts or stepsLimit if > 0. */
void AsebaDebugBareRun(AsebaVMState *vm, uint16 stepsLimit)
    3c76:	8e 85       	ldd	r24, Y+14	; 0x0e
    3c78:	9f 85       	ldd	r25, Y+15	; 0x0f
    3c7a:	85 70       	andi	r24, 0x05	; 5
    3c7c:	90 70       	andi	r25, 0x00	; 0
		}
	}
	else
	{
		// no breakpoint, only poll the mask
		while (AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK) &&
    3c7e:	85 30       	cpi	r24, 0x05	; 5
    3c80:	91 05       	cpc	r25, r1
    3c82:	b1 f3       	breq	.-20     	; 0x3c70 <AsebaDebugBareRun+0x3e>
			AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK)
		)
			AsebaVMStep(vm);
	}

	AsebaMaskClear(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK);
    3c84:	8e 85       	ldd	r24, Y+14	; 0x0e
    3c86:	9f 85       	ldd	r25, Y+15	; 0x0f
    3c88:	8b 7f       	andi	r24, 0xFB	; 251
    3c8a:	9f 87       	std	Y+15, r25	; 0x0f
    3c8c:	8e 87       	std	Y+14, r24	; 0x0e
}
    3c8e:	df 91       	pop	r29
    3c90:	cf 91       	pop	r28
    3c92:	1f 91       	pop	r17
    3c94:	0f 91       	pop	r16
    3c96:	08 95       	ret

00003c98 <AsebaVMSetBreakpoint>:
}


/*! Set a breakpoint at a specific location. */
uint8 AsebaVMSetBreakpoint(AsebaVMState *vm, uint16 pc)
{
    3c98:	fc 01       	movw	r30, r24
	#ifdef ASEBA_ASSERT
	if (pc >= vm->bytecodeSize)
		AsebaAssert(vm, ASEBA_ASSERT_BREAKPOINT_OUT_OF_BYTECODE_BOUNDS);
	#endif

	if (vm->breakpointsCount < ASEBA_MAX_BREAKPOINTS)
    3c9a:	84 a9       	ldd	r24, Z+52	; 0x34
    3c9c:	95 a9       	ldd	r25, Z+53	; 0x35
    3c9e:	80 31       	cpi	r24, 0x10	; 16
    3ca0:	91 05       	cpc	r25, r1
    3ca2:	70 f4       	brcc	.+28     	; 0x3cc0 <AsebaVMSetBreakpoint+0x28>
	{
		vm->breakpoints[vm->breakpointsCount++] = pc;
    3ca4:	dc 01       	movw	r26, r24
    3ca6:	1a 96       	adiw	r26, 0x0a	; 10
    3ca8:	aa 0f       	add	r26, r26
    3caa:	bb 1f       	adc	r27, r27
    3cac:	ae 0f       	add	r26, r30
    3cae:	bf 1f       	adc	r27, r31
    3cb0:	11 96       	adiw	r26, 0x01	; 1
    3cb2:	7c 93       	st	X, r23
    3cb4:	6e 93       	st	-X, r22
    3cb6:	01 96       	adiw	r24, 0x01	; 1
    3cb8:	95 ab       	std	Z+53, r25	; 0x35
    3cba:	84 ab       	std	Z+52, r24	; 0x34
		return 1;
    3cbc:	81 e0       	ldi	r24, 0x01	; 1
    3cbe:	08 95       	ret
	}
	else
		return 0;
    3cc0:	80 e0       	ldi	r24, 0x00	; 0
}
    3cc2:	08 95       	ret

00003cc4 <AsebaVMClearBreakpoint>:

/*! Clear the breakpoint at a specific location. */
uint16 AsebaVMClearBreakpoint(AsebaVMState *vm, uint16 pc)
{
    3cc4:	fc 01       	movw	r30, r24
	uint16 i;
	for (i = 0; i < vm->breakpointsCount; i++)
    3cc6:	24 a9       	ldd	r18, Z+52	; 0x34
    3cc8:	35 a9       	ldd	r19, Z+53	; 0x35
	else
		return 0;
}

/*! Clear the breakpoint at a specific location. */
uint16 AsebaVMClearBreakpoint(AsebaVMState *vm, uint16 pc)
    3cca:	dc 01       	movw	r26, r24
    3ccc:	54 96       	adiw	r26, 0x14	; 20
{
	uint16 i;
	for (i = 0; i < vm->breakpointsCount; i++)
    3cce:	80 e0       	ldi	r24, 0x00	; 0
    3cd0:	90 e0       	ldi	r25, 0x00	; 0
    3cd2:	1e c0       	rjmp	.+60     	; 0x3d10 <AsebaVMClearBreakpoint+0x4c>
	{
		if (vm->breakpoints[i] == pc)
    3cd4:	4d 91       	ld	r20, X+
    3cd6:	5d 91       	ld	r21, X+
    3cd8:	46 17       	cp	r20, r22
    3cda:	57 07       	cpc	r21, r23
    3cdc:	c1 f4       	brne	.+48     	; 0x3d0e <AsebaVMClearBreakpoint+0x4a>
		{
			uint16 j;
			// displace
			vm->breakpointsCount--;
    3cde:	21 50       	subi	r18, 0x01	; 1
    3ce0:	30 40       	sbci	r19, 0x00	; 0
    3ce2:	35 ab       	std	Z+53, r19	; 0x35
    3ce4:	24 ab       	std	Z+52, r18	; 0x34
	else
		return 0;
}

/*! Clear the breakpoint at a specific location. */
uint16 AsebaVMClearBreakpoint(AsebaVMState *vm, uint16 pc)
    3ce6:	dc 01       	movw	r26, r24
    3ce8:	1a 96       	adiw	r26, 0x0a	; 10
    3cea:	aa 0f       	add	r26, r26
    3cec:	bb 1f       	adc	r27, r27
    3cee:	ae 0f       	add	r26, r30
    3cf0:	bf 1f       	adc	r27, r31
		if (vm->breakpoints[i] == pc)
		{
			uint16 j;
			// displace
			vm->breakpointsCount--;
			for (j = i; j < vm->breakpointsCount; j++)
    3cf2:	07 c0       	rjmp	.+14     	; 0x3d02 <AsebaVMClearBreakpoint+0x3e>
				vm->breakpoints[j] = vm->breakpoints[j+1];
    3cf4:	01 96       	adiw	r24, 0x01	; 1
    3cf6:	12 96       	adiw	r26, 0x02	; 2
    3cf8:	4d 91       	ld	r20, X+
    3cfa:	5c 91       	ld	r21, X
    3cfc:	13 97       	sbiw	r26, 0x03	; 3
    3cfe:	4d 93       	st	X+, r20
    3d00:	5d 93       	st	X+, r21
		if (vm->breakpoints[i] == pc)
		{
			uint16 j;
			// displace
			vm->breakpointsCount--;
			for (j = i; j < vm->breakpointsCount; j++)
    3d02:	82 17       	cp	r24, r18
    3d04:	93 07       	cpc	r25, r19
    3d06:	b0 f3       	brcs	.-20     	; 0x3cf4 <AsebaVMClearBreakpoint+0x30>
				vm->breakpoints[j] = vm->breakpoints[j+1];
			return 1;
    3d08:	21 e0       	ldi	r18, 0x01	; 1
    3d0a:	30 e0       	ldi	r19, 0x00	; 0
    3d0c:	06 c0       	rjmp	.+12     	; 0x3d1a <AsebaVMClearBreakpoint+0x56>

/*! Clear the breakpoint at a specific location. */
uint16 AsebaVMClearBreakpoint(AsebaVMState *vm, uint16 pc)
{
	uint16 i;
	for (i = 0; i < vm->breakpointsCount; i++)
    3d0e:	01 96       	adiw	r24, 0x01	; 1
    3d10:	82 17       	cp	r24, r18
    3d12:	93 07       	cpc	r25, r19
    3d14:	f8 f2       	brcs	.-66     	; 0x3cd4 <AsebaVMClearBreakpoint+0x10>
			for (j = i; j < vm->breakpointsCount; j++)
				vm->breakpoints[j] = vm->breakpoints[j+1];
			return 1;
		}
	}
	return 0;
    3d16:	20 e0       	ldi	r18, 0x00	; 0
    3d18:	30 e0       	ldi	r19, 0x00	; 0
}
    3d1a:	c9 01       	movw	r24, r18
    3d1c:	08 95       	ret

00003d1e <AsebaVMClearBreakpoints>:

/*! Clear all breakpoints. */
void AsebaVMClearBreakpoints(AsebaVMState *vm)
{
	vm->breakpointsCount = 0;
    3d1e:	fc 01       	movw	r30, r24
    3d20:	15 aa       	std	Z+53, r1	; 0x35
    3d22:	14 aa       	std	Z+52, r1	; 0x34
}
    3d24:	08 95       	ret

00003d26 <AsebaVMSendExecutionStateChanged>:

/*! Send an execution state changed message */
void AsebaVMSendExecutionStateChanged(AsebaVMState *vm)
{
    3d26:	df 93       	push	r29
    3d28:	cf 93       	push	r28
    3d2a:	00 d0       	rcall	.+0      	; 0x3d2c <AsebaVMSendExecutionStateChanged+0x6>
    3d2c:	0f 92       	push	r0
    3d2e:	cd b7       	in	r28, 0x3d	; 61
    3d30:	de b7       	in	r29, 0x3e	; 62
	uint16 buffer[2];
	buffer[0] = vm->pc;
    3d32:	fc 01       	movw	r30, r24
    3d34:	20 89       	ldd	r18, Z+16	; 0x10
    3d36:	31 89       	ldd	r19, Z+17	; 0x11
    3d38:	3a 83       	std	Y+2, r19	; 0x02
    3d3a:	29 83       	std	Y+1, r18	; 0x01
	buffer[1] = vm->flags;
    3d3c:	26 85       	ldd	r18, Z+14	; 0x0e
    3d3e:	37 85       	ldd	r19, Z+15	; 0x0f
    3d40:	3c 83       	std	Y+4, r19	; 0x04
    3d42:	2b 83       	std	Y+3, r18	; 0x03
	AsebaSendMessageWords(vm, ASEBA_MESSAGE_EXECUTION_STATE_CHANGED, buffer, 2);
    3d44:	6a e0       	ldi	r22, 0x0A	; 10
    3d46:	70 e9       	ldi	r23, 0x90	; 144
    3d48:	ae 01       	movw	r20, r28
    3d4a:	4f 5f       	subi	r20, 0xFF	; 255
    3d4c:	5f 4f       	sbci	r21, 0xFF	; 255
    3d4e:	24 e0       	ldi	r18, 0x04	; 4
    3d50:	30 e0       	ldi	r19, 0x00	; 0
    3d52:	0e 94 d5 17 	call	0x2faa	; 0x2faa <AsebaSendMessage>
}
    3d56:	0f 90       	pop	r0
    3d58:	0f 90       	pop	r0
    3d5a:	0f 90       	pop	r0
    3d5c:	0f 90       	pop	r0
    3d5e:	cf 91       	pop	r28
    3d60:	df 91       	pop	r29
    3d62:	08 95       	ret

00003d64 <AsebaDebugBreakpointRun>:
}

/*! Run with support of breakpoints.
	Also check ASEBA_VM_EVENT_RUNNING_MASK to exit on interrupts. */
void AsebaDebugBreakpointRun(AsebaVMState *vm, uint16 stepsLimit)
{
    3d64:	0f 93       	push	r16
    3d66:	1f 93       	push	r17
    3d68:	cf 93       	push	r28
    3d6a:	df 93       	push	r29
    3d6c:	ec 01       	movw	r28, r24
    3d6e:	8b 01       	movw	r16, r22
	AsebaMaskSet(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK);
    3d70:	8e 85       	ldd	r24, Y+14	; 0x0e
    3d72:	9f 85       	ldd	r25, Y+15	; 0x0f
    3d74:	84 60       	ori	r24, 0x04	; 4
    3d76:	9f 87       	std	Y+15, r25	; 0x0f
    3d78:	8e 87       	std	Y+14, r24	; 0x0e

	if (stepsLimit > 0)
    3d7a:	61 15       	cp	r22, r1
    3d7c:	71 05       	cpc	r23, r1
    3d7e:	39 f1       	breq	.+78     	; 0x3dce <AsebaDebugBreakpointRun+0x6a>
    3d80:	0a c0       	rjmp	.+20     	; 0x3d96 <AsebaDebugBreakpointRun+0x32>
		while (AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK) &&
			AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK) &&
			stepsLimit
		)
		{
			if (AsebaVMCheckBreakpoint(vm) != 0)
    3d82:	ce 01       	movw	r24, r28
    3d84:	0e 94 fa 1d 	call	0x3bf4	; 0x3bf4 <AsebaVMCheckBreakpoint>
    3d88:	00 97       	sbiw	r24, 0x00	; 0
    3d8a:	a9 f4       	brne	.+42     	; 0x3db6 <AsebaDebugBreakpointRun+0x52>
			{
				AsebaMaskSet(vm->flags, ASEBA_VM_STEP_BY_STEP_MASK);
				AsebaVMSendExecutionStateChanged(vm);
				return;
			}
			AsebaVMStep(vm);
    3d8c:	ce 01       	movw	r24, r28
    3d8e:	0e 94 e2 1a 	call	0x35c4	; 0x35c4 <AsebaVMStep>
			stepsLimit--;
    3d92:	01 50       	subi	r16, 0x01	; 1
    3d94:	10 40       	sbci	r17, 0x00	; 0
	AsebaMaskClear(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK);
}

/*! Run with support of breakpoints.
	Also check ASEBA_VM_EVENT_RUNNING_MASK to exit on interrupts. */
void AsebaDebugBreakpointRun(AsebaVMState *vm, uint16 stepsLimit)
    3d96:	8e 85       	ldd	r24, Y+14	; 0x0e
    3d98:	9f 85       	ldd	r25, Y+15	; 0x0f
    3d9a:	85 70       	andi	r24, 0x05	; 5
    3d9c:	90 70       	andi	r25, 0x00	; 0
	AsebaMaskSet(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK);

	if (stepsLimit > 0)
	{
		// breakpoints, check before each step, poll the mask, and check stepsLimit
		while (AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK) &&
    3d9e:	85 30       	cpi	r24, 0x05	; 5
    3da0:	91 05       	cpc	r25, r1
    3da2:	e1 f4       	brne	.+56     	; 0x3ddc <AsebaDebugBreakpointRun+0x78>
			AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK) &&
    3da4:	01 15       	cp	r16, r1
    3da6:	11 05       	cpc	r17, r1
    3da8:	61 f7       	brne	.-40     	; 0x3d82 <AsebaDebugBreakpointRun+0x1e>
    3daa:	18 c0       	rjmp	.+48     	; 0x3ddc <AsebaDebugBreakpointRun+0x78>
		// breakpoints, check before each step and poll the mask
		while (AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK) &&
			AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK)
		)
		{
			if (AsebaVMCheckBreakpoint(vm) != 0)
    3dac:	ce 01       	movw	r24, r28
    3dae:	0e 94 fa 1d 	call	0x3bf4	; 0x3bf4 <AsebaVMCheckBreakpoint>
    3db2:	00 97       	sbiw	r24, 0x00	; 0
    3db4:	49 f0       	breq	.+18     	; 0x3dc8 <AsebaDebugBreakpointRun+0x64>
			{
				AsebaMaskSet(vm->flags, ASEBA_VM_STEP_BY_STEP_MASK);
    3db6:	8e 85       	ldd	r24, Y+14	; 0x0e
    3db8:	9f 85       	ldd	r25, Y+15	; 0x0f
    3dba:	82 60       	ori	r24, 0x02	; 2
    3dbc:	9f 87       	std	Y+15, r25	; 0x0f
    3dbe:	8e 87       	std	Y+14, r24	; 0x0e
				AsebaVMSendExecutionStateChanged(vm);
    3dc0:	ce 01       	movw	r24, r28
    3dc2:	0e 94 93 1e 	call	0x3d26	; 0x3d26 <AsebaVMSendExecutionStateChanged>
				return;
    3dc6:	0f c0       	rjmp	.+30     	; 0x3de6 <AsebaDebugBreakpointRun+0x82>
			}
			AsebaVMStep(vm);
    3dc8:	ce 01       	movw	r24, r28
    3dca:	0e 94 e2 1a 	call	0x35c4	; 0x35c4 <AsebaVMStep>
	AsebaMaskClear(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK);
}

/*! Run with support of breakpoints.
	Also check ASEBA_VM_EVENT_RUNNING_MASK to exit on interrupts. */
void AsebaDebugBreakpointRun(AsebaVMState *vm, uint16 stepsLimit)
    3dce:	8e 85       	ldd	r24, Y+14	; 0x0e
    3dd0:	9f 85       	ldd	r25, Y+15	; 0x0f
    3dd2:	85 70       	andi	r24, 0x05	; 5
    3dd4:	90 70       	andi	r25, 0x00	; 0
		}
	}
	else
	{
		// breakpoints, check before each step and poll the mask
		while (AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK) &&
    3dd6:	85 30       	cpi	r24, 0x05	; 5
    3dd8:	91 05       	cpc	r25, r1
    3dda:	41 f3       	breq	.-48     	; 0x3dac <AsebaDebugBreakpointRun+0x48>
			}
			AsebaVMStep(vm);
		}
	}

	AsebaMaskClear(vm->flags, ASEBA_VM_EVENT_RUNNING_MASK);
    3ddc:	8e 85       	ldd	r24, Y+14	; 0x0e
    3dde:	9f 85       	ldd	r25, Y+15	; 0x0f
    3de0:	8b 7f       	andi	r24, 0xFB	; 251
    3de2:	9f 87       	std	Y+15, r25	; 0x0f
    3de4:	8e 87       	std	Y+14, r24	; 0x0e
}
    3de6:	df 91       	pop	r29
    3de8:	cf 91       	pop	r28
    3dea:	1f 91       	pop	r17
    3dec:	0f 91       	pop	r16
    3dee:	08 95       	ret

00003df0 <AsebaVMRun>:

uint16 AsebaVMRun(AsebaVMState *vm, uint16 stepsLimit)
{
	// if there is nothing to execute, just return
	if (AsebaMaskIsClear(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK))
    3df0:	fc 01       	movw	r30, r24
    3df2:	26 85       	ldd	r18, Z+14	; 0x0e
    3df4:	20 ff       	sbrs	r18, 0
    3df6:	0f c0       	rjmp	.+30     	; 0x3e16 <AsebaVMRun+0x26>
		return 0;

	// if we are running step by step, just return either
	if (AsebaMaskIsSet(vm->flags, ASEBA_VM_STEP_BY_STEP_MASK))
    3df8:	21 fd       	sbrc	r18, 1
    3dfa:	0d c0       	rjmp	.+26     	; 0x3e16 <AsebaVMRun+0x26>
		return 0;

	// run until something stops the vm
	if (vm->breakpointsCount)
    3dfc:	24 a9       	ldd	r18, Z+52	; 0x34
    3dfe:	35 a9       	ldd	r19, Z+53	; 0x35
    3e00:	21 15       	cp	r18, r1
    3e02:	31 05       	cpc	r19, r1
    3e04:	19 f0       	breq	.+6      	; 0x3e0c <AsebaVMRun+0x1c>
		AsebaDebugBreakpointRun(vm, stepsLimit);
    3e06:	0e 94 b2 1e 	call	0x3d64	; 0x3d64 <AsebaDebugBreakpointRun>
    3e0a:	02 c0       	rjmp	.+4      	; 0x3e10 <AsebaVMRun+0x20>
	else
		AsebaDebugBareRun(vm, stepsLimit);
    3e0c:	0e 94 19 1e 	call	0x3c32	; 0x3c32 <AsebaDebugBareRun>

	return 1;
    3e10:	21 e0       	ldi	r18, 0x01	; 1
    3e12:	30 e0       	ldi	r19, 0x00	; 0
    3e14:	02 c0       	rjmp	.+4      	; 0x3e1a <AsebaVMRun+0x2a>
	if (AsebaMaskIsClear(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK))
		return 0;

	// if we are running step by step, just return either
	if (AsebaMaskIsSet(vm->flags, ASEBA_VM_STEP_BY_STEP_MASK))
		return 0;
    3e16:	20 e0       	ldi	r18, 0x00	; 0
    3e18:	30 e0       	ldi	r19, 0x00	; 0
		AsebaDebugBreakpointRun(vm, stepsLimit);
	else
		AsebaDebugBareRun(vm, stepsLimit);

	return 1;
}
    3e1a:	c9 01       	movw	r24, r18
    3e1c:	08 95       	ret

00003e1e <AsebaVMSetupEvent>:
	return 0;
}


uint16 AsebaVMSetupEvent(AsebaVMState *vm, uint16 event)
{
    3e1e:	0f 93       	push	r16
    3e20:	1f 93       	push	r17
    3e22:	cf 93       	push	r28
    3e24:	df 93       	push	r29
    3e26:	ec 01       	movw	r28, r24
	uint16 address = AsebaVMGetEventAddress(vm, event);
    3e28:	0e 94 be 1a 	call	0x357c	; 0x357c <AsebaVMGetEventAddress>
    3e2c:	8c 01       	movw	r16, r24
	if (address)
    3e2e:	00 97       	sbiw	r24, 0x00	; 0
    3e30:	e9 f0       	breq	.+58     	; 0x3e6c <AsebaVMSetupEvent+0x4e>
	{
		// if currently executing a thread, notify kill
		if (AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK))
    3e32:	8e 85       	ldd	r24, Y+14	; 0x0e
    3e34:	80 ff       	sbrs	r24, 0
    3e36:	0a c0       	rjmp	.+20     	; 0x3e4c <AsebaVMSetupEvent+0x2e>
		{
			AsebaSendMessageWords(vm, ASEBA_MESSAGE_EVENT_EXECUTION_KILLED, &vm->pc, 1);
    3e38:	ae 01       	movw	r20, r28
    3e3a:	40 5f       	subi	r20, 0xF0	; 240
    3e3c:	5f 4f       	sbci	r21, 0xFF	; 255
    3e3e:	ce 01       	movw	r24, r28
    3e40:	68 e0       	ldi	r22, 0x08	; 8
    3e42:	70 e9       	ldi	r23, 0x90	; 144
    3e44:	22 e0       	ldi	r18, 0x02	; 2
    3e46:	30 e0       	ldi	r19, 0x00	; 0
    3e48:	0e 94 d5 17 	call	0x2faa	; 0x2faa <AsebaSendMessage>
		}

		vm->pc = address;
    3e4c:	19 8b       	std	Y+17, r17	; 0x11
    3e4e:	08 8b       	std	Y+16, r16	; 0x10
		vm->sp = -1;
    3e50:	8f ef       	ldi	r24, 0xFF	; 255
    3e52:	9f ef       	ldi	r25, 0xFF	; 255
    3e54:	9b 8b       	std	Y+19, r25	; 0x13
    3e56:	8a 8b       	std	Y+18, r24	; 0x12
		AsebaMaskSet(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK);
    3e58:	8e 85       	ldd	r24, Y+14	; 0x0e
    3e5a:	9f 85       	ldd	r25, Y+15	; 0x0f
    3e5c:	81 60       	ori	r24, 0x01	; 1
    3e5e:	9f 87       	std	Y+15, r25	; 0x0f
    3e60:	8e 87       	std	Y+14, r24	; 0x0e

		// if we are in step by step, notify
		if (AsebaMaskIsSet(vm->flags, ASEBA_VM_STEP_BY_STEP_MASK))
    3e62:	81 ff       	sbrs	r24, 1
    3e64:	03 c0       	rjmp	.+6      	; 0x3e6c <AsebaVMSetupEvent+0x4e>
			AsebaVMSendExecutionStateChanged(vm);
    3e66:	ce 01       	movw	r24, r28
    3e68:	0e 94 93 1e 	call	0x3d26	; 0x3d26 <AsebaVMSendExecutionStateChanged>
	}
	return address;
}
    3e6c:	c8 01       	movw	r24, r16
    3e6e:	df 91       	pop	r29
    3e70:	cf 91       	pop	r28
    3e72:	1f 91       	pop	r17
    3e74:	0f 91       	pop	r16
    3e76:	08 95       	ret

00003e78 <AsebaVMDebugMessage>:
	buffer[1] = vm->flags;
	AsebaSendMessageWords(vm, ASEBA_MESSAGE_EXECUTION_STATE_CHANGED, buffer, 2);
}

void AsebaVMDebugMessage(AsebaVMState *vm, uint16 id, uint16 *data, uint16 dataLength)
{
    3e78:	ef 92       	push	r14
    3e7a:	ff 92       	push	r15
    3e7c:	0f 93       	push	r16
    3e7e:	1f 93       	push	r17
    3e80:	df 93       	push	r29
    3e82:	cf 93       	push	r28
    3e84:	00 d0       	rcall	.+0      	; 0x3e86 <AsebaVMDebugMessage+0xe>
    3e86:	0f 92       	push	r0
    3e88:	cd b7       	in	r28, 0x3d	; 61
    3e8a:	de b7       	in	r29, 0x3e	; 62
    3e8c:	8c 01       	movw	r16, r24
    3e8e:	cb 01       	movw	r24, r22
    3e90:	fa 01       	movw	r30, r20

	// react to global presence
	if (id == ASEBA_MESSAGE_GET_DESCRIPTION)
    3e92:	40 ea       	ldi	r20, 0xA0	; 160
    3e94:	60 30       	cpi	r22, 0x00	; 0
    3e96:	74 07       	cpc	r23, r20
    3e98:	21 f4       	brne	.+8      	; 0x3ea2 <AsebaVMDebugMessage+0x2a>
	{
		AsebaSendDescription(vm);
    3e9a:	c8 01       	movw	r24, r16
    3e9c:	0e 94 62 18 	call	0x30c4	; 0x30c4 <AsebaSendDescription>
		return;
    3ea0:	21 c1       	rjmp	.+578    	; 0x40e4 <AsebaVMDebugMessage+0x26c>
	}

	// check if we are the destination, return otherwise
	if (bswap16(data[0]) != vm->nodeId)
    3ea2:	60 81       	ld	r22, Z
    3ea4:	71 81       	ldd	r23, Z+1	; 0x01
    3ea6:	d8 01       	movw	r26, r16
    3ea8:	4d 91       	ld	r20, X+
    3eaa:	5c 91       	ld	r21, X
    3eac:	11 97       	sbiw	r26, 0x01	; 1
    3eae:	64 17       	cp	r22, r20
    3eb0:	75 07       	cpc	r23, r21
    3eb2:	09 f0       	breq	.+2      	; 0x3eb6 <AsebaVMDebugMessage+0x3e>
    3eb4:	17 c1       	rjmp	.+558    	; 0x40e4 <AsebaVMDebugMessage+0x26c>
		return;

	data++;
    3eb6:	df 01       	movw	r26, r30
    3eb8:	12 96       	adiw	r26, 0x02	; 2
	dataLength--;
    3eba:	21 50       	subi	r18, 0x01	; 1
    3ebc:	30 40       	sbci	r19, 0x00	; 0

	switch (id)
    3ebe:	40 ea       	ldi	r20, 0xA0	; 160
    3ec0:	88 30       	cpi	r24, 0x08	; 8
    3ec2:	94 07       	cpc	r25, r20
    3ec4:	09 f4       	brne	.+2      	; 0x3ec8 <AsebaVMDebugMessage+0x50>
    3ec6:	aa c0       	rjmp	.+340    	; 0x401c <AsebaVMDebugMessage+0x1a4>
    3ec8:	40 ea       	ldi	r20, 0xA0	; 160
    3eca:	89 30       	cpi	r24, 0x09	; 9
    3ecc:	94 07       	cpc	r25, r20
    3ece:	20 f5       	brcc	.+72     	; 0x3f18 <AsebaVMDebugMessage+0xa0>
    3ed0:	a0 ea       	ldi	r26, 0xA0	; 160
    3ed2:	84 30       	cpi	r24, 0x04	; 4
    3ed4:	9a 07       	cpc	r25, r26
    3ed6:	09 f4       	brne	.+2      	; 0x3eda <AsebaVMDebugMessage+0x62>
    3ed8:	87 c0       	rjmp	.+270    	; 0x3fe8 <AsebaVMDebugMessage+0x170>
    3eda:	b0 ea       	ldi	r27, 0xA0	; 160
    3edc:	85 30       	cpi	r24, 0x05	; 5
    3ede:	9b 07       	cpc	r25, r27
    3ee0:	80 f4       	brcc	.+32     	; 0x3f02 <AsebaVMDebugMessage+0x8a>
    3ee2:	40 ea       	ldi	r20, 0xA0	; 160
    3ee4:	82 30       	cpi	r24, 0x02	; 2
    3ee6:	94 07       	cpc	r25, r20
    3ee8:	09 f4       	brne	.+2      	; 0x3eec <AsebaVMDebugMessage+0x74>
    3eea:	5c c0       	rjmp	.+184    	; 0x3fa4 <AsebaVMDebugMessage+0x12c>
    3eec:	a0 ea       	ldi	r26, 0xA0	; 160
    3eee:	83 30       	cpi	r24, 0x03	; 3
    3ef0:	9a 07       	cpc	r25, r26
    3ef2:	08 f0       	brcs	.+2      	; 0x3ef6 <AsebaVMDebugMessage+0x7e>
    3ef4:	67 c0       	rjmp	.+206    	; 0x3fc4 <AsebaVMDebugMessage+0x14c>
    3ef6:	b0 ea       	ldi	r27, 0xA0	; 160
    3ef8:	81 30       	cpi	r24, 0x01	; 1
    3efa:	9b 07       	cpc	r25, r27
    3efc:	09 f0       	breq	.+2      	; 0x3f00 <AsebaVMDebugMessage+0x88>
    3efe:	f2 c0       	rjmp	.+484    	; 0x40e4 <AsebaVMDebugMessage+0x26c>
    3f00:	31 c0       	rjmp	.+98     	; 0x3f64 <AsebaVMDebugMessage+0xec>
    3f02:	e0 ea       	ldi	r30, 0xA0	; 160
    3f04:	86 30       	cpi	r24, 0x06	; 6
    3f06:	9e 07       	cpc	r25, r30
    3f08:	09 f4       	brne	.+2      	; 0x3f0c <AsebaVMDebugMessage+0x94>
    3f0a:	84 c0       	rjmp	.+264    	; 0x4014 <AsebaVMDebugMessage+0x19c>
    3f0c:	f0 ea       	ldi	r31, 0xA0	; 160
    3f0e:	87 30       	cpi	r24, 0x07	; 7
    3f10:	9f 07       	cpc	r25, r31
    3f12:	08 f0       	brcs	.+2      	; 0x3f16 <AsebaVMDebugMessage+0x9e>
    3f14:	73 c0       	rjmp	.+230    	; 0x3ffc <AsebaVMDebugMessage+0x184>
    3f16:	76 c0       	rjmp	.+236    	; 0x4004 <AsebaVMDebugMessage+0x18c>
    3f18:	40 ea       	ldi	r20, 0xA0	; 160
    3f1a:	8c 30       	cpi	r24, 0x0C	; 12
    3f1c:	94 07       	cpc	r25, r20
    3f1e:	09 f4       	brne	.+2      	; 0x3f22 <AsebaVMDebugMessage+0xaa>
    3f20:	b5 c0       	rjmp	.+362    	; 0x408c <AsebaVMDebugMessage+0x214>
    3f22:	20 ea       	ldi	r18, 0xA0	; 160
    3f24:	8d 30       	cpi	r24, 0x0D	; 13
    3f26:	92 07       	cpc	r25, r18
    3f28:	68 f4       	brcc	.+26     	; 0x3f44 <AsebaVMDebugMessage+0xcc>
    3f2a:	40 ea       	ldi	r20, 0xA0	; 160
    3f2c:	8a 30       	cpi	r24, 0x0A	; 10
    3f2e:	94 07       	cpc	r25, r20
    3f30:	09 f4       	brne	.+2      	; 0x3f34 <AsebaVMDebugMessage+0xbc>
    3f32:	a0 c0       	rjmp	.+320    	; 0x4074 <AsebaVMDebugMessage+0x1fc>
    3f34:	62 81       	ldd	r22, Z+2	; 0x02
    3f36:	73 81       	ldd	r23, Z+3	; 0x03
    3f38:	e0 ea       	ldi	r30, 0xA0	; 160
    3f3a:	8b 30       	cpi	r24, 0x0B	; 11
    3f3c:	9e 07       	cpc	r25, r30
    3f3e:	08 f0       	brcs	.+2      	; 0x3f42 <AsebaVMDebugMessage+0xca>
    3f40:	9d c0       	rjmp	.+314    	; 0x407c <AsebaVMDebugMessage+0x204>
    3f42:	94 c0       	rjmp	.+296    	; 0x406c <AsebaVMDebugMessage+0x1f4>
    3f44:	f0 ea       	ldi	r31, 0xA0	; 160
    3f46:	8e 30       	cpi	r24, 0x0E	; 14
    3f48:	9f 07       	cpc	r25, r31
    3f4a:	09 f4       	brne	.+2      	; 0x3f4e <AsebaVMDebugMessage+0xd6>
    3f4c:	c4 c0       	rjmp	.+392    	; 0x40d6 <AsebaVMDebugMessage+0x25e>
    3f4e:	20 ea       	ldi	r18, 0xA0	; 160
    3f50:	8e 30       	cpi	r24, 0x0E	; 14
    3f52:	92 07       	cpc	r25, r18
    3f54:	08 f4       	brcc	.+2      	; 0x3f58 <AsebaVMDebugMessage+0xe0>
    3f56:	bb c0       	rjmp	.+374    	; 0x40ce <AsebaVMDebugMessage+0x256>
    3f58:	40 ea       	ldi	r20, 0xA0	; 160
    3f5a:	8f 30       	cpi	r24, 0x0F	; 15
    3f5c:	94 07       	cpc	r25, r20
    3f5e:	09 f0       	breq	.+2      	; 0x3f62 <AsebaVMDebugMessage+0xea>
    3f60:	c1 c0       	rjmp	.+386    	; 0x40e4 <AsebaVMDebugMessage+0x26c>
    3f62:	bd c0       	rjmp	.+378    	; 0x40de <AsebaVMDebugMessage+0x266>
	{
		case ASEBA_MESSAGE_SET_BYTECODE:
		//GREEN_LED1_ON;
		{
			uint16 start = bswap16(data[0]);
			uint16 length = dataLength - 1;
    3f64:	21 50       	subi	r18, 0x01	; 1
    3f66:	30 40       	sbci	r19, 0x00	; 0
    3f68:	82 81       	ldd	r24, Z+2	; 0x02
    3f6a:	93 81       	ldd	r25, Z+3	; 0x03
    3f6c:	88 0f       	add	r24, r24
    3f6e:	99 1f       	adc	r25, r25
	buffer[0] = vm->pc;
	buffer[1] = vm->flags;
	AsebaSendMessageWords(vm, ASEBA_MESSAGE_EXECUTION_STATE_CHANGED, buffer, 2);
}

void AsebaVMDebugMessage(AsebaVMState *vm, uint16 id, uint16 *data, uint16 dataLength)
    3f70:	a4 e0       	ldi	r26, 0x04	; 4
    3f72:	ea 2e       	mov	r14, r26
    3f74:	f1 2c       	mov	r15, r1
    3f76:	ee 0e       	add	r14, r30
    3f78:	ff 1e       	adc	r15, r31
			uint16 i;
			#ifdef ASEBA_ASSERT
			if (start + length > vm->bytecodeSize)
				AsebaAssert(vm, ASEBA_ASSERT_OUT_OF_BYTECODE_BOUNDS);
			#endif
			for (i = 0; i < length; i++)
    3f7a:	40 e0       	ldi	r20, 0x00	; 0
    3f7c:	50 e0       	ldi	r21, 0x00	; 0
    3f7e:	0f c0       	rjmp	.+30     	; 0x3f9e <AsebaVMDebugMessage+0x126>
				vm->bytecode[start+i] = bswap16(data[i+1]);
    3f80:	4f 5f       	subi	r20, 0xFF	; 255
    3f82:	5f 4f       	sbci	r21, 0xFF	; 255
    3f84:	d7 01       	movw	r26, r14
    3f86:	6d 91       	ld	r22, X+
    3f88:	7d 91       	ld	r23, X+
    3f8a:	7d 01       	movw	r14, r26
    3f8c:	f8 01       	movw	r30, r16
    3f8e:	a4 81       	ldd	r26, Z+4	; 0x04
    3f90:	b5 81       	ldd	r27, Z+5	; 0x05
    3f92:	a8 0f       	add	r26, r24
    3f94:	b9 1f       	adc	r27, r25
    3f96:	11 96       	adiw	r26, 0x01	; 1
    3f98:	7c 93       	st	X, r23
    3f9a:	6e 93       	st	-X, r22
    3f9c:	02 96       	adiw	r24, 0x02	; 2
			uint16 i;
			#ifdef ASEBA_ASSERT
			if (start + length > vm->bytecodeSize)
				AsebaAssert(vm, ASEBA_ASSERT_OUT_OF_BYTECODE_BOUNDS);
			#endif
			for (i = 0; i < length; i++)
    3f9e:	42 17       	cp	r20, r18
    3fa0:	53 07       	cpc	r21, r19
    3fa2:	70 f3       	brcs	.-36     	; 0x3f80 <AsebaVMDebugMessage+0x108>
				vm->bytecode[start+i] = bswap16(data[i+1]);
		}
		// There is no break here because we want to do a reset after a set bytecode

		case ASEBA_MESSAGE_RESET:
		vm->flags = ASEBA_VM_STEP_BY_STEP_MASK;
    3fa4:	82 e0       	ldi	r24, 0x02	; 2
    3fa6:	90 e0       	ldi	r25, 0x00	; 0
    3fa8:	d8 01       	movw	r26, r16
    3faa:	1f 96       	adiw	r26, 0x0f	; 15
    3fac:	9c 93       	st	X, r25
    3fae:	8e 93       	st	-X, r24
    3fb0:	1e 97       	sbiw	r26, 0x0e	; 14
		// try to setup event, if it fails, return the execution state anyway
		if (AsebaVMSetupEvent(vm, ASEBA_EVENT_INIT) == 0)
    3fb2:	c8 01       	movw	r24, r16
    3fb4:	6f ef       	ldi	r22, 0xFF	; 255
    3fb6:	7f ef       	ldi	r23, 0xFF	; 255
    3fb8:	0e 94 0f 1f 	call	0x3e1e	; 0x3e1e <AsebaVMSetupEvent>
    3fbc:	00 97       	sbiw	r24, 0x00	; 0
    3fbe:	09 f0       	breq	.+2      	; 0x3fc2 <AsebaVMDebugMessage+0x14a>
    3fc0:	91 c0       	rjmp	.+290    	; 0x40e4 <AsebaVMDebugMessage+0x26c>
    3fc2:	1c c0       	rjmp	.+56     	; 0x3ffc <AsebaVMDebugMessage+0x184>
			AsebaVMSendExecutionStateChanged(vm);
		break;

		case ASEBA_MESSAGE_RUN:
		AsebaMaskClear(vm->flags, ASEBA_VM_STEP_BY_STEP_MASK);
    3fc4:	f8 01       	movw	r30, r16
    3fc6:	86 85       	ldd	r24, Z+14	; 0x0e
    3fc8:	97 85       	ldd	r25, Z+15	; 0x0f
    3fca:	8d 7f       	andi	r24, 0xFD	; 253
    3fcc:	97 87       	std	Z+15, r25	; 0x0f
    3fce:	86 87       	std	Z+14, r24	; 0x0e
		AsebaVMSendExecutionStateChanged(vm);
    3fd0:	c8 01       	movw	r24, r16
    3fd2:	0e 94 93 1e 	call	0x3d26	; 0x3d26 <AsebaVMSendExecutionStateChanged>
		if(AsebaVMRunCB)
    3fd6:	80 e0       	ldi	r24, 0x00	; 0
    3fd8:	90 e0       	ldi	r25, 0x00	; 0
    3fda:	00 97       	sbiw	r24, 0x00	; 0
    3fdc:	09 f4       	brne	.+2      	; 0x3fe0 <AsebaVMDebugMessage+0x168>
    3fde:	82 c0       	rjmp	.+260    	; 0x40e4 <AsebaVMDebugMessage+0x26c>
			AsebaVMRunCB(vm);
    3fe0:	c8 01       	movw	r24, r16
    3fe2:	0e 94 00 00 	call	0	; 0x0 <__vectors>
    3fe6:	7e c0       	rjmp	.+252    	; 0x40e4 <AsebaVMDebugMessage+0x26c>
		break;

		case ASEBA_MESSAGE_PAUSE:
		AsebaMaskSet(vm->flags, ASEBA_VM_STEP_BY_STEP_MASK);
    3fe8:	d8 01       	movw	r26, r16
    3fea:	1e 96       	adiw	r26, 0x0e	; 14
    3fec:	8d 91       	ld	r24, X+
    3fee:	9c 91       	ld	r25, X
    3ff0:	1f 97       	sbiw	r26, 0x0f	; 15
    3ff2:	82 60       	ori	r24, 0x02	; 2
    3ff4:	1f 96       	adiw	r26, 0x0f	; 15
    3ff6:	9c 93       	st	X, r25
    3ff8:	8e 93       	st	-X, r24
    3ffa:	1e 97       	sbiw	r26, 0x0e	; 14
		AsebaVMSendExecutionStateChanged(vm);
    3ffc:	c8 01       	movw	r24, r16
    3ffe:	0e 94 93 1e 	call	0x3d26	; 0x3d26 <AsebaVMSendExecutionStateChanged>
		break;
    4002:	70 c0       	rjmp	.+224    	; 0x40e4 <AsebaVMDebugMessage+0x26c>

		case ASEBA_MESSAGE_STEP:
		if (AsebaMaskIsSet(vm->flags, ASEBA_VM_EVENT_ACTIVE_MASK))
    4004:	f8 01       	movw	r30, r16
    4006:	86 85       	ldd	r24, Z+14	; 0x0e
    4008:	80 ff       	sbrs	r24, 0
    400a:	6c c0       	rjmp	.+216    	; 0x40e4 <AsebaVMDebugMessage+0x26c>
		{
			AsebaVMStep(vm);
    400c:	c8 01       	movw	r24, r16
    400e:	0e 94 e2 1a 	call	0x35c4	; 0x35c4 <AsebaVMStep>
    4012:	f4 cf       	rjmp	.-24     	; 0x3ffc <AsebaVMDebugMessage+0x184>
			AsebaVMSendExecutionStateChanged(vm);
		}
		break;

		case ASEBA_MESSAGE_STOP:
		vm->flags = ASEBA_VM_STEP_BY_STEP_MASK;
    4014:	82 e0       	ldi	r24, 0x02	; 2
    4016:	90 e0       	ldi	r25, 0x00	; 0
    4018:	d8 01       	movw	r26, r16
    401a:	ec cf       	rjmp	.-40     	; 0x3ff4 <AsebaVMDebugMessage+0x17c>
		break;

		case ASEBA_MESSAGE_BREAKPOINT_SET:
		{
			uint16 buffer[2];
			buffer[0] = bswap16(data[0]);
    401c:	22 81       	ldd	r18, Z+2	; 0x02
    401e:	33 81       	ldd	r19, Z+3	; 0x03
    4020:	3a 83       	std	Y+2, r19	; 0x02
    4022:	29 83       	std	Y+1, r18	; 0x01
	#ifdef ASEBA_ASSERT
	if (pc >= vm->bytecodeSize)
		AsebaAssert(vm, ASEBA_ASSERT_BREAKPOINT_OUT_OF_BYTECODE_BOUNDS);
	#endif

	if (vm->breakpointsCount < ASEBA_MAX_BREAKPOINTS)
    4024:	f8 01       	movw	r30, r16
    4026:	84 a9       	ldd	r24, Z+52	; 0x34
    4028:	95 a9       	ldd	r25, Z+53	; 0x35
    402a:	80 31       	cpi	r24, 0x10	; 16
    402c:	91 05       	cpc	r25, r1
    402e:	80 f4       	brcc	.+32     	; 0x4050 <AsebaVMDebugMessage+0x1d8>
	{
		vm->breakpoints[vm->breakpointsCount++] = pc;
    4030:	fc 01       	movw	r30, r24
    4032:	3a 96       	adiw	r30, 0x0a	; 10
    4034:	ee 0f       	add	r30, r30
    4036:	ff 1f       	adc	r31, r31
    4038:	e0 0f       	add	r30, r16
    403a:	f1 1f       	adc	r31, r17
    403c:	31 83       	std	Z+1, r19	; 0x01
    403e:	20 83       	st	Z, r18
    4040:	01 96       	adiw	r24, 0x01	; 1
    4042:	d8 01       	movw	r26, r16
    4044:	d5 96       	adiw	r26, 0x35	; 53
    4046:	9c 93       	st	X, r25
    4048:	8e 93       	st	-X, r24
    404a:	d4 97       	sbiw	r26, 0x34	; 52
		return 1;
    404c:	81 e0       	ldi	r24, 0x01	; 1
    404e:	01 c0       	rjmp	.+2      	; 0x4052 <AsebaVMDebugMessage+0x1da>
	}
	else
		return 0;
    4050:	80 e0       	ldi	r24, 0x00	; 0

		case ASEBA_MESSAGE_BREAKPOINT_SET:
		{
			uint16 buffer[2];
			buffer[0] = bswap16(data[0]);
			buffer[1] = AsebaVMSetBreakpoint(vm, buffer[0]);
    4052:	8b 83       	std	Y+3, r24	; 0x03
    4054:	1c 82       	std	Y+4, r1	; 0x04
			AsebaSendMessageWords(vm, ASEBA_MESSAGE_BREAKPOINT_SET_RESULT, buffer, 2);
    4056:	c8 01       	movw	r24, r16
    4058:	6b e0       	ldi	r22, 0x0B	; 11
    405a:	70 e9       	ldi	r23, 0x90	; 144
    405c:	ae 01       	movw	r20, r28
    405e:	4f 5f       	subi	r20, 0xFF	; 255
    4060:	5f 4f       	sbci	r21, 0xFF	; 255
    4062:	24 e0       	ldi	r18, 0x04	; 4
    4064:	30 e0       	ldi	r19, 0x00	; 0
    4066:	0e 94 d5 17 	call	0x2faa	; 0x2faa <AsebaSendMessage>
		}
		break;
    406a:	3c c0       	rjmp	.+120    	; 0x40e4 <AsebaVMDebugMessage+0x26c>

		case ASEBA_MESSAGE_BREAKPOINT_CLEAR:
		AsebaVMClearBreakpoint(vm, bswap16(data[0]));
    406c:	c8 01       	movw	r24, r16
    406e:	0e 94 62 1e 	call	0x3cc4	; 0x3cc4 <AsebaVMClearBreakpoint>
		break;
    4072:	38 c0       	rjmp	.+112    	; 0x40e4 <AsebaVMDebugMessage+0x26c>
}

/*! Clear all breakpoints. */
void AsebaVMClearBreakpoints(AsebaVMState *vm)
{
	vm->breakpointsCount = 0;
    4074:	f8 01       	movw	r30, r16
    4076:	15 aa       	std	Z+53, r1	; 0x35
    4078:	14 aa       	std	Z+52, r1	; 0x34
		break;

		case ASEBA_MESSAGE_BREAKPOINT_CLEAR_ALL:
		//GREEN_LED2_ON;
		AsebaVMClearBreakpoints(vm);
		break;
    407a:	34 c0       	rjmp	.+104    	; 0x40e4 <AsebaVMDebugMessage+0x26c>
			uint16 length = bswap16(data[1]);
			#ifdef ASEBA_ASSERT
			if (start + length > vm->variablesSize)
				AsebaAssert(vm, ASEBA_ASSERT_OUT_OF_VARIABLES_BOUNDS);
			#endif
			AsebaSendVariables(vm, start, length);
    407c:	12 96       	adiw	r26, 0x02	; 2
    407e:	4d 91       	ld	r20, X+
    4080:	5c 91       	ld	r21, X
    4082:	13 97       	sbiw	r26, 0x03	; 3
    4084:	c8 01       	movw	r24, r16
    4086:	0e 94 21 18 	call	0x3042	; 0x3042 <AsebaSendVariables>
		}
		break;
    408a:	2c c0       	rjmp	.+88     	; 0x40e4 <AsebaVMDebugMessage+0x26c>

		case ASEBA_MESSAGE_SET_VARIABLES:
		{
			uint16 start = bswap16(data[0]);
			uint16 length = dataLength - 1;
    408c:	21 50       	subi	r18, 0x01	; 1
    408e:	30 40       	sbci	r19, 0x00	; 0
    4090:	82 81       	ldd	r24, Z+2	; 0x02
    4092:	93 81       	ldd	r25, Z+3	; 0x03
    4094:	88 0f       	add	r24, r24
    4096:	99 1f       	adc	r25, r25
	buffer[0] = vm->pc;
	buffer[1] = vm->flags;
	AsebaSendMessageWords(vm, ASEBA_MESSAGE_EXECUTION_STATE_CHANGED, buffer, 2);
}

void AsebaVMDebugMessage(AsebaVMState *vm, uint16 id, uint16 *data, uint16 dataLength)
    4098:	54 e0       	ldi	r21, 0x04	; 4
    409a:	e5 2e       	mov	r14, r21
    409c:	f1 2c       	mov	r15, r1
    409e:	ee 0e       	add	r14, r30
    40a0:	ff 1e       	adc	r15, r31
			uint16 i;
			#ifdef ASEBA_ASSERT
			if (start + length > vm->variablesSize)
				AsebaAssert(vm, ASEBA_ASSERT_OUT_OF_VARIABLES_BOUNDS);
			#endif
			for (i = 0; i < length; i++)
    40a2:	40 e0       	ldi	r20, 0x00	; 0
    40a4:	50 e0       	ldi	r21, 0x00	; 0
    40a6:	0f c0       	rjmp	.+30     	; 0x40c6 <AsebaVMDebugMessage+0x24e>
				vm->variables[start+i] = bswap16(data[i+1]);
    40a8:	4f 5f       	subi	r20, 0xFF	; 255
    40aa:	5f 4f       	sbci	r21, 0xFF	; 255
    40ac:	d7 01       	movw	r26, r14
    40ae:	6d 91       	ld	r22, X+
    40b0:	7d 91       	ld	r23, X+
    40b2:	7d 01       	movw	r14, r26
    40b4:	f8 01       	movw	r30, r16
    40b6:	a0 85       	ldd	r26, Z+8	; 0x08
    40b8:	b1 85       	ldd	r27, Z+9	; 0x09
    40ba:	a8 0f       	add	r26, r24
    40bc:	b9 1f       	adc	r27, r25
    40be:	11 96       	adiw	r26, 0x01	; 1
    40c0:	7c 93       	st	X, r23
    40c2:	6e 93       	st	-X, r22
    40c4:	02 96       	adiw	r24, 0x02	; 2
			uint16 i;
			#ifdef ASEBA_ASSERT
			if (start + length > vm->variablesSize)
				AsebaAssert(vm, ASEBA_ASSERT_OUT_OF_VARIABLES_BOUNDS);
			#endif
			for (i = 0; i < length; i++)
    40c6:	42 17       	cp	r20, r18
    40c8:	53 07       	cpc	r21, r19
    40ca:	70 f3       	brcs	.-36     	; 0x40a8 <AsebaVMDebugMessage+0x230>
    40cc:	0b c0       	rjmp	.+22     	; 0x40e4 <AsebaVMDebugMessage+0x26c>
		}
		break;

		case ASEBA_MESSAGE_WRITE_BYTECODE:
		//GREEN_LED3_ON;
		AsebaWriteBytecode(vm);
    40ce:	c8 01       	movw	r24, r16
    40d0:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <AsebaWriteBytecode>
		break;
    40d4:	07 c0       	rjmp	.+14     	; 0x40e4 <AsebaVMDebugMessage+0x26c>

		case ASEBA_MESSAGE_REBOOT:
		AsebaResetIntoBootloader(vm);
    40d6:	c8 01       	movw	r24, r16
    40d8:	0e 94 87 03 	call	0x70e	; 0x70e <AsebaResetIntoBootloader>
		break;
    40dc:	03 c0       	rjmp	.+6      	; 0x40e4 <AsebaVMDebugMessage+0x26c>

		case ASEBA_MESSAGE_SUSPEND_TO_RAM:
		AsebaPutVmToSleep(vm);
    40de:	c8 01       	movw	r24, r16
    40e0:	0e 94 f7 00 	call	0x1ee	; 0x1ee <AsebaPutVmToSleep>
		break;

		default:
		break;
	}
}
    40e4:	0f 90       	pop	r0
    40e6:	0f 90       	pop	r0
    40e8:	0f 90       	pop	r0
    40ea:	0f 90       	pop	r0
    40ec:	cf 91       	pop	r28
    40ee:	df 91       	pop	r29
    40f0:	1f 91       	pop	r17
    40f2:	0f 91       	pop	r16
    40f4:	ff 90       	pop	r15
    40f6:	ef 90       	pop	r14
    40f8:	08 95       	ret

000040fa <AsebaVMShouldDropPacket>:

uint16 AsebaVMShouldDropPacket(AsebaVMState *vm, uint16 source, const uint8* data)
{
	uint16 type = bswap16(((const uint16*)data)[0]);
    40fa:	fa 01       	movw	r30, r20
    40fc:	60 81       	ld	r22, Z
    40fe:	71 81       	ldd	r23, Z+1	; 0x01
	if (type < 0x8000)
    4100:	77 fd       	sbrc	r23, 7
    4102:	07 c0       	rjmp	.+14     	; 0x4112 <AsebaVMShouldDropPacket+0x18>
	{
		// user message
		return !AsebaVMGetEventAddress(vm, type);
    4104:	0e 94 be 1a 	call	0x357c	; 0x357c <AsebaVMGetEventAddress>
    4108:	21 e0       	ldi	r18, 0x01	; 1
    410a:	30 e0       	ldi	r19, 0x00	; 0
    410c:	00 97       	sbiw	r24, 0x00	; 0
    410e:	c9 f0       	breq	.+50     	; 0x4142 <AsebaVMShouldDropPacket+0x48>
    4110:	16 c0       	rjmp	.+44     	; 0x413e <AsebaVMShouldDropPacket+0x44>
	}
	else if (type >= 0xA000)
    4112:	20 ea       	ldi	r18, 0xA0	; 160
    4114:	60 30       	cpi	r22, 0x00	; 0
    4116:	72 07       	cpc	r23, r18
    4118:	78 f0       	brcs	.+30     	; 0x4138 <AsebaVMShouldDropPacket+0x3e>
	{
		// debug message
		uint16 dest = bswap16(((const uint16*)data)[1]);
    411a:	42 81       	ldd	r20, Z+2	; 0x02
    411c:	53 81       	ldd	r21, Z+3	; 0x03
		if (type == ASEBA_MESSAGE_GET_DESCRIPTION)
    411e:	e0 ea       	ldi	r30, 0xA0	; 160
    4120:	60 30       	cpi	r22, 0x00	; 0
    4122:	7e 07       	cpc	r23, r30
    4124:	61 f0       	breq	.+24     	; 0x413e <AsebaVMShouldDropPacket+0x44>
			return 0;

		// check it is for us
		return dest != vm->nodeId;
    4126:	21 e0       	ldi	r18, 0x01	; 1
    4128:	30 e0       	ldi	r19, 0x00	; 0
    412a:	fc 01       	movw	r30, r24
    412c:	80 81       	ld	r24, Z
    412e:	91 81       	ldd	r25, Z+1	; 0x01
    4130:	48 17       	cp	r20, r24
    4132:	59 07       	cpc	r21, r25
    4134:	31 f4       	brne	.+12     	; 0x4142 <AsebaVMShouldDropPacket+0x48>
    4136:	03 c0       	rjmp	.+6      	; 0x413e <AsebaVMShouldDropPacket+0x44>
	}
	return 1;
    4138:	21 e0       	ldi	r18, 0x01	; 1
    413a:	30 e0       	ldi	r19, 0x00	; 0
    413c:	02 c0       	rjmp	.+4      	; 0x4142 <AsebaVMShouldDropPacket+0x48>
	else if (type >= 0xA000)
	{
		// debug message
		uint16 dest = bswap16(((const uint16*)data)[1]);
		if (type == ASEBA_MESSAGE_GET_DESCRIPTION)
			return 0;
    413e:	20 e0       	ldi	r18, 0x00	; 0
    4140:	30 e0       	ldi	r19, 0x00	; 0

		// check it is for us
		return dest != vm->nodeId;
	}
	return 1;
}
    4142:	c9 01       	movw	r24, r18
    4144:	08 95       	ret

00004146 <AsebaNativePopArg>:

// support functions

/*! Return an argument on the stack, including the value of template parameters */
static inline sint16 AsebaNativePopArg(AsebaVMState *vm)
{
    4146:	dc 01       	movw	r26, r24
	return vm->stack[vm->sp--];
    4148:	52 96       	adiw	r26, 0x12	; 18
    414a:	2d 91       	ld	r18, X+
    414c:	3c 91       	ld	r19, X
    414e:	53 97       	sbiw	r26, 0x13	; 19
    4150:	c9 01       	movw	r24, r18
    4152:	88 0f       	add	r24, r24
    4154:	99 1f       	adc	r25, r25
    4156:	1c 96       	adiw	r26, 0x0c	; 12
    4158:	ed 91       	ld	r30, X+
    415a:	fc 91       	ld	r31, X
    415c:	1d 97       	sbiw	r26, 0x0d	; 13
    415e:	e8 0f       	add	r30, r24
    4160:	f9 1f       	adc	r31, r25
    4162:	80 81       	ld	r24, Z
    4164:	91 81       	ldd	r25, Z+1	; 0x01
    4166:	21 50       	subi	r18, 0x01	; 1
    4168:	30 40       	sbci	r19, 0x00	; 0
    416a:	53 96       	adiw	r26, 0x13	; 19
    416c:	3c 93       	st	X, r19
    416e:	2e 93       	st	-X, r18
    4170:	52 97       	sbiw	r26, 0x12	; 18
}
    4172:	08 95       	ret

00004174 <aseba_atan2>:



// atan2, do y/x and return an "aseba" angle that spans the whole 16 bits range
sint16 aseba_atan2(sint16 y, sint16 x)
{
    4174:	6f 92       	push	r6
    4176:	7f 92       	push	r7
    4178:	8f 92       	push	r8
    417a:	9f 92       	push	r9
    417c:	af 92       	push	r10
    417e:	bf 92       	push	r11
    4180:	cf 92       	push	r12
    4182:	df 92       	push	r13
    4184:	ef 92       	push	r14
    4186:	ff 92       	push	r15
    4188:	0f 93       	push	r16
    418a:	1f 93       	push	r17
    418c:	cf 93       	push	r28
    418e:	df 93       	push	r29
    4190:	4c 01       	movw	r8, r24
    4192:	eb 01       	movw	r28, r22
	if (y == 0)
    4194:	00 97       	sbiw	r24, 0x00	; 0
    4196:	29 f4       	brne	.+10     	; 0x41a2 <aseba_atan2+0x2e>
	{
		if (x >= 0)	// we return 0 on division by zero
    4198:	77 fd       	sbrc	r23, 7
    419a:	c0 c0       	rjmp	.+384    	; 0x431c <aseba_atan2+0x1a8>
			return 0;
    419c:	60 e0       	ldi	r22, 0x00	; 0
    419e:	70 e0       	ldi	r23, 0x00	; 0
    41a0:	bf c0       	rjmp	.+382    	; 0x4320 <aseba_atan2+0x1ac>
	
	{
		sint16 res;
		sint16 ax = abs(x);
		sint16 ay = abs(y);
		if (x == 0)
    41a2:	20 97       	sbiw	r28, 0x00	; 0
    41a4:	09 f4       	brne	.+2      	; 0x41a8 <aseba_atan2+0x34>
    41a6:	b1 c0       	rjmp	.+354    	; 0x430a <aseba_atan2+0x196>
	}
	
	{
		sint16 res;
		sint16 ax = abs(x);
		sint16 ay = abs(y);
    41a8:	bc 01       	movw	r22, r24
    41aa:	97 ff       	sbrs	r25, 7
    41ac:	04 c0       	rjmp	.+8      	; 0x41b6 <aseba_atan2+0x42>
    41ae:	66 27       	eor	r22, r22
    41b0:	77 27       	eor	r23, r23
    41b2:	68 1b       	sub	r22, r24
    41b4:	79 0b       	sbc	r23, r25
					sint16 delta = subprecision_index & 0x1f;
					res = __builtin_divsd(__builtin_mulss(aseba_atan_table[index*8 + bin], 32 - delta) + __builtin_mulss(aseba_atan_table[index*8 + bin + 1], delta),32);
				}
				
#else		
			sint32 value = (((sint32)ay << 16)/(sint32)(ax));
    41b6:	88 27       	eor	r24, r24
    41b8:	77 fd       	sbrc	r23, 7
    41ba:	80 95       	com	r24
    41bc:	98 2f       	mov	r25, r24
    41be:	cb 01       	movw	r24, r22
    41c0:	77 27       	eor	r23, r23
    41c2:	66 27       	eor	r22, r22
			return -32768;
	}
	
	{
		sint16 res;
		sint16 ax = abs(x);
    41c4:	9e 01       	movw	r18, r28
    41c6:	d7 ff       	sbrs	r29, 7
    41c8:	04 c0       	rjmp	.+8      	; 0x41d2 <aseba_atan2+0x5e>
    41ca:	22 27       	eor	r18, r18
    41cc:	33 27       	eor	r19, r19
    41ce:	2c 1b       	sub	r18, r28
    41d0:	3d 0b       	sbc	r19, r29
					sint16 delta = subprecision_index & 0x1f;
					res = __builtin_divsd(__builtin_mulss(aseba_atan_table[index*8 + bin], 32 - delta) + __builtin_mulss(aseba_atan_table[index*8 + bin + 1], delta),32);
				}
				
#else		
			sint32 value = (((sint32)ay << 16)/(sint32)(ax));
    41d2:	44 27       	eor	r20, r20
    41d4:	37 fd       	sbrc	r19, 7
    41d6:	40 95       	com	r20
    41d8:	54 2f       	mov	r21, r20
    41da:	0e 94 14 36 	call	0x6c28	; 0x6c28 <__divmodsi4>
			sint16 fb1 = 0;
			
			sint16 fb1_counter;
			for (fb1_counter = 0; fb1_counter < 32; fb1_counter++)
    41de:	aa 24       	eor	r10, r10
    41e0:	bb 24       	eor	r11, r11
					res = __builtin_divsd(__builtin_mulss(aseba_atan_table[index*8 + bin], 32 - delta) + __builtin_mulss(aseba_atan_table[index*8 + bin + 1], delta),32);
				}
				
#else		
			sint32 value = (((sint32)ay << 16)/(sint32)(ax));
			sint16 fb1 = 0;
    41e2:	e0 e0       	ldi	r30, 0x00	; 0
    41e4:	f0 e0       	ldi	r31, 0x00	; 0
			
			sint16 fb1_counter;
			for (fb1_counter = 0; fb1_counter < 32; fb1_counter++)
				if ((value >> (sint32)fb1_counter) != 0)
    41e6:	da 01       	movw	r26, r20
    41e8:	c9 01       	movw	r24, r18
    41ea:	0a 2c       	mov	r0, r10
    41ec:	04 c0       	rjmp	.+8      	; 0x41f6 <aseba_atan2+0x82>
    41ee:	b5 95       	asr	r27
    41f0:	a7 95       	ror	r26
    41f2:	97 95       	ror	r25
    41f4:	87 95       	ror	r24
    41f6:	0a 94       	dec	r0
    41f8:	d2 f7       	brpl	.-12     	; 0x41ee <aseba_atan2+0x7a>
    41fa:	00 97       	sbiw	r24, 0x00	; 0
    41fc:	a1 05       	cpc	r26, r1
    41fe:	b1 05       	cpc	r27, r1
    4200:	09 f0       	breq	.+2      	; 0x4204 <aseba_atan2+0x90>
    4202:	f5 01       	movw	r30, r10
#else		
			sint32 value = (((sint32)ay << 16)/(sint32)(ax));
			sint16 fb1 = 0;
			
			sint16 fb1_counter;
			for (fb1_counter = 0; fb1_counter < 32; fb1_counter++)
    4204:	08 94       	sec
    4206:	a1 1c       	adc	r10, r1
    4208:	b1 1c       	adc	r11, r1
    420a:	80 e2       	ldi	r24, 0x20	; 32
    420c:	a8 16       	cp	r10, r24
    420e:	b1 04       	cpc	r11, r1
    4210:	51 f7       	brne	.-44     	; 0x41e6 <aseba_atan2+0x72>
				if ((value >> (sint32)fb1_counter) != 0)
					fb1 = fb1_counter;
						
			{
				// we only keep 4 bits of precision below comma as atan(x) is like x near 0
				sint16 index = fb1 - 12;
    4212:	bf 01       	movw	r22, r30
    4214:	6c 50       	subi	r22, 0x0C	; 12
    4216:	70 40       	sbci	r23, 0x00	; 0
				if (index < 0)
    4218:	77 ff       	sbrs	r23, 7
    421a:	10 c0       	rjmp	.+32     	; 0x423c <aseba_atan2+0xc8>
				{
					// value is smaller than 2e-4
					res = (sint16)(((sint32)aseba_atan_table[0] * value) >> 12);
    421c:	ca 01       	movw	r24, r20
    421e:	b9 01       	movw	r22, r18
    4220:	2c e8       	ldi	r18, 0x8C	; 140
    4222:	32 e0       	ldi	r19, 0x02	; 2
    4224:	40 e0       	ldi	r20, 0x00	; 0
    4226:	50 e0       	ldi	r21, 0x00	; 0
    4228:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    422c:	bc e0       	ldi	r27, 0x0C	; 12
    422e:	95 95       	asr	r25
    4230:	87 95       	ror	r24
    4232:	77 95       	ror	r23
    4234:	67 95       	ror	r22
    4236:	ba 95       	dec	r27
    4238:	d1 f7       	brne	.-12     	; 0x422e <aseba_atan2+0xba>
    423a:	5e c0       	rjmp	.+188    	; 0x42f8 <aseba_atan2+0x184>
				}
				else
				{
					sint32 subprecision_rest = value - (((sint32) 1) << fb1);
    423c:	81 e0       	ldi	r24, 0x01	; 1
    423e:	90 e0       	ldi	r25, 0x00	; 0
    4240:	a0 e0       	ldi	r26, 0x00	; 0
    4242:	b0 e0       	ldi	r27, 0x00	; 0
    4244:	0e 2e       	mov	r0, r30
    4246:	04 c0       	rjmp	.+8      	; 0x4250 <aseba_atan2+0xdc>
    4248:	88 0f       	add	r24, r24
    424a:	99 1f       	adc	r25, r25
    424c:	aa 1f       	adc	r26, r26
    424e:	bb 1f       	adc	r27, r27
    4250:	0a 94       	dec	r0
    4252:	d2 f7       	brpl	.-12     	; 0x4248 <aseba_atan2+0xd4>
    4254:	28 1b       	sub	r18, r24
    4256:	39 0b       	sbc	r19, r25
    4258:	4a 0b       	sbc	r20, r26
    425a:	5b 0b       	sbc	r21, r27
					sint16 to_shift = fb1 - 8; // fb1 >= 12 otherwise index would have been < 0
    425c:	38 97       	sbiw	r30, 0x08	; 8
					sint16 subprecision_index = (sint16)(subprecision_rest >> to_shift);
    425e:	04 c0       	rjmp	.+8      	; 0x4268 <aseba_atan2+0xf4>
    4260:	55 95       	asr	r21
    4262:	47 95       	ror	r20
    4264:	37 95       	ror	r19
    4266:	27 95       	ror	r18
    4268:	ea 95       	dec	r30
    426a:	d2 f7       	brpl	.-12     	; 0x4260 <aseba_atan2+0xec>
					sint16 bin = subprecision_index >> 5;
					sint16 delta = subprecision_index & 0x1f;
    426c:	af e1       	ldi	r26, 0x1F	; 31
    426e:	6a 2e       	mov	r6, r26
    4270:	71 2c       	mov	r7, r1
    4272:	62 22       	and	r6, r18
    4274:	73 22       	and	r7, r19
				else
				{
					sint32 subprecision_rest = value - (((sint32) 1) << fb1);
					sint16 to_shift = fb1 - 8; // fb1 >= 12 otherwise index would have been < 0
					sint16 subprecision_index = (sint16)(subprecision_rest >> to_shift);
					sint16 bin = subprecision_index >> 5;
    4276:	69 01       	movw	r12, r18
    4278:	f5 e0       	ldi	r31, 0x05	; 5
    427a:	d5 94       	asr	r13
    427c:	c7 94       	ror	r12
    427e:	fa 95       	dec	r31
    4280:	e1 f7       	brne	.-8      	; 0x427a <aseba_atan2+0x106>
					sint16 delta = subprecision_index & 0x1f;
					res = (sint16)(((sint32)aseba_atan_table[index*8 + bin] * (sint32)(32 - delta) + (sint32)aseba_atan_table[index*8 + bin + 1] * (sint32)delta) >> 5);
    4282:	e3 e0       	ldi	r30, 0x03	; 3
    4284:	66 0f       	add	r22, r22
    4286:	77 1f       	adc	r23, r23
    4288:	ea 95       	dec	r30
    428a:	e1 f7       	brne	.-8      	; 0x4284 <aseba_atan2+0x110>
    428c:	c6 0e       	add	r12, r22
    428e:	d7 1e       	adc	r13, r23
    4290:	f6 01       	movw	r30, r12
    4292:	ee 0f       	add	r30, r30
    4294:	ff 1f       	adc	r31, r31
    4296:	e4 56       	subi	r30, 0x64	; 100
    4298:	f4 4f       	sbci	r31, 0xF4	; 244
    429a:	60 81       	ld	r22, Z
    429c:	71 81       	ldd	r23, Z+1	; 0x01
    429e:	88 27       	eor	r24, r24
    42a0:	77 fd       	sbrc	r23, 7
    42a2:	80 95       	com	r24
    42a4:	98 2f       	mov	r25, r24
    42a6:	93 01       	movw	r18, r6
    42a8:	44 27       	eor	r20, r20
    42aa:	37 fd       	sbrc	r19, 7
    42ac:	40 95       	com	r20
    42ae:	54 2f       	mov	r21, r20
    42b0:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    42b4:	7b 01       	movw	r14, r22
    42b6:	8c 01       	movw	r16, r24
    42b8:	f6 01       	movw	r30, r12
    42ba:	ee 0f       	add	r30, r30
    42bc:	ff 1f       	adc	r31, r31
    42be:	e6 56       	subi	r30, 0x66	; 102
    42c0:	f4 4f       	sbci	r31, 0xF4	; 244
    42c2:	60 81       	ld	r22, Z
    42c4:	71 81       	ldd	r23, Z+1	; 0x01
    42c6:	88 27       	eor	r24, r24
    42c8:	77 fd       	sbrc	r23, 7
    42ca:	80 95       	com	r24
    42cc:	98 2f       	mov	r25, r24
    42ce:	a6 18       	sub	r10, r6
    42d0:	b7 08       	sbc	r11, r7
    42d2:	95 01       	movw	r18, r10
    42d4:	44 27       	eor	r20, r20
    42d6:	37 fd       	sbrc	r19, 7
    42d8:	40 95       	com	r20
    42da:	54 2f       	mov	r21, r20
    42dc:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    42e0:	e6 0e       	add	r14, r22
    42e2:	f7 1e       	adc	r15, r23
    42e4:	08 1f       	adc	r16, r24
    42e6:	19 1f       	adc	r17, r25
    42e8:	55 e0       	ldi	r21, 0x05	; 5
    42ea:	15 95       	asr	r17
    42ec:	07 95       	ror	r16
    42ee:	f7 94       	ror	r15
    42f0:	e7 94       	ror	r14
    42f2:	5a 95       	dec	r21
    42f4:	d1 f7       	brne	.-12     	; 0x42ea <aseba_atan2+0x176>
    42f6:	b7 01       	movw	r22, r14
				}
#endif
				// do pi - value if x negative
				if (x < 0)
    42f8:	d7 ff       	sbrs	r29, 7
    42fa:	09 c0       	rjmp	.+18     	; 0x430e <aseba_atan2+0x19a>
					res = 32768 - res;
    42fc:	80 e0       	ldi	r24, 0x00	; 0
    42fe:	90 e8       	ldi	r25, 0x80	; 128
    4300:	9c 01       	movw	r18, r24
    4302:	26 1b       	sub	r18, r22
    4304:	37 0b       	sbc	r19, r23
    4306:	b9 01       	movw	r22, r18
    4308:	02 c0       	rjmp	.+4      	; 0x430e <aseba_atan2+0x19a>
		sint16 res;
		sint16 ax = abs(x);
		sint16 ay = abs(y);
		if (x == 0)
		{
			res = 16384;
    430a:	60 e0       	ldi	r22, 0x00	; 0
    430c:	70 e4       	ldi	r23, 0x40	; 64
				if (x < 0)
					res = 32768 - res;
			}
		}
		
		if (y > 0)
    430e:	18 14       	cp	r1, r8
    4310:	19 04       	cpc	r1, r9
    4312:	34 f0       	brlt	.+12     	; 0x4320 <aseba_atan2+0x1ac>
			return res;
		else
			return -res;
    4314:	70 95       	com	r23
    4316:	61 95       	neg	r22
    4318:	7f 4f       	sbci	r23, 0xFF	; 255
    431a:	02 c0       	rjmp	.+4      	; 0x4320 <aseba_atan2+0x1ac>
	if (y == 0)
	{
		if (x >= 0)	// we return 0 on division by zero
			return 0;
		else if (x < 0)
			return -32768;
    431c:	60 e0       	ldi	r22, 0x00	; 0
    431e:	70 e8       	ldi	r23, 0x80	; 128
		if (y > 0)
			return res;
		else
			return -res;
	}
}
    4320:	cb 01       	movw	r24, r22
    4322:	df 91       	pop	r29
    4324:	cf 91       	pop	r28
    4326:	1f 91       	pop	r17
    4328:	0f 91       	pop	r16
    432a:	ff 90       	pop	r15
    432c:	ef 90       	pop	r14
    432e:	df 90       	pop	r13
    4330:	cf 90       	pop	r12
    4332:	bf 90       	pop	r11
    4334:	af 90       	pop	r10
    4336:	9f 90       	pop	r9
    4338:	8f 90       	pop	r8
    433a:	7f 90       	pop	r7
    433c:	6f 90       	pop	r6
    433e:	08 95       	ret

00004340 <aseba_sin>:
*/


// do the sinus of an "aseba" angle that spans the whole 16 bits range, and return a 1.15 fixed point value
sint16 aseba_sin(sint16 angle)
{
    4340:	af 92       	push	r10
    4342:	bf 92       	push	r11
    4344:	cf 92       	push	r12
    4346:	df 92       	push	r13
    4348:	ef 92       	push	r14
    434a:	ff 92       	push	r15
    434c:	0f 93       	push	r16
    434e:	1f 93       	push	r17
    4350:	cf 93       	push	r28
    4352:	df 93       	push	r29
	sint16 index;
	sint16 subIndex;
	sint16 invert;
	sint16 lookupAngle;
	if (angle < 0)
    4354:	97 ff       	sbrs	r25, 7
    4356:	14 c0       	rjmp	.+40     	; 0x4380 <aseba_sin+0x40>
	{
		if (angle < -16384)
    4358:	20 ec       	ldi	r18, 0xC0	; 192
    435a:	80 30       	cpi	r24, 0x00	; 0
    435c:	92 07       	cpc	r25, r18
    435e:	24 f4       	brge	.+8      	; 0x4368 <aseba_sin+0x28>
			lookupAngle = 32768 + angle;
    4360:	9c 01       	movw	r18, r24
    4362:	20 50       	subi	r18, 0x00	; 0
    4364:	30 48       	sbci	r19, 0x80	; 128
    4366:	09 c0       	rjmp	.+18     	; 0x437a <aseba_sin+0x3a>
		else if (angle > -16384)
    4368:	20 ec       	ldi	r18, 0xC0	; 192
    436a:	80 30       	cpi	r24, 0x00	; 0
    436c:	92 07       	cpc	r25, r18
    436e:	09 f4       	brne	.+2      	; 0x4372 <aseba_sin+0x32>
    4370:	58 c0       	rjmp	.+176    	; 0x4422 <aseba_sin+0xe2>
			lookupAngle = -angle;
    4372:	22 27       	eor	r18, r18
    4374:	33 27       	eor	r19, r19
    4376:	28 1b       	sub	r18, r24
    4378:	39 0b       	sbc	r19, r25
		else
			return -32767;
		invert = 1;
    437a:	c1 e0       	ldi	r28, 0x01	; 1
    437c:	d0 e0       	ldi	r29, 0x00	; 0
    437e:	0c c0       	rjmp	.+24     	; 0x4398 <aseba_sin+0x58>
	}
	else
	{
		if (angle > 16384)
    4380:	20 e4       	ldi	r18, 0x40	; 64
    4382:	81 30       	cpi	r24, 0x01	; 1
    4384:	92 07       	cpc	r25, r18
    4386:	2c f0       	brlt	.+10     	; 0x4392 <aseba_sin+0x52>
			lookupAngle = 32767 - angle + 1;
    4388:	20 e0       	ldi	r18, 0x00	; 0
    438a:	30 e8       	ldi	r19, 0x80	; 128
    438c:	28 1b       	sub	r18, r24
    438e:	39 0b       	sbc	r19, r25
    4390:	01 c0       	rjmp	.+2      	; 0x4394 <aseba_sin+0x54>
			return -32767;
		invert = 1;
	}
	else
	{
		if (angle > 16384)
    4392:	9c 01       	movw	r18, r24
			lookupAngle = 32767 - angle + 1;
		else if (angle < 16484)
			lookupAngle = angle;
		else
			return 32767;
		invert = 0;
    4394:	c0 e0       	ldi	r28, 0x00	; 0
    4396:	d0 e0       	ldi	r29, 0x00	; 0
	}
	
	index = lookupAngle >> 7;
    4398:	59 01       	movw	r10, r18
    439a:	aa 0c       	add	r10, r10
    439c:	ab 2c       	mov	r10, r11
    439e:	aa 1c       	adc	r10, r10
    43a0:	bb 08       	sbc	r11, r11
	subIndex = lookupAngle & 0x7f;
    43a2:	4f e7       	ldi	r20, 0x7F	; 127
    43a4:	c4 2e       	mov	r12, r20
    43a6:	d1 2c       	mov	r13, r1
    43a8:	c2 22       	and	r12, r18
    43aa:	d3 22       	and	r13, r19
	
	{
		sint16 result = (sint16)(((sint32)aseba_sin_table[index] * (sint32)(128-subIndex) + (sint32)aseba_sin_table[index+1] * (sint32)(subIndex)) >> 7);
    43ac:	f5 01       	movw	r30, r10
    43ae:	ee 0f       	add	r30, r30
    43b0:	ff 1f       	adc	r31, r31
    43b2:	e6 56       	subi	r30, 0x66	; 102
    43b4:	f5 4f       	sbci	r31, 0xF5	; 245
    43b6:	60 81       	ld	r22, Z
    43b8:	71 81       	ldd	r23, Z+1	; 0x01
    43ba:	88 27       	eor	r24, r24
    43bc:	77 fd       	sbrc	r23, 7
    43be:	80 95       	com	r24
    43c0:	98 2f       	mov	r25, r24
    43c2:	96 01       	movw	r18, r12
    43c4:	44 27       	eor	r20, r20
    43c6:	37 fd       	sbrc	r19, 7
    43c8:	40 95       	com	r20
    43ca:	54 2f       	mov	r21, r20
    43cc:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    43d0:	7b 01       	movw	r14, r22
    43d2:	8c 01       	movw	r16, r24
    43d4:	60 e8       	ldi	r22, 0x80	; 128
    43d6:	70 e0       	ldi	r23, 0x00	; 0
    43d8:	6c 19       	sub	r22, r12
    43da:	7d 09       	sbc	r23, r13
    43dc:	88 27       	eor	r24, r24
    43de:	77 fd       	sbrc	r23, 7
    43e0:	80 95       	com	r24
    43e2:	98 2f       	mov	r25, r24
    43e4:	f5 01       	movw	r30, r10
    43e6:	ee 0f       	add	r30, r30
    43e8:	ff 1f       	adc	r31, r31
    43ea:	e8 56       	subi	r30, 0x68	; 104
    43ec:	f5 4f       	sbci	r31, 0xF5	; 245
    43ee:	20 81       	ld	r18, Z
    43f0:	31 81       	ldd	r19, Z+1	; 0x01
    43f2:	44 27       	eor	r20, r20
    43f4:	37 fd       	sbrc	r19, 7
    43f6:	40 95       	com	r20
    43f8:	54 2f       	mov	r21, r20
    43fa:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    43fe:	e6 0e       	add	r14, r22
    4400:	f7 1e       	adc	r15, r23
    4402:	08 1f       	adc	r16, r24
    4404:	19 1f       	adc	r17, r25
    4406:	87 e0       	ldi	r24, 0x07	; 7
    4408:	15 95       	asr	r17
    440a:	07 95       	ror	r16
    440c:	f7 94       	ror	r15
    440e:	e7 94       	ror	r14
    4410:	8a 95       	dec	r24
    4412:	d1 f7       	brne	.-12     	; 0x4408 <aseba_sin+0xc8>
    4414:	97 01       	movw	r18, r14
		
		if (invert)
    4416:	20 97       	sbiw	r28, 0x00	; 0
    4418:	31 f0       	breq	.+12     	; 0x4426 <aseba_sin+0xe6>
			return -result;
    441a:	30 95       	com	r19
    441c:	21 95       	neg	r18
    441e:	3f 4f       	sbci	r19, 0xFF	; 255
    4420:	02 c0       	rjmp	.+4      	; 0x4426 <aseba_sin+0xe6>
		if (angle < -16384)
			lookupAngle = 32768 + angle;
		else if (angle > -16384)
			lookupAngle = -angle;
		else
			return -32767;
    4422:	21 e0       	ldi	r18, 0x01	; 1
    4424:	30 e8       	ldi	r19, 0x80	; 128
		if (invert)
			return -result;
		else
			return result;
	}
}
    4426:	c9 01       	movw	r24, r18
    4428:	df 91       	pop	r29
    442a:	cf 91       	pop	r28
    442c:	1f 91       	pop	r17
    442e:	0f 91       	pop	r16
    4430:	ff 90       	pop	r15
    4432:	ef 90       	pop	r14
    4434:	df 90       	pop	r13
    4436:	cf 90       	pop	r12
    4438:	bf 90       	pop	r11
    443a:	af 90       	pop	r10
    443c:	08 95       	ret

0000443e <aseba_cos>:

// do the cos of an "aseba" angle that spans the whole 16 bits range, and return a 1.15 fixed point value
sint16 aseba_cos(sint16 angle)
{
	return aseba_sin(16384 + angle);
    443e:	80 50       	subi	r24, 0x00	; 0
    4440:	90 4c       	sbci	r25, 0xC0	; 192
    4442:	0e 94 a0 21 	call	0x4340	; 0x4340 <aseba_sin>
}
    4446:	08 95       	ret

00004448 <aseba_sqrt>:
// Do integer square root ( From Wikipedia )
sint16 aseba_sqrt(sint16 num)
{
	sint16 op = num;
	sint16 res = 0;
	sint16 one = 1 << 14;
    4448:	40 e0       	ldi	r20, 0x00	; 0
    444a:	50 e4       	ldi	r21, 0x40	; 64
	
	while(one > op)
    444c:	04 c0       	rjmp	.+8      	; 0x4456 <aseba_sqrt+0xe>
		one >>= 2;
    444e:	55 95       	asr	r21
    4450:	47 95       	ror	r20
    4452:	55 95       	asr	r21
    4454:	47 95       	ror	r20
{
	sint16 op = num;
	sint16 res = 0;
	sint16 one = 1 << 14;
	
	while(one > op)
    4456:	84 17       	cp	r24, r20
    4458:	95 07       	cpc	r25, r21
    445a:	cc f3       	brlt	.-14     	; 0x444e <aseba_sqrt+0x6>
    445c:	20 e0       	ldi	r18, 0x00	; 0
    445e:	30 e0       	ldi	r19, 0x00	; 0
    4460:	10 c0       	rjmp	.+32     	; 0x4482 <aseba_sqrt+0x3a>
		one >>= 2;
		
	while(one != 0) 
	{
		if (op >= res + one) 
    4462:	ba 01       	movw	r22, r20
    4464:	62 0f       	add	r22, r18
    4466:	73 1f       	adc	r23, r19
    4468:	35 95       	asr	r19
    446a:	27 95       	ror	r18
    446c:	86 17       	cp	r24, r22
    446e:	97 07       	cpc	r25, r23
    4470:	24 f0       	brlt	.+8      	; 0x447a <aseba_sqrt+0x32>
		{
			op -= res + one;
    4472:	86 1b       	sub	r24, r22
    4474:	97 0b       	sbc	r25, r23
			res = (res >> 1) + one;
    4476:	24 0f       	add	r18, r20
    4478:	35 1f       	adc	r19, r21
		}
		else
		{	
			res >>= 1;
		}
		one >>= 2;
    447a:	55 95       	asr	r21
    447c:	47 95       	ror	r20
    447e:	55 95       	asr	r21
    4480:	47 95       	ror	r20
	sint16 one = 1 << 14;
	
	while(one > op)
		one >>= 2;
		
	while(one != 0) 
    4482:	41 15       	cp	r20, r1
    4484:	51 05       	cpc	r21, r1
    4486:	69 f7       	brne	.-38     	; 0x4462 <aseba_sqrt+0x1a>
			res >>= 1;
		}
		one >>= 2;
	}
	return res;
}
    4488:	c9 01       	movw	r24, r18
    448a:	08 95       	ret

0000448c <AsebaNative_veccopy>:
		

// standard natives functions

void AsebaNative_veccopy(AsebaVMState *vm)
{
    448c:	ef 92       	push	r14
    448e:	ff 92       	push	r15
    4490:	0f 93       	push	r16
    4492:	1f 93       	push	r17
    4494:	cf 93       	push	r28
    4496:	df 93       	push	r29
    4498:	ec 01       	movw	r28, r24
	// variable pos
	uint16 dest = AsebaNativePopArg(vm);
    449a:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    449e:	7c 01       	movw	r14, r24
	uint16 src = AsebaNativePopArg(vm);
    44a0:	ce 01       	movw	r24, r28
    44a2:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    44a6:	8c 01       	movw	r16, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    44a8:	ce 01       	movw	r24, r28
    44aa:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    44ae:	9c 01       	movw	r18, r24
    44b0:	a7 01       	movw	r20, r14
    44b2:	44 0f       	add	r20, r20
    44b4:	55 1f       	adc	r21, r21
    44b6:	00 0f       	add	r16, r16
    44b8:	11 1f       	adc	r17, r17
	
	uint16 i;
	
	for (i = 0; i < length; i++)
    44ba:	80 e0       	ldi	r24, 0x00	; 0
    44bc:	90 e0       	ldi	r25, 0x00	; 0
    44be:	12 c0       	rjmp	.+36     	; 0x44e4 <AsebaNative_veccopy+0x58>
	{
		vm->variables[dest++] = vm->variables[src++];
    44c0:	68 85       	ldd	r22, Y+8	; 0x08
    44c2:	79 85       	ldd	r23, Y+9	; 0x09
    44c4:	fb 01       	movw	r30, r22
    44c6:	e4 0f       	add	r30, r20
    44c8:	f5 1f       	adc	r31, r21
    44ca:	60 0f       	add	r22, r16
    44cc:	71 1f       	adc	r23, r17
    44ce:	db 01       	movw	r26, r22
    44d0:	6d 91       	ld	r22, X+
    44d2:	7c 91       	ld	r23, X
    44d4:	11 97       	sbiw	r26, 0x01	; 1
    44d6:	71 83       	std	Z+1, r23	; 0x01
    44d8:	60 83       	st	Z, r22
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	
	for (i = 0; i < length; i++)
    44da:	01 96       	adiw	r24, 0x01	; 1
    44dc:	4e 5f       	subi	r20, 0xFE	; 254
    44de:	5f 4f       	sbci	r21, 0xFF	; 255
    44e0:	0e 5f       	subi	r16, 0xFE	; 254
    44e2:	1f 4f       	sbci	r17, 0xFF	; 255
    44e4:	82 17       	cp	r24, r18
    44e6:	93 07       	cpc	r25, r19
    44e8:	58 f3       	brcs	.-42     	; 0x44c0 <AsebaNative_veccopy+0x34>
	{
		vm->variables[dest++] = vm->variables[src++];
	}
}
    44ea:	df 91       	pop	r29
    44ec:	cf 91       	pop	r28
    44ee:	1f 91       	pop	r17
    44f0:	0f 91       	pop	r16
    44f2:	ff 90       	pop	r15
    44f4:	ef 90       	pop	r14
    44f6:	08 95       	ret

000044f8 <AsebaNative_vecfill>:
	}
};


void AsebaNative_vecfill(AsebaVMState *vm)
{
    44f8:	ef 92       	push	r14
    44fa:	ff 92       	push	r15
    44fc:	0f 93       	push	r16
    44fe:	1f 93       	push	r17
    4500:	cf 93       	push	r28
    4502:	df 93       	push	r29
    4504:	ec 01       	movw	r28, r24
	// variable pos
	uint16 dest = AsebaNativePopArg(vm);
    4506:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    450a:	8c 01       	movw	r16, r24
	uint16 value = AsebaNativePopArg(vm);
    450c:	ce 01       	movw	r24, r28
    450e:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4512:	7c 01       	movw	r14, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    4514:	ce 01       	movw	r24, r28
    4516:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    451a:	9c 01       	movw	r18, r24
	
	uint16 i;
	
	for (i = 0; i < length; i++)
	{
		vm->variables[dest++] = vm->variables[value];
    451c:	ee 0c       	add	r14, r14
    451e:	ff 1c       	adc	r15, r15
    4520:	00 0f       	add	r16, r16
    4522:	11 1f       	adc	r17, r17
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	
	for (i = 0; i < length; i++)
    4524:	80 e0       	ldi	r24, 0x00	; 0
    4526:	90 e0       	ldi	r25, 0x00	; 0
    4528:	10 c0       	rjmp	.+32     	; 0x454a <AsebaNative_vecfill+0x52>
	{
		vm->variables[dest++] = vm->variables[value];
    452a:	48 85       	ldd	r20, Y+8	; 0x08
    452c:	59 85       	ldd	r21, Y+9	; 0x09
    452e:	fa 01       	movw	r30, r20
    4530:	e0 0f       	add	r30, r16
    4532:	f1 1f       	adc	r31, r17
    4534:	4e 0d       	add	r20, r14
    4536:	5f 1d       	adc	r21, r15
    4538:	da 01       	movw	r26, r20
    453a:	4d 91       	ld	r20, X+
    453c:	5c 91       	ld	r21, X
    453e:	11 97       	sbiw	r26, 0x01	; 1
    4540:	51 83       	std	Z+1, r21	; 0x01
    4542:	40 83       	st	Z, r20
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	
	for (i = 0; i < length; i++)
    4544:	01 96       	adiw	r24, 0x01	; 1
    4546:	0e 5f       	subi	r16, 0xFE	; 254
    4548:	1f 4f       	sbci	r17, 0xFF	; 255
    454a:	82 17       	cp	r24, r18
    454c:	93 07       	cpc	r25, r19
    454e:	68 f3       	brcs	.-38     	; 0x452a <AsebaNative_vecfill+0x32>
	{
		vm->variables[dest++] = vm->variables[value];
	}
}
    4550:	df 91       	pop	r29
    4552:	cf 91       	pop	r28
    4554:	1f 91       	pop	r17
    4556:	0f 91       	pop	r16
    4558:	ff 90       	pop	r15
    455a:	ef 90       	pop	r14
    455c:	08 95       	ret

0000455e <AsebaNative_vecaddscalar>:
	}
};


void AsebaNative_vecaddscalar(AsebaVMState *vm)
{
    455e:	cf 92       	push	r12
    4560:	df 92       	push	r13
    4562:	ef 92       	push	r14
    4564:	ff 92       	push	r15
    4566:	0f 93       	push	r16
    4568:	1f 93       	push	r17
    456a:	cf 93       	push	r28
    456c:	df 93       	push	r29
    456e:	ec 01       	movw	r28, r24
	// variable pos
	uint16 dest = AsebaNativePopArg(vm);
    4570:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4574:	6c 01       	movw	r12, r24
	uint16 src = AsebaNativePopArg(vm);
    4576:	ce 01       	movw	r24, r28
    4578:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    457c:	8c 01       	movw	r16, r24
	uint16 scalar = AsebaNativePopArg(vm);
    457e:	ce 01       	movw	r24, r28
    4580:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4584:	7c 01       	movw	r14, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    4586:	ce 01       	movw	r24, r28
    4588:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    458c:	9c 01       	movw	r18, r24
	
	const sint16 scalarValue = vm->variables[scalar];
    458e:	88 85       	ldd	r24, Y+8	; 0x08
    4590:	99 85       	ldd	r25, Y+9	; 0x09
    4592:	f7 01       	movw	r30, r14
    4594:	ee 0f       	add	r30, r30
    4596:	ff 1f       	adc	r31, r31
    4598:	e8 0f       	add	r30, r24
    459a:	f9 1f       	adc	r31, r25
    459c:	40 81       	ld	r20, Z
    459e:	51 81       	ldd	r21, Z+1	; 0x01
		{ 0, 0 }
	}
};


void AsebaNative_vecaddscalar(AsebaVMState *vm)
    45a0:	d8 01       	movw	r26, r16
    45a2:	aa 0f       	add	r26, r26
    45a4:	bb 1f       	adc	r27, r27
    45a6:	a8 0f       	add	r26, r24
    45a8:	b9 1f       	adc	r27, r25
    45aa:	f6 01       	movw	r30, r12
    45ac:	ee 0f       	add	r30, r30
    45ae:	ff 1f       	adc	r31, r31
    45b0:	e8 0f       	add	r30, r24
    45b2:	f9 1f       	adc	r31, r25
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	const sint16 scalarValue = vm->variables[scalar];
	uint16 i;
	for (i = 0; i < length; i++)
    45b4:	80 e0       	ldi	r24, 0x00	; 0
    45b6:	90 e0       	ldi	r25, 0x00	; 0
    45b8:	07 c0       	rjmp	.+14     	; 0x45c8 <AsebaNative_vecaddscalar+0x6a>
	{
		vm->variables[dest++] = vm->variables[src++] + scalarValue;
    45ba:	6d 91       	ld	r22, X+
    45bc:	7d 91       	ld	r23, X+
    45be:	64 0f       	add	r22, r20
    45c0:	75 1f       	adc	r23, r21
    45c2:	61 93       	st	Z+, r22
    45c4:	71 93       	st	Z+, r23
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	const sint16 scalarValue = vm->variables[scalar];
	uint16 i;
	for (i = 0; i < length; i++)
    45c6:	01 96       	adiw	r24, 0x01	; 1
    45c8:	82 17       	cp	r24, r18
    45ca:	93 07       	cpc	r25, r19
    45cc:	b0 f3       	brcs	.-20     	; 0x45ba <AsebaNative_vecaddscalar+0x5c>
	{
		vm->variables[dest++] = vm->variables[src++] + scalarValue;
	}
}
    45ce:	df 91       	pop	r29
    45d0:	cf 91       	pop	r28
    45d2:	1f 91       	pop	r17
    45d4:	0f 91       	pop	r16
    45d6:	ff 90       	pop	r15
    45d8:	ef 90       	pop	r14
    45da:	df 90       	pop	r13
    45dc:	cf 90       	pop	r12
    45de:	08 95       	ret

000045e0 <AsebaNative_vecadd>:
	}
};


void AsebaNative_vecadd(AsebaVMState *vm)
{
    45e0:	af 92       	push	r10
    45e2:	bf 92       	push	r11
    45e4:	cf 92       	push	r12
    45e6:	df 92       	push	r13
    45e8:	ef 92       	push	r14
    45ea:	ff 92       	push	r15
    45ec:	0f 93       	push	r16
    45ee:	1f 93       	push	r17
    45f0:	cf 93       	push	r28
    45f2:	df 93       	push	r29
    45f4:	ec 01       	movw	r28, r24
	// variable pos
	uint16 dest = AsebaNativePopArg(vm);
    45f6:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    45fa:	7c 01       	movw	r14, r24
	uint16 src1 = AsebaNativePopArg(vm);
    45fc:	ce 01       	movw	r24, r28
    45fe:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4602:	8c 01       	movw	r16, r24
	uint16 src2 = AsebaNativePopArg(vm);
    4604:	ce 01       	movw	r24, r28
    4606:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    460a:	6c 01       	movw	r12, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    460c:	ce 01       	movw	r24, r28
    460e:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4612:	5c 01       	movw	r10, r24
    4614:	a7 01       	movw	r20, r14
    4616:	44 0f       	add	r20, r20
    4618:	55 1f       	adc	r21, r21
    461a:	00 0f       	add	r16, r16
    461c:	11 1f       	adc	r17, r17
    461e:	96 01       	movw	r18, r12
    4620:	22 0f       	add	r18, r18
    4622:	33 1f       	adc	r19, r19
	
	uint16 i;
	for (i = 0; i < length; i++)
    4624:	80 e0       	ldi	r24, 0x00	; 0
    4626:	90 e0       	ldi	r25, 0x00	; 0
    4628:	1c c0       	rjmp	.+56     	; 0x4662 <AsebaNative_vecadd+0x82>
	{
		vm->variables[dest++] = vm->variables[src1++] + vm->variables[src2++];
    462a:	e8 85       	ldd	r30, Y+8	; 0x08
    462c:	f9 85       	ldd	r31, Y+9	; 0x09
    462e:	7f 01       	movw	r14, r30
    4630:	e4 0e       	add	r14, r20
    4632:	f5 1e       	adc	r15, r21
    4634:	df 01       	movw	r26, r30
    4636:	a2 0f       	add	r26, r18
    4638:	b3 1f       	adc	r27, r19
    463a:	e0 0f       	add	r30, r16
    463c:	f1 1f       	adc	r31, r17
    463e:	6d 91       	ld	r22, X+
    4640:	7c 91       	ld	r23, X
    4642:	11 97       	sbiw	r26, 0x01	; 1
    4644:	01 90       	ld	r0, Z+
    4646:	f0 81       	ld	r31, Z
    4648:	e0 2d       	mov	r30, r0
    464a:	6e 0f       	add	r22, r30
    464c:	7f 1f       	adc	r23, r31
    464e:	f7 01       	movw	r30, r14
    4650:	71 83       	std	Z+1, r23	; 0x01
    4652:	60 83       	st	Z, r22
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    4654:	01 96       	adiw	r24, 0x01	; 1
    4656:	4e 5f       	subi	r20, 0xFE	; 254
    4658:	5f 4f       	sbci	r21, 0xFF	; 255
    465a:	0e 5f       	subi	r16, 0xFE	; 254
    465c:	1f 4f       	sbci	r17, 0xFF	; 255
    465e:	2e 5f       	subi	r18, 0xFE	; 254
    4660:	3f 4f       	sbci	r19, 0xFF	; 255
    4662:	8a 15       	cp	r24, r10
    4664:	9b 05       	cpc	r25, r11
    4666:	08 f3       	brcs	.-62     	; 0x462a <AsebaNative_vecadd+0x4a>
	{
		vm->variables[dest++] = vm->variables[src1++] + vm->variables[src2++];
	}
}
    4668:	df 91       	pop	r29
    466a:	cf 91       	pop	r28
    466c:	1f 91       	pop	r17
    466e:	0f 91       	pop	r16
    4670:	ff 90       	pop	r15
    4672:	ef 90       	pop	r14
    4674:	df 90       	pop	r13
    4676:	cf 90       	pop	r12
    4678:	bf 90       	pop	r11
    467a:	af 90       	pop	r10
    467c:	08 95       	ret

0000467e <AsebaNative_vecsub>:
	}
};


void AsebaNative_vecsub(AsebaVMState *vm)
{
    467e:	af 92       	push	r10
    4680:	bf 92       	push	r11
    4682:	cf 92       	push	r12
    4684:	df 92       	push	r13
    4686:	ef 92       	push	r14
    4688:	ff 92       	push	r15
    468a:	0f 93       	push	r16
    468c:	1f 93       	push	r17
    468e:	cf 93       	push	r28
    4690:	df 93       	push	r29
    4692:	ec 01       	movw	r28, r24
	// variable pos
	uint16 dest = AsebaNativePopArg(vm);
    4694:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4698:	7c 01       	movw	r14, r24
	uint16 src1 = AsebaNativePopArg(vm);
    469a:	ce 01       	movw	r24, r28
    469c:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    46a0:	8c 01       	movw	r16, r24
	uint16 src2 = AsebaNativePopArg(vm);
    46a2:	ce 01       	movw	r24, r28
    46a4:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    46a8:	6c 01       	movw	r12, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    46aa:	ce 01       	movw	r24, r28
    46ac:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    46b0:	5c 01       	movw	r10, r24
    46b2:	a7 01       	movw	r20, r14
    46b4:	44 0f       	add	r20, r20
    46b6:	55 1f       	adc	r21, r21
    46b8:	00 0f       	add	r16, r16
    46ba:	11 1f       	adc	r17, r17
    46bc:	96 01       	movw	r18, r12
    46be:	22 0f       	add	r18, r18
    46c0:	33 1f       	adc	r19, r19
	
	uint16 i;
	for (i = 0; i < length; i++)
    46c2:	80 e0       	ldi	r24, 0x00	; 0
    46c4:	90 e0       	ldi	r25, 0x00	; 0
    46c6:	1c c0       	rjmp	.+56     	; 0x4700 <AsebaNative_vecsub+0x82>
	{
		vm->variables[dest++] = vm->variables[src1++] - vm->variables[src2++];
    46c8:	e8 85       	ldd	r30, Y+8	; 0x08
    46ca:	f9 85       	ldd	r31, Y+9	; 0x09
    46cc:	7f 01       	movw	r14, r30
    46ce:	e4 0e       	add	r14, r20
    46d0:	f5 1e       	adc	r15, r21
    46d2:	df 01       	movw	r26, r30
    46d4:	a0 0f       	add	r26, r16
    46d6:	b1 1f       	adc	r27, r17
    46d8:	e2 0f       	add	r30, r18
    46da:	f3 1f       	adc	r31, r19
    46dc:	6d 91       	ld	r22, X+
    46de:	7c 91       	ld	r23, X
    46e0:	11 97       	sbiw	r26, 0x01	; 1
    46e2:	01 90       	ld	r0, Z+
    46e4:	f0 81       	ld	r31, Z
    46e6:	e0 2d       	mov	r30, r0
    46e8:	6e 1b       	sub	r22, r30
    46ea:	7f 0b       	sbc	r23, r31
    46ec:	f7 01       	movw	r30, r14
    46ee:	71 83       	std	Z+1, r23	; 0x01
    46f0:	60 83       	st	Z, r22
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    46f2:	01 96       	adiw	r24, 0x01	; 1
    46f4:	4e 5f       	subi	r20, 0xFE	; 254
    46f6:	5f 4f       	sbci	r21, 0xFF	; 255
    46f8:	0e 5f       	subi	r16, 0xFE	; 254
    46fa:	1f 4f       	sbci	r17, 0xFF	; 255
    46fc:	2e 5f       	subi	r18, 0xFE	; 254
    46fe:	3f 4f       	sbci	r19, 0xFF	; 255
    4700:	8a 15       	cp	r24, r10
    4702:	9b 05       	cpc	r25, r11
    4704:	08 f3       	brcs	.-62     	; 0x46c8 <AsebaNative_vecsub+0x4a>
	{
		vm->variables[dest++] = vm->variables[src1++] - vm->variables[src2++];
	}
}
    4706:	df 91       	pop	r29
    4708:	cf 91       	pop	r28
    470a:	1f 91       	pop	r17
    470c:	0f 91       	pop	r16
    470e:	ff 90       	pop	r15
    4710:	ef 90       	pop	r14
    4712:	df 90       	pop	r13
    4714:	cf 90       	pop	r12
    4716:	bf 90       	pop	r11
    4718:	af 90       	pop	r10
    471a:	08 95       	ret

0000471c <AsebaNative_vecmul>:
	}
};


void AsebaNative_vecmul(AsebaVMState *vm)
{
    471c:	af 92       	push	r10
    471e:	bf 92       	push	r11
    4720:	cf 92       	push	r12
    4722:	df 92       	push	r13
    4724:	ef 92       	push	r14
    4726:	ff 92       	push	r15
    4728:	0f 93       	push	r16
    472a:	1f 93       	push	r17
    472c:	cf 93       	push	r28
    472e:	df 93       	push	r29
    4730:	ec 01       	movw	r28, r24
	// variable pos
	uint16 dest = AsebaNativePopArg(vm);
    4732:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4736:	7c 01       	movw	r14, r24
	uint16 src1 = AsebaNativePopArg(vm);
    4738:	ce 01       	movw	r24, r28
    473a:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    473e:	8c 01       	movw	r16, r24
	uint16 src2 = AsebaNativePopArg(vm);
    4740:	ce 01       	movw	r24, r28
    4742:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4746:	6c 01       	movw	r12, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    4748:	ce 01       	movw	r24, r28
    474a:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    474e:	5c 01       	movw	r10, r24
    4750:	b7 01       	movw	r22, r14
    4752:	66 0f       	add	r22, r22
    4754:	77 1f       	adc	r23, r23
    4756:	c8 01       	movw	r24, r16
    4758:	88 0f       	add	r24, r24
    475a:	99 1f       	adc	r25, r25
    475c:	a6 01       	movw	r20, r12
    475e:	44 0f       	add	r20, r20
    4760:	55 1f       	adc	r21, r21
	
	uint16 i;
	for (i = 0; i < length; i++)
    4762:	20 e0       	ldi	r18, 0x00	; 0
    4764:	30 e0       	ldi	r19, 0x00	; 0
    4766:	20 c0       	rjmp	.+64     	; 0x47a8 <AsebaNative_vecmul+0x8c>
	{
		vm->variables[dest++] = vm->variables[src1++] * vm->variables[src2++];
    4768:	e8 85       	ldd	r30, Y+8	; 0x08
    476a:	f9 85       	ldd	r31, Y+9	; 0x09
    476c:	7f 01       	movw	r14, r30
    476e:	e6 0e       	add	r14, r22
    4770:	f7 1e       	adc	r15, r23
    4772:	df 01       	movw	r26, r30
    4774:	a4 0f       	add	r26, r20
    4776:	b5 1f       	adc	r27, r21
    4778:	e8 0f       	add	r30, r24
    477a:	f9 1f       	adc	r31, r25
    477c:	0d 91       	ld	r16, X+
    477e:	1c 91       	ld	r17, X
    4780:	a0 81       	ld	r26, Z
    4782:	b1 81       	ldd	r27, Z+1	; 0x01
    4784:	0a 9f       	mul	r16, r26
    4786:	f0 01       	movw	r30, r0
    4788:	0b 9f       	mul	r16, r27
    478a:	f0 0d       	add	r31, r0
    478c:	1a 9f       	mul	r17, r26
    478e:	f0 0d       	add	r31, r0
    4790:	11 24       	eor	r1, r1
    4792:	d7 01       	movw	r26, r14
    4794:	11 96       	adiw	r26, 0x01	; 1
    4796:	fc 93       	st	X, r31
    4798:	ee 93       	st	-X, r30
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    479a:	2f 5f       	subi	r18, 0xFF	; 255
    479c:	3f 4f       	sbci	r19, 0xFF	; 255
    479e:	6e 5f       	subi	r22, 0xFE	; 254
    47a0:	7f 4f       	sbci	r23, 0xFF	; 255
    47a2:	02 96       	adiw	r24, 0x02	; 2
    47a4:	4e 5f       	subi	r20, 0xFE	; 254
    47a6:	5f 4f       	sbci	r21, 0xFF	; 255
    47a8:	2a 15       	cp	r18, r10
    47aa:	3b 05       	cpc	r19, r11
    47ac:	e8 f2       	brcs	.-70     	; 0x4768 <AsebaNative_vecmul+0x4c>
	{
		vm->variables[dest++] = vm->variables[src1++] * vm->variables[src2++];
	}
}
    47ae:	df 91       	pop	r29
    47b0:	cf 91       	pop	r28
    47b2:	1f 91       	pop	r17
    47b4:	0f 91       	pop	r16
    47b6:	ff 90       	pop	r15
    47b8:	ef 90       	pop	r14
    47ba:	df 90       	pop	r13
    47bc:	cf 90       	pop	r12
    47be:	bf 90       	pop	r11
    47c0:	af 90       	pop	r10
    47c2:	08 95       	ret

000047c4 <AsebaNative_vecdiv>:
	}
};


void AsebaNative_vecdiv(AsebaVMState *vm)
{
    47c4:	6f 92       	push	r6
    47c6:	7f 92       	push	r7
    47c8:	8f 92       	push	r8
    47ca:	9f 92       	push	r9
    47cc:	af 92       	push	r10
    47ce:	bf 92       	push	r11
    47d0:	cf 92       	push	r12
    47d2:	df 92       	push	r13
    47d4:	ef 92       	push	r14
    47d6:	ff 92       	push	r15
    47d8:	0f 93       	push	r16
    47da:	1f 93       	push	r17
    47dc:	cf 93       	push	r28
    47de:	df 93       	push	r29
    47e0:	ec 01       	movw	r28, r24
	// variable pos
	uint16 dest = AsebaNativePopArg(vm);
    47e2:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    47e6:	7c 01       	movw	r14, r24
	uint16 src1 = AsebaNativePopArg(vm);
    47e8:	ce 01       	movw	r24, r28
    47ea:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    47ee:	8c 01       	movw	r16, r24
	uint16 src2 = AsebaNativePopArg(vm);
    47f0:	ce 01       	movw	r24, r28
    47f2:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    47f6:	6c 01       	movw	r12, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    47f8:	ce 01       	movw	r24, r28
    47fa:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    47fe:	3c 01       	movw	r6, r24
    4800:	47 01       	movw	r8, r14
    4802:	88 0c       	add	r8, r8
    4804:	99 1c       	adc	r9, r9
    4806:	58 01       	movw	r10, r16
    4808:	aa 0c       	add	r10, r10
    480a:	bb 1c       	adc	r11, r11
    480c:	86 01       	movw	r16, r12
    480e:	00 0f       	add	r16, r16
    4810:	11 1f       	adc	r17, r17
	
	uint16 i;
	for (i = 0; i < length; i++)
    4812:	ee 24       	eor	r14, r14
    4814:	ff 24       	eor	r15, r15
    4816:	3e c0       	rjmp	.+124    	; 0x4894 <AsebaNative_vecdiv+0xd0>
	{
		sint32 dividend = (sint32)vm->variables[src1++];
    4818:	88 85       	ldd	r24, Y+8	; 0x08
    481a:	99 85       	ldd	r25, Y+9	; 0x09
    481c:	fc 01       	movw	r30, r24
    481e:	ea 0d       	add	r30, r10
    4820:	fb 1d       	adc	r31, r11
    4822:	60 81       	ld	r22, Z
    4824:	71 81       	ldd	r23, Z+1	; 0x01
		sint32 divisor = (sint32)vm->variables[src2++];
    4826:	fc 01       	movw	r30, r24
    4828:	e0 0f       	add	r30, r16
    482a:	f1 1f       	adc	r31, r17
    482c:	20 81       	ld	r18, Z
    482e:	31 81       	ldd	r19, Z+1	; 0x01
    4830:	44 27       	eor	r20, r20
    4832:	37 fd       	sbrc	r19, 7
    4834:	40 95       	com	r20
    4836:	54 2f       	mov	r21, r20
    4838:	e2 e0       	ldi	r30, 0x02	; 2
    483a:	f0 e0       	ldi	r31, 0x00	; 0
    483c:	ae 0e       	add	r10, r30
    483e:	bf 1e       	adc	r11, r31
    4840:	0e 5f       	subi	r16, 0xFE	; 254
    4842:	1f 4f       	sbci	r17, 0xFF	; 255
		
		if (divisor != 0)
    4844:	21 15       	cp	r18, r1
    4846:	31 05       	cpc	r19, r1
    4848:	41 05       	cpc	r20, r1
    484a:	51 05       	cpc	r21, r1
    484c:	a1 f0       	breq	.+40     	; 0x4876 <AsebaNative_vecdiv+0xb2>
		{
			vm->variables[dest++] = (sint16)(dividend / divisor);
    484e:	6c 01       	movw	r12, r24
    4850:	c8 0c       	add	r12, r8
    4852:	d9 1c       	adc	r13, r9
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
	{
		sint32 dividend = (sint32)vm->variables[src1++];
    4854:	88 27       	eor	r24, r24
    4856:	77 fd       	sbrc	r23, 7
    4858:	80 95       	com	r24
    485a:	98 2f       	mov	r25, r24
		sint32 divisor = (sint32)vm->variables[src2++];
		
		if (divisor != 0)
		{
			vm->variables[dest++] = (sint16)(dividend / divisor);
    485c:	0e 94 14 36 	call	0x6c28	; 0x6c28 <__divmodsi4>
    4860:	f6 01       	movw	r30, r12
    4862:	31 83       	std	Z+1, r19	; 0x01
    4864:	20 83       	st	Z, r18
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    4866:	08 94       	sec
    4868:	e1 1c       	adc	r14, r1
    486a:	f1 1c       	adc	r15, r1
    486c:	82 e0       	ldi	r24, 0x02	; 2
    486e:	90 e0       	ldi	r25, 0x00	; 0
    4870:	88 0e       	add	r8, r24
    4872:	99 1e       	adc	r9, r25
    4874:	0f c0       	rjmp	.+30     	; 0x4894 <AsebaNative_vecdiv+0xd0>
		{
			vm->variables[dest++] = (sint16)(dividend / divisor);
		}
		else
		{
			vm->flags = ASEBA_VM_STEP_BY_STEP_MASK;
    4876:	82 e0       	ldi	r24, 0x02	; 2
    4878:	90 e0       	ldi	r25, 0x00	; 0
    487a:	9f 87       	std	Y+15, r25	; 0x0f
    487c:	8e 87       	std	Y+14, r24	; 0x0e
			AsebaSendMessage(vm, ASEBA_MESSAGE_DIVISION_BY_ZERO, &(vm->pc), sizeof(vm->pc));
    487e:	ae 01       	movw	r20, r28
    4880:	40 5f       	subi	r20, 0xF0	; 240
    4882:	5f 4f       	sbci	r21, 0xFF	; 255
    4884:	ce 01       	movw	r24, r28
    4886:	67 e0       	ldi	r22, 0x07	; 7
    4888:	70 e9       	ldi	r23, 0x90	; 144
    488a:	22 e0       	ldi	r18, 0x02	; 2
    488c:	30 e0       	ldi	r19, 0x00	; 0
    488e:	0e 94 d5 17 	call	0x2faa	; 0x2faa <AsebaSendMessage>
			return;
    4892:	04 c0       	rjmp	.+8      	; 0x489c <AsebaNative_vecdiv+0xd8>
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    4894:	e6 14       	cp	r14, r6
    4896:	f7 04       	cpc	r15, r7
    4898:	08 f4       	brcc	.+2      	; 0x489c <AsebaNative_vecdiv+0xd8>
    489a:	be cf       	rjmp	.-132    	; 0x4818 <AsebaNative_vecdiv+0x54>
			vm->flags = ASEBA_VM_STEP_BY_STEP_MASK;
			AsebaSendMessage(vm, ASEBA_MESSAGE_DIVISION_BY_ZERO, &(vm->pc), sizeof(vm->pc));
			return;
		}
	}
}
    489c:	df 91       	pop	r29
    489e:	cf 91       	pop	r28
    48a0:	1f 91       	pop	r17
    48a2:	0f 91       	pop	r16
    48a4:	ff 90       	pop	r15
    48a6:	ef 90       	pop	r14
    48a8:	df 90       	pop	r13
    48aa:	cf 90       	pop	r12
    48ac:	bf 90       	pop	r11
    48ae:	af 90       	pop	r10
    48b0:	9f 90       	pop	r9
    48b2:	8f 90       	pop	r8
    48b4:	7f 90       	pop	r7
    48b6:	6f 90       	pop	r6
    48b8:	08 95       	ret

000048ba <AsebaNative_vecmin>:
	}
};


void AsebaNative_vecmin(AsebaVMState *vm)
{
    48ba:	af 92       	push	r10
    48bc:	bf 92       	push	r11
    48be:	cf 92       	push	r12
    48c0:	df 92       	push	r13
    48c2:	ef 92       	push	r14
    48c4:	ff 92       	push	r15
    48c6:	0f 93       	push	r16
    48c8:	1f 93       	push	r17
    48ca:	cf 93       	push	r28
    48cc:	df 93       	push	r29
    48ce:	ec 01       	movw	r28, r24
	// variable pos
	uint16 dest = AsebaNativePopArg(vm);
    48d0:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    48d4:	6c 01       	movw	r12, r24
	uint16 src1 = AsebaNativePopArg(vm);
    48d6:	ce 01       	movw	r24, r28
    48d8:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    48dc:	7c 01       	movw	r14, r24
	uint16 src2 = AsebaNativePopArg(vm);
    48de:	ce 01       	movw	r24, r28
    48e0:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    48e4:	8c 01       	movw	r16, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    48e6:	ce 01       	movw	r24, r28
    48e8:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    48ec:	5c 01       	movw	r10, r24
    48ee:	a7 01       	movw	r20, r14
    48f0:	44 0f       	add	r20, r20
    48f2:	55 1f       	adc	r21, r21
    48f4:	00 0f       	add	r16, r16
    48f6:	11 1f       	adc	r17, r17
    48f8:	96 01       	movw	r18, r12
    48fa:	22 0f       	add	r18, r18
    48fc:	33 1f       	adc	r19, r19
	
	uint16 i;
	for (i = 0; i < length; i++)
    48fe:	80 e0       	ldi	r24, 0x00	; 0
    4900:	90 e0       	ldi	r25, 0x00	; 0
    4902:	1f c0       	rjmp	.+62     	; 0x4942 <AsebaNative_vecmin+0x88>
	{
		sint16 v1 = vm->variables[src1++];
    4904:	68 85       	ldd	r22, Y+8	; 0x08
    4906:	79 85       	ldd	r23, Y+9	; 0x09
		sint16 v2 = vm->variables[src2++];
		sint16 res = v1 < v2 ? v1 : v2;
		vm->variables[dest++] = res;
    4908:	7b 01       	movw	r14, r22
    490a:	e2 0e       	add	r14, r18
    490c:	f3 1e       	adc	r15, r19
	
	uint16 i;
	for (i = 0; i < length; i++)
	{
		sint16 v1 = vm->variables[src1++];
		sint16 v2 = vm->variables[src2++];
    490e:	6b 01       	movw	r12, r22
    4910:	c0 0e       	add	r12, r16
    4912:	d1 1e       	adc	r13, r17
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
	{
		sint16 v1 = vm->variables[src1++];
    4914:	64 0f       	add	r22, r20
    4916:	75 1f       	adc	r23, r21
		sint16 v2 = vm->variables[src2++];
		sint16 res = v1 < v2 ? v1 : v2;
    4918:	db 01       	movw	r26, r22
    491a:	ed 91       	ld	r30, X+
    491c:	fc 91       	ld	r31, X
    491e:	d6 01       	movw	r26, r12
    4920:	6d 91       	ld	r22, X+
    4922:	7c 91       	ld	r23, X
    4924:	11 97       	sbiw	r26, 0x01	; 1
    4926:	e6 17       	cp	r30, r22
    4928:	f7 07       	cpc	r31, r23
    492a:	0c f4       	brge	.+2      	; 0x492e <AsebaNative_vecmin+0x74>
    492c:	bf 01       	movw	r22, r30
		vm->variables[dest++] = res;
    492e:	f7 01       	movw	r30, r14
    4930:	71 83       	std	Z+1, r23	; 0x01
    4932:	60 83       	st	Z, r22
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    4934:	01 96       	adiw	r24, 0x01	; 1
    4936:	4e 5f       	subi	r20, 0xFE	; 254
    4938:	5f 4f       	sbci	r21, 0xFF	; 255
    493a:	0e 5f       	subi	r16, 0xFE	; 254
    493c:	1f 4f       	sbci	r17, 0xFF	; 255
    493e:	2e 5f       	subi	r18, 0xFE	; 254
    4940:	3f 4f       	sbci	r19, 0xFF	; 255
    4942:	8a 15       	cp	r24, r10
    4944:	9b 05       	cpc	r25, r11
    4946:	f0 f2       	brcs	.-68     	; 0x4904 <AsebaNative_vecmin+0x4a>
		sint16 v1 = vm->variables[src1++];
		sint16 v2 = vm->variables[src2++];
		sint16 res = v1 < v2 ? v1 : v2;
		vm->variables[dest++] = res;
	}
}
    4948:	df 91       	pop	r29
    494a:	cf 91       	pop	r28
    494c:	1f 91       	pop	r17
    494e:	0f 91       	pop	r16
    4950:	ff 90       	pop	r15
    4952:	ef 90       	pop	r14
    4954:	df 90       	pop	r13
    4956:	cf 90       	pop	r12
    4958:	bf 90       	pop	r11
    495a:	af 90       	pop	r10
    495c:	08 95       	ret

0000495e <AsebaNative_vecmax>:
	}
};


void AsebaNative_vecmax(AsebaVMState *vm)
{
    495e:	af 92       	push	r10
    4960:	bf 92       	push	r11
    4962:	cf 92       	push	r12
    4964:	df 92       	push	r13
    4966:	ef 92       	push	r14
    4968:	ff 92       	push	r15
    496a:	0f 93       	push	r16
    496c:	1f 93       	push	r17
    496e:	cf 93       	push	r28
    4970:	df 93       	push	r29
    4972:	ec 01       	movw	r28, r24
	// variable pos
	uint16 dest = AsebaNativePopArg(vm);
    4974:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4978:	6c 01       	movw	r12, r24
	uint16 src1 = AsebaNativePopArg(vm);
    497a:	ce 01       	movw	r24, r28
    497c:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4980:	7c 01       	movw	r14, r24
	uint16 src2 = AsebaNativePopArg(vm);
    4982:	ce 01       	movw	r24, r28
    4984:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4988:	8c 01       	movw	r16, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    498a:	ce 01       	movw	r24, r28
    498c:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4990:	5c 01       	movw	r10, r24
    4992:	a7 01       	movw	r20, r14
    4994:	44 0f       	add	r20, r20
    4996:	55 1f       	adc	r21, r21
    4998:	00 0f       	add	r16, r16
    499a:	11 1f       	adc	r17, r17
    499c:	96 01       	movw	r18, r12
    499e:	22 0f       	add	r18, r18
    49a0:	33 1f       	adc	r19, r19
	
	uint16 i;
	for (i = 0; i < length; i++)
    49a2:	80 e0       	ldi	r24, 0x00	; 0
    49a4:	90 e0       	ldi	r25, 0x00	; 0
    49a6:	1f c0       	rjmp	.+62     	; 0x49e6 <AsebaNative_vecmax+0x88>
	{
		sint16 v1 = vm->variables[src1++];
    49a8:	68 85       	ldd	r22, Y+8	; 0x08
    49aa:	79 85       	ldd	r23, Y+9	; 0x09
		sint16 v2 = vm->variables[src2++];
		sint16 res = v1 > v2 ? v1 : v2;
		vm->variables[dest++] = res;
    49ac:	7b 01       	movw	r14, r22
    49ae:	e2 0e       	add	r14, r18
    49b0:	f3 1e       	adc	r15, r19
	
	uint16 i;
	for (i = 0; i < length; i++)
	{
		sint16 v1 = vm->variables[src1++];
		sint16 v2 = vm->variables[src2++];
    49b2:	6b 01       	movw	r12, r22
    49b4:	c0 0e       	add	r12, r16
    49b6:	d1 1e       	adc	r13, r17
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
	{
		sint16 v1 = vm->variables[src1++];
    49b8:	64 0f       	add	r22, r20
    49ba:	75 1f       	adc	r23, r21
		sint16 v2 = vm->variables[src2++];
		sint16 res = v1 > v2 ? v1 : v2;
    49bc:	db 01       	movw	r26, r22
    49be:	ed 91       	ld	r30, X+
    49c0:	fc 91       	ld	r31, X
    49c2:	d6 01       	movw	r26, r12
    49c4:	6d 91       	ld	r22, X+
    49c6:	7c 91       	ld	r23, X
    49c8:	11 97       	sbiw	r26, 0x01	; 1
    49ca:	6e 17       	cp	r22, r30
    49cc:	7f 07       	cpc	r23, r31
    49ce:	0c f4       	brge	.+2      	; 0x49d2 <AsebaNative_vecmax+0x74>
    49d0:	bf 01       	movw	r22, r30
		vm->variables[dest++] = res;
    49d2:	f7 01       	movw	r30, r14
    49d4:	71 83       	std	Z+1, r23	; 0x01
    49d6:	60 83       	st	Z, r22
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    49d8:	01 96       	adiw	r24, 0x01	; 1
    49da:	4e 5f       	subi	r20, 0xFE	; 254
    49dc:	5f 4f       	sbci	r21, 0xFF	; 255
    49de:	0e 5f       	subi	r16, 0xFE	; 254
    49e0:	1f 4f       	sbci	r17, 0xFF	; 255
    49e2:	2e 5f       	subi	r18, 0xFE	; 254
    49e4:	3f 4f       	sbci	r19, 0xFF	; 255
    49e6:	8a 15       	cp	r24, r10
    49e8:	9b 05       	cpc	r25, r11
    49ea:	f0 f2       	brcs	.-68     	; 0x49a8 <AsebaNative_vecmax+0x4a>
		sint16 v1 = vm->variables[src1++];
		sint16 v2 = vm->variables[src2++];
		sint16 res = v1 > v2 ? v1 : v2;
		vm->variables[dest++] = res;
	}
}
    49ec:	df 91       	pop	r29
    49ee:	cf 91       	pop	r28
    49f0:	1f 91       	pop	r17
    49f2:	0f 91       	pop	r16
    49f4:	ff 90       	pop	r15
    49f6:	ef 90       	pop	r14
    49f8:	df 90       	pop	r13
    49fa:	cf 90       	pop	r12
    49fc:	bf 90       	pop	r11
    49fe:	af 90       	pop	r10
    4a00:	08 95       	ret

00004a02 <AsebaNative_vecdot>:
	}
};


void AsebaNative_vecdot(AsebaVMState *vm)
{
    4a02:	2f 92       	push	r2
    4a04:	3f 92       	push	r3
    4a06:	4f 92       	push	r4
    4a08:	5f 92       	push	r5
    4a0a:	6f 92       	push	r6
    4a0c:	7f 92       	push	r7
    4a0e:	8f 92       	push	r8
    4a10:	9f 92       	push	r9
    4a12:	af 92       	push	r10
    4a14:	bf 92       	push	r11
    4a16:	cf 92       	push	r12
    4a18:	df 92       	push	r13
    4a1a:	ef 92       	push	r14
    4a1c:	ff 92       	push	r15
    4a1e:	0f 93       	push	r16
    4a20:	1f 93       	push	r17
    4a22:	cf 93       	push	r28
    4a24:	df 93       	push	r29
    4a26:	ec 01       	movw	r28, r24
	// variable pos
	uint16 dest = AsebaNativePopArg(vm);
    4a28:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4a2c:	2c 01       	movw	r4, r24
	uint16 src1 = AsebaNativePopArg(vm);
    4a2e:	ce 01       	movw	r24, r28
    4a30:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4a34:	7c 01       	movw	r14, r24
	uint16 src2 = AsebaNativePopArg(vm);
    4a36:	ce 01       	movw	r24, r28
    4a38:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4a3c:	6c 01       	movw	r12, r24
	sint16 shift = vm->variables[AsebaNativePopArg(vm)];
    4a3e:	08 85       	ldd	r16, Y+8	; 0x08
    4a40:	19 85       	ldd	r17, Y+9	; 0x09
    4a42:	ce 01       	movw	r24, r28
    4a44:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4a48:	fc 01       	movw	r30, r24
    4a4a:	ee 0f       	add	r30, r30
    4a4c:	ff 1f       	adc	r31, r31
    4a4e:	e0 0f       	add	r30, r16
    4a50:	f1 1f       	adc	r31, r17
    4a52:	20 80       	ld	r2, Z
    4a54:	31 80       	ldd	r3, Z+1	; 0x01
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    4a56:	ce 01       	movw	r24, r28
    4a58:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4a5c:	3c 01       	movw	r6, r24
	sint32 res = 0;
	uint16 i;
	
	if(shift > 32) {
    4a5e:	81 e2       	ldi	r24, 0x21	; 33
    4a60:	28 16       	cp	r2, r24
    4a62:	31 04       	cpc	r3, r1
    4a64:	5c f4       	brge	.+22     	; 0x4a7c <AsebaNative_vecdot+0x7a>
    4a66:	47 01       	movw	r8, r14
    4a68:	88 0c       	add	r8, r8
    4a6a:	99 1c       	adc	r9, r9
    4a6c:	cc 0c       	add	r12, r12
    4a6e:	dd 1c       	adc	r13, r13
void AsebaNative_vecdot(AsebaVMState *vm)
{
	// variable pos
	uint16 dest = AsebaNativePopArg(vm);
	uint16 src1 = AsebaNativePopArg(vm);
	uint16 src2 = AsebaNativePopArg(vm);
    4a70:	aa 24       	eor	r10, r10
    4a72:	bb 24       	eor	r11, r11
    4a74:	ee 24       	eor	r14, r14
    4a76:	ff 24       	eor	r15, r15
    4a78:	87 01       	movw	r16, r14
    4a7a:	2a c0       	rjmp	.+84     	; 0x4ad0 <AsebaNative_vecdot+0xce>
	uint16 length = AsebaNativePopArg(vm);
	sint32 res = 0;
	uint16 i;
	
	if(shift > 32) {
		vm->variables[dest] = 0;
    4a7c:	44 0c       	add	r4, r4
    4a7e:	55 1c       	adc	r5, r5
    4a80:	e8 85       	ldd	r30, Y+8	; 0x08
    4a82:	f9 85       	ldd	r31, Y+9	; 0x09
    4a84:	e4 0d       	add	r30, r4
    4a86:	f5 1d       	adc	r31, r5
    4a88:	11 82       	std	Z+1, r1	; 0x01
    4a8a:	10 82       	st	Z, r1
		return;
    4a8c:	34 c0       	rjmp	.+104    	; 0x4af6 <AsebaNative_vecdot+0xf4>
	res >>= shift;
	vm->variables[dest] = (sint16) res;
#else
	for (i = 0; i < length; i++)
	{
		res += (sint32)vm->variables[src1++] * (sint32)vm->variables[src2++];
    4a8e:	f9 01       	movw	r30, r18
    4a90:	ec 0d       	add	r30, r12
    4a92:	fd 1d       	adc	r31, r13
    4a94:	60 81       	ld	r22, Z
    4a96:	71 81       	ldd	r23, Z+1	; 0x01
    4a98:	88 27       	eor	r24, r24
    4a9a:	77 fd       	sbrc	r23, 7
    4a9c:	80 95       	com	r24
    4a9e:	98 2f       	mov	r25, r24
    4aa0:	28 0d       	add	r18, r8
    4aa2:	39 1d       	adc	r19, r9
    4aa4:	f9 01       	movw	r30, r18
    4aa6:	20 81       	ld	r18, Z
    4aa8:	31 81       	ldd	r19, Z+1	; 0x01
    4aaa:	44 27       	eor	r20, r20
    4aac:	37 fd       	sbrc	r19, 7
    4aae:	40 95       	com	r20
    4ab0:	54 2f       	mov	r21, r20
    4ab2:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    4ab6:	e6 0e       	add	r14, r22
    4ab8:	f7 1e       	adc	r15, r23
    4aba:	08 1f       	adc	r16, r24
    4abc:	19 1f       	adc	r17, r25
	for (i= 0; i < length; i++)
		res += __builtin_mulss(vm->variables[src1++], vm->variables[src2++]);
	res >>= shift;
	vm->variables[dest] = (sint16) res;
#else
	for (i = 0; i < length; i++)
    4abe:	08 94       	sec
    4ac0:	a1 1c       	adc	r10, r1
    4ac2:	b1 1c       	adc	r11, r1
    4ac4:	82 e0       	ldi	r24, 0x02	; 2
    4ac6:	90 e0       	ldi	r25, 0x00	; 0
    4ac8:	88 0e       	add	r8, r24
    4aca:	99 1e       	adc	r9, r25
    4acc:	c8 0e       	add	r12, r24
    4ace:	d9 1e       	adc	r13, r25
    4ad0:	28 85       	ldd	r18, Y+8	; 0x08
    4ad2:	39 85       	ldd	r19, Y+9	; 0x09
    4ad4:	a6 14       	cp	r10, r6
    4ad6:	b7 04       	cpc	r11, r7
    4ad8:	d0 f2       	brcs	.-76     	; 0x4a8e <AsebaNative_vecdot+0x8c>
	{
		res += (sint32)vm->variables[src1++] * (sint32)vm->variables[src2++];
	}
	res >>= shift;
	vm->variables[dest] = (sint16)res;
    4ada:	f2 01       	movw	r30, r4
    4adc:	ee 0f       	add	r30, r30
    4ade:	ff 1f       	adc	r31, r31
    4ae0:	e2 0f       	add	r30, r18
    4ae2:	f3 1f       	adc	r31, r19
#else
	for (i = 0; i < length; i++)
	{
		res += (sint32)vm->variables[src1++] * (sint32)vm->variables[src2++];
	}
	res >>= shift;
    4ae4:	04 c0       	rjmp	.+8      	; 0x4aee <AsebaNative_vecdot+0xec>
    4ae6:	15 95       	asr	r17
    4ae8:	07 95       	ror	r16
    4aea:	f7 94       	ror	r15
    4aec:	e7 94       	ror	r14
    4aee:	2a 94       	dec	r2
    4af0:	d2 f7       	brpl	.-12     	; 0x4ae6 <AsebaNative_vecdot+0xe4>
	vm->variables[dest] = (sint16)res;
    4af2:	f1 82       	std	Z+1, r15	; 0x01
    4af4:	e0 82       	st	Z, r14
#endif
}
    4af6:	df 91       	pop	r29
    4af8:	cf 91       	pop	r28
    4afa:	1f 91       	pop	r17
    4afc:	0f 91       	pop	r16
    4afe:	ff 90       	pop	r15
    4b00:	ef 90       	pop	r14
    4b02:	df 90       	pop	r13
    4b04:	cf 90       	pop	r12
    4b06:	bf 90       	pop	r11
    4b08:	af 90       	pop	r10
    4b0a:	9f 90       	pop	r9
    4b0c:	8f 90       	pop	r8
    4b0e:	7f 90       	pop	r7
    4b10:	6f 90       	pop	r6
    4b12:	5f 90       	pop	r5
    4b14:	4f 90       	pop	r4
    4b16:	3f 90       	pop	r3
    4b18:	2f 90       	pop	r2
    4b1a:	08 95       	ret

00004b1c <AsebaNative_vecstat>:
	}
};


void AsebaNative_vecstat(AsebaVMState *vm)
{
    4b1c:	8f 92       	push	r8
    4b1e:	9f 92       	push	r9
    4b20:	af 92       	push	r10
    4b22:	bf 92       	push	r11
    4b24:	cf 92       	push	r12
    4b26:	df 92       	push	r13
    4b28:	ef 92       	push	r14
    4b2a:	ff 92       	push	r15
    4b2c:	0f 93       	push	r16
    4b2e:	1f 93       	push	r17
    4b30:	cf 93       	push	r28
    4b32:	df 93       	push	r29
    4b34:	ec 01       	movw	r28, r24
	// variable pos
	uint16 src = AsebaNativePopArg(vm);
    4b36:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4b3a:	f8 2e       	mov	r15, r24
    4b3c:	c9 2e       	mov	r12, r25
	uint16 min = AsebaNativePopArg(vm);
    4b3e:	ce 01       	movw	r24, r28
    4b40:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4b44:	8c 01       	movw	r16, r24
	uint16 max = AsebaNativePopArg(vm);
    4b46:	ce 01       	movw	r24, r28
    4b48:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4b4c:	5c 01       	movw	r10, r24
	uint16 mean = AsebaNativePopArg(vm);
    4b4e:	ce 01       	movw	r24, r28
    4b50:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4b54:	4c 01       	movw	r8, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    4b56:	ce 01       	movw	r24, r28
    4b58:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4b5c:	9c 01       	movw	r18, r24
	sint16 val;
	sint32 acc;
	uint16 i;
	
	if (length)
    4b5e:	00 97       	sbiw	r24, 0x00	; 0
    4b60:	09 f4       	brne	.+2      	; 0x4b64 <AsebaNative_vecstat+0x48>
    4b62:	53 c0       	rjmp	.+166    	; 0x4c0a <AsebaNative_vecstat+0xee>


void AsebaNative_vecstat(AsebaVMState *vm)
{
	// variable pos
	uint16 src = AsebaNativePopArg(vm);
    4b64:	ef 2d       	mov	r30, r15
    4b66:	fc 2d       	mov	r31, r12
	sint32 acc;
	uint16 i;
	
	if (length)
	{
		val = vm->variables[src++];
    4b68:	88 85       	ldd	r24, Y+8	; 0x08
    4b6a:	99 85       	ldd	r25, Y+9	; 0x09
    4b6c:	df 01       	movw	r26, r30
    4b6e:	aa 0f       	add	r26, r26
    4b70:	bb 1f       	adc	r27, r27
    4b72:	a8 0f       	add	r26, r24
    4b74:	b9 1f       	adc	r27, r25
    4b76:	4d 91       	ld	r20, X+
    4b78:	5c 91       	ld	r21, X
		acc = val;
    4b7a:	6a 01       	movw	r12, r20
    4b7c:	ee 24       	eor	r14, r14
    4b7e:	d7 fc       	sbrc	r13, 7
    4b80:	e0 94       	com	r14
    4b82:	fe 2c       	mov	r15, r14
		vm->variables[min] = val;
    4b84:	e8 01       	movw	r28, r16
    4b86:	cc 0f       	add	r28, r28
    4b88:	dd 1f       	adc	r29, r29
    4b8a:	c8 0f       	add	r28, r24
    4b8c:	d9 1f       	adc	r29, r25
    4b8e:	59 83       	std	Y+1, r21	; 0x01
    4b90:	48 83       	st	Y, r20
		vm->variables[max] = val;
    4b92:	d5 01       	movw	r26, r10
    4b94:	aa 0f       	add	r26, r26
    4b96:	bb 1f       	adc	r27, r27
    4b98:	a8 0f       	add	r26, r24
    4b9a:	b9 1f       	adc	r27, r25
    4b9c:	11 96       	adiw	r26, 0x01	; 1
    4b9e:	5c 93       	st	X, r21
    4ba0:	4e 93       	st	-X, r20
	sint32 acc;
	uint16 i;
	
	if (length)
	{
		val = vm->variables[src++];
    4ba2:	31 96       	adiw	r30, 0x01	; 1
		{ 0, 0 }
	}
};


void AsebaNative_vecstat(AsebaVMState *vm)
    4ba4:	ee 0f       	add	r30, r30
    4ba6:	ff 1f       	adc	r31, r31
    4ba8:	e8 0f       	add	r30, r24
    4baa:	f9 1f       	adc	r31, r25
		val = vm->variables[src++];
		acc = val;
		vm->variables[min] = val;
		vm->variables[max] = val;
		
		for (i = 1; i < length; i++)
    4bac:	01 e0       	ldi	r16, 0x01	; 1
    4bae:	10 e0       	ldi	r17, 0x00	; 0
    4bb0:	1c c0       	rjmp	.+56     	; 0x4bea <AsebaNative_vecstat+0xce>
		{
			val = vm->variables[src++];
    4bb2:	41 91       	ld	r20, Z+
    4bb4:	51 91       	ld	r21, Z+
			if (val < vm->variables[min])
    4bb6:	68 81       	ld	r22, Y
    4bb8:	79 81       	ldd	r23, Y+1	; 0x01
    4bba:	46 17       	cp	r20, r22
    4bbc:	57 07       	cpc	r21, r23
    4bbe:	14 f4       	brge	.+4      	; 0x4bc4 <AsebaNative_vecstat+0xa8>
				vm->variables[min] = val;
    4bc0:	59 83       	std	Y+1, r21	; 0x01
    4bc2:	48 83       	st	Y, r20
			if (val > vm->variables[max])
    4bc4:	6d 91       	ld	r22, X+
    4bc6:	7c 91       	ld	r23, X
    4bc8:	11 97       	sbiw	r26, 0x01	; 1
    4bca:	64 17       	cp	r22, r20
    4bcc:	75 07       	cpc	r23, r21
    4bce:	1c f4       	brge	.+6      	; 0x4bd6 <AsebaNative_vecstat+0xba>
				vm->variables[max] = val;
    4bd0:	11 96       	adiw	r26, 0x01	; 1
    4bd2:	5c 93       	st	X, r21
    4bd4:	4e 93       	st	-X, r20
			acc += (sint32)val;
    4bd6:	66 27       	eor	r22, r22
    4bd8:	57 fd       	sbrc	r21, 7
    4bda:	60 95       	com	r22
    4bdc:	76 2f       	mov	r23, r22
    4bde:	c4 0e       	add	r12, r20
    4be0:	d5 1e       	adc	r13, r21
    4be2:	e6 1e       	adc	r14, r22
    4be4:	f7 1e       	adc	r15, r23
		val = vm->variables[src++];
		acc = val;
		vm->variables[min] = val;
		vm->variables[max] = val;
		
		for (i = 1; i < length; i++)
    4be6:	0f 5f       	subi	r16, 0xFF	; 255
    4be8:	1f 4f       	sbci	r17, 0xFF	; 255
    4bea:	02 17       	cp	r16, r18
    4bec:	13 07       	cpc	r17, r19
    4bee:	08 f3       	brcs	.-62     	; 0x4bb2 <AsebaNative_vecstat+0x96>
			if (val > vm->variables[max])
				vm->variables[max] = val;
			acc += (sint32)val;
		}
		
		vm->variables[mean] = (sint16)(acc / (sint32)length);
    4bf0:	e4 01       	movw	r28, r8
    4bf2:	cc 0f       	add	r28, r28
    4bf4:	dd 1f       	adc	r29, r29
    4bf6:	c8 0f       	add	r28, r24
    4bf8:	d9 1f       	adc	r29, r25
    4bfa:	40 e0       	ldi	r20, 0x00	; 0
    4bfc:	50 e0       	ldi	r21, 0x00	; 0
    4bfe:	c7 01       	movw	r24, r14
    4c00:	b6 01       	movw	r22, r12
    4c02:	0e 94 14 36 	call	0x6c28	; 0x6c28 <__divmodsi4>
    4c06:	39 83       	std	Y+1, r19	; 0x01
    4c08:	28 83       	st	Y, r18
	}
}
    4c0a:	df 91       	pop	r29
    4c0c:	cf 91       	pop	r28
    4c0e:	1f 91       	pop	r17
    4c10:	0f 91       	pop	r16
    4c12:	ff 90       	pop	r15
    4c14:	ef 90       	pop	r14
    4c16:	df 90       	pop	r13
    4c18:	cf 90       	pop	r12
    4c1a:	bf 90       	pop	r11
    4c1c:	af 90       	pop	r10
    4c1e:	9f 90       	pop	r9
    4c20:	8f 90       	pop	r8
    4c22:	08 95       	ret

00004c24 <AsebaNative_vecargbounds>:
	}
};


void AsebaNative_vecargbounds(AsebaVMState *vm)
{
    4c24:	cf 92       	push	r12
    4c26:	df 92       	push	r13
    4c28:	ef 92       	push	r14
    4c2a:	ff 92       	push	r15
    4c2c:	0f 93       	push	r16
    4c2e:	1f 93       	push	r17
    4c30:	cf 93       	push	r28
    4c32:	df 93       	push	r29
    4c34:	ec 01       	movw	r28, r24
	// variable pos
	uint16 src = AsebaNativePopArg(vm);
    4c36:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4c3a:	6c 01       	movw	r12, r24
	uint16 argmin = AsebaNativePopArg(vm);
    4c3c:	ce 01       	movw	r24, r28
    4c3e:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4c42:	8c 01       	movw	r16, r24
	uint16 argmax = AsebaNativePopArg(vm);
    4c44:	ce 01       	movw	r24, r28
    4c46:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4c4a:	7c 01       	movw	r14, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    4c4c:	ce 01       	movw	r24, r28
    4c4e:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4c52:	9c 01       	movw	r18, r24
	sint16 min = 32767;
	sint16 max = -32768;
	sint16 val;
	uint16 i;
	
	if (length)
    4c54:	00 97       	sbiw	r24, 0x00	; 0
    4c56:	59 f1       	breq	.+86     	; 0x4cae <AsebaNative_vecargbounds+0x8a>
	{
		for (i = 0; i < length; i++)
		{
			val = vm->variables[src++];
    4c58:	88 85       	ldd	r24, Y+8	; 0x08
    4c5a:	99 85       	ldd	r25, Y+9	; 0x09
			if (val < min)
			{
				min = val;
				vm->variables[argmin] = i;
    4c5c:	e8 01       	movw	r28, r16
    4c5e:	cc 0f       	add	r28, r28
    4c60:	dd 1f       	adc	r29, r29
    4c62:	c8 0f       	add	r28, r24
    4c64:	d9 1f       	adc	r29, r25
			}
			if (val > max)
			{
				max = val;
				vm->variables[argmax] = i;
    4c66:	d7 01       	movw	r26, r14
    4c68:	aa 0f       	add	r26, r26
    4c6a:	bb 1f       	adc	r27, r27
    4c6c:	a8 0f       	add	r26, r24
    4c6e:	b9 1f       	adc	r27, r25
		{ 0, 0 }
	}
};


void AsebaNative_vecargbounds(AsebaVMState *vm)
    4c70:	f6 01       	movw	r30, r12
    4c72:	ee 0f       	add	r30, r30
    4c74:	ff 1f       	adc	r31, r31
    4c76:	e8 0f       	add	r30, r24
    4c78:	f9 1f       	adc	r31, r25
    4c7a:	40 e0       	ldi	r20, 0x00	; 0
    4c7c:	50 e0       	ldi	r21, 0x00	; 0
    4c7e:	80 e0       	ldi	r24, 0x00	; 0
    4c80:	90 e8       	ldi	r25, 0x80	; 128
    4c82:	0f ef       	ldi	r16, 0xFF	; 255
    4c84:	1f e7       	ldi	r17, 0x7F	; 127
	
	if (length)
	{
		for (i = 0; i < length; i++)
		{
			val = vm->variables[src++];
    4c86:	61 91       	ld	r22, Z+
    4c88:	71 91       	ld	r23, Z+
			if (val < min)
    4c8a:	60 17       	cp	r22, r16
    4c8c:	71 07       	cpc	r23, r17
    4c8e:	1c f4       	brge	.+6      	; 0x4c96 <AsebaNative_vecargbounds+0x72>
			{
				min = val;
				vm->variables[argmin] = i;
    4c90:	59 83       	std	Y+1, r21	; 0x01
    4c92:	48 83       	st	Y, r20
    4c94:	8b 01       	movw	r16, r22
			}
			if (val > max)
    4c96:	86 17       	cp	r24, r22
    4c98:	97 07       	cpc	r25, r23
    4c9a:	24 f4       	brge	.+8      	; 0x4ca4 <AsebaNative_vecargbounds+0x80>
			{
				max = val;
				vm->variables[argmax] = i;
    4c9c:	11 96       	adiw	r26, 0x01	; 1
    4c9e:	5c 93       	st	X, r21
    4ca0:	4e 93       	st	-X, r20
    4ca2:	cb 01       	movw	r24, r22
	sint16 val;
	uint16 i;
	
	if (length)
	{
		for (i = 0; i < length; i++)
    4ca4:	4f 5f       	subi	r20, 0xFF	; 255
    4ca6:	5f 4f       	sbci	r21, 0xFF	; 255
    4ca8:	42 17       	cp	r20, r18
    4caa:	53 07       	cpc	r21, r19
    4cac:	60 f3       	brcs	.-40     	; 0x4c86 <AsebaNative_vecargbounds+0x62>
				max = val;
				vm->variables[argmax] = i;
			}
		}
	}
}
    4cae:	df 91       	pop	r29
    4cb0:	cf 91       	pop	r28
    4cb2:	1f 91       	pop	r17
    4cb4:	0f 91       	pop	r16
    4cb6:	ff 90       	pop	r15
    4cb8:	ef 90       	pop	r14
    4cba:	df 90       	pop	r13
    4cbc:	cf 90       	pop	r12
    4cbe:	08 95       	ret

00004cc0 <AsebaNative_mathmuldiv>:
	}
};


void AsebaNative_mathmuldiv(AsebaVMState *vm)
{
    4cc0:	2f 92       	push	r2
    4cc2:	3f 92       	push	r3
    4cc4:	4f 92       	push	r4
    4cc6:	5f 92       	push	r5
    4cc8:	6f 92       	push	r6
    4cca:	7f 92       	push	r7
    4ccc:	8f 92       	push	r8
    4cce:	9f 92       	push	r9
    4cd0:	af 92       	push	r10
    4cd2:	bf 92       	push	r11
    4cd4:	cf 92       	push	r12
    4cd6:	df 92       	push	r13
    4cd8:	ef 92       	push	r14
    4cda:	ff 92       	push	r15
    4cdc:	0f 93       	push	r16
    4cde:	1f 93       	push	r17
    4ce0:	df 93       	push	r29
    4ce2:	cf 93       	push	r28
    4ce4:	00 d0       	rcall	.+0      	; 0x4ce6 <AsebaNative_mathmuldiv+0x26>
    4ce6:	00 d0       	rcall	.+0      	; 0x4ce8 <AsebaNative_mathmuldiv+0x28>
    4ce8:	cd b7       	in	r28, 0x3d	; 61
    4cea:	de b7       	in	r29, 0x3e	; 62
    4cec:	9c 01       	movw	r18, r24
	// variable pos
	uint16 destIndex = AsebaNativePopArg(vm);
    4cee:	2d 83       	std	Y+5, r18	; 0x05
    4cf0:	3e 83       	std	Y+6, r19	; 0x06
    4cf2:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4cf6:	7c 01       	movw	r14, r24
	sint16 aIndex = AsebaNativePopArg(vm);
    4cf8:	2d 81       	ldd	r18, Y+5	; 0x05
    4cfa:	3e 81       	ldd	r19, Y+6	; 0x06
    4cfc:	c9 01       	movw	r24, r18
    4cfe:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4d02:	8c 01       	movw	r16, r24
	sint16 bIndex = AsebaNativePopArg(vm);
    4d04:	2d 81       	ldd	r18, Y+5	; 0x05
    4d06:	3e 81       	ldd	r19, Y+6	; 0x06
    4d08:	c9 01       	movw	r24, r18
    4d0a:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4d0e:	6c 01       	movw	r12, r24
	sint16 cIndex = AsebaNativePopArg(vm);
    4d10:	2d 81       	ldd	r18, Y+5	; 0x05
    4d12:	3e 81       	ldd	r19, Y+6	; 0x06
    4d14:	c9 01       	movw	r24, r18
    4d16:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4d1a:	5c 01       	movw	r10, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    4d1c:	2d 81       	ldd	r18, Y+5	; 0x05
    4d1e:	3e 81       	ldd	r19, Y+6	; 0x06
    4d20:	c9 01       	movw	r24, r18
    4d22:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4d26:	1c 01       	movw	r2, r24
    4d28:	27 01       	movw	r4, r14
    4d2a:	44 0c       	add	r4, r4
    4d2c:	55 1c       	adc	r5, r5
    4d2e:	38 01       	movw	r6, r16
    4d30:	66 0c       	add	r6, r6
    4d32:	77 1c       	adc	r7, r7
    4d34:	46 01       	movw	r8, r12
    4d36:	88 0c       	add	r8, r8
    4d38:	99 1c       	adc	r9, r9
    4d3a:	aa 0c       	add	r10, r10
    4d3c:	bb 1c       	adc	r11, r11
	
	uint16 i;
	for (i = 0; i < length; i++)
    4d3e:	cc 24       	eor	r12, r12
    4d40:	dd 24       	eor	r13, r13
    4d42:	84 01       	movw	r16, r8
    4d44:	2d 81       	ldd	r18, Y+5	; 0x05
    4d46:	3e 81       	ldd	r19, Y+6	; 0x06
    4d48:	79 01       	movw	r14, r18
    4d4a:	bc 82       	std	Y+4, r11	; 0x04
    4d4c:	ab 82       	std	Y+3, r10	; 0x03
    4d4e:	59 c0       	rjmp	.+178    	; 0x4e02 <AsebaNative_mathmuldiv+0x142>
	{
		sint32 a = (sint32)vm->variables[aIndex++];
    4d50:	f7 01       	movw	r30, r14
    4d52:	80 85       	ldd	r24, Z+8	; 0x08
    4d54:	91 85       	ldd	r25, Z+9	; 0x09
    4d56:	fc 01       	movw	r30, r24
    4d58:	e6 0d       	add	r30, r6
    4d5a:	f7 1d       	adc	r31, r7
    4d5c:	40 81       	ld	r20, Z
    4d5e:	51 81       	ldd	r21, Z+1	; 0x01
		sint32 b = (sint32)vm->variables[bIndex++];
    4d60:	fc 01       	movw	r30, r24
    4d62:	e0 0f       	add	r30, r16
    4d64:	f1 1f       	adc	r31, r17
    4d66:	60 81       	ld	r22, Z
    4d68:	71 81       	ldd	r23, Z+1	; 0x01
		sint32 c = (sint32)vm->variables[cIndex++];
    4d6a:	eb 81       	ldd	r30, Y+3	; 0x03
    4d6c:	fc 81       	ldd	r31, Y+4	; 0x04
    4d6e:	e8 0f       	add	r30, r24
    4d70:	f9 1f       	adc	r31, r25
    4d72:	20 81       	ld	r18, Z
    4d74:	31 81       	ldd	r19, Z+1	; 0x01
    4d76:	49 01       	movw	r8, r18
    4d78:	aa 24       	eor	r10, r10
    4d7a:	97 fc       	sbrc	r9, 7
    4d7c:	a0 94       	com	r10
    4d7e:	ba 2c       	mov	r11, r10
    4d80:	22 e0       	ldi	r18, 0x02	; 2
    4d82:	30 e0       	ldi	r19, 0x00	; 0
    4d84:	62 0e       	add	r6, r18
    4d86:	73 1e       	adc	r7, r19
    4d88:	0e 5f       	subi	r16, 0xFE	; 254
    4d8a:	1f 4f       	sbci	r17, 0xFF	; 255
    4d8c:	eb 81       	ldd	r30, Y+3	; 0x03
    4d8e:	fc 81       	ldd	r31, Y+4	; 0x04
    4d90:	32 96       	adiw	r30, 0x02	; 2
    4d92:	fc 83       	std	Y+4, r31	; 0x04
    4d94:	eb 83       	std	Y+3, r30	; 0x03
		if (c != 0)
    4d96:	81 14       	cp	r8, r1
    4d98:	91 04       	cpc	r9, r1
    4d9a:	a1 04       	cpc	r10, r1
    4d9c:	b1 04       	cpc	r11, r1
    4d9e:	09 f1       	breq	.+66     	; 0x4de2 <AsebaNative_mathmuldiv+0x122>
		{
			vm->variables[destIndex++] = (sint16)((a * b) / c);
    4da0:	9c 01       	movw	r18, r24
    4da2:	24 0d       	add	r18, r4
    4da4:	35 1d       	adc	r19, r5
    4da6:	3a 83       	std	Y+2, r19	; 0x02
    4da8:	29 83       	std	Y+1, r18	; 0x01
	
	uint16 i;
	for (i = 0; i < length; i++)
	{
		sint32 a = (sint32)vm->variables[aIndex++];
		sint32 b = (sint32)vm->variables[bIndex++];
    4daa:	88 27       	eor	r24, r24
    4dac:	77 fd       	sbrc	r23, 7
    4dae:	80 95       	com	r24
    4db0:	98 2f       	mov	r25, r24
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
	{
		sint32 a = (sint32)vm->variables[aIndex++];
    4db2:	fa 01       	movw	r30, r20
    4db4:	9f 01       	movw	r18, r30
    4db6:	44 27       	eor	r20, r20
    4db8:	37 fd       	sbrc	r19, 7
    4dba:	40 95       	com	r20
    4dbc:	54 2f       	mov	r21, r20
		sint32 b = (sint32)vm->variables[bIndex++];
		sint32 c = (sint32)vm->variables[cIndex++];
		if (c != 0)
		{
			vm->variables[destIndex++] = (sint16)((a * b) / c);
    4dbe:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    4dc2:	a5 01       	movw	r20, r10
    4dc4:	94 01       	movw	r18, r8
    4dc6:	0e 94 14 36 	call	0x6c28	; 0x6c28 <__divmodsi4>
    4dca:	e9 81       	ldd	r30, Y+1	; 0x01
    4dcc:	fa 81       	ldd	r31, Y+2	; 0x02
    4dce:	31 83       	std	Z+1, r19	; 0x01
    4dd0:	20 83       	st	Z, r18
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    4dd2:	08 94       	sec
    4dd4:	c1 1c       	adc	r12, r1
    4dd6:	d1 1c       	adc	r13, r1
    4dd8:	22 e0       	ldi	r18, 0x02	; 2
    4dda:	30 e0       	ldi	r19, 0x00	; 0
    4ddc:	42 0e       	add	r4, r18
    4dde:	53 1e       	adc	r5, r19
    4de0:	10 c0       	rjmp	.+32     	; 0x4e02 <AsebaNative_mathmuldiv+0x142>
		{
			vm->variables[destIndex++] = (sint16)((a * b) / c);
		}
		else
		{
			vm->flags = ASEBA_VM_STEP_BY_STEP_MASK;
    4de2:	82 e0       	ldi	r24, 0x02	; 2
    4de4:	90 e0       	ldi	r25, 0x00	; 0
    4de6:	f7 01       	movw	r30, r14
    4de8:	97 87       	std	Z+15, r25	; 0x0f
    4dea:	86 87       	std	Z+14, r24	; 0x0e
			AsebaSendMessage(vm, ASEBA_MESSAGE_DIVISION_BY_ZERO, &(vm->pc), sizeof(vm->pc));
    4dec:	a7 01       	movw	r20, r14
    4dee:	40 5f       	subi	r20, 0xF0	; 240
    4df0:	5f 4f       	sbci	r21, 0xFF	; 255
    4df2:	c7 01       	movw	r24, r14
    4df4:	67 e0       	ldi	r22, 0x07	; 7
    4df6:	70 e9       	ldi	r23, 0x90	; 144
    4df8:	22 e0       	ldi	r18, 0x02	; 2
    4dfa:	30 e0       	ldi	r19, 0x00	; 0
    4dfc:	0e 94 d5 17 	call	0x2faa	; 0x2faa <AsebaSendMessage>
			return;
    4e00:	04 c0       	rjmp	.+8      	; 0x4e0a <AsebaNative_mathmuldiv+0x14a>
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    4e02:	c2 14       	cp	r12, r2
    4e04:	d3 04       	cpc	r13, r3
    4e06:	08 f4       	brcc	.+2      	; 0x4e0a <AsebaNative_mathmuldiv+0x14a>
    4e08:	a3 cf       	rjmp	.-186    	; 0x4d50 <AsebaNative_mathmuldiv+0x90>
			vm->flags = ASEBA_VM_STEP_BY_STEP_MASK;
			AsebaSendMessage(vm, ASEBA_MESSAGE_DIVISION_BY_ZERO, &(vm->pc), sizeof(vm->pc));
			return;
		}
	}
}
    4e0a:	26 96       	adiw	r28, 0x06	; 6
    4e0c:	0f b6       	in	r0, 0x3f	; 63
    4e0e:	f8 94       	cli
    4e10:	de bf       	out	0x3e, r29	; 62
    4e12:	0f be       	out	0x3f, r0	; 63
    4e14:	cd bf       	out	0x3d, r28	; 61
    4e16:	cf 91       	pop	r28
    4e18:	df 91       	pop	r29
    4e1a:	1f 91       	pop	r17
    4e1c:	0f 91       	pop	r16
    4e1e:	ff 90       	pop	r15
    4e20:	ef 90       	pop	r14
    4e22:	df 90       	pop	r13
    4e24:	cf 90       	pop	r12
    4e26:	bf 90       	pop	r11
    4e28:	af 90       	pop	r10
    4e2a:	9f 90       	pop	r9
    4e2c:	8f 90       	pop	r8
    4e2e:	7f 90       	pop	r7
    4e30:	6f 90       	pop	r6
    4e32:	5f 90       	pop	r5
    4e34:	4f 90       	pop	r4
    4e36:	3f 90       	pop	r3
    4e38:	2f 90       	pop	r2
    4e3a:	08 95       	ret

00004e3c <AsebaNative_mathatan2>:
		{ 0, 0 }
	}
};

void AsebaNative_mathatan2(AsebaVMState *vm)
{
    4e3c:	6f 92       	push	r6
    4e3e:	7f 92       	push	r7
    4e40:	8f 92       	push	r8
    4e42:	9f 92       	push	r9
    4e44:	af 92       	push	r10
    4e46:	bf 92       	push	r11
    4e48:	cf 92       	push	r12
    4e4a:	df 92       	push	r13
    4e4c:	ef 92       	push	r14
    4e4e:	ff 92       	push	r15
    4e50:	0f 93       	push	r16
    4e52:	1f 93       	push	r17
    4e54:	cf 93       	push	r28
    4e56:	df 93       	push	r29
    4e58:	ec 01       	movw	r28, r24
	// variable pos
	uint16 destIndex = AsebaNativePopArg(vm);
    4e5a:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4e5e:	6c 01       	movw	r12, r24
	sint16 yIndex = AsebaNativePopArg(vm);
    4e60:	ce 01       	movw	r24, r28
    4e62:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4e66:	8c 01       	movw	r16, r24
	sint16 xIndex = AsebaNativePopArg(vm);
    4e68:	ce 01       	movw	r24, r28
    4e6a:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4e6e:	7c 01       	movw	r14, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    4e70:	ce 01       	movw	r24, r28
    4e72:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4e76:	3c 01       	movw	r6, r24
    4e78:	00 0f       	add	r16, r16
    4e7a:	11 1f       	adc	r17, r17
    4e7c:	ee 0c       	add	r14, r14
    4e7e:	ff 1c       	adc	r15, r15
    4e80:	cc 0c       	add	r12, r12
    4e82:	dd 1c       	adc	r13, r13
	
	uint16 i;
	for (i = 0; i < length; i++)
    4e84:	88 24       	eor	r8, r8
    4e86:	99 24       	eor	r9, r9
    4e88:	1e c0       	rjmp	.+60     	; 0x4ec6 <AsebaNative_mathatan2+0x8a>
	{
		sint16 y = vm->variables[yIndex++];
    4e8a:	a8 84       	ldd	r10, Y+8	; 0x08
    4e8c:	b9 84       	ldd	r11, Y+9	; 0x09
    4e8e:	d5 01       	movw	r26, r10
    4e90:	a0 0f       	add	r26, r16
    4e92:	b1 1f       	adc	r27, r17
		sint16 x = vm->variables[xIndex++];
    4e94:	f5 01       	movw	r30, r10
    4e96:	ee 0d       	add	r30, r14
    4e98:	ff 1d       	adc	r31, r15
		vm->variables[destIndex++] = aseba_atan2(y, x);
    4e9a:	60 81       	ld	r22, Z
    4e9c:	71 81       	ldd	r23, Z+1	; 0x01
    4e9e:	8d 91       	ld	r24, X+
    4ea0:	9c 91       	ld	r25, X
    4ea2:	0e 94 ba 20 	call	0x4174	; 0x4174 <aseba_atan2>
    4ea6:	f5 01       	movw	r30, r10
    4ea8:	ec 0d       	add	r30, r12
    4eaa:	fd 1d       	adc	r31, r13
    4eac:	91 83       	std	Z+1, r25	; 0x01
    4eae:	80 83       	st	Z, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    4eb0:	08 94       	sec
    4eb2:	81 1c       	adc	r8, r1
    4eb4:	91 1c       	adc	r9, r1
    4eb6:	0e 5f       	subi	r16, 0xFE	; 254
    4eb8:	1f 4f       	sbci	r17, 0xFF	; 255
    4eba:	82 e0       	ldi	r24, 0x02	; 2
    4ebc:	90 e0       	ldi	r25, 0x00	; 0
    4ebe:	e8 0e       	add	r14, r24
    4ec0:	f9 1e       	adc	r15, r25
    4ec2:	c8 0e       	add	r12, r24
    4ec4:	d9 1e       	adc	r13, r25
    4ec6:	86 14       	cp	r8, r6
    4ec8:	97 04       	cpc	r9, r7
    4eca:	f8 f2       	brcs	.-66     	; 0x4e8a <AsebaNative_mathatan2+0x4e>
	{
		sint16 y = vm->variables[yIndex++];
		sint16 x = vm->variables[xIndex++];
		vm->variables[destIndex++] = aseba_atan2(y, x);
	}
}
    4ecc:	df 91       	pop	r29
    4ece:	cf 91       	pop	r28
    4ed0:	1f 91       	pop	r17
    4ed2:	0f 91       	pop	r16
    4ed4:	ff 90       	pop	r15
    4ed6:	ef 90       	pop	r14
    4ed8:	df 90       	pop	r13
    4eda:	cf 90       	pop	r12
    4edc:	bf 90       	pop	r11
    4ede:	af 90       	pop	r10
    4ee0:	9f 90       	pop	r9
    4ee2:	8f 90       	pop	r8
    4ee4:	7f 90       	pop	r7
    4ee6:	6f 90       	pop	r6
    4ee8:	08 95       	ret

00004eea <AsebaNative_mathsin>:
		{ 0, 0 }
	}
};

void AsebaNative_mathsin(AsebaVMState *vm)
{
    4eea:	8f 92       	push	r8
    4eec:	9f 92       	push	r9
    4eee:	af 92       	push	r10
    4ef0:	bf 92       	push	r11
    4ef2:	cf 92       	push	r12
    4ef4:	df 92       	push	r13
    4ef6:	ef 92       	push	r14
    4ef8:	ff 92       	push	r15
    4efa:	0f 93       	push	r16
    4efc:	1f 93       	push	r17
    4efe:	cf 93       	push	r28
    4f00:	df 93       	push	r29
    4f02:	7c 01       	movw	r14, r24
	// variable pos
	uint16 destIndex = AsebaNativePopArg(vm);
    4f04:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4f08:	ec 01       	movw	r28, r24
	sint16 xIndex = AsebaNativePopArg(vm);
    4f0a:	c7 01       	movw	r24, r14
    4f0c:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4f10:	8c 01       	movw	r16, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    4f12:	c7 01       	movw	r24, r14
    4f14:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4f18:	4c 01       	movw	r8, r24
    4f1a:	00 0f       	add	r16, r16
    4f1c:	11 1f       	adc	r17, r17
    4f1e:	cc 0f       	add	r28, r28
    4f20:	dd 1f       	adc	r29, r29
	
	uint16 i;
	for (i = 0; i < length; i++)
    4f22:	cc 24       	eor	r12, r12
    4f24:	dd 24       	eor	r13, r13
    4f26:	15 c0       	rjmp	.+42     	; 0x4f52 <AsebaNative_mathsin+0x68>
	{
		sint16 x = vm->variables[xIndex++];
    4f28:	f7 01       	movw	r30, r14
    4f2a:	a0 84       	ldd	r10, Z+8	; 0x08
    4f2c:	b1 84       	ldd	r11, Z+9	; 0x09
    4f2e:	f5 01       	movw	r30, r10
    4f30:	e0 0f       	add	r30, r16
    4f32:	f1 1f       	adc	r31, r17
		vm->variables[destIndex++] = aseba_sin(x);
    4f34:	80 81       	ld	r24, Z
    4f36:	91 81       	ldd	r25, Z+1	; 0x01
    4f38:	0e 94 a0 21 	call	0x4340	; 0x4340 <aseba_sin>
    4f3c:	f5 01       	movw	r30, r10
    4f3e:	ec 0f       	add	r30, r28
    4f40:	fd 1f       	adc	r31, r29
    4f42:	91 83       	std	Z+1, r25	; 0x01
    4f44:	80 83       	st	Z, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    4f46:	08 94       	sec
    4f48:	c1 1c       	adc	r12, r1
    4f4a:	d1 1c       	adc	r13, r1
    4f4c:	0e 5f       	subi	r16, 0xFE	; 254
    4f4e:	1f 4f       	sbci	r17, 0xFF	; 255
    4f50:	22 96       	adiw	r28, 0x02	; 2
    4f52:	c8 14       	cp	r12, r8
    4f54:	d9 04       	cpc	r13, r9
    4f56:	40 f3       	brcs	.-48     	; 0x4f28 <AsebaNative_mathsin+0x3e>
	{
		sint16 x = vm->variables[xIndex++];
		vm->variables[destIndex++] = aseba_sin(x);
	}
}
    4f58:	df 91       	pop	r29
    4f5a:	cf 91       	pop	r28
    4f5c:	1f 91       	pop	r17
    4f5e:	0f 91       	pop	r16
    4f60:	ff 90       	pop	r15
    4f62:	ef 90       	pop	r14
    4f64:	df 90       	pop	r13
    4f66:	cf 90       	pop	r12
    4f68:	bf 90       	pop	r11
    4f6a:	af 90       	pop	r10
    4f6c:	9f 90       	pop	r9
    4f6e:	8f 90       	pop	r8
    4f70:	08 95       	ret

00004f72 <AsebaNative_mathcos>:
		{ 0, 0 }
	}
};

void AsebaNative_mathcos(AsebaVMState *vm)
{
    4f72:	8f 92       	push	r8
    4f74:	9f 92       	push	r9
    4f76:	af 92       	push	r10
    4f78:	bf 92       	push	r11
    4f7a:	cf 92       	push	r12
    4f7c:	df 92       	push	r13
    4f7e:	ef 92       	push	r14
    4f80:	ff 92       	push	r15
    4f82:	0f 93       	push	r16
    4f84:	1f 93       	push	r17
    4f86:	cf 93       	push	r28
    4f88:	df 93       	push	r29
    4f8a:	7c 01       	movw	r14, r24
	// variable pos
	uint16 destIndex = AsebaNativePopArg(vm);
    4f8c:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4f90:	ec 01       	movw	r28, r24
	sint16 xIndex = AsebaNativePopArg(vm);
    4f92:	c7 01       	movw	r24, r14
    4f94:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4f98:	8c 01       	movw	r16, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    4f9a:	c7 01       	movw	r24, r14
    4f9c:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    4fa0:	4c 01       	movw	r8, r24
    4fa2:	00 0f       	add	r16, r16
    4fa4:	11 1f       	adc	r17, r17
    4fa6:	cc 0f       	add	r28, r28
    4fa8:	dd 1f       	adc	r29, r29
	
	uint16 i;
	for (i = 0; i < length; i++)
    4faa:	cc 24       	eor	r12, r12
    4fac:	dd 24       	eor	r13, r13
    4fae:	15 c0       	rjmp	.+42     	; 0x4fda <AsebaNative_mathcos+0x68>
	{
		sint16 x = vm->variables[xIndex++];
    4fb0:	f7 01       	movw	r30, r14
    4fb2:	a0 84       	ldd	r10, Z+8	; 0x08
    4fb4:	b1 84       	ldd	r11, Z+9	; 0x09
    4fb6:	f5 01       	movw	r30, r10
    4fb8:	e0 0f       	add	r30, r16
    4fba:	f1 1f       	adc	r31, r17
		vm->variables[destIndex++] = aseba_cos(x);
    4fbc:	80 81       	ld	r24, Z
    4fbe:	91 81       	ldd	r25, Z+1	; 0x01
    4fc0:	0e 94 1f 22 	call	0x443e	; 0x443e <aseba_cos>
    4fc4:	f5 01       	movw	r30, r10
    4fc6:	ec 0f       	add	r30, r28
    4fc8:	fd 1f       	adc	r31, r29
    4fca:	91 83       	std	Z+1, r25	; 0x01
    4fcc:	80 83       	st	Z, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    4fce:	08 94       	sec
    4fd0:	c1 1c       	adc	r12, r1
    4fd2:	d1 1c       	adc	r13, r1
    4fd4:	0e 5f       	subi	r16, 0xFE	; 254
    4fd6:	1f 4f       	sbci	r17, 0xFF	; 255
    4fd8:	22 96       	adiw	r28, 0x02	; 2
    4fda:	c8 14       	cp	r12, r8
    4fdc:	d9 04       	cpc	r13, r9
    4fde:	40 f3       	brcs	.-48     	; 0x4fb0 <AsebaNative_mathcos+0x3e>
	{
		sint16 x = vm->variables[xIndex++];
		vm->variables[destIndex++] = aseba_cos(x);
	}
}
    4fe0:	df 91       	pop	r29
    4fe2:	cf 91       	pop	r28
    4fe4:	1f 91       	pop	r17
    4fe6:	0f 91       	pop	r16
    4fe8:	ff 90       	pop	r15
    4fea:	ef 90       	pop	r14
    4fec:	df 90       	pop	r13
    4fee:	cf 90       	pop	r12
    4ff0:	bf 90       	pop	r11
    4ff2:	af 90       	pop	r10
    4ff4:	9f 90       	pop	r9
    4ff6:	8f 90       	pop	r8
    4ff8:	08 95       	ret

00004ffa <AsebaNative_mathrot2>:
		{ 0, 0 }
	}
};

void AsebaNative_mathrot2(AsebaVMState *vm)
{
    4ffa:	2f 92       	push	r2
    4ffc:	3f 92       	push	r3
    4ffe:	4f 92       	push	r4
    5000:	5f 92       	push	r5
    5002:	6f 92       	push	r6
    5004:	7f 92       	push	r7
    5006:	8f 92       	push	r8
    5008:	9f 92       	push	r9
    500a:	af 92       	push	r10
    500c:	bf 92       	push	r11
    500e:	cf 92       	push	r12
    5010:	df 92       	push	r13
    5012:	ef 92       	push	r14
    5014:	ff 92       	push	r15
    5016:	0f 93       	push	r16
    5018:	1f 93       	push	r17
    501a:	df 93       	push	r29
    501c:	cf 93       	push	r28
    501e:	cd b7       	in	r28, 0x3d	; 61
    5020:	de b7       	in	r29, 0x3e	; 62
    5022:	2a 97       	sbiw	r28, 0x0a	; 10
    5024:	0f b6       	in	r0, 0x3f	; 63
    5026:	f8 94       	cli
    5028:	de bf       	out	0x3e, r29	; 62
    502a:	0f be       	out	0x3f, r0	; 63
    502c:	cd bf       	out	0x3d, r28	; 61
    502e:	7c 01       	movw	r14, r24
	// variable pos
	uint16 vectOutIndex = AsebaNativePopArg(vm);
    5030:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    5034:	1c 01       	movw	r2, r24
	uint16 vecInIndex = AsebaNativePopArg(vm);
    5036:	c7 01       	movw	r24, r14
    5038:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    503c:	8c 01       	movw	r16, r24
	uint16 angleIndex = AsebaNativePopArg(vm);
    503e:	c7 01       	movw	r24, r14
    5040:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
	
	// variables
	sint16 x = vm->variables[vecInIndex];
    5044:	f7 01       	movw	r30, r14
    5046:	00 84       	ldd	r0, Z+8	; 0x08
    5048:	f1 85       	ldd	r31, Z+9	; 0x09
    504a:	e0 2d       	mov	r30, r0
    504c:	fa 87       	std	Y+10, r31	; 0x0a
    504e:	e9 87       	std	Y+9, r30	; 0x09
	sint16 y = vm->variables[vecInIndex+1];
	sint16 a = vm->variables[angleIndex];
    5050:	fc 01       	movw	r30, r24
    5052:	ee 0f       	add	r30, r30
    5054:	ff 1f       	adc	r31, r31
    5056:	29 85       	ldd	r18, Y+9	; 0x09
    5058:	3a 85       	ldd	r19, Y+10	; 0x0a
    505a:	e2 0f       	add	r30, r18
    505c:	f3 1f       	adc	r31, r19
    505e:	e0 80       	ld	r14, Z
    5060:	f1 80       	ldd	r15, Z+1	; 0x01
	
	sint16 cos_a = aseba_cos(a);
    5062:	c7 01       	movw	r24, r14
    5064:	0e 94 1f 22 	call	0x443e	; 0x443e <aseba_cos>
    5068:	6c 01       	movw	r12, r24
	sint16 sin_a = aseba_sin(a);
    506a:	c7 01       	movw	r24, r14
    506c:	0e 94 a0 21 	call	0x4340	; 0x4340 <aseba_sin>
	
	sint16 xp = (sint16)(((sint32)cos_a * (sint32)x - (sint32)sin_a * (sint32)y) >> (sint32)15);
    5070:	26 01       	movw	r4, r12
    5072:	66 24       	eor	r6, r6
    5074:	57 fc       	sbrc	r5, 7
    5076:	60 94       	com	r6
    5078:	76 2c       	mov	r7, r6
	uint16 vectOutIndex = AsebaNativePopArg(vm);
	uint16 vecInIndex = AsebaNativePopArg(vm);
	uint16 angleIndex = AsebaNativePopArg(vm);
	
	// variables
	sint16 x = vm->variables[vecInIndex];
    507a:	f8 01       	movw	r30, r16
    507c:	ee 0f       	add	r30, r30
    507e:	ff 1f       	adc	r31, r31
    5080:	49 85       	ldd	r20, Y+9	; 0x09
    5082:	5a 85       	ldd	r21, Y+10	; 0x0a
    5084:	e4 0f       	add	r30, r20
    5086:	f5 1f       	adc	r31, r21
	sint16 a = vm->variables[angleIndex];
	
	sint16 cos_a = aseba_cos(a);
	sint16 sin_a = aseba_sin(a);
	
	sint16 xp = (sint16)(((sint32)cos_a * (sint32)x - (sint32)sin_a * (sint32)y) >> (sint32)15);
    5088:	20 81       	ld	r18, Z
    508a:	31 81       	ldd	r19, Z+1	; 0x01
    508c:	a9 01       	movw	r20, r18
    508e:	66 27       	eor	r22, r22
    5090:	57 fd       	sbrc	r21, 7
    5092:	60 95       	com	r22
    5094:	76 2f       	mov	r23, r22
    5096:	49 83       	std	Y+1, r20	; 0x01
    5098:	5a 83       	std	Y+2, r21	; 0x02
    509a:	6b 83       	std	Y+3, r22	; 0x03
    509c:	7c 83       	std	Y+4, r23	; 0x04
    509e:	9c 01       	movw	r18, r24
    50a0:	44 27       	eor	r20, r20
    50a2:	37 fd       	sbrc	r19, 7
    50a4:	40 95       	com	r20
    50a6:	54 2f       	mov	r21, r20
    50a8:	2d 83       	std	Y+5, r18	; 0x05
    50aa:	3e 83       	std	Y+6, r19	; 0x06
    50ac:	4f 83       	std	Y+7, r20	; 0x07
    50ae:	58 87       	std	Y+8, r21	; 0x08
	uint16 vecInIndex = AsebaNativePopArg(vm);
	uint16 angleIndex = AsebaNativePopArg(vm);
	
	// variables
	sint16 x = vm->variables[vecInIndex];
	sint16 y = vm->variables[vecInIndex+1];
    50b0:	f8 01       	movw	r30, r16
    50b2:	31 96       	adiw	r30, 0x01	; 1
    50b4:	ee 0f       	add	r30, r30
    50b6:	ff 1f       	adc	r31, r31
    50b8:	49 85       	ldd	r20, Y+9	; 0x09
    50ba:	5a 85       	ldd	r21, Y+10	; 0x0a
    50bc:	e4 0f       	add	r30, r20
    50be:	f5 1f       	adc	r31, r21
	sint16 a = vm->variables[angleIndex];
	
	sint16 cos_a = aseba_cos(a);
	sint16 sin_a = aseba_sin(a);
	
	sint16 xp = (sint16)(((sint32)cos_a * (sint32)x - (sint32)sin_a * (sint32)y) >> (sint32)15);
    50c0:	80 80       	ld	r8, Z
    50c2:	91 80       	ldd	r9, Z+1	; 0x01
    50c4:	aa 24       	eor	r10, r10
    50c6:	97 fc       	sbrc	r9, 7
    50c8:	a0 94       	com	r10
    50ca:	ba 2c       	mov	r11, r10
	sint16 yp = (sint16)(((sint32)cos_a * (sint32)y + (sint32)sin_a * (sint32)x) >> (sint32)15);
	
	vm->variables[vectOutIndex] = xp;
    50cc:	61 01       	movw	r12, r2
    50ce:	cc 0c       	add	r12, r12
    50d0:	dd 1c       	adc	r13, r13
    50d2:	c4 0e       	add	r12, r20
    50d4:	d5 1e       	adc	r13, r21
	sint16 a = vm->variables[angleIndex];
	
	sint16 cos_a = aseba_cos(a);
	sint16 sin_a = aseba_sin(a);
	
	sint16 xp = (sint16)(((sint32)cos_a * (sint32)x - (sint32)sin_a * (sint32)y) >> (sint32)15);
    50d6:	69 81       	ldd	r22, Y+1	; 0x01
    50d8:	7a 81       	ldd	r23, Y+2	; 0x02
    50da:	8b 81       	ldd	r24, Y+3	; 0x03
    50dc:	9c 81       	ldd	r25, Y+4	; 0x04
    50de:	a3 01       	movw	r20, r6
    50e0:	92 01       	movw	r18, r4
    50e2:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    50e6:	7b 01       	movw	r14, r22
    50e8:	8c 01       	movw	r16, r24
    50ea:	c5 01       	movw	r24, r10
    50ec:	b4 01       	movw	r22, r8
    50ee:	2d 81       	ldd	r18, Y+5	; 0x05
    50f0:	3e 81       	ldd	r19, Y+6	; 0x06
    50f2:	4f 81       	ldd	r20, Y+7	; 0x07
    50f4:	58 85       	ldd	r21, Y+8	; 0x08
    50f6:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    50fa:	e6 1a       	sub	r14, r22
    50fc:	f7 0a       	sbc	r15, r23
    50fe:	08 0b       	sbc	r16, r24
    5100:	19 0b       	sbc	r17, r25
    5102:	ff e0       	ldi	r31, 0x0F	; 15
    5104:	15 95       	asr	r17
    5106:	07 95       	ror	r16
    5108:	f7 94       	ror	r15
    510a:	e7 94       	ror	r14
    510c:	fa 95       	dec	r31
    510e:	d1 f7       	brne	.-12     	; 0x5104 <AsebaNative_mathrot2+0x10a>
    5110:	f6 01       	movw	r30, r12
    5112:	f1 82       	std	Z+1, r15	; 0x01
    5114:	e0 82       	st	Z, r14
	sint16 yp = (sint16)(((sint32)cos_a * (sint32)y + (sint32)sin_a * (sint32)x) >> (sint32)15);
	
	vm->variables[vectOutIndex] = xp;
	vm->variables[vectOutIndex+1] = yp;
    5116:	61 01       	movw	r12, r2
    5118:	08 94       	sec
    511a:	c1 1c       	adc	r12, r1
    511c:	d1 1c       	adc	r13, r1
    511e:	cc 0c       	add	r12, r12
    5120:	dd 1c       	adc	r13, r13
    5122:	29 85       	ldd	r18, Y+9	; 0x09
    5124:	3a 85       	ldd	r19, Y+10	; 0x0a
    5126:	c2 0e       	add	r12, r18
    5128:	d3 1e       	adc	r13, r19
	
	sint16 cos_a = aseba_cos(a);
	sint16 sin_a = aseba_sin(a);
	
	sint16 xp = (sint16)(((sint32)cos_a * (sint32)x - (sint32)sin_a * (sint32)y) >> (sint32)15);
	sint16 yp = (sint16)(((sint32)cos_a * (sint32)y + (sint32)sin_a * (sint32)x) >> (sint32)15);
    512a:	c5 01       	movw	r24, r10
    512c:	b4 01       	movw	r22, r8
    512e:	a3 01       	movw	r20, r6
    5130:	92 01       	movw	r18, r4
    5132:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    5136:	7b 01       	movw	r14, r22
    5138:	8c 01       	movw	r16, r24
    513a:	69 81       	ldd	r22, Y+1	; 0x01
    513c:	7a 81       	ldd	r23, Y+2	; 0x02
    513e:	8b 81       	ldd	r24, Y+3	; 0x03
    5140:	9c 81       	ldd	r25, Y+4	; 0x04
    5142:	2d 81       	ldd	r18, Y+5	; 0x05
    5144:	3e 81       	ldd	r19, Y+6	; 0x06
    5146:	4f 81       	ldd	r20, Y+7	; 0x07
    5148:	58 85       	ldd	r21, Y+8	; 0x08
    514a:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    514e:	e6 0e       	add	r14, r22
    5150:	f7 1e       	adc	r15, r23
    5152:	08 1f       	adc	r16, r24
    5154:	19 1f       	adc	r17, r25
    5156:	7f e0       	ldi	r23, 0x0F	; 15
    5158:	15 95       	asr	r17
    515a:	07 95       	ror	r16
    515c:	f7 94       	ror	r15
    515e:	e7 94       	ror	r14
    5160:	7a 95       	dec	r23
    5162:	d1 f7       	brne	.-12     	; 0x5158 <AsebaNative_mathrot2+0x15e>
    5164:	f6 01       	movw	r30, r12
    5166:	f1 82       	std	Z+1, r15	; 0x01
    5168:	e0 82       	st	Z, r14
	
	vm->variables[vectOutIndex] = xp;
	vm->variables[vectOutIndex+1] = yp;
}
    516a:	2a 96       	adiw	r28, 0x0a	; 10
    516c:	0f b6       	in	r0, 0x3f	; 63
    516e:	f8 94       	cli
    5170:	de bf       	out	0x3e, r29	; 62
    5172:	0f be       	out	0x3f, r0	; 63
    5174:	cd bf       	out	0x3d, r28	; 61
    5176:	cf 91       	pop	r28
    5178:	df 91       	pop	r29
    517a:	1f 91       	pop	r17
    517c:	0f 91       	pop	r16
    517e:	ff 90       	pop	r15
    5180:	ef 90       	pop	r14
    5182:	df 90       	pop	r13
    5184:	cf 90       	pop	r12
    5186:	bf 90       	pop	r11
    5188:	af 90       	pop	r10
    518a:	9f 90       	pop	r9
    518c:	8f 90       	pop	r8
    518e:	7f 90       	pop	r7
    5190:	6f 90       	pop	r6
    5192:	5f 90       	pop	r5
    5194:	4f 90       	pop	r4
    5196:	3f 90       	pop	r3
    5198:	2f 90       	pop	r2
    519a:	08 95       	ret

0000519c <AsebaNative_mathsqrt>:
		{ 0, 0 }
	}
};

void AsebaNative_mathsqrt(AsebaVMState *vm)
{
    519c:	8f 92       	push	r8
    519e:	9f 92       	push	r9
    51a0:	af 92       	push	r10
    51a2:	bf 92       	push	r11
    51a4:	cf 92       	push	r12
    51a6:	df 92       	push	r13
    51a8:	ef 92       	push	r14
    51aa:	ff 92       	push	r15
    51ac:	0f 93       	push	r16
    51ae:	1f 93       	push	r17
    51b0:	cf 93       	push	r28
    51b2:	df 93       	push	r29
    51b4:	7c 01       	movw	r14, r24
	// variable pos
	uint16 destIndex = AsebaNativePopArg(vm);
    51b6:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    51ba:	ec 01       	movw	r28, r24
	sint16 xIndex = AsebaNativePopArg(vm);
    51bc:	c7 01       	movw	r24, r14
    51be:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    51c2:	8c 01       	movw	r16, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    51c4:	c7 01       	movw	r24, r14
    51c6:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    51ca:	4c 01       	movw	r8, r24
    51cc:	00 0f       	add	r16, r16
    51ce:	11 1f       	adc	r17, r17
    51d0:	cc 0f       	add	r28, r28
    51d2:	dd 1f       	adc	r29, r29
	
	uint16 i;
	for (i = 0; i < length; i++)
    51d4:	cc 24       	eor	r12, r12
    51d6:	dd 24       	eor	r13, r13
    51d8:	15 c0       	rjmp	.+42     	; 0x5204 <AsebaNative_mathsqrt+0x68>
	{
		sint16 x = vm->variables[xIndex++];
    51da:	f7 01       	movw	r30, r14
    51dc:	a0 84       	ldd	r10, Z+8	; 0x08
    51de:	b1 84       	ldd	r11, Z+9	; 0x09
    51e0:	f5 01       	movw	r30, r10
    51e2:	e0 0f       	add	r30, r16
    51e4:	f1 1f       	adc	r31, r17
		vm->variables[destIndex++] = aseba_sqrt(x);
    51e6:	80 81       	ld	r24, Z
    51e8:	91 81       	ldd	r25, Z+1	; 0x01
    51ea:	0e 94 24 22 	call	0x4448	; 0x4448 <aseba_sqrt>
    51ee:	f5 01       	movw	r30, r10
    51f0:	ec 0f       	add	r30, r28
    51f2:	fd 1f       	adc	r31, r29
    51f4:	91 83       	std	Z+1, r25	; 0x01
    51f6:	80 83       	st	Z, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    51f8:	08 94       	sec
    51fa:	c1 1c       	adc	r12, r1
    51fc:	d1 1c       	adc	r13, r1
    51fe:	0e 5f       	subi	r16, 0xFE	; 254
    5200:	1f 4f       	sbci	r17, 0xFF	; 255
    5202:	22 96       	adiw	r28, 0x02	; 2
    5204:	c8 14       	cp	r12, r8
    5206:	d9 04       	cpc	r13, r9
    5208:	40 f3       	brcs	.-48     	; 0x51da <AsebaNative_mathsqrt+0x3e>
	{
		sint16 x = vm->variables[xIndex++];
		vm->variables[destIndex++] = aseba_sqrt(x);
	}
}
    520a:	df 91       	pop	r29
    520c:	cf 91       	pop	r28
    520e:	1f 91       	pop	r17
    5210:	0f 91       	pop	r16
    5212:	ff 90       	pop	r15
    5214:	ef 90       	pop	r14
    5216:	df 90       	pop	r13
    5218:	cf 90       	pop	r12
    521a:	bf 90       	pop	r11
    521c:	af 90       	pop	r10
    521e:	9f 90       	pop	r9
    5220:	8f 90       	pop	r8
    5222:	08 95       	ret

00005224 <AsebaNative_vecnonzerosequence>:
		{ 0, 0 }
	}
};

void AsebaNative_vecnonzerosequence(AsebaVMState *vm)
{
    5224:	4f 92       	push	r4
    5226:	5f 92       	push	r5
    5228:	6f 92       	push	r6
    522a:	7f 92       	push	r7
    522c:	8f 92       	push	r8
    522e:	9f 92       	push	r9
    5230:	af 92       	push	r10
    5232:	bf 92       	push	r11
    5234:	cf 92       	push	r12
    5236:	df 92       	push	r13
    5238:	ef 92       	push	r14
    523a:	ff 92       	push	r15
    523c:	0f 93       	push	r16
    523e:	1f 93       	push	r17
    5240:	cf 93       	push	r28
    5242:	df 93       	push	r29
    5244:	8c 01       	movw	r16, r24
	// variable pos
	uint16 dest = AsebaNativePopArg(vm); // output value index
    5246:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    524a:	3c 01       	movw	r6, r24
	uint16 src = AsebaNativePopArg(vm); // input vector index
    524c:	c8 01       	movw	r24, r16
    524e:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    5252:	5c 01       	movw	r10, r24
	uint16 length = AsebaNativePopArg(vm); // length threshold index
    5254:	c8 01       	movw	r24, r16
    5256:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    525a:	7c 01       	movw	r14, r24
	
	// variable size
	uint16 inputLength = AsebaNativePopArg(vm);
    525c:	c8 01       	movw	r24, r16
    525e:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    5262:	c8 2e       	mov	r12, r24
    5264:	e6 01       	movw	r28, r12
    5266:	6e 01       	movw	r12, r28
    5268:	d9 2e       	mov	r13, r25
    526a:	e6 01       	movw	r28, r12
	sint16 minLength = vm->variables[length]; // length threshold 
    526c:	d8 01       	movw	r26, r16
    526e:	18 96       	adiw	r26, 0x08	; 8
    5270:	ed 91       	ld	r30, X+
    5272:	fc 91       	ld	r31, X
    5274:	19 97       	sbiw	r26, 0x09	; 9
    5276:	d7 01       	movw	r26, r14
    5278:	aa 0f       	add	r26, r26
    527a:	bb 1f       	adc	r27, r27
    527c:	ae 0f       	add	r26, r30
    527e:	bf 1f       	adc	r27, r31
    5280:	4d 90       	ld	r4, X+
    5282:	5c 90       	ld	r5, X
		{ -1, "x" },
		{ 0, 0 }
	}
};

void AsebaNative_vecnonzerosequence(AsebaVMState *vm)
    5284:	d5 01       	movw	r26, r10
    5286:	aa 0f       	add	r26, r26
    5288:	bb 1f       	adc	r27, r27
    528a:	ae 0f       	add	r26, r30
    528c:	bf 1f       	adc	r27, r31
	sint16 bestSeqLength;
	sint16 bestSeqIndex;
	sint16 seqLength;
	
	// search for a zero, then non-zero
	uint16 nzFirstIndex = 0;
    528e:	20 e0       	ldi	r18, 0x00	; 0
    5290:	30 e0       	ldi	r19, 0x00	; 0
	while (vm->variables[src + nzFirstIndex] != 0)
    5292:	0e c0       	rjmp	.+28     	; 0x52b0 <AsebaNative_vecnonzerosequence+0x8c>
	{
		++nzFirstIndex;
    5294:	2f 5f       	subi	r18, 0xFF	; 255
    5296:	3f 4f       	sbci	r19, 0xFF	; 255
		if (nzFirstIndex > inputLength)
    5298:	c2 17       	cp	r28, r18
    529a:	d3 07       	cpc	r29, r19
    529c:	48 f4       	brcc	.+18     	; 0x52b0 <AsebaNative_vecnonzerosequence+0x8c>
		{
			vm->variables[dest] = 0;
    529e:	d3 01       	movw	r26, r6
    52a0:	aa 0f       	add	r26, r26
    52a2:	bb 1f       	adc	r27, r27
    52a4:	ae 0f       	add	r26, r30
    52a6:	bf 1f       	adc	r27, r31
    52a8:	11 96       	adiw	r26, 0x01	; 1
    52aa:	1c 92       	st	X, r1
    52ac:	1e 92       	st	-X, r1
			return;
    52ae:	8f c0       	rjmp	.+286    	; 0x53ce <AsebaNative_vecnonzerosequence+0x1aa>
	sint16 bestSeqIndex;
	sint16 seqLength;
	
	// search for a zero, then non-zero
	uint16 nzFirstIndex = 0;
	while (vm->variables[src + nzFirstIndex] != 0)
    52b0:	8d 91       	ld	r24, X+
    52b2:	9d 91       	ld	r25, X+
    52b4:	00 97       	sbiw	r24, 0x00	; 0
    52b6:	71 f7       	brne	.-36     	; 0x5294 <AsebaNative_vecnonzerosequence+0x70>
    52b8:	c9 01       	movw	r24, r18
		{ -1, "x" },
		{ 0, 0 }
	}
};

void AsebaNative_vecnonzerosequence(AsebaVMState *vm)
    52ba:	d9 01       	movw	r26, r18
    52bc:	aa 0d       	add	r26, r10
    52be:	bb 1d       	adc	r27, r11
    52c0:	aa 0f       	add	r26, r26
    52c2:	bb 1f       	adc	r27, r27
    52c4:	ae 0f       	add	r26, r30
    52c6:	bf 1f       	adc	r27, r31
    52c8:	1e c0       	rjmp	.+60     	; 0x5306 <AsebaNative_vecnonzerosequence+0xe2>
		}
	}
	nzFirstZero = nzFirstIndex;
	while (vm->variables[src + nzFirstIndex] == 0)
	{
		++nzFirstIndex;
    52ca:	2f 5f       	subi	r18, 0xFF	; 255
    52cc:	3f 4f       	sbci	r19, 0xFF	; 255
		if (nzFirstIndex > inputLength)
    52ce:	c2 17       	cp	r28, r18
    52d0:	d3 07       	cpc	r29, r19
    52d2:	c8 f4       	brcc	.+50     	; 0x5306 <AsebaNative_vecnonzerosequence+0xe2>
		{
			if (nzFirstZero == 0)
    52d4:	00 97       	sbiw	r24, 0x00	; 0
    52d6:	59 f4       	brne	.+22     	; 0x52ee <AsebaNative_vecnonzerosequence+0xca>
			{
				vm->variables[dest] = -1;
    52d8:	d3 01       	movw	r26, r6
    52da:	aa 0f       	add	r26, r26
    52dc:	bb 1f       	adc	r27, r27
    52de:	ae 0f       	add	r26, r30
    52e0:	bf 1f       	adc	r27, r31
    52e2:	8f ef       	ldi	r24, 0xFF	; 255
    52e4:	9f ef       	ldi	r25, 0xFF	; 255
    52e6:	11 96       	adiw	r26, 0x01	; 1
    52e8:	9c 93       	st	X, r25
    52ea:	8e 93       	st	-X, r24
    52ec:	70 c0       	rjmp	.+224    	; 0x53ce <AsebaNative_vecnonzerosequence+0x1aa>
			}
			else
			{
				uint16 seqLength = nzFirstZero - 1;
    52ee:	01 97       	sbiw	r24, 0x01	; 1
    52f0:	66 0c       	add	r6, r6
    52f2:	77 1c       	adc	r7, r7
				if (seqLength < minLength)
    52f4:	84 15       	cp	r24, r4
    52f6:	95 05       	cpc	r25, r5
    52f8:	08 f4       	brcc	.+2      	; 0x52fc <AsebaNative_vecnonzerosequence+0xd8>
    52fa:	5a c0       	rjmp	.+180    	; 0x53b0 <AsebaNative_vecnonzerosequence+0x18c>
					vm->variables[dest] = -1;
				else
					vm->variables[dest] = (nzFirstZero - 1) / 2;
    52fc:	e6 0d       	add	r30, r6
    52fe:	f7 1d       	adc	r31, r7
    5300:	96 95       	lsr	r25
    5302:	87 95       	ror	r24
    5304:	62 c0       	rjmp	.+196    	; 0x53ca <AsebaNative_vecnonzerosequence+0x1a6>
			vm->variables[dest] = 0;
			return;
		}
	}
	nzFirstZero = nzFirstIndex;
	while (vm->variables[src + nzFirstIndex] == 0)
    5306:	4d 91       	ld	r20, X+
    5308:	5d 91       	ld	r21, X+
    530a:	41 15       	cp	r20, r1
    530c:	51 05       	cpc	r21, r1
    530e:	e9 f2       	breq	.-70     	; 0x52ca <AsebaNative_vecnonzerosequence+0xa6>
    5310:	cc 24       	eor	r12, r12
    5312:	dd 24       	eor	r13, r13
    5314:	88 24       	eor	r8, r8
    5316:	99 24       	eor	r9, r9
    5318:	ee 24       	eor	r14, r14
    531a:	ff 24       	eor	r15, r15
	
	while (1)
	{
		// scan non-zero sequence
		seqIndex = index;
		while (vm->variables[src + (nzFirstIndex + index) % inputLength] != 0)
    531c:	87 01       	movw	r16, r14
    531e:	05 c0       	rjmp	.+10     	; 0x532a <AsebaNative_vecnonzerosequence+0x106>
		{
			++index;
    5320:	0f 5f       	subi	r16, 0xFF	; 255
    5322:	1f 4f       	sbci	r17, 0xFF	; 255
			if (index >= inputLength)
    5324:	0c 17       	cp	r16, r28
    5326:	1d 07       	cpc	r17, r29
    5328:	90 f4       	brcc	.+36     	; 0x534e <AsebaNative_vecnonzerosequence+0x12a>
	
	while (1)
	{
		// scan non-zero sequence
		seqIndex = index;
		while (vm->variables[src + (nzFirstIndex + index) % inputLength] != 0)
    532a:	c8 01       	movw	r24, r16
    532c:	82 0f       	add	r24, r18
    532e:	93 1f       	adc	r25, r19
    5330:	be 01       	movw	r22, r28
    5332:	0e 94 ed 35 	call	0x6bda	; 0x6bda <__udivmodhi4>
    5336:	8a 0d       	add	r24, r10
    5338:	9b 1d       	adc	r25, r11
    533a:	88 0f       	add	r24, r24
    533c:	99 1f       	adc	r25, r25
    533e:	8e 0f       	add	r24, r30
    5340:	9f 1f       	adc	r25, r31
    5342:	dc 01       	movw	r26, r24
    5344:	8d 91       	ld	r24, X+
    5346:	9c 91       	ld	r25, X
    5348:	11 97       	sbiw	r26, 0x01	; 1
    534a:	00 97       	sbiw	r24, 0x00	; 0
    534c:	49 f7       	brne	.-46     	; 0x5320 <AsebaNative_vecnonzerosequence+0xfc>
			++index;
			if (index >= inputLength)
				break;
		}
		// check size
		seqLength = index - seqIndex;
    534e:	c8 01       	movw	r24, r16
    5350:	8e 19       	sub	r24, r14
    5352:	9f 09       	sbc	r25, r15
		if (seqLength > bestSeqLength)
    5354:	88 16       	cp	r8, r24
    5356:	99 06       	cpc	r9, r25
    5358:	34 f4       	brge	.+12     	; 0x5366 <AsebaNative_vecnonzerosequence+0x142>
		{
			bestSeqLength = seqLength;
			bestSeqIndex = (index + seqIndex) / 2;
    535a:	68 01       	movw	r12, r16
    535c:	ce 0c       	add	r12, r14
    535e:	df 1c       	adc	r13, r15
    5360:	d5 94       	asr	r13
    5362:	c7 94       	ror	r12
    5364:	4c 01       	movw	r8, r24
		}
		if (index >= inputLength)
    5366:	0c 17       	cp	r16, r28
    5368:	1d 07       	cpc	r17, r29
    536a:	40 f0       	brcs	.+16     	; 0x537c <AsebaNative_vecnonzerosequence+0x158>
    536c:	1c c0       	rjmp	.+56     	; 0x53a6 <AsebaNative_vecnonzerosequence+0x182>
			break;
		
		// scan zero sequence
		while (vm->variables[src + (nzFirstIndex + index) % inputLength] == 0)
		{
			++index;
    536e:	08 94       	sec
    5370:	e1 1c       	adc	r14, r1
    5372:	f1 1c       	adc	r15, r1
			if (index >= inputLength)
    5374:	ec 16       	cp	r14, r28
    5376:	fd 06       	cpc	r15, r29
    5378:	10 f0       	brcs	.+4      	; 0x537e <AsebaNative_vecnonzerosequence+0x15a>
    537a:	15 c0       	rjmp	.+42     	; 0x53a6 <AsebaNative_vecnonzerosequence+0x182>
		if (seqLength > bestSeqLength)
		{
			bestSeqLength = seqLength;
			bestSeqIndex = (index + seqIndex) / 2;
		}
		if (index >= inputLength)
    537c:	78 01       	movw	r14, r16
			break;
		
		// scan zero sequence
		while (vm->variables[src + (nzFirstIndex + index) % inputLength] == 0)
    537e:	c7 01       	movw	r24, r14
    5380:	82 0f       	add	r24, r18
    5382:	93 1f       	adc	r25, r19
    5384:	be 01       	movw	r22, r28
    5386:	0e 94 ed 35 	call	0x6bda	; 0x6bda <__udivmodhi4>
    538a:	8a 0d       	add	r24, r10
    538c:	9b 1d       	adc	r25, r11
    538e:	88 0f       	add	r24, r24
    5390:	99 1f       	adc	r25, r25
    5392:	8e 0f       	add	r24, r30
    5394:	9f 1f       	adc	r25, r31
    5396:	dc 01       	movw	r26, r24
    5398:	8d 91       	ld	r24, X+
    539a:	9c 91       	ld	r25, X
    539c:	11 97       	sbiw	r26, 0x01	; 1
    539e:	00 97       	sbiw	r24, 0x00	; 0
    53a0:	09 f0       	breq	.+2      	; 0x53a4 <AsebaNative_vecnonzerosequence+0x180>
    53a2:	bc cf       	rjmp	.-136    	; 0x531c <AsebaNative_vecnonzerosequence+0xf8>
    53a4:	e4 cf       	rjmp	.-56     	; 0x536e <AsebaNative_vecnonzerosequence+0x14a>
    53a6:	66 0c       	add	r6, r6
    53a8:	77 1c       	adc	r7, r7
				goto doubleBreak;
		}
	}
	
doubleBreak:
	if (bestSeqLength < minLength)
    53aa:	84 14       	cp	r8, r4
    53ac:	95 04       	cpc	r9, r5
    53ae:	2c f4       	brge	.+10     	; 0x53ba <AsebaNative_vecnonzerosequence+0x196>
	{
		vm->variables[dest] = -1;
    53b0:	e6 0d       	add	r30, r6
    53b2:	f7 1d       	adc	r31, r7
    53b4:	8f ef       	ldi	r24, 0xFF	; 255
    53b6:	9f ef       	ldi	r25, 0xFF	; 255
    53b8:	08 c0       	rjmp	.+16     	; 0x53ca <AsebaNative_vecnonzerosequence+0x1a6>
	}
	else
	{
		vm->variables[dest] = (nzFirstIndex + bestSeqIndex) % inputLength;
    53ba:	e6 0d       	add	r30, r6
    53bc:	f7 1d       	adc	r31, r7
    53be:	c6 01       	movw	r24, r12
    53c0:	82 0f       	add	r24, r18
    53c2:	93 1f       	adc	r25, r19
    53c4:	be 01       	movw	r22, r28
    53c6:	0e 94 ed 35 	call	0x6bda	; 0x6bda <__udivmodhi4>
    53ca:	91 83       	std	Z+1, r25	; 0x01
    53cc:	80 83       	st	Z, r24
	}
}
    53ce:	df 91       	pop	r29
    53d0:	cf 91       	pop	r28
    53d2:	1f 91       	pop	r17
    53d4:	0f 91       	pop	r16
    53d6:	ff 90       	pop	r15
    53d8:	ef 90       	pop	r14
    53da:	df 90       	pop	r13
    53dc:	cf 90       	pop	r12
    53de:	bf 90       	pop	r11
    53e0:	af 90       	pop	r10
    53e2:	9f 90       	pop	r9
    53e4:	8f 90       	pop	r8
    53e6:	7f 90       	pop	r7
    53e8:	6f 90       	pop	r6
    53ea:	5f 90       	pop	r5
    53ec:	4f 90       	pop	r4
    53ee:	08 95       	ret

000053f0 <AsebaSetRandomSeed>:

static uint16 rnd_state;

void AsebaSetRandomSeed(uint16 seed)
{
	rnd_state = seed;
    53f0:	90 93 49 1a 	sts	0x1A49, r25
    53f4:	80 93 48 1a 	sts	0x1A48, r24
}
    53f8:	08 95       	ret

000053fa <AsebaGetRandom>:

uint16 AsebaGetRandom()
{
	rnd_state = 25173 * rnd_state + 13849;
    53fa:	40 91 48 1a 	lds	r20, 0x1A48
    53fe:	50 91 49 1a 	lds	r21, 0x1A49
    5402:	85 e5       	ldi	r24, 0x55	; 85
    5404:	92 e6       	ldi	r25, 0x62	; 98
    5406:	48 9f       	mul	r20, r24
    5408:	90 01       	movw	r18, r0
    540a:	49 9f       	mul	r20, r25
    540c:	30 0d       	add	r19, r0
    540e:	58 9f       	mul	r21, r24
    5410:	30 0d       	add	r19, r0
    5412:	11 24       	eor	r1, r1
    5414:	27 5e       	subi	r18, 0xE7	; 231
    5416:	39 4c       	sbci	r19, 0xC9	; 201
    5418:	30 93 49 1a 	sts	0x1A49, r19
    541c:	20 93 48 1a 	sts	0x1A48, r18
	return rnd_state;
}
    5420:	c9 01       	movw	r24, r18
    5422:	08 95       	ret

00005424 <AsebaNative_rand>:

void AsebaNative_rand(AsebaVMState *vm)
{
    5424:	af 92       	push	r10
    5426:	bf 92       	push	r11
    5428:	cf 92       	push	r12
    542a:	df 92       	push	r13
    542c:	ef 92       	push	r14
    542e:	ff 92       	push	r15
    5430:	0f 93       	push	r16
    5432:	1f 93       	push	r17
    5434:	cf 93       	push	r28
    5436:	df 93       	push	r29
    5438:	8c 01       	movw	r16, r24
	// variable pos
	uint16 destIndex = AsebaNativePopArg(vm);
    543a:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    543e:	ec 01       	movw	r28, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
    5440:	c8 01       	movw	r24, r16
    5442:	0e 94 a3 20 	call	0x4146	; 0x4146 <AsebaNativePopArg>
    5446:	5c 01       	movw	r10, r24
    5448:	cc 0f       	add	r28, r28
    544a:	dd 1f       	adc	r29, r29
	
	uint16 i;
	for (i = 0; i < length; i++)
    544c:	cc 24       	eor	r12, r12
    544e:	dd 24       	eor	r13, r13
    5450:	0e c0       	rjmp	.+28     	; 0x546e <AsebaNative_rand+0x4a>
	{
		vm->variables[destIndex++] = (sint16)AsebaGetRandom();
    5452:	f8 01       	movw	r30, r16
    5454:	e0 84       	ldd	r14, Z+8	; 0x08
    5456:	f1 84       	ldd	r15, Z+9	; 0x09
    5458:	ec 0e       	add	r14, r28
    545a:	fd 1e       	adc	r15, r29
    545c:	0e 94 fd 29 	call	0x53fa	; 0x53fa <AsebaGetRandom>
    5460:	f7 01       	movw	r30, r14
    5462:	91 83       	std	Z+1, r25	; 0x01
    5464:	80 83       	st	Z, r24
	
	// variable size
	uint16 length = AsebaNativePopArg(vm);
	
	uint16 i;
	for (i = 0; i < length; i++)
    5466:	08 94       	sec
    5468:	c1 1c       	adc	r12, r1
    546a:	d1 1c       	adc	r13, r1
    546c:	22 96       	adiw	r28, 0x02	; 2
    546e:	ca 14       	cp	r12, r10
    5470:	db 04       	cpc	r13, r11
    5472:	78 f3       	brcs	.-34     	; 0x5452 <AsebaNative_rand+0x2e>
	{
		vm->variables[destIndex++] = (sint16)AsebaGetRandom();
	}
}
    5474:	df 91       	pop	r29
    5476:	cf 91       	pop	r28
    5478:	1f 91       	pop	r17
    547a:	0f 91       	pop	r16
    547c:	ff 90       	pop	r15
    547e:	ef 90       	pop	r14
    5480:	df 90       	pop	r13
    5482:	cf 90       	pop	r12
    5484:	bf 90       	pop	r11
    5486:	af 90       	pop	r10
    5488:	08 95       	ret

0000548a <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    548a:	86 b1       	in	r24, 0x06	; 6
    548c:	66 b1       	in	r22, 0x06	; 6
    548e:	26 b1       	in	r18, 0x06	; 6
    5490:	46 b1       	in	r20, 0x06	; 6
    5492:	30 e0       	ldi	r19, 0x00	; 0
    5494:	28 70       	andi	r18, 0x08	; 8
    5496:	30 70       	andi	r19, 0x00	; 0
    5498:	a3 e0       	ldi	r26, 0x03	; 3
    549a:	35 95       	asr	r19
    549c:	27 95       	ror	r18
    549e:	aa 95       	dec	r26
    54a0:	e1 f7       	brne	.-8      	; 0x549a <getSelector+0x10>
    54a2:	22 0f       	add	r18, r18
    54a4:	33 1f       	adc	r19, r19
    54a6:	70 e0       	ldi	r23, 0x00	; 0
    54a8:	64 70       	andi	r22, 0x04	; 4
    54aa:	70 70       	andi	r23, 0x00	; 0
    54ac:	75 95       	asr	r23
    54ae:	67 95       	ror	r22
    54b0:	75 95       	asr	r23
    54b2:	67 95       	ror	r22
    54b4:	26 0f       	add	r18, r22
    54b6:	37 1f       	adc	r19, r23
    54b8:	22 0f       	add	r18, r18
    54ba:	33 1f       	adc	r19, r19
    54bc:	50 e0       	ldi	r21, 0x00	; 0
    54be:	42 70       	andi	r20, 0x02	; 2
    54c0:	50 70       	andi	r21, 0x00	; 0
    54c2:	55 95       	asr	r21
    54c4:	47 95       	ror	r20
    54c6:	24 0f       	add	r18, r20
    54c8:	35 1f       	adc	r19, r21
    54ca:	22 0f       	add	r18, r18
    54cc:	81 70       	andi	r24, 0x01	; 1
}
    54ce:	82 0f       	add	r24, r18
    54d0:	08 95       	ret

000054d2 <initPeripherals>:
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    54d2:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    54d4:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    54d6:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    54d8:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    54dc:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    54e0:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    54e4:	8e ef       	ldi	r24, 0xFE	; 254
    54e6:	9f e0       	ldi	r25, 0x0F	; 15
    54e8:	0e 94 9f 38 	call	0x713e	; 0x713e <__eerd_word_m2560>
    54ec:	90 93 0d 17 	sts	0x170D, r25
    54f0:	80 93 0c 17 	sts	0x170C, r24

	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    54f4:	9c 01       	movw	r18, r24
    54f6:	21 58       	subi	r18, 0x81	; 129
    54f8:	3c 40       	sbci	r19, 0x0C	; 12
    54fa:	23 30       	cpi	r18, 0x03	; 3
    54fc:	31 05       	cpc	r19, r1
    54fe:	18 f4       	brcc	.+6      	; 0x5506 <initPeripherals+0x34>
		hardwareRevision = HW_REV_3_0;
    5500:	10 92 3c 18 	sts	0x183C, r1
    5504:	0d c0       	rjmp	.+26     	; 0x5520 <initPeripherals+0x4e>
	}

	if(rfAddress == 3200) {
    5506:	2c e0       	ldi	r18, 0x0C	; 12
    5508:	80 38       	cpi	r24, 0x80	; 128
    550a:	92 07       	cpc	r25, r18
    550c:	11 f4       	brne	.+4      	; 0x5512 <initPeripherals+0x40>
		hardwareRevision = HW_REV_3_0_1;
    550e:	81 e0       	ldi	r24, 0x01	; 1
    5510:	05 c0       	rjmp	.+10     	; 0x551c <initPeripherals+0x4a>
	}

	if(rfAddress > 3203) {
    5512:	2c e0       	ldi	r18, 0x0C	; 12
    5514:	84 38       	cpi	r24, 0x84	; 132
    5516:	92 07       	cpc	r25, r18
    5518:	18 f0       	brcs	.+6      	; 0x5520 <initPeripherals+0x4e>
		hardwareRevision = HW_REV_3_1;
    551a:	82 e0       	ldi	r24, 0x02	; 2
    551c:	80 93 3c 18 	sts	0x183C, r24
	}

	initPortsIO();
    5520:	0e 94 ca 08 	call	0x1194	; 0x1194 <initPortsIO>
	initAdc();
    5524:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <initAdc>
	initMotors();
    5528:	0e 94 48 05 	call	0xa90	; 0xa90 <initMotors>
	initRGBleds();
    552c:	0e 94 35 04 	call	0x86a	; 0x86a <initRGBleds>
	initSPI();
    5530:	0e 94 4b 32 	call	0x6496	; 0x6496 <initSPI>
	mirf_init();
    5534:	0e 94 1b 2f 	call	0x5e36	; 0x5e36 <mirf_init>
	initUsart0();
    5538:	0e 94 27 09 	call	0x124e	; 0x124e <initUsart0>
	initAccelerometer();
    553c:	0e 94 7e 12 	call	0x24fc	; 0x24fc <initAccelerometer>
	init_ir_remote_control();
    5540:	0e 94 27 2b 	call	0x564e	; 0x564e <init_ir_remote_control>

	sei();			// enable global interrupts
    5544:	78 94       	sei

	
}
    5546:	08 95       	ret

00005548 <__vector_15>:

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    5548:	1f 92       	push	r1
    554a:	0f 92       	push	r0
    554c:	0f b6       	in	r0, 0x3f	; 63
    554e:	0f 92       	push	r0
    5550:	11 24       	eor	r1, r1

}
    5552:	0f 90       	pop	r0
    5554:	0f be       	out	0x3f, r0	; 63
    5556:	0f 90       	pop	r0
    5558:	1f 90       	pop	r1
    555a:	18 95       	reti

0000555c <sleep>:

void sleep(unsigned char seconds) {
    555c:	cf 93       	push	r28
    555e:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    5560:	9e e1       	ldi	r25, 0x1E	; 30
    5562:	89 9f       	mul	r24, r25
    5564:	e0 01       	movw	r28, r0
    5566:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    5568:	80 91 68 00 	lds	r24, 0x0068
    556c:	8d 7f       	andi	r24, 0xFD	; 253
    556e:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    5572:	80 91 6c 00 	lds	r24, 0x006C
    5576:	8f 77       	andi	r24, 0x7F	; 127
    5578:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    557c:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    557e:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    5582:	80 91 7a 00 	lds	r24, 0x007A
    5586:	80 61       	ori	r24, 0x10	; 16
    5588:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    558c:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    5590:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    5594:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    5598:	88 b3       	in	r24, 0x18	; 24
    559a:	87 60       	ori	r24, 0x07	; 7
    559c:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    559e:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    55a2:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    55a6:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    55aa:	89 b3       	in	r24, 0x19	; 25
    55ac:	87 60       	ori	r24, 0x07	; 7
    55ae:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    55b0:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    55b4:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    55b8:	0e 94 51 09 	call	0x12a2	; 0x12a2 <closeUsart>
	closeSPI();
    55bc:	0e 94 57 32 	call	0x64ae	; 0x64ae <closeSPI>
	i2c_close();
    55c0:	0e 94 e5 16 	call	0x2dca	; 0x2dca <i2c_close>

	// set port pins
	initPortsIO();
    55c4:	0e 94 ca 08 	call	0x1194	; 0x1194 <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    55c8:	83 b7       	in	r24, 0x33	; 51
    55ca:	8f 60       	ori	r24, 0x0F	; 15
    55cc:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    55ce:	81 e0       	ldi	r24, 0x01	; 1
    55d0:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    55d4:	80 91 b0 00 	lds	r24, 0x00B0
    55d8:	8d 7f       	andi	r24, 0xFD	; 253
    55da:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    55de:	80 91 b1 00 	lds	r24, 0x00B1
    55e2:	87 60       	ori	r24, 0x07	; 7
    55e4:	80 93 b1 00 	sts	0x00B1, r24

	while(pause > 0) {	
    55e8:	02 c0       	rjmp	.+4      	; 0x55ee <sleep+0x92>
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    55ea:	88 95       	sleep
		pause--;
    55ec:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    55ee:	20 97       	sbiw	r28, 0x00	; 0
    55f0:	e1 f7       	brne	.-8      	; 0x55ea <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    55f2:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    55f4:	80 91 b1 00 	lds	r24, 0x00B1
    55f8:	88 7f       	andi	r24, 0xF8	; 248
    55fa:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    55fe:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    5602:	80 91 b0 00 	lds	r24, 0x00B0
    5606:	82 60       	ori	r24, 0x02	; 2
    5608:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    560c:	8f ef       	ldi	r24, 0xFF	; 255
    560e:	80 93 da 03 	sts	0x03DA, r24
	pwm_green = 255;
    5612:	80 93 db 03 	sts	0x03DB, r24
	pwm_blue = 255;
    5616:	80 93 dc 03 	sts	0x03DC, r24
	pwm_right = 0;
    561a:	10 92 f5 16 	sts	0x16F5, r1
    561e:	10 92 f4 16 	sts	0x16F4, r1
	pwm_left = 0;
    5622:	10 92 f7 16 	sts	0x16F7, r1
    5626:	10 92 f6 16 	sts	0x16F6, r1
	initPeripherals();
    562a:	0e 94 69 2a 	call	0x54d2	; 0x54d2 <initPeripherals>

}
    562e:	df 91       	pop	r29
    5630:	cf 91       	pop	r28
    5632:	08 95       	ret

00005634 <getTime100MicroSec>:

unsigned long int getTime100MicroSec() {
    5634:	60 91 35 18 	lds	r22, 0x1835
    5638:	70 91 36 18 	lds	r23, 0x1836
	return clockTick;
}
    563c:	80 91 37 18 	lds	r24, 0x1837
    5640:	90 91 38 18 	lds	r25, 0x1838
    5644:	08 95       	ret

00005646 <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    5646:	81 e0       	ldi	r24, 0x01	; 1
    5648:	80 93 ce 16 	sts	0x16CE, r24
}
    564c:	08 95       	ret

0000564e <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
    564e:	cf 93       	push	r28
    5650:	df 93       	push	r29

	PCICR = 0;
    5652:	c8 e6       	ldi	r28, 0x68	; 104
    5654:	d0 e0       	ldi	r29, 0x00	; 0
    5656:	18 82       	st	Y, r1
	PCMSK1 = 0;
    5658:	ac e6       	ldi	r26, 0x6C	; 108
    565a:	b0 e0       	ldi	r27, 0x00	; 0
    565c:	1c 92       	st	X, r1
	TCCR2A = 0;
    565e:	e0 eb       	ldi	r30, 0xB0	; 176
    5660:	f0 e0       	ldi	r31, 0x00	; 0
    5662:	10 82       	st	Z, r1
	TCCR2B = 0;
    5664:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
    5668:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
    566c:	88 81       	ld	r24, Y
    566e:	82 60       	ori	r24, 0x02	; 2
    5670:	88 83       	st	Y, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
    5672:	8c 91       	ld	r24, X
    5674:	80 68       	ori	r24, 0x80	; 128
    5676:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
    5678:	80 81       	ld	r24, Z
    567a:	82 60       	ori	r24, 0x02	; 2
    567c:	80 83       	st	Z, r24

}
    567e:	df 91       	pop	r29
    5680:	cf 91       	pop	r28
    5682:	08 95       	ret

00005684 <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
    5684:	1f 92       	push	r1
    5686:	0f 92       	push	r0
    5688:	0f b6       	in	r0, 0x3f	; 63
    568a:	0f 92       	push	r0
    568c:	11 24       	eor	r1, r1
    568e:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
    5690:	80 91 df 03 	lds	r24, 0x03DF
    5694:	88 23       	and	r24, r24
    5696:	21 f1       	breq	.+72     	; 0x56e0 <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
    5698:	80 91 03 01 	lds	r24, 0x0103
    569c:	86 fd       	sbrc	r24, 6
    569e:	20 c0       	rjmp	.+64     	; 0x56e0 <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
    56a0:	80 91 68 00 	lds	r24, 0x0068
    56a4:	8d 7f       	andi	r24, 0xFD	; 253
    56a6:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
    56aa:	80 91 6c 00 	lds	r24, 0x006C
    56ae:	8f 77       	andi	r24, 0x7F	; 127
    56b0:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
    56b4:	81 e0       	ldi	r24, 0x01	; 1
    56b6:	80 93 e0 03 	sts	0x03E0, r24
			OCR2A = 13;									// output compare register
    56ba:	8d e0       	ldi	r24, 0x0D	; 13
    56bc:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
    56c0:	80 91 b1 00 	lds	r24, 0x00B1
    56c4:	86 60       	ori	r24, 0x06	; 6
    56c6:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
    56ca:	80 91 70 00 	lds	r24, 0x0070
    56ce:	82 60       	ori	r24, 0x02	; 2
    56d0:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
    56d4:	10 92 4c 1a 	sts	0x1A4C, r1
    56d8:	10 92 4d 1a 	sts	0x1A4D, r1
    56dc:	10 92 4e 1a 	sts	0x1A4E, r1

		}

	}
	
}
    56e0:	8f 91       	pop	r24
    56e2:	0f 90       	pop	r0
    56e4:	0f be       	out	0x3f, r0	; 63
    56e6:	0f 90       	pop	r0
    56e8:	1f 90       	pop	r1
    56ea:	18 95       	reti

000056ec <__vector_13>:

ISR(TIMER2_COMPA_vect) {
    56ec:	1f 92       	push	r1
    56ee:	0f 92       	push	r0
    56f0:	0f b6       	in	r0, 0x3f	; 63
    56f2:	0f 92       	push	r0
    56f4:	11 24       	eor	r1, r1
    56f6:	2f 93       	push	r18
    56f8:	3f 93       	push	r19
    56fa:	4f 93       	push	r20
    56fc:	5f 93       	push	r21
    56fe:	8f 93       	push	r24
    5700:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
    5702:	80 91 b1 00 	lds	r24, 0x00B1
    5706:	88 7f       	andi	r24, 0xF8	; 248
    5708:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
    570c:	80 91 e0 03 	lds	r24, 0x03E0
    5710:	88 23       	and	r24, r24
    5712:	c9 f0       	breq	.+50     	; 0x5746 <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
    5714:	80 91 03 01 	lds	r24, 0x0103
    5718:	86 ff       	sbrs	r24, 6
    571a:	11 c0       	rjmp	.+34     	; 0x573e <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
    571c:	80 91 68 00 	lds	r24, 0x0068
    5720:	82 60       	ori	r24, 0x02	; 2
    5722:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
    5726:	80 91 6c 00 	lds	r24, 0x006C
    572a:	80 68       	ori	r24, 0x80	; 128
    572c:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
    5730:	8f ef       	ldi	r24, 0xFF	; 255
    5732:	9f ef       	ldi	r25, 0xFF	; 255
    5734:	90 93 de 0c 	sts	0x0CDE, r25
    5738:	80 93 dd 0c 	sts	0x0CDD, r24
    573c:	cc c0       	rjmp	.+408    	; 0x58d6 <__vector_13+0x1ea>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
    573e:	10 92 e0 03 	sts	0x03E0, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
    5742:	83 e3       	ldi	r24, 0x33	; 51
    5744:	3f c0       	rjmp	.+126    	; 0x57c4 <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
    5746:	80 91 dd 0c 	lds	r24, 0x0CDD
    574a:	90 91 de 0c 	lds	r25, 0x0CDE
    574e:	2f ef       	ldi	r18, 0xFF	; 255
    5750:	8f 3f       	cpi	r24, 0xFF	; 255
    5752:	92 07       	cpc	r25, r18
    5754:	39 f5       	brne	.+78     	; 0x57a4 <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
    5756:	20 91 03 01 	lds	r18, 0x0103
    575a:	26 ff       	sbrs	r18, 6
    575c:	0b c0       	rjmp	.+22     	; 0x5774 <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
    575e:	20 91 68 00 	lds	r18, 0x0068
    5762:	22 60       	ori	r18, 0x02	; 2
    5764:	20 93 68 00 	sts	0x0068, r18
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
    5768:	20 91 6c 00 	lds	r18, 0x006C
    576c:	20 68       	ori	r18, 0x80	; 128
    576e:	20 93 6c 00 	sts	0x006C, r18
    5772:	b1 c0       	rjmp	.+354    	; 0x58d6 <__vector_13+0x1ea>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
    5774:	8c e1       	ldi	r24, 0x1C	; 28
    5776:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
    577a:	80 91 b1 00 	lds	r24, 0x00B1
    577e:	86 60       	ori	r24, 0x06	; 6
    5780:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
    5784:	80 91 70 00 	lds	r24, 0x0070
    5788:	82 60       	ori	r24, 0x02	; 2
    578a:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
    578e:	10 92 4c 1a 	sts	0x1A4C, r1
    5792:	10 92 4d 1a 	sts	0x1A4D, r1
    5796:	10 92 4e 1a 	sts	0x1A4E, r1
					i=0;
    579a:	10 92 de 0c 	sts	0x0CDE, r1
    579e:	10 92 dd 0c 	sts	0x0CDD, r1
    57a2:	99 c0       	rjmp	.+306    	; 0x58d6 <__vector_13+0x1ea>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
    57a4:	81 30       	cpi	r24, 0x01	; 1
    57a6:	91 05       	cpc	r25, r1
    57a8:	d1 f4       	brne	.+52     	; 0x57de <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
    57aa:	80 91 03 01 	lds	r24, 0x0103
    57ae:	90 e0       	ldi	r25, 0x00	; 0
    57b0:	80 74       	andi	r24, 0x40	; 64
    57b2:	90 70       	andi	r25, 0x00	; 0
    57b4:	26 e0       	ldi	r18, 0x06	; 6
    57b6:	95 95       	asr	r25
    57b8:	87 95       	ror	r24
    57ba:	2a 95       	dec	r18
    57bc:	e1 f7       	brne	.-8      	; 0x57b6 <__vector_13+0xca>
    57be:	80 93 4e 1a 	sts	0x1A4E, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
    57c2:	86 e3       	ldi	r24, 0x36	; 54
    57c4:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
    57c8:	80 91 b1 00 	lds	r24, 0x00B1
    57cc:	86 60       	ori	r24, 0x06	; 6
    57ce:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
    57d2:	80 91 70 00 	lds	r24, 0x0070
    57d6:	82 60       	ori	r24, 0x02	; 2
    57d8:	80 93 70 00 	sts	0x0070, r24
    57dc:	7c c0       	rjmp	.+248    	; 0x58d6 <__vector_13+0x1ea>

			} else if ((i > 1) && (i < 7)) {			// we read address
    57de:	9c 01       	movw	r18, r24
    57e0:	22 50       	subi	r18, 0x02	; 2
    57e2:	30 40       	sbci	r19, 0x00	; 0
    57e4:	25 30       	cpi	r18, 0x05	; 5
    57e6:	31 05       	cpc	r19, r1
    57e8:	30 f5       	brcc	.+76     	; 0x5836 <__vector_13+0x14a>
		
				OCR2A = 54;
    57ea:	26 e3       	ldi	r18, 0x36	; 54
    57ec:	20 93 b3 00 	sts	0x00B3, r18
				TCCR2B |= (1 << CS22) | (1 << CS21);
    57f0:	20 91 b1 00 	lds	r18, 0x00B1
    57f4:	26 60       	ori	r18, 0x06	; 6
    57f6:	20 93 b1 00 	sts	0x00B1, r18
				TIMSK2 |= (1 << OCIE2A);
    57fa:	20 91 70 00 	lds	r18, 0x0070
    57fe:	22 60       	ori	r18, 0x02	; 2
    5800:	20 93 70 00 	sts	0x0070, r18

				unsigned char temp = REMOTE;
    5804:	20 91 03 01 	lds	r18, 0x0103
    5808:	30 e0       	ldi	r19, 0x00	; 0
    580a:	20 74       	andi	r18, 0x40	; 64
    580c:	30 70       	andi	r19, 0x00	; 0
				temp <<= 6-i;
    580e:	56 e0       	ldi	r21, 0x06	; 6
    5810:	36 95       	lsr	r19
    5812:	27 95       	ror	r18
    5814:	5a 95       	dec	r21
    5816:	e1 f7       	brne	.-8      	; 0x5810 <__vector_13+0x124>
    5818:	46 e0       	ldi	r20, 0x06	; 6
    581a:	50 e0       	ldi	r21, 0x00	; 0
    581c:	48 1b       	sub	r20, r24
    581e:	59 0b       	sbc	r21, r25
    5820:	02 c0       	rjmp	.+4      	; 0x5826 <__vector_13+0x13a>
    5822:	22 0f       	add	r18, r18
    5824:	33 1f       	adc	r19, r19
    5826:	4a 95       	dec	r20
    5828:	e2 f7       	brpl	.-8      	; 0x5822 <__vector_13+0x136>
				address_temp += temp;
    582a:	80 91 4d 1a 	lds	r24, 0x1A4D
    582e:	82 0f       	add	r24, r18
    5830:	80 93 4d 1a 	sts	0x1A4D, r24
    5834:	50 c0       	rjmp	.+160    	; 0x58d6 <__vector_13+0x1ea>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
    5836:	9c 01       	movw	r18, r24
    5838:	27 50       	subi	r18, 0x07	; 7
    583a:	30 40       	sbci	r19, 0x00	; 0
    583c:	26 30       	cpi	r18, 0x06	; 6
    583e:	31 05       	cpc	r19, r1
    5840:	30 f5       	brcc	.+76     	; 0x588e <__vector_13+0x1a2>

				OCR2A = 54;
    5842:	26 e3       	ldi	r18, 0x36	; 54
    5844:	20 93 b3 00 	sts	0x00B3, r18
				TCCR2B |= (1 << CS22) | (1 << CS21);
    5848:	20 91 b1 00 	lds	r18, 0x00B1
    584c:	26 60       	ori	r18, 0x06	; 6
    584e:	20 93 b1 00 	sts	0x00B1, r18
				TIMSK2 |= (1 << OCIE2A);
    5852:	20 91 70 00 	lds	r18, 0x0070
    5856:	22 60       	ori	r18, 0x02	; 2
    5858:	20 93 70 00 	sts	0x0070, r18

				unsigned char temp = REMOTE;
    585c:	20 91 03 01 	lds	r18, 0x0103
    5860:	30 e0       	ldi	r19, 0x00	; 0
    5862:	20 74       	andi	r18, 0x40	; 64
    5864:	30 70       	andi	r19, 0x00	; 0
				temp <<= 6+6-i;
    5866:	46 e0       	ldi	r20, 0x06	; 6
    5868:	36 95       	lsr	r19
    586a:	27 95       	ror	r18
    586c:	4a 95       	dec	r20
    586e:	e1 f7       	brne	.-8      	; 0x5868 <__vector_13+0x17c>
    5870:	4c e0       	ldi	r20, 0x0C	; 12
    5872:	50 e0       	ldi	r21, 0x00	; 0
    5874:	48 1b       	sub	r20, r24
    5876:	59 0b       	sbc	r21, r25
    5878:	02 c0       	rjmp	.+4      	; 0x587e <__vector_13+0x192>
    587a:	22 0f       	add	r18, r18
    587c:	33 1f       	adc	r19, r19
    587e:	4a 95       	dec	r20
    5880:	e2 f7       	brpl	.-8      	; 0x587a <__vector_13+0x18e>
				data_temp += temp;
    5882:	80 91 4c 1a 	lds	r24, 0x1A4C
    5886:	82 0f       	add	r24, r18
    5888:	80 93 4c 1a 	sts	0x1A4C, r24
    588c:	24 c0       	rjmp	.+72     	; 0x58d6 <__vector_13+0x1ea>

			} else if (i == 13) { 						// last bit read
    588e:	8d 30       	cpi	r24, 0x0D	; 13
    5890:	91 05       	cpc	r25, r1
    5892:	09 f5       	brne	.+66     	; 0x58d6 <__vector_13+0x1ea>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
    5894:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
    5898:	80 91 68 00 	lds	r24, 0x0068
    589c:	82 60       	ori	r24, 0x02	; 2
    589e:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
    58a2:	80 91 6c 00 	lds	r24, 0x006C
    58a6:	80 68       	ori	r24, 0x80	; 128
    58a8:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
    58ac:	8f ef       	ldi	r24, 0xFF	; 255
    58ae:	9f ef       	ldi	r25, 0xFF	; 255
    58b0:	90 93 de 0c 	sts	0x0CDE, r25
    58b4:	80 93 dd 0c 	sts	0x0CDD, r24
				check = check_temp;
    58b8:	80 91 4e 1a 	lds	r24, 0x1A4E
    58bc:	80 93 dc 0c 	sts	0x0CDC, r24
				address = address_temp;
    58c0:	80 91 4d 1a 	lds	r24, 0x1A4D
    58c4:	80 93 4a 1a 	sts	0x1A4A, r24
				data_ir = data_temp;
    58c8:	80 91 4c 1a 	lds	r24, 0x1A4C
    58cc:	80 93 4b 1a 	sts	0x1A4B, r24
				command_received=1;
    58d0:	81 e0       	ldi	r24, 0x01	; 1
    58d2:	80 93 16 18 	sts	0x1816, r24

			} 

		}
	
		if(i!=-1) {
    58d6:	80 91 dd 0c 	lds	r24, 0x0CDD
    58da:	90 91 de 0c 	lds	r25, 0x0CDE
    58de:	2f ef       	ldi	r18, 0xFF	; 255
    58e0:	8f 3f       	cpi	r24, 0xFF	; 255
    58e2:	92 07       	cpc	r25, r18
    58e4:	29 f0       	breq	.+10     	; 0x58f0 <__vector_13+0x204>

			i++;
    58e6:	01 96       	adiw	r24, 0x01	; 1
    58e8:	90 93 de 0c 	sts	0x0CDE, r25
    58ec:	80 93 dd 0c 	sts	0x0CDD, r24

		}

}
    58f0:	9f 91       	pop	r25
    58f2:	8f 91       	pop	r24
    58f4:	5f 91       	pop	r21
    58f6:	4f 91       	pop	r20
    58f8:	3f 91       	pop	r19
    58fa:	2f 91       	pop	r18
    58fc:	0f 90       	pop	r0
    58fe:	0f be       	out	0x3f, r0	; 63
    5900:	0f 90       	pop	r0
    5902:	1f 90       	pop	r1
    5904:	18 95       	reti

00005906 <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
    5906:	80 91 dc 0c 	lds	r24, 0x0CDC
    590a:	08 95       	ret

0000590c <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
    590c:	80 91 4a 1a 	lds	r24, 0x1A4A
    5910:	08 95       	ret

00005912 <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
    5912:	80 91 4b 1a 	lds	r24, 0x1A4B
    5916:	08 95       	ret

00005918 <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
    5918:	80 91 df 03 	lds	r24, 0x03DF
    591c:	88 23       	and	r24, r24
    591e:	09 f4       	brne	.+2      	; 0x5922 <handleIRRemoteCommands+0xa>
    5920:	a7 c1       	rjmp	.+846    	; 0x5c70 <handleIRRemoteCommands+0x358>

		if(command_received) {
    5922:	80 91 16 18 	lds	r24, 0x1816
    5926:	88 23       	and	r24, r24
    5928:	09 f4       	brne	.+2      	; 0x592c <handleIRRemoteCommands+0x14>
    592a:	a2 c1       	rjmp	.+836    	; 0x5c70 <handleIRRemoteCommands+0x358>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
    592c:	e0 91 4b 1a 	lds	r30, 0x1A4B

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
    5930:	e0 93 15 18 	sts	0x1815, r30

		    //usartTransmit(irCommand);

			command_received = 0;
    5934:	10 92 16 18 	sts	0x1816, r1

			switch(irCommand) {
    5938:	f0 e0       	ldi	r31, 0x00	; 0
    593a:	e5 33       	cpi	r30, 0x35	; 53
    593c:	f1 05       	cpc	r31, r1
    593e:	08 f0       	brcs	.+2      	; 0x5942 <handleIRRemoteCommands+0x2a>
    5940:	6c c1       	rjmp	.+728    	; 0x5c1a <handleIRRemoteCommands+0x302>
    5942:	ec 57       	subi	r30, 0x7C	; 124
    5944:	ff 4f       	sbci	r31, 0xFF	; 255
    5946:	ee 0f       	add	r30, r30
    5948:	ff 1f       	adc	r31, r31
    594a:	05 90       	lpm	r0, Z+
    594c:	f4 91       	lpm	r31, Z+
    594e:	e0 2d       	mov	r30, r0
    5950:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
    5952:	10 92 f9 16 	sts	0x16F9, r1
    5956:	10 92 f8 16 	sts	0x16F8, r1
					pwm_left_desired = 0;
    595a:	10 92 fb 16 	sts	0x16FB, r1
    595e:	10 92 fa 16 	sts	0x16FA, r1
					break;
    5962:	5b c1       	rjmp	.+694    	; 0x5c1a <handleIRRemoteCommands+0x302>

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
    5964:	20 91 f8 16 	lds	r18, 0x16F8
    5968:	30 91 f9 16 	lds	r19, 0x16F9
    596c:	80 91 fa 16 	lds	r24, 0x16FA
    5970:	90 91 fb 16 	lds	r25, 0x16FB
    5974:	82 17       	cp	r24, r18
    5976:	93 07       	cpc	r25, r19
    5978:	2c f4       	brge	.+10     	; 0x5984 <handleIRRemoteCommands+0x6c>
						pwm_left_desired = pwm_right_desired;
    597a:	30 93 fb 16 	sts	0x16FB, r19
    597e:	20 93 fa 16 	sts	0x16FA, r18
    5982:	04 c0       	rjmp	.+8      	; 0x598c <handleIRRemoteCommands+0x74>
					} else {
						pwm_right_desired = pwm_left_desired;
    5984:	90 93 f9 16 	sts	0x16F9, r25
    5988:	80 93 f8 16 	sts	0x16F8, r24
					}
					pwm_right_desired += STEP_MOTORS;
    598c:	20 91 f8 16 	lds	r18, 0x16F8
    5990:	30 91 f9 16 	lds	r19, 0x16F9
    5994:	22 5e       	subi	r18, 0xE2	; 226
    5996:	3f 4f       	sbci	r19, 0xFF	; 255
    5998:	30 93 f9 16 	sts	0x16F9, r19
    599c:	20 93 f8 16 	sts	0x16F8, r18
					pwm_left_desired += STEP_MOTORS;
    59a0:	80 91 fa 16 	lds	r24, 0x16FA
    59a4:	90 91 fb 16 	lds	r25, 0x16FB
    59a8:	4e 96       	adiw	r24, 0x1e	; 30
    59aa:	90 93 fb 16 	sts	0x16FB, r25
    59ae:	80 93 fa 16 	sts	0x16FA, r24
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
    59b2:	42 e0       	ldi	r20, 0x02	; 2
    59b4:	21 30       	cpi	r18, 0x01	; 1
    59b6:	34 07       	cpc	r19, r20
    59b8:	0c f4       	brge	.+2      	; 0x59bc <handleIRRemoteCommands+0xa4>
    59ba:	61 c0       	rjmp	.+194    	; 0x5a7e <handleIRRemoteCommands+0x166>
    59bc:	20 e0       	ldi	r18, 0x00	; 0
    59be:	32 e0       	ldi	r19, 0x02	; 2
    59c0:	5a c0       	rjmp	.+180    	; 0x5a76 <handleIRRemoteCommands+0x15e>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
    59c2:	80 91 f8 16 	lds	r24, 0x16F8
    59c6:	90 91 f9 16 	lds	r25, 0x16F9
    59ca:	20 91 f6 16 	lds	r18, 0x16F6
    59ce:	30 91 f7 16 	lds	r19, 0x16F7
    59d2:	82 17       	cp	r24, r18
    59d4:	93 07       	cpc	r25, r19
    59d6:	2c f4       	brge	.+10     	; 0x59e2 <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
    59d8:	90 93 fb 16 	sts	0x16FB, r25
    59dc:	80 93 fa 16 	sts	0x16FA, r24
    59e0:	08 c0       	rjmp	.+16     	; 0x59f2 <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
    59e2:	80 91 fa 16 	lds	r24, 0x16FA
    59e6:	90 91 fb 16 	lds	r25, 0x16FB
    59ea:	90 93 f9 16 	sts	0x16F9, r25
    59ee:	80 93 f8 16 	sts	0x16F8, r24
					}
					pwm_right_desired -= STEP_MOTORS;
    59f2:	20 91 f8 16 	lds	r18, 0x16F8
    59f6:	30 91 f9 16 	lds	r19, 0x16F9
    59fa:	2e 51       	subi	r18, 0x1E	; 30
    59fc:	30 40       	sbci	r19, 0x00	; 0
    59fe:	30 93 f9 16 	sts	0x16F9, r19
    5a02:	20 93 f8 16 	sts	0x16F8, r18
					pwm_left_desired -= STEP_MOTORS;
    5a06:	80 91 fa 16 	lds	r24, 0x16FA
    5a0a:	90 91 fb 16 	lds	r25, 0x16FB
    5a0e:	4e 97       	sbiw	r24, 0x1e	; 30
    5a10:	90 93 fb 16 	sts	0x16FB, r25
    5a14:	80 93 fa 16 	sts	0x16FA, r24
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
    5a18:	4e ef       	ldi	r20, 0xFE	; 254
    5a1a:	20 30       	cpi	r18, 0x00	; 0
    5a1c:	34 07       	cpc	r19, r20
    5a1e:	34 f4       	brge	.+12     	; 0x5a2c <handleIRRemoteCommands+0x114>
    5a20:	20 e0       	ldi	r18, 0x00	; 0
    5a22:	3e ef       	ldi	r19, 0xFE	; 254
    5a24:	30 93 f9 16 	sts	0x16F9, r19
    5a28:	20 93 f8 16 	sts	0x16F8, r18
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
    5a2c:	2e ef       	ldi	r18, 0xFE	; 254
    5a2e:	80 30       	cpi	r24, 0x00	; 0
    5a30:	92 07       	cpc	r25, r18
    5a32:	0c f0       	brlt	.+2      	; 0x5a36 <handleIRRemoteCommands+0x11e>
    5a34:	f2 c0       	rjmp	.+484    	; 0x5c1a <handleIRRemoteCommands+0x302>
    5a36:	80 e0       	ldi	r24, 0x00	; 0
    5a38:	9e ef       	ldi	r25, 0xFE	; 254
    5a3a:	90 93 fb 16 	sts	0x16FB, r25
    5a3e:	80 93 fa 16 	sts	0x16FA, r24
    5a42:	eb c0       	rjmp	.+470    	; 0x5c1a <handleIRRemoteCommands+0x302>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
    5a44:	20 91 f8 16 	lds	r18, 0x16F8
    5a48:	30 91 f9 16 	lds	r19, 0x16F9
    5a4c:	2e 51       	subi	r18, 0x1E	; 30
    5a4e:	30 40       	sbci	r19, 0x00	; 0
    5a50:	30 93 f9 16 	sts	0x16F9, r19
    5a54:	20 93 f8 16 	sts	0x16F8, r18
					pwm_left_desired += STEP_MOTORS;
    5a58:	80 91 fa 16 	lds	r24, 0x16FA
    5a5c:	90 91 fb 16 	lds	r25, 0x16FB
    5a60:	4e 96       	adiw	r24, 0x1e	; 30
    5a62:	90 93 fb 16 	sts	0x16FB, r25
    5a66:	80 93 fa 16 	sts	0x16FA, r24
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    5a6a:	4e ef       	ldi	r20, 0xFE	; 254
    5a6c:	20 30       	cpi	r18, 0x00	; 0
    5a6e:	34 07       	cpc	r19, r20
    5a70:	34 f4       	brge	.+12     	; 0x5a7e <handleIRRemoteCommands+0x166>
    5a72:	20 e0       	ldi	r18, 0x00	; 0
    5a74:	3e ef       	ldi	r19, 0xFE	; 254
    5a76:	30 93 f9 16 	sts	0x16F9, r19
    5a7a:	20 93 f8 16 	sts	0x16F8, r18
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    5a7e:	22 e0       	ldi	r18, 0x02	; 2
    5a80:	81 30       	cpi	r24, 0x01	; 1
    5a82:	92 07       	cpc	r25, r18
    5a84:	0c f4       	brge	.+2      	; 0x5a88 <handleIRRemoteCommands+0x170>
    5a86:	c9 c0       	rjmp	.+402    	; 0x5c1a <handleIRRemoteCommands+0x302>
    5a88:	29 c0       	rjmp	.+82     	; 0x5adc <handleIRRemoteCommands+0x1c4>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
    5a8a:	20 91 f8 16 	lds	r18, 0x16F8
    5a8e:	30 91 f9 16 	lds	r19, 0x16F9
    5a92:	22 5e       	subi	r18, 0xE2	; 226
    5a94:	3f 4f       	sbci	r19, 0xFF	; 255
    5a96:	30 93 f9 16 	sts	0x16F9, r19
    5a9a:	20 93 f8 16 	sts	0x16F8, r18
					pwm_left_desired -= STEP_MOTORS;
    5a9e:	80 91 fa 16 	lds	r24, 0x16FA
    5aa2:	90 91 fb 16 	lds	r25, 0x16FB
    5aa6:	4e 97       	sbiw	r24, 0x1e	; 30
    5aa8:	90 93 fb 16 	sts	0x16FB, r25
    5aac:	80 93 fa 16 	sts	0x16FA, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    5ab0:	42 e0       	ldi	r20, 0x02	; 2
    5ab2:	21 30       	cpi	r18, 0x01	; 1
    5ab4:	34 07       	cpc	r19, r20
    5ab6:	0c f4       	brge	.+2      	; 0x5aba <handleIRRemoteCommands+0x1a2>
    5ab8:	b9 cf       	rjmp	.-142    	; 0x5a2c <handleIRRemoteCommands+0x114>
    5aba:	20 e0       	ldi	r18, 0x00	; 0
    5abc:	32 e0       	ldi	r19, 0x02	; 2
    5abe:	b2 cf       	rjmp	.-156    	; 0x5a24 <handleIRRemoteCommands+0x10c>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
    5ac0:	80 91 fa 16 	lds	r24, 0x16FA
    5ac4:	90 91 fb 16 	lds	r25, 0x16FB
    5ac8:	4e 96       	adiw	r24, 0x1e	; 30
    5aca:	90 93 fb 16 	sts	0x16FB, r25
    5ace:	80 93 fa 16 	sts	0x16FA, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    5ad2:	42 e0       	ldi	r20, 0x02	; 2
    5ad4:	81 30       	cpi	r24, 0x01	; 1
    5ad6:	94 07       	cpc	r25, r20
    5ad8:	0c f4       	brge	.+2      	; 0x5adc <handleIRRemoteCommands+0x1c4>
    5ada:	9f c0       	rjmp	.+318    	; 0x5c1a <handleIRRemoteCommands+0x302>
    5adc:	80 e0       	ldi	r24, 0x00	; 0
    5ade:	92 e0       	ldi	r25, 0x02	; 2
    5ae0:	ac cf       	rjmp	.-168    	; 0x5a3a <handleIRRemoteCommands+0x122>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
    5ae2:	80 91 f8 16 	lds	r24, 0x16F8
    5ae6:	90 91 f9 16 	lds	r25, 0x16F9
    5aea:	4e 96       	adiw	r24, 0x1e	; 30
    5aec:	90 93 f9 16 	sts	0x16F9, r25
    5af0:	80 93 f8 16 	sts	0x16F8, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    5af4:	22 e0       	ldi	r18, 0x02	; 2
    5af6:	81 30       	cpi	r24, 0x01	; 1
    5af8:	92 07       	cpc	r25, r18
    5afa:	0c f4       	brge	.+2      	; 0x5afe <handleIRRemoteCommands+0x1e6>
    5afc:	8e c0       	rjmp	.+284    	; 0x5c1a <handleIRRemoteCommands+0x302>
    5afe:	80 e0       	ldi	r24, 0x00	; 0
    5b00:	92 e0       	ldi	r25, 0x02	; 2
    5b02:	1f c0       	rjmp	.+62     	; 0x5b42 <handleIRRemoteCommands+0x22a>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
    5b04:	80 91 fa 16 	lds	r24, 0x16FA
    5b08:	90 91 fb 16 	lds	r25, 0x16FB
    5b0c:	4e 97       	sbiw	r24, 0x1e	; 30
    5b0e:	90 93 fb 16 	sts	0x16FB, r25
    5b12:	80 93 fa 16 	sts	0x16FA, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    5b16:	4e ef       	ldi	r20, 0xFE	; 254
    5b18:	80 30       	cpi	r24, 0x00	; 0
    5b1a:	94 07       	cpc	r25, r20
    5b1c:	0c f0       	brlt	.+2      	; 0x5b20 <handleIRRemoteCommands+0x208>
    5b1e:	7d c0       	rjmp	.+250    	; 0x5c1a <handleIRRemoteCommands+0x302>
    5b20:	8a cf       	rjmp	.-236    	; 0x5a36 <handleIRRemoteCommands+0x11e>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
    5b22:	80 91 f8 16 	lds	r24, 0x16F8
    5b26:	90 91 f9 16 	lds	r25, 0x16F9
    5b2a:	4e 97       	sbiw	r24, 0x1e	; 30
    5b2c:	90 93 f9 16 	sts	0x16F9, r25
    5b30:	80 93 f8 16 	sts	0x16F8, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    5b34:	2e ef       	ldi	r18, 0xFE	; 254
    5b36:	80 30       	cpi	r24, 0x00	; 0
    5b38:	92 07       	cpc	r25, r18
    5b3a:	0c f0       	brlt	.+2      	; 0x5b3e <handleIRRemoteCommands+0x226>
    5b3c:	6e c0       	rjmp	.+220    	; 0x5c1a <handleIRRemoteCommands+0x302>
    5b3e:	80 e0       	ldi	r24, 0x00	; 0
    5b40:	9e ef       	ldi	r25, 0xFE	; 254
    5b42:	90 93 f9 16 	sts	0x16F9, r25
    5b46:	80 93 f8 16 	sts	0x16F8, r24
    5b4a:	67 c0       	rjmp	.+206    	; 0x5c1a <handleIRRemoteCommands+0x302>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
    5b4c:	80 91 17 18 	lds	r24, 0x1817
    5b50:	90 e0       	ldi	r25, 0x00	; 0
    5b52:	01 96       	adiw	r24, 0x01	; 1
    5b54:	65 e0       	ldi	r22, 0x05	; 5
    5b56:	70 e0       	ldi	r23, 0x00	; 0
    5b58:	0e 94 01 36 	call	0x6c02	; 0x6c02 <__divmodhi4>
    5b5c:	80 93 17 18 	sts	0x1817, r24

					if(colorState==0) {			// turn on blue and off all IRs
    5b60:	88 23       	and	r24, r24
    5b62:	31 f4       	brne	.+12     	; 0x5b70 <handleIRRemoteCommands+0x258>
						LED_IR1_HIGH;
    5b64:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
    5b66:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
    5b68:	10 92 dc 03 	sts	0x03DC, r1
						pwm_green = MAX_LEDS_PWM;
    5b6c:	8f ef       	ldi	r24, 0xFF	; 255
    5b6e:	1e c0       	rjmp	.+60     	; 0x5bac <handleIRRemoteCommands+0x294>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
    5b70:	81 30       	cpi	r24, 0x01	; 1
    5b72:	31 f4       	brne	.+12     	; 0x5b80 <handleIRRemoteCommands+0x268>
						pwm_blue = MAX_LEDS_PWM;
    5b74:	8f ef       	ldi	r24, 0xFF	; 255
    5b76:	80 93 dc 03 	sts	0x03DC, r24
						pwm_green = 0;
    5b7a:	10 92 db 03 	sts	0x03DB, r1
    5b7e:	18 c0       	rjmp	.+48     	; 0x5bb0 <handleIRRemoteCommands+0x298>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
    5b80:	82 30       	cpi	r24, 0x02	; 2
    5b82:	41 f4       	brne	.+16     	; 0x5b94 <handleIRRemoteCommands+0x27c>
						LED_IR1_LOW;
    5b84:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
    5b86:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
    5b88:	8f ef       	ldi	r24, 0xFF	; 255
    5b8a:	80 93 dc 03 	sts	0x03DC, r24
						pwm_green = MAX_LEDS_PWM;
    5b8e:	80 93 db 03 	sts	0x03DB, r24
    5b92:	06 c0       	rjmp	.+12     	; 0x5ba0 <handleIRRemoteCommands+0x288>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
    5b94:	83 30       	cpi	r24, 0x03	; 3
    5b96:	39 f4       	brne	.+14     	; 0x5ba6 <handleIRRemoteCommands+0x28e>
						pwm_blue = 0;
    5b98:	10 92 dc 03 	sts	0x03DC, r1
						pwm_green = 0;
    5b9c:	10 92 db 03 	sts	0x03DB, r1
						pwm_red = 0;
    5ba0:	10 92 da 03 	sts	0x03DA, r1
    5ba4:	07 c0       	rjmp	.+14     	; 0x5bb4 <handleIRRemoteCommands+0x29c>
					} else if(colorState==4) {	// turn off all leds
						pwm_blue = MAX_LEDS_PWM;
    5ba6:	8f ef       	ldi	r24, 0xFF	; 255
    5ba8:	80 93 dc 03 	sts	0x03DC, r24
						pwm_green = MAX_LEDS_PWM;
    5bac:	80 93 db 03 	sts	0x03DB, r24
						pwm_red = MAX_LEDS_PWM;
    5bb0:	80 93 da 03 	sts	0x03DA, r24
					}

					updateRedLed(pwm_red);
    5bb4:	80 91 da 03 	lds	r24, 0x03DA
    5bb8:	0e 94 72 04 	call	0x8e4	; 0x8e4 <updateRedLed>
					updateGreenLed(pwm_green);
    5bbc:	80 91 db 03 	lds	r24, 0x03DB
    5bc0:	0e 94 86 04 	call	0x90c	; 0x90c <updateGreenLed>
					updateBlueLed(pwm_blue);
    5bc4:	80 91 dc 03 	lds	r24, 0x03DC
    5bc8:	0e 94 9a 04 	call	0x934	; 0x934 <updateBlueLed>

	               	break;
    5bcc:	26 c0       	rjmp	.+76     	; 0x5c1a <handleIRRemoteCommands+0x302>

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    5bce:	81 e0       	ldi	r24, 0x01	; 1
    5bd0:	80 93 3d 18 	sts	0x183D, r24
					break;
    5bd4:	22 c0       	rjmp	.+68     	; 0x5c1a <handleIRRemoteCommands+0x302>

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    5bd6:	10 92 3d 18 	sts	0x183D, r1
					break;
    5bda:	1f c0       	rjmp	.+62     	; 0x5c1a <handleIRRemoteCommands+0x302>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    5bdc:	80 91 18 18 	lds	r24, 0x1818
    5be0:	90 e0       	ldi	r25, 0x00	; 0
    5be2:	01 96       	adiw	r24, 0x01	; 1
    5be4:	83 70       	andi	r24, 0x03	; 3
    5be6:	90 70       	andi	r25, 0x00	; 0
    5be8:	80 93 18 18 	sts	0x1818, r24
					switch(behaviorState) {
    5bec:	82 30       	cpi	r24, 0x02	; 2
    5bee:	61 f0       	breq	.+24     	; 0x5c08 <handleIRRemoteCommands+0x2f0>
    5bf0:	83 30       	cpi	r24, 0x03	; 3
    5bf2:	71 f0       	breq	.+28     	; 0x5c10 <handleIRRemoteCommands+0x2f8>
    5bf4:	81 30       	cpi	r24, 0x01	; 1
    5bf6:	19 f0       	breq	.+6      	; 0x5bfe <handleIRRemoteCommands+0x2e6>
						case 0:
							obstacleAvoidanceEnabled = 0;
    5bf8:	10 92 3d 18 	sts	0x183D, r1
    5bfc:	02 c0       	rjmp	.+4      	; 0x5c02 <handleIRRemoteCommands+0x2ea>
							cliffAvoidanceEnabled = 0;
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    5bfe:	80 93 3d 18 	sts	0x183D, r24
							cliffAvoidanceEnabled = 0;
    5c02:	10 92 3e 18 	sts	0x183E, r1
							break;
    5c06:	09 c0       	rjmp	.+18     	; 0x5c1a <handleIRRemoteCommands+0x302>
						case 2:
							obstacleAvoidanceEnabled = 0;
    5c08:	10 92 3d 18 	sts	0x183D, r1
							cliffAvoidanceEnabled = 1;
    5c0c:	81 e0       	ldi	r24, 0x01	; 1
    5c0e:	03 c0       	rjmp	.+6      	; 0x5c16 <handleIRRemoteCommands+0x2fe>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    5c10:	81 e0       	ldi	r24, 0x01	; 1
    5c12:	80 93 3d 18 	sts	0x183D, r24
							cliffAvoidanceEnabled = 1;
    5c16:	80 93 3e 18 	sts	0x183E, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    5c1a:	80 91 f8 16 	lds	r24, 0x16F8
    5c1e:	90 91 f9 16 	lds	r25, 0x16F9
    5c22:	97 ff       	sbrs	r25, 7
    5c24:	03 c0       	rjmp	.+6      	; 0x5c2c <handleIRRemoteCommands+0x314>
				speedr = pwm_right_desired >> 2;
			} else {
				speedr = (-pwm_right_desired) >> 2;
    5c26:	90 95       	com	r25
    5c28:	81 95       	neg	r24
    5c2a:	9f 4f       	sbci	r25, 0xFF	; 255
    5c2c:	95 95       	asr	r25
    5c2e:	87 95       	ror	r24
    5c30:	95 95       	asr	r25
    5c32:	87 95       	ror	r24
    5c34:	90 93 0b 17 	sts	0x170B, r25
    5c38:	80 93 0a 17 	sts	0x170A, r24
			}
			if(pwm_left_desired >= 0) {
    5c3c:	80 91 fa 16 	lds	r24, 0x16FA
    5c40:	90 91 fb 16 	lds	r25, 0x16FB
    5c44:	97 fd       	sbrc	r25, 7
    5c46:	09 c0       	rjmp	.+18     	; 0x5c5a <handleIRRemoteCommands+0x342>
				speedl = pwm_left_desired >> 2;
    5c48:	95 95       	asr	r25
    5c4a:	87 95       	ror	r24
    5c4c:	95 95       	asr	r25
    5c4e:	87 95       	ror	r24
    5c50:	90 93 09 17 	sts	0x1709, r25
    5c54:	80 93 08 17 	sts	0x1708, r24
    5c58:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    5c5a:	90 95       	com	r25
    5c5c:	81 95       	neg	r24
    5c5e:	9f 4f       	sbci	r25, 0xFF	; 255
    5c60:	95 95       	asr	r25
    5c62:	87 95       	ror	r24
    5c64:	95 95       	asr	r25
    5c66:	87 95       	ror	r24
    5c68:	90 93 09 17 	sts	0x1709, r25
    5c6c:	80 93 08 17 	sts	0x1708, r24
    5c70:	08 95       	ret

00005c72 <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    5c72:	80 91 17 1c 	lds	r24, 0x1C17
    5c76:	88 23       	and	r24, r24
    5c78:	39 f4       	brne	.+14     	; 0x5c88 <mirf_data_ready+0x16>
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    5c7a:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    5c7c:	8f ef       	ldi	r24, 0xFF	; 255
    5c7e:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    5c82:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    5c84:	80 74       	andi	r24, 0x40	; 64
    5c86:	08 95       	ret
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    5c88:	80 e0       	ldi	r24, 0x00	; 0
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    status = SPI_Write_Byte(NOP);               // Read status register
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);
}
    5c8a:	08 95       	ret

00005c8c <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    5c8c:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    5c8e:	82 ee       	ldi	r24, 0xE2	; 226
    5c90:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>
    mirf_CSN_hi;
    5c94:	28 9a       	sbi	0x05, 0	; 5

}
    5c96:	08 95       	ret

00005c98 <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    5c98:	df 93       	push	r29
    5c9a:	cf 93       	push	r28
    5c9c:	0f 92       	push	r0
    5c9e:	cd b7       	in	r28, 0x3d	; 61
    5ca0:	de b7       	in	r29, 0x3e	; 62
    mirf_CSN_lo;
    5ca2:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    5ca4:	8f 71       	andi	r24, 0x1F	; 31
    5ca6:	80 62       	ori	r24, 0x20	; 32
    5ca8:	69 83       	std	Y+1, r22	; 0x01
    5caa:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>
    SPI_Write_Byte(value);
    5cae:	69 81       	ldd	r22, Y+1	; 0x01
    5cb0:	86 2f       	mov	r24, r22
    5cb2:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>
    mirf_CSN_hi;
    5cb6:	28 9a       	sbi	0x05, 0	; 5
}
    5cb8:	0f 90       	pop	r0
    5cba:	cf 91       	pop	r28
    5cbc:	df 91       	pop	r29
    5cbe:	08 95       	ret

00005cc0 <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    5cc0:	cf 93       	push	r28
    5cc2:	df 93       	push	r29
    5cc4:	ec 01       	movw	r28, r24
    mirf_CSN_lo;                               		// Pull down chip select
    5cc6:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    5cc8:	81 e6       	ldi	r24, 0x61	; 97
    5cca:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    5cce:	ce 01       	movw	r24, r28
    5cd0:	be 01       	movw	r22, r28
    5cd2:	4d e0       	ldi	r20, 0x0D	; 13
    5cd4:	0e 94 5a 32 	call	0x64b4	; 0x64b4 <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    5cd8:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    5cda:	87 e0       	ldi	r24, 0x07	; 7
    5cdc:	60 e4       	ldi	r22, 0x40	; 64
    5cde:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>
}
    5ce2:	df 91       	pop	r29
    5ce4:	cf 91       	pop	r28
    5ce6:	08 95       	ret

00005ce8 <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    5ce8:	0f 93       	push	r16
    5cea:	1f 93       	push	r17
    5cec:	df 93       	push	r29
    5cee:	cf 93       	push	r28
    5cf0:	0f 92       	push	r0
    5cf2:	cd b7       	in	r28, 0x3d	; 61
    5cf4:	de b7       	in	r29, 0x3e	; 62
    5cf6:	8b 01       	movw	r16, r22
    mirf_CSN_lo;
    5cf8:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    5cfa:	8f 71       	andi	r24, 0x1F	; 31
    5cfc:	49 83       	std	Y+1, r20	; 0x01
    5cfe:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    5d02:	c8 01       	movw	r24, r16
    5d04:	b8 01       	movw	r22, r16
    5d06:	49 81       	ldd	r20, Y+1	; 0x01
    5d08:	0e 94 5a 32 	call	0x64b4	; 0x64b4 <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    5d0c:	28 9a       	sbi	0x05, 0	; 5
}
    5d0e:	0f 90       	pop	r0
    5d10:	cf 91       	pop	r28
    5d12:	df 91       	pop	r29
    5d14:	1f 91       	pop	r17
    5d16:	0f 91       	pop	r16
    5d18:	08 95       	ret

00005d1a <rx_fifo_is_empty>:
    status = SPI_Write_Byte(NOP);               // Read status register
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);
}

uint8_t rx_fifo_is_empty() {
    5d1a:	df 93       	push	r29
    5d1c:	cf 93       	push	r28
    5d1e:	0f 92       	push	r0
    5d20:	cd b7       	in	r28, 0x3d	; 61
    5d22:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    5d24:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    5d26:	87 e1       	ldi	r24, 0x17	; 23
    5d28:	be 01       	movw	r22, r28
    5d2a:	6f 5f       	subi	r22, 0xFF	; 255
    5d2c:	7f 4f       	sbci	r23, 0xFF	; 255
    5d2e:	41 e0       	ldi	r20, 0x01	; 1
    5d30:	0e 94 74 2e 	call	0x5ce8	; 0x5ce8 <mirf_read_register>
	
	return (uint8_t)(fifo_status&0x01);
    5d34:	89 81       	ldd	r24, Y+1	; 0x01
}
    5d36:	81 70       	andi	r24, 0x01	; 1
    5d38:	0f 90       	pop	r0
    5d3a:	cf 91       	pop	r28
    5d3c:	df 91       	pop	r29
    5d3e:	08 95       	ret

00005d40 <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    5d40:	0f 93       	push	r16
    5d42:	1f 93       	push	r17
    5d44:	df 93       	push	r29
    5d46:	cf 93       	push	r28
    5d48:	0f 92       	push	r0
    5d4a:	cd b7       	in	r28, 0x3d	; 61
    5d4c:	de b7       	in	r29, 0x3e	; 62
    5d4e:	8b 01       	movw	r16, r22
    mirf_CSN_lo;
    5d50:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    5d52:	8f 71       	andi	r24, 0x1F	; 31
    5d54:	80 62       	ori	r24, 0x20	; 32
    5d56:	49 83       	std	Y+1, r20	; 0x01
    5d58:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    5d5c:	c8 01       	movw	r24, r16
    5d5e:	49 81       	ldd	r20, Y+1	; 0x01
    5d60:	64 2f       	mov	r22, r20
    5d62:	0e 94 6d 32 	call	0x64da	; 0x64da <SPI_Write_Block>
    mirf_CSN_hi;
    5d66:	28 9a       	sbi	0x05, 0	; 5
}
    5d68:	0f 90       	pop	r0
    5d6a:	cf 91       	pop	r28
    5d6c:	df 91       	pop	r29
    5d6e:	1f 91       	pop	r17
    5d70:	0f 91       	pop	r16
    5d72:	08 95       	ret

00005d74 <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    5d74:	bc 01       	movw	r22, r24
    mirf_write_register(TX_ADDR, adr,5);
    5d76:	80 e1       	ldi	r24, 0x10	; 16
    5d78:	45 e0       	ldi	r20, 0x05	; 5
    5d7a:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <mirf_write_register>
}
    5d7e:	08 95       	ret

00005d80 <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    5d80:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    5d82:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    5d84:	8a e0       	ldi	r24, 0x0A	; 10
    5d86:	45 e0       	ldi	r20, 0x05	; 5
    5d88:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <mirf_write_register>
    mirf_CE_hi;
    5d8c:	2c 9a       	sbi	0x05, 4	; 5
}
    5d8e:	08 95       	ret

00005d90 <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    5d90:	0f 93       	push	r16
    5d92:	1f 93       	push	r17
    5d94:	df 93       	push	r29
    5d96:	cf 93       	push	r28
    5d98:	00 d0       	rcall	.+0      	; 0x5d9a <mirf_config+0xa>
    5d9a:	cd b7       	in	r28, 0x3d	; 61
    5d9c:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    5d9e:	80 e0       	ldi	r24, 0x00	; 0
    5da0:	6d e0       	ldi	r22, 0x0D	; 13
    5da2:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    5da6:	83 e0       	ldi	r24, 0x03	; 3
    5da8:	61 e0       	ldi	r22, 0x01	; 1
    5daa:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    5dae:	80 91 0c 17 	lds	r24, 0x170C
    5db2:	90 91 0d 17 	lds	r25, 0x170D
    5db6:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    5db8:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    5dba:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    5dbc:	80 e1       	ldi	r24, 0x10	; 16
    5dbe:	8e 01       	movw	r16, r28
    5dc0:	0f 5f       	subi	r16, 0xFF	; 255
    5dc2:	1f 4f       	sbci	r17, 0xFF	; 255
    5dc4:	b8 01       	movw	r22, r16
    5dc6:	43 e0       	ldi	r20, 0x03	; 3
    5dc8:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    5dcc:	8a e0       	ldi	r24, 0x0A	; 10
    5dce:	b8 01       	movw	r22, r16
    5dd0:	43 e0       	ldi	r20, 0x03	; 3
    5dd2:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    5dd6:	81 e0       	ldi	r24, 0x01	; 1
    5dd8:	61 e0       	ldi	r22, 0x01	; 1
    5dda:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    5dde:	82 e0       	ldi	r24, 0x02	; 2
    5de0:	61 e0       	ldi	r22, 0x01	; 1
    5de2:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    5de6:	84 e0       	ldi	r24, 0x04	; 4
    5de8:	62 e1       	ldi	r22, 0x12	; 18
    5dea:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    5dee:	85 e0       	ldi	r24, 0x05	; 5
    5df0:	68 e2       	ldi	r22, 0x28	; 40
    5df2:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    5df6:	81 e1       	ldi	r24, 0x11	; 17
    5df8:	6d e0       	ldi	r22, 0x0D	; 13
    5dfa:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    5dfe:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    5e00:	80 e5       	ldi	r24, 0x50	; 80
    5e02:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    5e06:	83 e7       	ldi	r24, 0x73	; 115
    5e08:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>
    mirf_CSN_hi;
    5e0c:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    5e0e:	8c e1       	ldi	r24, 0x1C	; 28
    5e10:	61 e0       	ldi	r22, 0x01	; 1
    5e12:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    5e16:	8d e1       	ldi	r24, 0x1D	; 29
    5e18:	66 e0       	ldi	r22, 0x06	; 6
    5e1a:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    5e1e:	80 e0       	ldi	r24, 0x00	; 0
    5e20:	6f e0       	ldi	r22, 0x0F	; 15
    5e22:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    5e26:	0f 90       	pop	r0
    5e28:	0f 90       	pop	r0
    5e2a:	0f 90       	pop	r0
    5e2c:	cf 91       	pop	r28
    5e2e:	df 91       	pop	r29
    5e30:	1f 91       	pop	r17
    5e32:	0f 91       	pop	r16
    5e34:	08 95       	ret

00005e36 <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    5e36:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    5e38:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    5e3a:	0e 94 c8 2e 	call	0x5d90	; 0x5d90 <mirf_config>
}
    5e3e:	08 95       	ret

00005e40 <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    5e40:	1f 93       	push	r17
    5e42:	cf 93       	push	r28
    5e44:	df 93       	push	r29
    5e46:	ec 01       	movw	r28, r24
    5e48:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    5e4a:	80 91 17 1c 	lds	r24, 0x1C17
    5e4e:	88 23       	and	r24, r24
    5e50:	e1 f7       	brne	.-8      	; 0x5e4a <mirf_send+0xa>

    mirf_CE_lo;
    5e52:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    5e54:	81 e0       	ldi	r24, 0x01	; 1
    5e56:	80 93 17 1c 	sts	0x1C17, r24
    TX_POWERUP;                     // Power up
    5e5a:	80 e0       	ldi	r24, 0x00	; 0
    5e5c:	6a e4       	ldi	r22, 0x4A	; 74
    5e5e:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    5e62:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    5e64:	81 ee       	ldi	r24, 0xE1	; 225
    5e66:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    5e6a:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    5e6c:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    5e6e:	80 ea       	ldi	r24, 0xA0	; 160
    5e70:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    5e74:	ce 01       	movw	r24, r28
    5e76:	61 2f       	mov	r22, r17
    5e78:	0e 94 6d 32 	call	0x64da	; 0x64da <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    5e7c:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    5e7e:	2c 9a       	sbi	0x05, 4	; 5
}
    5e80:	df 91       	pop	r29
    5e82:	cf 91       	pop	r28
    5e84:	1f 91       	pop	r17
    5e86:	08 95       	ret

00005e88 <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    5e88:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    5e8a:	81 ee       	ldi	r24, 0xE1	; 225
    5e8c:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>
    mirf_CSN_hi;
    5e90:	28 9a       	sbi	0x05, 0	; 5

}
    5e92:	08 95       	ret

00005e94 <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    5e94:	ef 92       	push	r14
    5e96:	ff 92       	push	r15
    5e98:	0f 93       	push	r16
    5e9a:	1f 93       	push	r17
    5e9c:	df 93       	push	r29
    5e9e:	cf 93       	push	r28
    5ea0:	0f 92       	push	r0
    5ea2:	cd b7       	in	r28, 0x3d	; 61
    5ea4:	de b7       	in	r29, 0x3e	; 62
    5ea6:	18 2f       	mov	r17, r24
    5ea8:	06 2f       	mov	r16, r22

	unsigned char k = 0;

	flushTxFifo();
    5eaa:	99 83       	std	Y+1, r25	; 0x01
    5eac:	0e 94 44 2f 	call	0x5e88	; 0x5e88 <flushTxFifo>

    mirf_CSN_lo;
    5eb0:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    5eb2:	88 ea       	ldi	r24, 0xA8	; 168
    5eb4:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>

	for(k=0; k<size; k++) {
    5eb8:	99 81       	ldd	r25, Y+1	; 0x01
    5eba:	61 2f       	mov	r22, r17
    5ebc:	79 2f       	mov	r23, r25
    5ebe:	7b 01       	movw	r14, r22
    5ec0:	05 c0       	rjmp	.+10     	; 0x5ecc <writeAckPayload+0x38>
		SPI_Write_Byte(data[k]);
    5ec2:	f7 01       	movw	r30, r14
    5ec4:	81 91       	ld	r24, Z+
    5ec6:	7f 01       	movw	r14, r30
    5ec8:	0e 94 7b 32 	call	0x64f6	; 0x64f6 <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    5ecc:	8e 2d       	mov	r24, r14
    5ece:	81 1b       	sub	r24, r17
    5ed0:	80 17       	cp	r24, r16
    5ed2:	b8 f3       	brcs	.-18     	; 0x5ec2 <writeAckPayload+0x2e>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    5ed4:	28 9a       	sbi	0x05, 0	; 5


}
    5ed6:	0f 90       	pop	r0
    5ed8:	cf 91       	pop	r28
    5eda:	df 91       	pop	r29
    5edc:	1f 91       	pop	r17
    5ede:	0f 91       	pop	r16
    5ee0:	ff 90       	pop	r15
    5ee2:	ef 90       	pop	r14
    5ee4:	08 95       	ret

00005ee6 <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    5ee6:	ff 92       	push	r15
    5ee8:	0f 93       	push	r16
    5eea:	1f 93       	push	r17
    5eec:	cf 93       	push	r28
    5eee:	df 93       	push	r29

	unsigned int i=0;

	if(mirf_data_ready()) {
    5ef0:	0e 94 39 2e 	call	0x5c72	; 0x5c72 <mirf_data_ready>
    5ef4:	88 23       	and	r24, r24
    5ef6:	09 f4       	brne	.+2      	; 0x5efa <handleRFCommands+0x14>
    5ef8:	c8 c2       	rjmp	.+1424   	; 0x648a <handleRFCommands+0x5a4>

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    5efa:	87 e0       	ldi	r24, 0x07	; 7
    5efc:	60 e7       	ldi	r22, 0x70	; 112
    5efe:	0e 94 4c 2e 	call	0x5c98	; 0x5c98 <mirf_config_register>

		mirf_get_data(rfData);
    5f02:	87 e0       	ldi	r24, 0x07	; 7
    5f04:	9c e1       	ldi	r25, 0x1C	; 28
    5f06:	0e 94 60 2e 	call	0x5cc0	; 0x5cc0 <mirf_get_data>
		flush_rx_fifo();
    5f0a:	0e 94 46 2e 	call	0x5c8c	; 0x5c8c <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    5f0e:	80 91 07 1c 	lds	r24, 0x1C07
    5f12:	88 23       	and	r24, r24
    5f14:	b9 f4       	brne	.+46     	; 0x5f44 <handleRFCommands+0x5e>
    5f16:	80 91 08 1c 	lds	r24, 0x1C08
    5f1a:	88 23       	and	r24, r24
    5f1c:	99 f4       	brne	.+38     	; 0x5f44 <handleRFCommands+0x5e>
    5f1e:	80 91 09 1c 	lds	r24, 0x1C09
    5f22:	88 23       	and	r24, r24
    5f24:	79 f4       	brne	.+30     	; 0x5f44 <handleRFCommands+0x5e>
    5f26:	80 91 0a 1c 	lds	r24, 0x1C0A
    5f2a:	88 30       	cpi	r24, 0x08	; 8
    5f2c:	59 f4       	brne	.+22     	; 0x5f44 <handleRFCommands+0x5e>
    5f2e:	80 91 0b 1c 	lds	r24, 0x1C0B
    5f32:	88 23       	and	r24, r24
    5f34:	39 f4       	brne	.+14     	; 0x5f44 <handleRFCommands+0x5e>
    5f36:	80 91 0c 1c 	lds	r24, 0x1C0C
    5f3a:	88 23       	and	r24, r24
    5f3c:	19 f4       	brne	.+6      	; 0x5f44 <handleRFCommands+0x5e>

			sleep(60);
    5f3e:	8c e3       	ldi	r24, 0x3C	; 60
    5f40:	0e 94 ae 2a 	call	0x555c	; 0x555c <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    5f44:	50 91 0b 1c 	lds	r21, 0x1C0B
    5f48:	25 2f       	mov	r18, r21
    5f4a:	30 e0       	ldi	r19, 0x00	; 0
    5f4c:	2f 77       	andi	r18, 0x7F	; 127
    5f4e:	30 70       	andi	r19, 0x00	; 0
    5f50:	30 93 0b 17 	sts	0x170B, r19
    5f54:	20 93 0a 17 	sts	0x170A, r18
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    5f58:	40 91 0c 1c 	lds	r20, 0x1C0C
    5f5c:	84 2f       	mov	r24, r20
    5f5e:	90 e0       	ldi	r25, 0x00	; 0
    5f60:	8f 77       	andi	r24, 0x7F	; 127
    5f62:	90 70       	andi	r25, 0x00	; 0
    5f64:	90 93 09 17 	sts	0x1709, r25
    5f68:	80 93 08 17 	sts	0x1708, r24
    5f6c:	22 0f       	add	r18, r18
    5f6e:	33 1f       	adc	r19, r19
    5f70:	22 0f       	add	r18, r18
    5f72:	33 1f       	adc	r19, r19
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    5f74:	57 fd       	sbrc	r21, 7
    5f76:	03 c0       	rjmp	.+6      	; 0x5f7e <handleRFCommands+0x98>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    5f78:	30 95       	com	r19
    5f7a:	21 95       	neg	r18
    5f7c:	3f 4f       	sbci	r19, 0xFF	; 255
    5f7e:	30 93 f9 16 	sts	0x16F9, r19
    5f82:	20 93 f8 16 	sts	0x16F8, r18
    5f86:	88 0f       	add	r24, r24
    5f88:	99 1f       	adc	r25, r25
    5f8a:	88 0f       	add	r24, r24
    5f8c:	99 1f       	adc	r25, r25
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    5f8e:	47 fd       	sbrc	r20, 7
    5f90:	03 c0       	rjmp	.+6      	; 0x5f98 <handleRFCommands+0xb2>
			pwm_left_desired = speedl<<2;
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    5f92:	90 95       	com	r25
    5f94:	81 95       	neg	r24
    5f96:	9f 4f       	sbci	r25, 0xFF	; 255
    5f98:	90 93 fb 16 	sts	0x16FB, r25
    5f9c:	80 93 fa 16 	sts	0x16FA, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    5fa0:	80 91 f8 16 	lds	r24, 0x16F8
    5fa4:	90 91 f9 16 	lds	r25, 0x16F9
    5fa8:	22 e0       	ldi	r18, 0x02	; 2
    5faa:	81 30       	cpi	r24, 0x01	; 1
    5fac:	92 07       	cpc	r25, r18
    5fae:	34 f0       	brlt	.+12     	; 0x5fbc <handleRFCommands+0xd6>
    5fb0:	80 e0       	ldi	r24, 0x00	; 0
    5fb2:	92 e0       	ldi	r25, 0x02	; 2
    5fb4:	90 93 f9 16 	sts	0x16F9, r25
    5fb8:	80 93 f8 16 	sts	0x16F8, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    5fbc:	80 91 fa 16 	lds	r24, 0x16FA
    5fc0:	90 91 fb 16 	lds	r25, 0x16FB
    5fc4:	22 e0       	ldi	r18, 0x02	; 2
    5fc6:	81 30       	cpi	r24, 0x01	; 1
    5fc8:	92 07       	cpc	r25, r18
    5fca:	34 f0       	brlt	.+12     	; 0x5fd8 <handleRFCommands+0xf2>
    5fcc:	80 e0       	ldi	r24, 0x00	; 0
    5fce:	92 e0       	ldi	r25, 0x02	; 2
    5fd0:	90 93 fb 16 	sts	0x16FB, r25
    5fd4:	80 93 fa 16 	sts	0x16FA, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    5fd8:	80 91 f8 16 	lds	r24, 0x16F8
    5fdc:	90 91 f9 16 	lds	r25, 0x16F9
    5fe0:	2e ef       	ldi	r18, 0xFE	; 254
    5fe2:	80 30       	cpi	r24, 0x00	; 0
    5fe4:	92 07       	cpc	r25, r18
    5fe6:	34 f4       	brge	.+12     	; 0x5ff4 <handleRFCommands+0x10e>
    5fe8:	80 e0       	ldi	r24, 0x00	; 0
    5fea:	9e ef       	ldi	r25, 0xFE	; 254
    5fec:	90 93 f9 16 	sts	0x16F9, r25
    5ff0:	80 93 f8 16 	sts	0x16F8, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    5ff4:	80 91 fa 16 	lds	r24, 0x16FA
    5ff8:	90 91 fb 16 	lds	r25, 0x16FB
    5ffc:	2e ef       	ldi	r18, 0xFE	; 254
    5ffe:	80 30       	cpi	r24, 0x00	; 0
    6000:	92 07       	cpc	r25, r18
    6002:	34 f4       	brge	.+12     	; 0x6010 <handleRFCommands+0x12a>
    6004:	80 e0       	ldi	r24, 0x00	; 0
    6006:	9e ef       	ldi	r25, 0xFE	; 254
    6008:	90 93 fb 16 	sts	0x16FB, r25
    600c:	80 93 fa 16 	sts	0x16FA, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    6010:	20 91 07 1c 	lds	r18, 0x1C07
    6014:	30 e0       	ldi	r19, 0x00	; 0
    6016:	30 93 00 1c 	sts	0x1C00, r19
    601a:	20 93 ff 1b 	sts	0x1BFF, r18
    601e:	80 91 08 1c 	lds	r24, 0x1C08
    6022:	c8 2f       	mov	r28, r24
    6024:	d0 e0       	ldi	r29, 0x00	; 0
    6026:	d0 93 02 1c 	sts	0x1C02, r29
    602a:	c0 93 01 1c 	sts	0x1C01, r28
    602e:	00 91 09 1c 	lds	r16, 0x1C09
    6032:	10 e0       	ldi	r17, 0x00	; 0
    6034:	10 93 04 1c 	sts	0x1C04, r17
    6038:	00 93 03 1c 	sts	0x1C03, r16
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    603c:	ef ef       	ldi	r30, 0xFF	; 255
    603e:	f0 e0       	ldi	r31, 0x00	; 0
    6040:	2e 9f       	mul	r18, r30
    6042:	c0 01       	movw	r24, r0
    6044:	2f 9f       	mul	r18, r31
    6046:	90 0d       	add	r25, r0
    6048:	3e 9f       	mul	r19, r30
    604a:	90 0d       	add	r25, r0
    604c:	11 24       	eor	r1, r1
    604e:	24 e6       	ldi	r18, 0x64	; 100
    6050:	30 e0       	ldi	r19, 0x00	; 0
    6052:	b9 01       	movw	r22, r18
    6054:	0e 94 ed 35 	call	0x6bda	; 0x6bda <__udivmodhi4>
    6058:	f6 2e       	mov	r15, r22
    605a:	f0 94       	com	r15
    605c:	f0 92 da 03 	sts	0x03DA, r15
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    6060:	ce 9f       	mul	r28, r30
    6062:	a0 01       	movw	r20, r0
    6064:	cf 9f       	mul	r28, r31
    6066:	50 0d       	add	r21, r0
    6068:	de 9f       	mul	r29, r30
    606a:	50 0d       	add	r21, r0
    606c:	11 24       	eor	r1, r1
    606e:	ca 01       	movw	r24, r20
    6070:	b9 01       	movw	r22, r18
    6072:	0e 94 ed 35 	call	0x6bda	; 0x6bda <__udivmodhi4>
    6076:	60 95       	com	r22
    6078:	60 93 dc 03 	sts	0x03DC, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    607c:	0e 9f       	mul	r16, r30
    607e:	a0 01       	movw	r20, r0
    6080:	0f 9f       	mul	r16, r31
    6082:	50 0d       	add	r21, r0
    6084:	1e 9f       	mul	r17, r30
    6086:	50 0d       	add	r21, r0
    6088:	11 24       	eor	r1, r1
    608a:	ca 01       	movw	r24, r20
    608c:	b9 01       	movw	r22, r18
    608e:	0e 94 ed 35 	call	0x6bda	; 0x6bda <__udivmodhi4>
    6092:	60 95       	com	r22
    6094:	60 93 db 03 	sts	0x03DB, r22
		updateRedLed(pwm_red);
    6098:	8f 2d       	mov	r24, r15
    609a:	0e 94 72 04 	call	0x8e4	; 0x8e4 <updateRedLed>
		updateGreenLed(pwm_green);
    609e:	80 91 db 03 	lds	r24, 0x03DB
    60a2:	0e 94 86 04 	call	0x90c	; 0x90c <updateGreenLed>
		updateBlueLed(pwm_blue);
    60a6:	80 91 dc 03 	lds	r24, 0x03DC
    60aa:	0e 94 9a 04 	call	0x934	; 0x934 <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    60ae:	80 91 0a 1c 	lds	r24, 0x1C0A
    60b2:	80 ff       	sbrs	r24, 0
    60b4:	02 c0       	rjmp	.+4      	; 0x60ba <handleRFCommands+0x1d4>
			LED_IR1_LOW;
    60b6:	44 98       	cbi	0x08, 4	; 8
    60b8:	01 c0       	rjmp	.+2      	; 0x60bc <handleRFCommands+0x1d6>
		} else {
			LED_IR1_HIGH;
    60ba:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    60bc:	80 91 0a 1c 	lds	r24, 0x1C0A
    60c0:	81 ff       	sbrs	r24, 1
    60c2:	02 c0       	rjmp	.+4      	; 0x60c8 <handleRFCommands+0x1e2>
			LED_IR2_LOW;
    60c4:	45 98       	cbi	0x08, 5	; 8
    60c6:	01 c0       	rjmp	.+2      	; 0x60ca <handleRFCommands+0x1e4>
		} else {
			LED_IR2_HIGH;
    60c8:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    60ca:	80 91 0a 1c 	lds	r24, 0x1C0A
    60ce:	82 ff       	sbrs	r24, 2
    60d0:	04 c0       	rjmp	.+8      	; 0x60da <handleRFCommands+0x1f4>
			irEnabled = 1;
    60d2:	91 e0       	ldi	r25, 0x01	; 1
    60d4:	90 93 df 03 	sts	0x03DF, r25
    60d8:	02 c0       	rjmp	.+4      	; 0x60de <handleRFCommands+0x1f8>
		} else {
			irEnabled = 0;
    60da:	10 92 df 03 	sts	0x03DF, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    60de:	84 ff       	sbrs	r24, 4
    60e0:	02 c0       	rjmp	.+4      	; 0x60e6 <handleRFCommands+0x200>
			calibrateSensors();
    60e2:	0e 94 30 14 	call	0x2860	; 0x2860 <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    60e6:	80 91 0a 1c 	lds	r24, 0x1C0A
    60ea:	86 ff       	sbrs	r24, 6
    60ec:	04 c0       	rjmp	.+8      	; 0x60f6 <handleRFCommands+0x210>
			obstacleAvoidanceEnabled = 1;
    60ee:	91 e0       	ldi	r25, 0x01	; 1
    60f0:	90 93 3d 18 	sts	0x183D, r25
    60f4:	02 c0       	rjmp	.+4      	; 0x60fa <handleRFCommands+0x214>
		} else {
			obstacleAvoidanceEnabled = 0;
    60f6:	10 92 3d 18 	sts	0x183D, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    60fa:	87 ff       	sbrs	r24, 7
    60fc:	04 c0       	rjmp	.+8      	; 0x6106 <handleRFCommands+0x220>
			cliffAvoidanceEnabled = 1;
    60fe:	81 e0       	ldi	r24, 0x01	; 1
    6100:	80 93 3e 18 	sts	0x183E, r24
    6104:	02 c0       	rjmp	.+4      	; 0x610a <handleRFCommands+0x224>
		} else {
			cliffAvoidanceEnabled = 0;
    6106:	10 92 3e 18 	sts	0x183E, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    610a:	80 91 0d 1c 	lds	r24, 0x1C0D
    610e:	80 ff       	sbrs	r24, 0
    6110:	04 c0       	rjmp	.+8      	; 0x611a <handleRFCommands+0x234>
				GREEN_LED0_ON;
    6112:	80 91 0b 01 	lds	r24, 0x010B
    6116:	8e 7f       	andi	r24, 0xFE	; 254
    6118:	03 c0       	rjmp	.+6      	; 0x6120 <handleRFCommands+0x23a>
			} else {
				GREEN_LED0_OFF;
    611a:	80 91 0b 01 	lds	r24, 0x010B
    611e:	81 60       	ori	r24, 0x01	; 1
    6120:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    6124:	80 91 0d 1c 	lds	r24, 0x1C0D
    6128:	81 ff       	sbrs	r24, 1
    612a:	04 c0       	rjmp	.+8      	; 0x6134 <handleRFCommands+0x24e>
				GREEN_LED1_ON;
    612c:	80 91 0b 01 	lds	r24, 0x010B
    6130:	8d 7f       	andi	r24, 0xFD	; 253
    6132:	03 c0       	rjmp	.+6      	; 0x613a <handleRFCommands+0x254>
			} else {
				GREEN_LED1_OFF;
    6134:	80 91 0b 01 	lds	r24, 0x010B
    6138:	82 60       	ori	r24, 0x02	; 2
    613a:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    613e:	80 91 0d 1c 	lds	r24, 0x1C0D
    6142:	82 ff       	sbrs	r24, 2
    6144:	04 c0       	rjmp	.+8      	; 0x614e <handleRFCommands+0x268>
				GREEN_LED2_ON;
    6146:	80 91 0b 01 	lds	r24, 0x010B
    614a:	8b 7f       	andi	r24, 0xFB	; 251
    614c:	03 c0       	rjmp	.+6      	; 0x6154 <handleRFCommands+0x26e>
			} else {
				GREEN_LED2_OFF;
    614e:	80 91 0b 01 	lds	r24, 0x010B
    6152:	84 60       	ori	r24, 0x04	; 4
    6154:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    6158:	80 91 0d 1c 	lds	r24, 0x1C0D
    615c:	83 ff       	sbrs	r24, 3
    615e:	02 c0       	rjmp	.+4      	; 0x6164 <handleRFCommands+0x27e>
				GREEN_LED3_ON;
    6160:	a3 98       	cbi	0x14, 3	; 20
    6162:	01 c0       	rjmp	.+2      	; 0x6166 <handleRFCommands+0x280>
			} else {
				GREEN_LED3_OFF;
    6164:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    6166:	80 91 0d 1c 	lds	r24, 0x1C0D
    616a:	84 ff       	sbrs	r24, 4
    616c:	04 c0       	rjmp	.+8      	; 0x6176 <handleRFCommands+0x290>
				GREEN_LED4_ON;
    616e:	80 91 0b 01 	lds	r24, 0x010B
    6172:	8f 7e       	andi	r24, 0xEF	; 239
    6174:	03 c0       	rjmp	.+6      	; 0x617c <handleRFCommands+0x296>
			} else {
				GREEN_LED4_OFF;
    6176:	80 91 0b 01 	lds	r24, 0x010B
    617a:	80 61       	ori	r24, 0x10	; 16
    617c:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    6180:	80 91 0d 1c 	lds	r24, 0x1C0D
    6184:	85 ff       	sbrs	r24, 5
    6186:	04 c0       	rjmp	.+8      	; 0x6190 <handleRFCommands+0x2aa>
				GREEN_LED5_ON;
    6188:	80 91 0b 01 	lds	r24, 0x010B
    618c:	8f 7d       	andi	r24, 0xDF	; 223
    618e:	03 c0       	rjmp	.+6      	; 0x6196 <handleRFCommands+0x2b0>
			} else {
				GREEN_LED5_OFF;
    6190:	80 91 0b 01 	lds	r24, 0x010B
    6194:	80 62       	ori	r24, 0x20	; 32
    6196:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    619a:	80 91 0d 1c 	lds	r24, 0x1C0D
    619e:	86 ff       	sbrs	r24, 6
    61a0:	04 c0       	rjmp	.+8      	; 0x61aa <handleRFCommands+0x2c4>
				GREEN_LED6_ON;
    61a2:	80 91 0b 01 	lds	r24, 0x010B
    61a6:	8f 7b       	andi	r24, 0xBF	; 191
    61a8:	03 c0       	rjmp	.+6      	; 0x61b0 <handleRFCommands+0x2ca>
			} else {
				GREEN_LED6_OFF;
    61aa:	80 91 0b 01 	lds	r24, 0x010B
    61ae:	80 64       	ori	r24, 0x40	; 64
    61b0:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    61b4:	80 91 0d 1c 	lds	r24, 0x1C0D
    61b8:	87 ff       	sbrs	r24, 7
    61ba:	04 c0       	rjmp	.+8      	; 0x61c4 <handleRFCommands+0x2de>
				GREEN_LED7_ON;
    61bc:	80 91 0b 01 	lds	r24, 0x010B
    61c0:	8f 77       	andi	r24, 0x7F	; 127
    61c2:	03 c0       	rjmp	.+6      	; 0x61ca <handleRFCommands+0x2e4>
			} else {
				GREEN_LED7_OFF;
    61c4:	80 91 0b 01 	lds	r24, 0x010B
    61c8:	80 68       	ori	r24, 0x80	; 128
    61ca:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    61ce:	80 91 d9 03 	lds	r24, 0x03D9
    61d2:	80 93 ef 1b 	sts	0x1BEF, r24

		switch(packetId) {
    61d6:	84 30       	cpi	r24, 0x04	; 4
    61d8:	09 f4       	brne	.+2      	; 0x61dc <handleRFCommands+0x2f6>
    61da:	69 c0       	rjmp	.+210    	; 0x62ae <handleRFCommands+0x3c8>
    61dc:	85 30       	cpi	r24, 0x05	; 5
    61de:	20 f4       	brcc	.+8      	; 0x61e8 <handleRFCommands+0x302>
    61e0:	83 30       	cpi	r24, 0x03	; 3
    61e2:	09 f0       	breq	.+2      	; 0x61e6 <handleRFCommands+0x300>
    61e4:	4d c1       	rjmp	.+666    	; 0x6480 <handleRFCommands+0x59a>
    61e6:	07 c0       	rjmp	.+14     	; 0x61f6 <handleRFCommands+0x310>
    61e8:	85 30       	cpi	r24, 0x05	; 5
    61ea:	09 f4       	brne	.+2      	; 0x61ee <handleRFCommands+0x308>
    61ec:	9e c0       	rjmp	.+316    	; 0x632a <handleRFCommands+0x444>
    61ee:	86 30       	cpi	r24, 0x06	; 6
    61f0:	09 f0       	breq	.+2      	; 0x61f4 <handleRFCommands+0x30e>
    61f2:	46 c1       	rjmp	.+652    	; 0x6480 <handleRFCommands+0x59a>
    61f4:	f4 c0       	rjmp	.+488    	; 0x63de <handleRFCommands+0x4f8>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    61f6:	90 91 68 16 	lds	r25, 0x1668
    61fa:	80 91 69 16 	lds	r24, 0x1669
    61fe:	90 93 f0 1b 	sts	0x1BF0, r25
				ackPayload[2] = proximityResult[0]>>8;
    6202:	80 93 f1 1b 	sts	0x1BF1, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    6206:	90 91 6a 16 	lds	r25, 0x166A
    620a:	80 91 6b 16 	lds	r24, 0x166B
    620e:	90 93 f2 1b 	sts	0x1BF2, r25
				ackPayload[4] = proximityResult[1]>>8;
    6212:	80 93 f3 1b 	sts	0x1BF3, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    6216:	90 91 6c 16 	lds	r25, 0x166C
    621a:	80 91 6d 16 	lds	r24, 0x166D
    621e:	90 93 f4 1b 	sts	0x1BF4, r25
				ackPayload[6] = proximityResult[2]>>8;
    6222:	80 93 f5 1b 	sts	0x1BF5, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    6226:	90 91 6e 16 	lds	r25, 0x166E
    622a:	80 91 6f 16 	lds	r24, 0x166F
    622e:	90 93 f6 1b 	sts	0x1BF6, r25
				ackPayload[8] = proximityResult[3]>>8;
    6232:	80 93 f7 1b 	sts	0x1BF7, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    6236:	90 91 72 16 	lds	r25, 0x1672
    623a:	80 91 73 16 	lds	r24, 0x1673
    623e:	90 93 f8 1b 	sts	0x1BF8, r25
				ackPayload[10] = proximityResult[5]>>8;
    6242:	80 93 f9 1b 	sts	0x1BF9, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    6246:	90 91 74 16 	lds	r25, 0x1674
    624a:	80 91 75 16 	lds	r24, 0x1675
    624e:	90 93 fa 1b 	sts	0x1BFA, r25
				ackPayload[12] = proximityResult[6]>>8;
    6252:	80 93 fb 1b 	sts	0x1BFB, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    6256:	90 91 76 16 	lds	r25, 0x1676
    625a:	80 91 77 16 	lds	r24, 0x1677
    625e:	90 93 fc 1b 	sts	0x1BFC, r25
				ackPayload[14] = proximityResult[7]>>8;
    6262:	80 93 fd 1b 	sts	0x1BFD, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    6266:	30 91 03 01 	lds	r19, 0x0103
    626a:	80 91 03 01 	lds	r24, 0x0103
    626e:	20 91 03 01 	lds	r18, 0x0103
    6272:	90 e0       	ldi	r25, 0x00	; 0
    6274:	80 72       	andi	r24, 0x20	; 32
    6276:	90 70       	andi	r25, 0x00	; 0
    6278:	55 e0       	ldi	r21, 0x05	; 5
    627a:	95 95       	asr	r25
    627c:	87 95       	ror	r24
    627e:	5a 95       	dec	r21
    6280:	e1 f7       	brne	.-8      	; 0x627a <handleRFCommands+0x394>
    6282:	88 0f       	add	r24, r24
    6284:	99 1f       	adc	r25, r25
    6286:	22 1f       	adc	r18, r18
    6288:	22 27       	eor	r18, r18
    628a:	22 1f       	adc	r18, r18
    628c:	22 0f       	add	r18, r18
    628e:	22 0f       	add	r18, r18
    6290:	28 2b       	or	r18, r24
    6292:	83 2f       	mov	r24, r19
    6294:	90 e0       	ldi	r25, 0x00	; 0
    6296:	80 71       	andi	r24, 0x10	; 16
    6298:	90 70       	andi	r25, 0x00	; 0
    629a:	34 e0       	ldi	r19, 0x04	; 4
    629c:	95 95       	asr	r25
    629e:	87 95       	ror	r24
    62a0:	3a 95       	dec	r19
    62a2:	e1 f7       	brne	.-8      	; 0x629c <handleRFCommands+0x3b6>
    62a4:	28 2b       	or	r18, r24
    62a6:	20 93 fe 1b 	sts	0x1BFE, r18
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    62aa:	84 e0       	ldi	r24, 0x04	; 4
    62ac:	e7 c0       	rjmp	.+462    	; 0x647c <handleRFCommands+0x596>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    62ae:	90 91 70 16 	lds	r25, 0x1670
    62b2:	80 91 71 16 	lds	r24, 0x1671
    62b6:	90 93 f0 1b 	sts	0x1BF0, r25
				ackPayload[2] = proximityResult[4]>>8;
    62ba:	80 93 f1 1b 	sts	0x1BF1, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    62be:	90 91 78 16 	lds	r25, 0x1678
    62c2:	80 91 79 16 	lds	r24, 0x1679
    62c6:	90 93 f2 1b 	sts	0x1BF2, r25
				ackPayload[4] = proximityResult[8]>>8;
    62ca:	80 93 f3 1b 	sts	0x1BF3, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    62ce:	90 91 7a 16 	lds	r25, 0x167A
    62d2:	80 91 7b 16 	lds	r24, 0x167B
    62d6:	90 93 f4 1b 	sts	0x1BF4, r25
				ackPayload[6] = proximityResult[9]>>8;
    62da:	80 93 f5 1b 	sts	0x1BF5, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    62de:	90 91 7c 16 	lds	r25, 0x167C
    62e2:	80 91 7d 16 	lds	r24, 0x167D
    62e6:	90 93 f6 1b 	sts	0x1BF6, r25
				ackPayload[8] = proximityResult[10]>>8;
    62ea:	80 93 f7 1b 	sts	0x1BF7, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    62ee:	90 91 7e 16 	lds	r25, 0x167E
    62f2:	80 91 7f 16 	lds	r24, 0x167F
    62f6:	90 93 f8 1b 	sts	0x1BF8, r25
				ackPayload[10] = proximityResult[11]>>8;
    62fa:	80 93 f9 1b 	sts	0x1BF9, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    62fe:	90 91 1a 18 	lds	r25, 0x181A
    6302:	80 91 1b 18 	lds	r24, 0x181B
    6306:	90 93 fa 1b 	sts	0x1BFA, r25
				ackPayload[12] = accX>>8;
    630a:	80 93 fb 1b 	sts	0x1BFB, r24
				ackPayload[13] = accY&0xFF;
    630e:	90 91 1c 18 	lds	r25, 0x181C
    6312:	80 91 1d 18 	lds	r24, 0x181D
    6316:	90 93 fc 1b 	sts	0x1BFC, r25
				ackPayload[14] = accY>>8;
    631a:	80 93 fd 1b 	sts	0x1BFD, r24
				ackPayload[15] = irCommand;
    631e:	80 91 15 18 	lds	r24, 0x1815
    6322:	80 93 fe 1b 	sts	0x1BFE, r24
				packetId = 5;
    6326:	85 e0       	ldi	r24, 0x05	; 5
    6328:	a9 c0       	rjmp	.+338    	; 0x647c <handleRFCommands+0x596>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    632a:	80 91 38 16 	lds	r24, 0x1638
    632e:	90 91 39 16 	lds	r25, 0x1639
    6332:	80 93 f0 1b 	sts	0x1BF0, r24
				ackPayload[2] = proximityValue[0]>>8;
    6336:	80 91 38 16 	lds	r24, 0x1638
    633a:	90 91 39 16 	lds	r25, 0x1639
    633e:	90 93 f1 1b 	sts	0x1BF1, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    6342:	80 91 3c 16 	lds	r24, 0x163C
    6346:	90 91 3d 16 	lds	r25, 0x163D
    634a:	80 93 f2 1b 	sts	0x1BF2, r24
				ackPayload[4] = proximityValue[2]>>8;
    634e:	80 91 3c 16 	lds	r24, 0x163C
    6352:	90 91 3d 16 	lds	r25, 0x163D
    6356:	90 93 f3 1b 	sts	0x1BF3, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    635a:	80 91 40 16 	lds	r24, 0x1640
    635e:	90 91 41 16 	lds	r25, 0x1641
    6362:	80 93 f4 1b 	sts	0x1BF4, r24
				ackPayload[6] = proximityValue[4]>>8;
    6366:	80 91 40 16 	lds	r24, 0x1640
    636a:	90 91 41 16 	lds	r25, 0x1641
    636e:	90 93 f5 1b 	sts	0x1BF5, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    6372:	80 91 44 16 	lds	r24, 0x1644
    6376:	90 91 45 16 	lds	r25, 0x1645
    637a:	80 93 f6 1b 	sts	0x1BF6, r24
				ackPayload[8] = proximityValue[6]>>8;
    637e:	80 91 44 16 	lds	r24, 0x1644
    6382:	90 91 45 16 	lds	r25, 0x1645
    6386:	90 93 f7 1b 	sts	0x1BF7, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    638a:	80 91 4c 16 	lds	r24, 0x164C
    638e:	90 91 4d 16 	lds	r25, 0x164D
    6392:	80 93 f8 1b 	sts	0x1BF8, r24
				ackPayload[10] = proximityValue[10]>>8;
    6396:	80 91 4c 16 	lds	r24, 0x164C
    639a:	90 91 4d 16 	lds	r25, 0x164D
    639e:	90 93 f9 1b 	sts	0x1BF9, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    63a2:	80 91 50 16 	lds	r24, 0x1650
    63a6:	90 91 51 16 	lds	r25, 0x1651
    63aa:	80 93 fa 1b 	sts	0x1BFA, r24
				ackPayload[12] = proximityValue[12]>>8;
    63ae:	80 91 50 16 	lds	r24, 0x1650
    63b2:	90 91 51 16 	lds	r25, 0x1651
    63b6:	90 93 fb 1b 	sts	0x1BFB, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    63ba:	80 91 54 16 	lds	r24, 0x1654
    63be:	90 91 55 16 	lds	r25, 0x1655
    63c2:	80 93 fc 1b 	sts	0x1BFC, r24
				ackPayload[14] = proximityValue[14]>>8;
    63c6:	80 91 54 16 	lds	r24, 0x1654
    63ca:	90 91 55 16 	lds	r25, 0x1655
    63ce:	90 93 fd 1b 	sts	0x1BFD, r25
				ackPayload[15] = currentSelector;
    63d2:	80 91 39 18 	lds	r24, 0x1839
    63d6:	80 93 fe 1b 	sts	0x1BFE, r24
				packetId = 6;
    63da:	86 e0       	ldi	r24, 0x06	; 6
    63dc:	4f c0       	rjmp	.+158    	; 0x647c <handleRFCommands+0x596>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    63de:	80 91 48 16 	lds	r24, 0x1648
    63e2:	90 91 49 16 	lds	r25, 0x1649
    63e6:	80 93 f0 1b 	sts	0x1BF0, r24
				ackPayload[2] = proximityValue[8]>>8;
    63ea:	80 91 48 16 	lds	r24, 0x1648
    63ee:	90 91 49 16 	lds	r25, 0x1649
    63f2:	90 93 f1 1b 	sts	0x1BF1, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    63f6:	80 91 58 16 	lds	r24, 0x1658
    63fa:	90 91 59 16 	lds	r25, 0x1659
    63fe:	80 93 f2 1b 	sts	0x1BF2, r24
				ackPayload[4] = proximityValue[16]>>8;
    6402:	80 91 58 16 	lds	r24, 0x1658
    6406:	90 91 59 16 	lds	r25, 0x1659
    640a:	90 93 f3 1b 	sts	0x1BF3, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    640e:	80 91 5c 16 	lds	r24, 0x165C
    6412:	90 91 5d 16 	lds	r25, 0x165D
    6416:	80 93 f4 1b 	sts	0x1BF4, r24
				ackPayload[6] = proximityValue[18]>>8;
    641a:	80 91 5c 16 	lds	r24, 0x165C
    641e:	90 91 5d 16 	lds	r25, 0x165D
    6422:	90 93 f5 1b 	sts	0x1BF5, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    6426:	80 91 60 16 	lds	r24, 0x1660
    642a:	90 91 61 16 	lds	r25, 0x1661
    642e:	80 93 f6 1b 	sts	0x1BF6, r24
				ackPayload[8] = proximityValue[20]>>8;
    6432:	80 91 60 16 	lds	r24, 0x1660
    6436:	90 91 61 16 	lds	r25, 0x1661
    643a:	90 93 f7 1b 	sts	0x1BF7, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    643e:	80 91 64 16 	lds	r24, 0x1664
    6442:	90 91 65 16 	lds	r25, 0x1665
    6446:	80 93 f8 1b 	sts	0x1BF8, r24
				ackPayload[10] = proximityValue[22]>>8;
    644a:	80 91 64 16 	lds	r24, 0x1664
    644e:	90 91 65 16 	lds	r25, 0x1665
    6452:	90 93 f9 1b 	sts	0x1BF9, r25
				ackPayload[11] = accZ&0xFF;
    6456:	90 91 1e 18 	lds	r25, 0x181E
    645a:	80 91 1f 18 	lds	r24, 0x181F
    645e:	90 93 fa 1b 	sts	0x1BFA, r25
				ackPayload[12] = accZ>>8;
    6462:	80 93 fb 1b 	sts	0x1BFB, r24
				ackPayload[13] = batteryLevel&0xFF;
    6466:	90 91 cc 16 	lds	r25, 0x16CC
    646a:	80 91 cd 16 	lds	r24, 0x16CD
    646e:	90 93 fc 1b 	sts	0x1BFC, r25
				ackPayload[14] = batteryLevel>>8;
    6472:	80 93 fd 1b 	sts	0x1BFD, r24
				ackPayload[15] = 0;
    6476:	10 92 fe 1b 	sts	0x1BFE, r1
				packetId = 3;
    647a:	83 e0       	ldi	r24, 0x03	; 3
    647c:	80 93 d9 03 	sts	0x03D9, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    6480:	8f ee       	ldi	r24, 0xEF	; 239
    6482:	9b e1       	ldi	r25, 0x1B	; 27
    6484:	60 e1       	ldi	r22, 0x10	; 16
    6486:	0e 94 4a 2f 	call	0x5e94	; 0x5e94 <writeAckPayload>

	}

}
    648a:	df 91       	pop	r29
    648c:	cf 91       	pop	r28
    648e:	1f 91       	pop	r17
    6490:	0f 91       	pop	r16
    6492:	ff 90       	pop	r15
    6494:	08 95       	ret

00006496 <initSPI>:
// wait for an SPI read/write operation to complete
#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    6496:	84 b1       	in	r24, 0x04	; 4
    6498:	80 7f       	andi	r24, 0xF0	; 240
    649a:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    649c:	84 b1       	in	r24, 0x04	; 4
    649e:	87 60       	ori	r24, 0x07	; 7
    64a0:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    64a2:	80 e5       	ldi	r24, 0x50	; 80
    64a4:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    64a6:	8d b5       	in	r24, 0x2d	; 45
    64a8:	81 60       	ori	r24, 0x01	; 1
    64aa:	8d bd       	out	0x2d, r24	; 45

}
    64ac:	08 95       	ret

000064ae <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    64ae:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    64b0:	1d bc       	out	0x2d, r1	; 45
}
    64b2:	08 95       	ret

000064b4 <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    64b4:	26 2f       	mov	r18, r22
    64b6:	37 2f       	mov	r19, r23
    64b8:	f9 01       	movw	r30, r18
    64ba:	28 2f       	mov	r18, r24
    64bc:	39 2f       	mov	r19, r25
    64be:	d9 01       	movw	r26, r18
    64c0:	80 e0       	ldi	r24, 0x00	; 0
    64c2:	08 c0       	rjmp	.+16     	; 0x64d4 <SPI_ReadWrite_Block+0x20>
          SPDR = data[i];
    64c4:	9d 91       	ld	r25, X+
    64c6:	9e bd       	out	0x2e, r25	; 46
          SPI_WAIT();
    64c8:	0d b4       	in	r0, 0x2d	; 45
    64ca:	07 fe       	sbrs	r0, 7
    64cc:	fd cf       	rjmp	.-6      	; 0x64c8 <SPI_ReadWrite_Block+0x14>
          buffer[i] = SPDR;
    64ce:	9e b5       	in	r25, 0x2e	; 46
    64d0:	91 93       	st	Z+, r25
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    64d2:	8f 5f       	subi	r24, 0xFF	; 255
    64d4:	84 17       	cp	r24, r20
    64d6:	b0 f3       	brcs	.-20     	; 0x64c4 <SPI_ReadWrite_Block+0x10>
          SPDR = data[i];
          SPI_WAIT();
          buffer[i] = SPDR;
    }
}
    64d8:	08 95       	ret

000064da <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    64da:	28 2f       	mov	r18, r24
    64dc:	39 2f       	mov	r19, r25
    64de:	f9 01       	movw	r30, r18
    64e0:	80 e0       	ldi	r24, 0x00	; 0
    64e2:	06 c0       	rjmp	.+12     	; 0x64f0 <SPI_Write_Block+0x16>
          SPDR = data[i];
    64e4:	91 91       	ld	r25, Z+
    64e6:	9e bd       	out	0x2e, r25	; 46
          SPI_WAIT();
    64e8:	0d b4       	in	r0, 0x2d	; 45
    64ea:	07 fe       	sbrs	r0, 7
    64ec:	fd cf       	rjmp	.-6      	; 0x64e8 <SPI_Write_Block+0xe>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    64ee:	8f 5f       	subi	r24, 0xFF	; 255
    64f0:	86 17       	cp	r24, r22
    64f2:	c0 f3       	brcs	.-16     	; 0x64e4 <SPI_Write_Block+0xa>
          SPDR = data[i];
          SPI_WAIT();
    }
}
    64f4:	08 95       	ret

000064f6 <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    64f6:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    64f8:	0d b4       	in	r0, 0x2d	; 45
    64fa:	07 fe       	sbrs	r0, 7
    64fc:	fd cf       	rjmp	.-6      	; 0x64f8 <SPI_Write_Byte+0x2>
    return SPDR;
    64fe:	8e b5       	in	r24, 0x2e	; 46
}
    6500:	08 95       	ret

00006502 <__mulsf3>:
    6502:	a0 e2       	ldi	r26, 0x20	; 32
    6504:	b0 e0       	ldi	r27, 0x00	; 0
    6506:	e7 e8       	ldi	r30, 0x87	; 135
    6508:	f2 e3       	ldi	r31, 0x32	; 50
    650a:	0c 94 53 36 	jmp	0x6ca6	; 0x6ca6 <__prologue_saves__+0x4>
    650e:	69 83       	std	Y+1, r22	; 0x01
    6510:	7a 83       	std	Y+2, r23	; 0x02
    6512:	8b 83       	std	Y+3, r24	; 0x03
    6514:	9c 83       	std	Y+4, r25	; 0x04
    6516:	2d 83       	std	Y+5, r18	; 0x05
    6518:	3e 83       	std	Y+6, r19	; 0x06
    651a:	4f 83       	std	Y+7, r20	; 0x07
    651c:	58 87       	std	Y+8, r21	; 0x08
    651e:	99 e0       	ldi	r25, 0x09	; 9
    6520:	e9 2e       	mov	r14, r25
    6522:	f1 2c       	mov	r15, r1
    6524:	ec 0e       	add	r14, r28
    6526:	fd 1e       	adc	r15, r29
    6528:	b7 01       	movw	r22, r14
    652a:	ce 01       	movw	r24, r28
    652c:	01 96       	adiw	r24, 0x01	; 1
    652e:	0e 94 5e 35 	call	0x6abc	; 0x6abc <__unpack_f>
    6532:	8e 01       	movw	r16, r28
    6534:	0f 5e       	subi	r16, 0xEF	; 239
    6536:	1f 4f       	sbci	r17, 0xFF	; 255
    6538:	b8 01       	movw	r22, r16
    653a:	ce 01       	movw	r24, r28
    653c:	05 96       	adiw	r24, 0x05	; 5
    653e:	0e 94 5e 35 	call	0x6abc	; 0x6abc <__unpack_f>
    6542:	99 85       	ldd	r25, Y+9	; 0x09
    6544:	92 30       	cpi	r25, 0x02	; 2
    6546:	88 f0       	brcs	.+34     	; 0x656a <__mulsf3+0x68>
    6548:	89 89       	ldd	r24, Y+17	; 0x11
    654a:	82 30       	cpi	r24, 0x02	; 2
    654c:	c0 f0       	brcs	.+48     	; 0x657e <__mulsf3+0x7c>
    654e:	94 30       	cpi	r25, 0x04	; 4
    6550:	19 f4       	brne	.+6      	; 0x6558 <__mulsf3+0x56>
    6552:	82 30       	cpi	r24, 0x02	; 2
    6554:	29 f0       	breq	.+10     	; 0x6560 <__mulsf3+0x5e>
    6556:	09 c0       	rjmp	.+18     	; 0x656a <__mulsf3+0x68>
    6558:	84 30       	cpi	r24, 0x04	; 4
    655a:	29 f4       	brne	.+10     	; 0x6566 <__mulsf3+0x64>
    655c:	92 30       	cpi	r25, 0x02	; 2
    655e:	79 f4       	brne	.+30     	; 0x657e <__mulsf3+0x7c>
    6560:	6f ed       	ldi	r22, 0xDF	; 223
    6562:	7c e0       	ldi	r23, 0x0C	; 12
    6564:	c6 c0       	rjmp	.+396    	; 0x66f2 <__mulsf3+0x1f0>
    6566:	92 30       	cpi	r25, 0x02	; 2
    6568:	41 f4       	brne	.+16     	; 0x657a <__mulsf3+0x78>
    656a:	20 e0       	ldi	r18, 0x00	; 0
    656c:	9a 85       	ldd	r25, Y+10	; 0x0a
    656e:	8a 89       	ldd	r24, Y+18	; 0x12
    6570:	98 13       	cpse	r25, r24
    6572:	21 e0       	ldi	r18, 0x01	; 1
    6574:	2a 87       	std	Y+10, r18	; 0x0a
    6576:	b7 01       	movw	r22, r14
    6578:	bc c0       	rjmp	.+376    	; 0x66f2 <__mulsf3+0x1f0>
    657a:	82 30       	cpi	r24, 0x02	; 2
    657c:	41 f4       	brne	.+16     	; 0x658e <__mulsf3+0x8c>
    657e:	20 e0       	ldi	r18, 0x00	; 0
    6580:	9a 85       	ldd	r25, Y+10	; 0x0a
    6582:	8a 89       	ldd	r24, Y+18	; 0x12
    6584:	98 13       	cpse	r25, r24
    6586:	21 e0       	ldi	r18, 0x01	; 1
    6588:	2a 8b       	std	Y+18, r18	; 0x12
    658a:	b8 01       	movw	r22, r16
    658c:	b2 c0       	rjmp	.+356    	; 0x66f2 <__mulsf3+0x1f0>
    658e:	cd 84       	ldd	r12, Y+13	; 0x0d
    6590:	de 84       	ldd	r13, Y+14	; 0x0e
    6592:	ef 84       	ldd	r14, Y+15	; 0x0f
    6594:	f8 88       	ldd	r15, Y+16	; 0x10
    6596:	0d 89       	ldd	r16, Y+21	; 0x15
    6598:	1e 89       	ldd	r17, Y+22	; 0x16
    659a:	2f 89       	ldd	r18, Y+23	; 0x17
    659c:	38 8d       	ldd	r19, Y+24	; 0x18
    659e:	88 24       	eor	r8, r8
    65a0:	99 24       	eor	r9, r9
    65a2:	54 01       	movw	r10, r8
    65a4:	40 e0       	ldi	r20, 0x00	; 0
    65a6:	50 e0       	ldi	r21, 0x00	; 0
    65a8:	60 e0       	ldi	r22, 0x00	; 0
    65aa:	70 e0       	ldi	r23, 0x00	; 0
    65ac:	44 24       	eor	r4, r4
    65ae:	55 24       	eor	r5, r5
    65b0:	32 01       	movw	r6, r4
    65b2:	e0 e0       	ldi	r30, 0x00	; 0
    65b4:	f0 e0       	ldi	r31, 0x00	; 0
    65b6:	c6 01       	movw	r24, r12
    65b8:	81 70       	andi	r24, 0x01	; 1
    65ba:	90 70       	andi	r25, 0x00	; 0
    65bc:	89 2b       	or	r24, r25
    65be:	d9 f0       	breq	.+54     	; 0x65f6 <__mulsf3+0xf4>
    65c0:	80 0e       	add	r8, r16
    65c2:	91 1e       	adc	r9, r17
    65c4:	a2 1e       	adc	r10, r18
    65c6:	b3 1e       	adc	r11, r19
    65c8:	db 01       	movw	r26, r22
    65ca:	ca 01       	movw	r24, r20
    65cc:	84 0d       	add	r24, r4
    65ce:	95 1d       	adc	r25, r5
    65d0:	a6 1d       	adc	r26, r6
    65d2:	b7 1d       	adc	r27, r7
    65d4:	40 e0       	ldi	r20, 0x00	; 0
    65d6:	50 e0       	ldi	r21, 0x00	; 0
    65d8:	60 e0       	ldi	r22, 0x00	; 0
    65da:	70 e0       	ldi	r23, 0x00	; 0
    65dc:	80 16       	cp	r8, r16
    65de:	91 06       	cpc	r9, r17
    65e0:	a2 06       	cpc	r10, r18
    65e2:	b3 06       	cpc	r11, r19
    65e4:	20 f4       	brcc	.+8      	; 0x65ee <__mulsf3+0xec>
    65e6:	41 e0       	ldi	r20, 0x01	; 1
    65e8:	50 e0       	ldi	r21, 0x00	; 0
    65ea:	60 e0       	ldi	r22, 0x00	; 0
    65ec:	70 e0       	ldi	r23, 0x00	; 0
    65ee:	48 0f       	add	r20, r24
    65f0:	59 1f       	adc	r21, r25
    65f2:	6a 1f       	adc	r22, r26
    65f4:	7b 1f       	adc	r23, r27
    65f6:	44 0c       	add	r4, r4
    65f8:	55 1c       	adc	r5, r5
    65fa:	66 1c       	adc	r6, r6
    65fc:	77 1c       	adc	r7, r7
    65fe:	37 ff       	sbrs	r19, 7
    6600:	08 c0       	rjmp	.+16     	; 0x6612 <__mulsf3+0x110>
    6602:	81 e0       	ldi	r24, 0x01	; 1
    6604:	90 e0       	ldi	r25, 0x00	; 0
    6606:	a0 e0       	ldi	r26, 0x00	; 0
    6608:	b0 e0       	ldi	r27, 0x00	; 0
    660a:	48 2a       	or	r4, r24
    660c:	59 2a       	or	r5, r25
    660e:	6a 2a       	or	r6, r26
    6610:	7b 2a       	or	r7, r27
    6612:	31 96       	adiw	r30, 0x01	; 1
    6614:	e0 32       	cpi	r30, 0x20	; 32
    6616:	f1 05       	cpc	r31, r1
    6618:	49 f0       	breq	.+18     	; 0x662c <__mulsf3+0x12a>
    661a:	00 0f       	add	r16, r16
    661c:	11 1f       	adc	r17, r17
    661e:	22 1f       	adc	r18, r18
    6620:	33 1f       	adc	r19, r19
    6622:	f6 94       	lsr	r15
    6624:	e7 94       	ror	r14
    6626:	d7 94       	ror	r13
    6628:	c7 94       	ror	r12
    662a:	c5 cf       	rjmp	.-118    	; 0x65b6 <__mulsf3+0xb4>
    662c:	8b 89       	ldd	r24, Y+19	; 0x13
    662e:	9c 89       	ldd	r25, Y+20	; 0x14
    6630:	2b 85       	ldd	r18, Y+11	; 0x0b
    6632:	3c 85       	ldd	r19, Y+12	; 0x0c
    6634:	82 0f       	add	r24, r18
    6636:	93 1f       	adc	r25, r19
    6638:	02 96       	adiw	r24, 0x02	; 2
    663a:	9c 8f       	std	Y+28, r25	; 0x1c
    663c:	8b 8f       	std	Y+27, r24	; 0x1b
    663e:	1a 8e       	std	Y+26, r1	; 0x1a
    6640:	9a 85       	ldd	r25, Y+10	; 0x0a
    6642:	8a 89       	ldd	r24, Y+18	; 0x12
    6644:	98 17       	cp	r25, r24
    6646:	11 f0       	breq	.+4      	; 0x664c <__mulsf3+0x14a>
    6648:	81 e0       	ldi	r24, 0x01	; 1
    664a:	8a 8f       	std	Y+26, r24	; 0x1a
    664c:	2b 8d       	ldd	r18, Y+27	; 0x1b
    664e:	3c 8d       	ldd	r19, Y+28	; 0x1c
    6650:	17 c0       	rjmp	.+46     	; 0x6680 <__mulsf3+0x17e>
    6652:	ca 01       	movw	r24, r20
    6654:	81 70       	andi	r24, 0x01	; 1
    6656:	90 70       	andi	r25, 0x00	; 0
    6658:	89 2b       	or	r24, r25
    665a:	61 f0       	breq	.+24     	; 0x6674 <__mulsf3+0x172>
    665c:	b6 94       	lsr	r11
    665e:	a7 94       	ror	r10
    6660:	97 94       	ror	r9
    6662:	87 94       	ror	r8
    6664:	80 e0       	ldi	r24, 0x00	; 0
    6666:	90 e0       	ldi	r25, 0x00	; 0
    6668:	a0 e0       	ldi	r26, 0x00	; 0
    666a:	b0 e8       	ldi	r27, 0x80	; 128
    666c:	88 2a       	or	r8, r24
    666e:	99 2a       	or	r9, r25
    6670:	aa 2a       	or	r10, r26
    6672:	bb 2a       	or	r11, r27
    6674:	76 95       	lsr	r23
    6676:	67 95       	ror	r22
    6678:	57 95       	ror	r21
    667a:	47 95       	ror	r20
    667c:	2f 5f       	subi	r18, 0xFF	; 255
    667e:	3f 4f       	sbci	r19, 0xFF	; 255
    6680:	77 fd       	sbrc	r23, 7
    6682:	e7 cf       	rjmp	.-50     	; 0x6652 <__mulsf3+0x150>
    6684:	c9 01       	movw	r24, r18
    6686:	0b c0       	rjmp	.+22     	; 0x669e <__mulsf3+0x19c>
    6688:	44 0f       	add	r20, r20
    668a:	55 1f       	adc	r21, r21
    668c:	66 1f       	adc	r22, r22
    668e:	77 1f       	adc	r23, r23
    6690:	b7 fc       	sbrc	r11, 7
    6692:	41 60       	ori	r20, 0x01	; 1
    6694:	88 0c       	add	r8, r8
    6696:	99 1c       	adc	r9, r9
    6698:	aa 1c       	adc	r10, r10
    669a:	bb 1c       	adc	r11, r11
    669c:	01 97       	sbiw	r24, 0x01	; 1
    669e:	40 30       	cpi	r20, 0x00	; 0
    66a0:	a0 e0       	ldi	r26, 0x00	; 0
    66a2:	5a 07       	cpc	r21, r26
    66a4:	a0 e0       	ldi	r26, 0x00	; 0
    66a6:	6a 07       	cpc	r22, r26
    66a8:	a0 e4       	ldi	r26, 0x40	; 64
    66aa:	7a 07       	cpc	r23, r26
    66ac:	68 f3       	brcs	.-38     	; 0x6688 <__mulsf3+0x186>
    66ae:	9c 8f       	std	Y+28, r25	; 0x1c
    66b0:	8b 8f       	std	Y+27, r24	; 0x1b
    66b2:	db 01       	movw	r26, r22
    66b4:	ca 01       	movw	r24, r20
    66b6:	8f 77       	andi	r24, 0x7F	; 127
    66b8:	90 70       	andi	r25, 0x00	; 0
    66ba:	a0 70       	andi	r26, 0x00	; 0
    66bc:	b0 70       	andi	r27, 0x00	; 0
    66be:	80 34       	cpi	r24, 0x40	; 64
    66c0:	91 05       	cpc	r25, r1
    66c2:	a1 05       	cpc	r26, r1
    66c4:	b1 05       	cpc	r27, r1
    66c6:	61 f4       	brne	.+24     	; 0x66e0 <__mulsf3+0x1de>
    66c8:	47 fd       	sbrc	r20, 7
    66ca:	0a c0       	rjmp	.+20     	; 0x66e0 <__mulsf3+0x1de>
    66cc:	81 14       	cp	r8, r1
    66ce:	91 04       	cpc	r9, r1
    66d0:	a1 04       	cpc	r10, r1
    66d2:	b1 04       	cpc	r11, r1
    66d4:	29 f0       	breq	.+10     	; 0x66e0 <__mulsf3+0x1de>
    66d6:	40 5c       	subi	r20, 0xC0	; 192
    66d8:	5f 4f       	sbci	r21, 0xFF	; 255
    66da:	6f 4f       	sbci	r22, 0xFF	; 255
    66dc:	7f 4f       	sbci	r23, 0xFF	; 255
    66de:	40 78       	andi	r20, 0x80	; 128
    66e0:	4d 8f       	std	Y+29, r20	; 0x1d
    66e2:	5e 8f       	std	Y+30, r21	; 0x1e
    66e4:	6f 8f       	std	Y+31, r22	; 0x1f
    66e6:	78 a3       	std	Y+32, r23	; 0x20
    66e8:	83 e0       	ldi	r24, 0x03	; 3
    66ea:	89 8f       	std	Y+25, r24	; 0x19
    66ec:	be 01       	movw	r22, r28
    66ee:	67 5e       	subi	r22, 0xE7	; 231
    66f0:	7f 4f       	sbci	r23, 0xFF	; 255
    66f2:	cb 01       	movw	r24, r22
    66f4:	0e 94 7e 34 	call	0x68fc	; 0x68fc <__pack_f>
    66f8:	e0 e1       	ldi	r30, 0x10	; 16
    66fa:	a0 96       	adiw	r28, 0x20	; 32
    66fc:	0c 94 6f 36 	jmp	0x6cde	; 0x6cde <__epilogue_restores__+0x4>

00006700 <__floatsisf>:
    6700:	a8 e0       	ldi	r26, 0x08	; 8
    6702:	b0 e0       	ldi	r27, 0x00	; 0
    6704:	e6 e8       	ldi	r30, 0x86	; 134
    6706:	f3 e3       	ldi	r31, 0x33	; 51
    6708:	0c 94 5a 36 	jmp	0x6cb4	; 0x6cb4 <__prologue_saves__+0x12>
    670c:	9b 01       	movw	r18, r22
    670e:	ac 01       	movw	r20, r24
    6710:	83 e0       	ldi	r24, 0x03	; 3
    6712:	89 83       	std	Y+1, r24	; 0x01
    6714:	da 01       	movw	r26, r20
    6716:	c9 01       	movw	r24, r18
    6718:	88 27       	eor	r24, r24
    671a:	b7 fd       	sbrc	r27, 7
    671c:	83 95       	inc	r24
    671e:	99 27       	eor	r25, r25
    6720:	aa 27       	eor	r26, r26
    6722:	bb 27       	eor	r27, r27
    6724:	b8 2e       	mov	r11, r24
    6726:	21 15       	cp	r18, r1
    6728:	31 05       	cpc	r19, r1
    672a:	41 05       	cpc	r20, r1
    672c:	51 05       	cpc	r21, r1
    672e:	19 f4       	brne	.+6      	; 0x6736 <__floatsisf+0x36>
    6730:	82 e0       	ldi	r24, 0x02	; 2
    6732:	89 83       	std	Y+1, r24	; 0x01
    6734:	3a c0       	rjmp	.+116    	; 0x67aa <__floatsisf+0xaa>
    6736:	88 23       	and	r24, r24
    6738:	a9 f0       	breq	.+42     	; 0x6764 <__floatsisf+0x64>
    673a:	20 30       	cpi	r18, 0x00	; 0
    673c:	80 e0       	ldi	r24, 0x00	; 0
    673e:	38 07       	cpc	r19, r24
    6740:	80 e0       	ldi	r24, 0x00	; 0
    6742:	48 07       	cpc	r20, r24
    6744:	80 e8       	ldi	r24, 0x80	; 128
    6746:	58 07       	cpc	r21, r24
    6748:	29 f4       	brne	.+10     	; 0x6754 <__floatsisf+0x54>
    674a:	60 e0       	ldi	r22, 0x00	; 0
    674c:	70 e0       	ldi	r23, 0x00	; 0
    674e:	80 e0       	ldi	r24, 0x00	; 0
    6750:	9f ec       	ldi	r25, 0xCF	; 207
    6752:	30 c0       	rjmp	.+96     	; 0x67b4 <__floatsisf+0xb4>
    6754:	ee 24       	eor	r14, r14
    6756:	ff 24       	eor	r15, r15
    6758:	87 01       	movw	r16, r14
    675a:	e2 1a       	sub	r14, r18
    675c:	f3 0a       	sbc	r15, r19
    675e:	04 0b       	sbc	r16, r20
    6760:	15 0b       	sbc	r17, r21
    6762:	02 c0       	rjmp	.+4      	; 0x6768 <__floatsisf+0x68>
    6764:	79 01       	movw	r14, r18
    6766:	8a 01       	movw	r16, r20
    6768:	8e e1       	ldi	r24, 0x1E	; 30
    676a:	c8 2e       	mov	r12, r24
    676c:	d1 2c       	mov	r13, r1
    676e:	dc 82       	std	Y+4, r13	; 0x04
    6770:	cb 82       	std	Y+3, r12	; 0x03
    6772:	ed 82       	std	Y+5, r14	; 0x05
    6774:	fe 82       	std	Y+6, r15	; 0x06
    6776:	0f 83       	std	Y+7, r16	; 0x07
    6778:	18 87       	std	Y+8, r17	; 0x08
    677a:	c8 01       	movw	r24, r16
    677c:	b7 01       	movw	r22, r14
    677e:	0e 94 31 34 	call	0x6862	; 0x6862 <__clzsi2>
    6782:	01 97       	sbiw	r24, 0x01	; 1
    6784:	18 16       	cp	r1, r24
    6786:	19 06       	cpc	r1, r25
    6788:	84 f4       	brge	.+32     	; 0x67aa <__floatsisf+0xaa>
    678a:	08 2e       	mov	r0, r24
    678c:	04 c0       	rjmp	.+8      	; 0x6796 <__floatsisf+0x96>
    678e:	ee 0c       	add	r14, r14
    6790:	ff 1c       	adc	r15, r15
    6792:	00 1f       	adc	r16, r16
    6794:	11 1f       	adc	r17, r17
    6796:	0a 94       	dec	r0
    6798:	d2 f7       	brpl	.-12     	; 0x678e <__floatsisf+0x8e>
    679a:	ed 82       	std	Y+5, r14	; 0x05
    679c:	fe 82       	std	Y+6, r15	; 0x06
    679e:	0f 83       	std	Y+7, r16	; 0x07
    67a0:	18 87       	std	Y+8, r17	; 0x08
    67a2:	c8 1a       	sub	r12, r24
    67a4:	d9 0a       	sbc	r13, r25
    67a6:	dc 82       	std	Y+4, r13	; 0x04
    67a8:	cb 82       	std	Y+3, r12	; 0x03
    67aa:	ba 82       	std	Y+2, r11	; 0x02
    67ac:	ce 01       	movw	r24, r28
    67ae:	01 96       	adiw	r24, 0x01	; 1
    67b0:	0e 94 7e 34 	call	0x68fc	; 0x68fc <__pack_f>
    67b4:	e9 e0       	ldi	r30, 0x09	; 9
    67b6:	28 96       	adiw	r28, 0x08	; 8
    67b8:	0c 94 76 36 	jmp	0x6cec	; 0x6cec <__epilogue_restores__+0x12>

000067bc <__fixsfsi>:
    67bc:	ac e0       	ldi	r26, 0x0C	; 12
    67be:	b0 e0       	ldi	r27, 0x00	; 0
    67c0:	e4 ee       	ldi	r30, 0xE4	; 228
    67c2:	f3 e3       	ldi	r31, 0x33	; 51
    67c4:	0c 94 61 36 	jmp	0x6cc2	; 0x6cc2 <__prologue_saves__+0x20>
    67c8:	69 83       	std	Y+1, r22	; 0x01
    67ca:	7a 83       	std	Y+2, r23	; 0x02
    67cc:	8b 83       	std	Y+3, r24	; 0x03
    67ce:	9c 83       	std	Y+4, r25	; 0x04
    67d0:	be 01       	movw	r22, r28
    67d2:	6b 5f       	subi	r22, 0xFB	; 251
    67d4:	7f 4f       	sbci	r23, 0xFF	; 255
    67d6:	ce 01       	movw	r24, r28
    67d8:	01 96       	adiw	r24, 0x01	; 1
    67da:	0e 94 5e 35 	call	0x6abc	; 0x6abc <__unpack_f>
    67de:	8d 81       	ldd	r24, Y+5	; 0x05
    67e0:	82 30       	cpi	r24, 0x02	; 2
    67e2:	a9 f1       	breq	.+106    	; 0x684e <__fixsfsi+0x92>
    67e4:	82 30       	cpi	r24, 0x02	; 2
    67e6:	98 f1       	brcs	.+102    	; 0x684e <__fixsfsi+0x92>
    67e8:	84 30       	cpi	r24, 0x04	; 4
    67ea:	21 f4       	brne	.+8      	; 0x67f4 <__fixsfsi+0x38>
    67ec:	8e 81       	ldd	r24, Y+6	; 0x06
    67ee:	88 23       	and	r24, r24
    67f0:	59 f4       	brne	.+22     	; 0x6808 <__fixsfsi+0x4c>
    67f2:	0f c0       	rjmp	.+30     	; 0x6812 <__fixsfsi+0x56>
    67f4:	2f 81       	ldd	r18, Y+7	; 0x07
    67f6:	38 85       	ldd	r19, Y+8	; 0x08
    67f8:	37 fd       	sbrc	r19, 7
    67fa:	29 c0       	rjmp	.+82     	; 0x684e <__fixsfsi+0x92>
    67fc:	6e 81       	ldd	r22, Y+6	; 0x06
    67fe:	2f 31       	cpi	r18, 0x1F	; 31
    6800:	31 05       	cpc	r19, r1
    6802:	64 f0       	brlt	.+24     	; 0x681c <__fixsfsi+0x60>
    6804:	66 23       	and	r22, r22
    6806:	29 f0       	breq	.+10     	; 0x6812 <__fixsfsi+0x56>
    6808:	20 e0       	ldi	r18, 0x00	; 0
    680a:	30 e0       	ldi	r19, 0x00	; 0
    680c:	40 e0       	ldi	r20, 0x00	; 0
    680e:	50 e8       	ldi	r21, 0x80	; 128
    6810:	22 c0       	rjmp	.+68     	; 0x6856 <__fixsfsi+0x9a>
    6812:	2f ef       	ldi	r18, 0xFF	; 255
    6814:	3f ef       	ldi	r19, 0xFF	; 255
    6816:	4f ef       	ldi	r20, 0xFF	; 255
    6818:	5f e7       	ldi	r21, 0x7F	; 127
    681a:	1d c0       	rjmp	.+58     	; 0x6856 <__fixsfsi+0x9a>
    681c:	8e e1       	ldi	r24, 0x1E	; 30
    681e:	90 e0       	ldi	r25, 0x00	; 0
    6820:	82 1b       	sub	r24, r18
    6822:	93 0b       	sbc	r25, r19
    6824:	29 85       	ldd	r18, Y+9	; 0x09
    6826:	3a 85       	ldd	r19, Y+10	; 0x0a
    6828:	4b 85       	ldd	r20, Y+11	; 0x0b
    682a:	5c 85       	ldd	r21, Y+12	; 0x0c
    682c:	04 c0       	rjmp	.+8      	; 0x6836 <__fixsfsi+0x7a>
    682e:	56 95       	lsr	r21
    6830:	47 95       	ror	r20
    6832:	37 95       	ror	r19
    6834:	27 95       	ror	r18
    6836:	8a 95       	dec	r24
    6838:	d2 f7       	brpl	.-12     	; 0x682e <__fixsfsi+0x72>
    683a:	66 23       	and	r22, r22
    683c:	61 f0       	breq	.+24     	; 0x6856 <__fixsfsi+0x9a>
    683e:	50 95       	com	r21
    6840:	40 95       	com	r20
    6842:	30 95       	com	r19
    6844:	21 95       	neg	r18
    6846:	3f 4f       	sbci	r19, 0xFF	; 255
    6848:	4f 4f       	sbci	r20, 0xFF	; 255
    684a:	5f 4f       	sbci	r21, 0xFF	; 255
    684c:	04 c0       	rjmp	.+8      	; 0x6856 <__fixsfsi+0x9a>
    684e:	20 e0       	ldi	r18, 0x00	; 0
    6850:	30 e0       	ldi	r19, 0x00	; 0
    6852:	40 e0       	ldi	r20, 0x00	; 0
    6854:	50 e0       	ldi	r21, 0x00	; 0
    6856:	ca 01       	movw	r24, r20
    6858:	b9 01       	movw	r22, r18
    685a:	e2 e0       	ldi	r30, 0x02	; 2
    685c:	2c 96       	adiw	r28, 0x0c	; 12
    685e:	0c 94 7d 36 	jmp	0x6cfa	; 0x6cfa <__epilogue_restores__+0x20>

00006862 <__clzsi2>:
    6862:	ef 92       	push	r14
    6864:	ff 92       	push	r15
    6866:	0f 93       	push	r16
    6868:	1f 93       	push	r17
    686a:	9b 01       	movw	r18, r22
    686c:	ac 01       	movw	r20, r24
    686e:	20 30       	cpi	r18, 0x00	; 0
    6870:	80 e0       	ldi	r24, 0x00	; 0
    6872:	38 07       	cpc	r19, r24
    6874:	81 e0       	ldi	r24, 0x01	; 1
    6876:	48 07       	cpc	r20, r24
    6878:	80 e0       	ldi	r24, 0x00	; 0
    687a:	58 07       	cpc	r21, r24
    687c:	80 f4       	brcc	.+32     	; 0x689e <__clzsi2+0x3c>
    687e:	2f 3f       	cpi	r18, 0xFF	; 255
    6880:	31 05       	cpc	r19, r1
    6882:	41 05       	cpc	r20, r1
    6884:	51 05       	cpc	r21, r1
    6886:	09 f0       	breq	.+2      	; 0x688a <__clzsi2+0x28>
    6888:	20 f4       	brcc	.+8      	; 0x6892 <__clzsi2+0x30>
    688a:	ee 24       	eor	r14, r14
    688c:	ff 24       	eor	r15, r15
    688e:	87 01       	movw	r16, r14
    6890:	19 c0       	rjmp	.+50     	; 0x68c4 <__clzsi2+0x62>
    6892:	68 e0       	ldi	r22, 0x08	; 8
    6894:	e6 2e       	mov	r14, r22
    6896:	f1 2c       	mov	r15, r1
    6898:	01 2d       	mov	r16, r1
    689a:	11 2d       	mov	r17, r1
    689c:	13 c0       	rjmp	.+38     	; 0x68c4 <__clzsi2+0x62>
    689e:	20 30       	cpi	r18, 0x00	; 0
    68a0:	80 e0       	ldi	r24, 0x00	; 0
    68a2:	38 07       	cpc	r19, r24
    68a4:	80 e0       	ldi	r24, 0x00	; 0
    68a6:	48 07       	cpc	r20, r24
    68a8:	81 e0       	ldi	r24, 0x01	; 1
    68aa:	58 07       	cpc	r21, r24
    68ac:	30 f4       	brcc	.+12     	; 0x68ba <__clzsi2+0x58>
    68ae:	90 e1       	ldi	r25, 0x10	; 16
    68b0:	e9 2e       	mov	r14, r25
    68b2:	f1 2c       	mov	r15, r1
    68b4:	01 2d       	mov	r16, r1
    68b6:	11 2d       	mov	r17, r1
    68b8:	05 c0       	rjmp	.+10     	; 0x68c4 <__clzsi2+0x62>
    68ba:	88 e1       	ldi	r24, 0x18	; 24
    68bc:	e8 2e       	mov	r14, r24
    68be:	f1 2c       	mov	r15, r1
    68c0:	01 2d       	mov	r16, r1
    68c2:	11 2d       	mov	r17, r1
    68c4:	80 e2       	ldi	r24, 0x20	; 32
    68c6:	90 e0       	ldi	r25, 0x00	; 0
    68c8:	a0 e0       	ldi	r26, 0x00	; 0
    68ca:	b0 e0       	ldi	r27, 0x00	; 0
    68cc:	8e 19       	sub	r24, r14
    68ce:	9f 09       	sbc	r25, r15
    68d0:	a0 0b       	sbc	r26, r16
    68d2:	b1 0b       	sbc	r27, r17
    68d4:	04 c0       	rjmp	.+8      	; 0x68de <__clzsi2+0x7c>
    68d6:	56 95       	lsr	r21
    68d8:	47 95       	ror	r20
    68da:	37 95       	ror	r19
    68dc:	27 95       	ror	r18
    68de:	ea 94       	dec	r14
    68e0:	d2 f7       	brpl	.-12     	; 0x68d6 <__clzsi2+0x74>
    68e2:	f9 01       	movw	r30, r18
    68e4:	e9 51       	subi	r30, 0x19	; 25
    68e6:	f3 4f       	sbci	r31, 0xF3	; 243
    68e8:	20 81       	ld	r18, Z
    68ea:	82 1b       	sub	r24, r18
    68ec:	91 09       	sbc	r25, r1
    68ee:	a1 09       	sbc	r26, r1
    68f0:	b1 09       	sbc	r27, r1
    68f2:	1f 91       	pop	r17
    68f4:	0f 91       	pop	r16
    68f6:	ff 90       	pop	r15
    68f8:	ef 90       	pop	r14
    68fa:	08 95       	ret

000068fc <__pack_f>:
    68fc:	9f 92       	push	r9
    68fe:	af 92       	push	r10
    6900:	bf 92       	push	r11
    6902:	cf 92       	push	r12
    6904:	df 92       	push	r13
    6906:	ef 92       	push	r14
    6908:	ff 92       	push	r15
    690a:	0f 93       	push	r16
    690c:	1f 93       	push	r17
    690e:	ee 24       	eor	r14, r14
    6910:	ff 24       	eor	r15, r15
    6912:	87 01       	movw	r16, r14
    6914:	fc 01       	movw	r30, r24
    6916:	24 81       	ldd	r18, Z+4	; 0x04
    6918:	35 81       	ldd	r19, Z+5	; 0x05
    691a:	46 81       	ldd	r20, Z+6	; 0x06
    691c:	57 81       	ldd	r21, Z+7	; 0x07
    691e:	91 80       	ldd	r9, Z+1	; 0x01
    6920:	80 81       	ld	r24, Z
    6922:	82 30       	cpi	r24, 0x02	; 2
    6924:	10 f4       	brcc	.+4      	; 0x692a <__pack_f+0x2e>
    6926:	40 61       	ori	r20, 0x10	; 16
    6928:	a2 c0       	rjmp	.+324    	; 0x6a6e <__pack_f+0x172>
    692a:	84 30       	cpi	r24, 0x04	; 4
    692c:	09 f4       	brne	.+2      	; 0x6930 <__pack_f+0x34>
    692e:	9b c0       	rjmp	.+310    	; 0x6a66 <__pack_f+0x16a>
    6930:	82 30       	cpi	r24, 0x02	; 2
    6932:	29 f4       	brne	.+10     	; 0x693e <__pack_f+0x42>
    6934:	20 e0       	ldi	r18, 0x00	; 0
    6936:	30 e0       	ldi	r19, 0x00	; 0
    6938:	40 e0       	ldi	r20, 0x00	; 0
    693a:	50 e0       	ldi	r21, 0x00	; 0
    693c:	05 c0       	rjmp	.+10     	; 0x6948 <__pack_f+0x4c>
    693e:	21 15       	cp	r18, r1
    6940:	31 05       	cpc	r19, r1
    6942:	41 05       	cpc	r20, r1
    6944:	51 05       	cpc	r21, r1
    6946:	19 f4       	brne	.+6      	; 0x694e <__pack_f+0x52>
    6948:	e0 e0       	ldi	r30, 0x00	; 0
    694a:	f0 e0       	ldi	r31, 0x00	; 0
    694c:	92 c0       	rjmp	.+292    	; 0x6a72 <__pack_f+0x176>
    694e:	82 81       	ldd	r24, Z+2	; 0x02
    6950:	93 81       	ldd	r25, Z+3	; 0x03
    6952:	6f ef       	ldi	r22, 0xFF	; 255
    6954:	82 38       	cpi	r24, 0x82	; 130
    6956:	96 07       	cpc	r25, r22
    6958:	0c f0       	brlt	.+2      	; 0x695c <__pack_f+0x60>
    695a:	5a c0       	rjmp	.+180    	; 0x6a10 <__pack_f+0x114>
    695c:	62 e8       	ldi	r22, 0x82	; 130
    695e:	7f ef       	ldi	r23, 0xFF	; 255
    6960:	68 1b       	sub	r22, r24
    6962:	79 0b       	sbc	r23, r25
    6964:	6a 31       	cpi	r22, 0x1A	; 26
    6966:	71 05       	cpc	r23, r1
    6968:	2c f0       	brlt	.+10     	; 0x6974 <__pack_f+0x78>
    696a:	20 e0       	ldi	r18, 0x00	; 0
    696c:	30 e0       	ldi	r19, 0x00	; 0
    696e:	40 e0       	ldi	r20, 0x00	; 0
    6970:	50 e0       	ldi	r21, 0x00	; 0
    6972:	2a c0       	rjmp	.+84     	; 0x69c8 <__pack_f+0xcc>
    6974:	aa 24       	eor	r10, r10
    6976:	bb 24       	eor	r11, r11
    6978:	65 01       	movw	r12, r10
    697a:	81 e0       	ldi	r24, 0x01	; 1
    697c:	90 e0       	ldi	r25, 0x00	; 0
    697e:	a0 e0       	ldi	r26, 0x00	; 0
    6980:	b0 e0       	ldi	r27, 0x00	; 0
    6982:	06 2e       	mov	r0, r22
    6984:	04 c0       	rjmp	.+8      	; 0x698e <__pack_f+0x92>
    6986:	88 0f       	add	r24, r24
    6988:	99 1f       	adc	r25, r25
    698a:	aa 1f       	adc	r26, r26
    698c:	bb 1f       	adc	r27, r27
    698e:	0a 94       	dec	r0
    6990:	d2 f7       	brpl	.-12     	; 0x6986 <__pack_f+0x8a>
    6992:	01 97       	sbiw	r24, 0x01	; 1
    6994:	a1 09       	sbc	r26, r1
    6996:	b1 09       	sbc	r27, r1
    6998:	82 23       	and	r24, r18
    699a:	93 23       	and	r25, r19
    699c:	a4 23       	and	r26, r20
    699e:	b5 23       	and	r27, r21
    69a0:	00 97       	sbiw	r24, 0x00	; 0
    69a2:	a1 05       	cpc	r26, r1
    69a4:	b1 05       	cpc	r27, r1
    69a6:	29 f0       	breq	.+10     	; 0x69b2 <__pack_f+0xb6>
    69a8:	71 e0       	ldi	r23, 0x01	; 1
    69aa:	a7 2e       	mov	r10, r23
    69ac:	b1 2c       	mov	r11, r1
    69ae:	c1 2c       	mov	r12, r1
    69b0:	d1 2c       	mov	r13, r1
    69b2:	04 c0       	rjmp	.+8      	; 0x69bc <__pack_f+0xc0>
    69b4:	56 95       	lsr	r21
    69b6:	47 95       	ror	r20
    69b8:	37 95       	ror	r19
    69ba:	27 95       	ror	r18
    69bc:	6a 95       	dec	r22
    69be:	d2 f7       	brpl	.-12     	; 0x69b4 <__pack_f+0xb8>
    69c0:	2a 29       	or	r18, r10
    69c2:	3b 29       	or	r19, r11
    69c4:	4c 29       	or	r20, r12
    69c6:	5d 29       	or	r21, r13
    69c8:	da 01       	movw	r26, r20
    69ca:	c9 01       	movw	r24, r18
    69cc:	8f 77       	andi	r24, 0x7F	; 127
    69ce:	90 70       	andi	r25, 0x00	; 0
    69d0:	a0 70       	andi	r26, 0x00	; 0
    69d2:	b0 70       	andi	r27, 0x00	; 0
    69d4:	80 34       	cpi	r24, 0x40	; 64
    69d6:	91 05       	cpc	r25, r1
    69d8:	a1 05       	cpc	r26, r1
    69da:	b1 05       	cpc	r27, r1
    69dc:	39 f4       	brne	.+14     	; 0x69ec <__pack_f+0xf0>
    69de:	27 ff       	sbrs	r18, 7
    69e0:	09 c0       	rjmp	.+18     	; 0x69f4 <__pack_f+0xf8>
    69e2:	20 5c       	subi	r18, 0xC0	; 192
    69e4:	3f 4f       	sbci	r19, 0xFF	; 255
    69e6:	4f 4f       	sbci	r20, 0xFF	; 255
    69e8:	5f 4f       	sbci	r21, 0xFF	; 255
    69ea:	04 c0       	rjmp	.+8      	; 0x69f4 <__pack_f+0xf8>
    69ec:	21 5c       	subi	r18, 0xC1	; 193
    69ee:	3f 4f       	sbci	r19, 0xFF	; 255
    69f0:	4f 4f       	sbci	r20, 0xFF	; 255
    69f2:	5f 4f       	sbci	r21, 0xFF	; 255
    69f4:	80 e0       	ldi	r24, 0x00	; 0
    69f6:	90 e0       	ldi	r25, 0x00	; 0
    69f8:	20 30       	cpi	r18, 0x00	; 0
    69fa:	60 e0       	ldi	r22, 0x00	; 0
    69fc:	36 07       	cpc	r19, r22
    69fe:	60 e0       	ldi	r22, 0x00	; 0
    6a00:	46 07       	cpc	r20, r22
    6a02:	60 e4       	ldi	r22, 0x40	; 64
    6a04:	56 07       	cpc	r21, r22
    6a06:	10 f0       	brcs	.+4      	; 0x6a0c <__pack_f+0x110>
    6a08:	81 e0       	ldi	r24, 0x01	; 1
    6a0a:	90 e0       	ldi	r25, 0x00	; 0
    6a0c:	fc 01       	movw	r30, r24
    6a0e:	23 c0       	rjmp	.+70     	; 0x6a56 <__pack_f+0x15a>
    6a10:	80 38       	cpi	r24, 0x80	; 128
    6a12:	91 05       	cpc	r25, r1
    6a14:	44 f5       	brge	.+80     	; 0x6a66 <__pack_f+0x16a>
    6a16:	fc 01       	movw	r30, r24
    6a18:	e1 58       	subi	r30, 0x81	; 129
    6a1a:	ff 4f       	sbci	r31, 0xFF	; 255
    6a1c:	da 01       	movw	r26, r20
    6a1e:	c9 01       	movw	r24, r18
    6a20:	8f 77       	andi	r24, 0x7F	; 127
    6a22:	90 70       	andi	r25, 0x00	; 0
    6a24:	a0 70       	andi	r26, 0x00	; 0
    6a26:	b0 70       	andi	r27, 0x00	; 0
    6a28:	80 34       	cpi	r24, 0x40	; 64
    6a2a:	91 05       	cpc	r25, r1
    6a2c:	a1 05       	cpc	r26, r1
    6a2e:	b1 05       	cpc	r27, r1
    6a30:	39 f4       	brne	.+14     	; 0x6a40 <__pack_f+0x144>
    6a32:	27 ff       	sbrs	r18, 7
    6a34:	09 c0       	rjmp	.+18     	; 0x6a48 <__pack_f+0x14c>
    6a36:	20 5c       	subi	r18, 0xC0	; 192
    6a38:	3f 4f       	sbci	r19, 0xFF	; 255
    6a3a:	4f 4f       	sbci	r20, 0xFF	; 255
    6a3c:	5f 4f       	sbci	r21, 0xFF	; 255
    6a3e:	04 c0       	rjmp	.+8      	; 0x6a48 <__pack_f+0x14c>
    6a40:	21 5c       	subi	r18, 0xC1	; 193
    6a42:	3f 4f       	sbci	r19, 0xFF	; 255
    6a44:	4f 4f       	sbci	r20, 0xFF	; 255
    6a46:	5f 4f       	sbci	r21, 0xFF	; 255
    6a48:	57 ff       	sbrs	r21, 7
    6a4a:	05 c0       	rjmp	.+10     	; 0x6a56 <__pack_f+0x15a>
    6a4c:	56 95       	lsr	r21
    6a4e:	47 95       	ror	r20
    6a50:	37 95       	ror	r19
    6a52:	27 95       	ror	r18
    6a54:	31 96       	adiw	r30, 0x01	; 1
    6a56:	87 e0       	ldi	r24, 0x07	; 7
    6a58:	56 95       	lsr	r21
    6a5a:	47 95       	ror	r20
    6a5c:	37 95       	ror	r19
    6a5e:	27 95       	ror	r18
    6a60:	8a 95       	dec	r24
    6a62:	d1 f7       	brne	.-12     	; 0x6a58 <__pack_f+0x15c>
    6a64:	06 c0       	rjmp	.+12     	; 0x6a72 <__pack_f+0x176>
    6a66:	20 e0       	ldi	r18, 0x00	; 0
    6a68:	30 e0       	ldi	r19, 0x00	; 0
    6a6a:	40 e0       	ldi	r20, 0x00	; 0
    6a6c:	50 e0       	ldi	r21, 0x00	; 0
    6a6e:	ef ef       	ldi	r30, 0xFF	; 255
    6a70:	f0 e0       	ldi	r31, 0x00	; 0
    6a72:	e2 2e       	mov	r14, r18
    6a74:	f3 2e       	mov	r15, r19
    6a76:	94 2f       	mov	r25, r20
    6a78:	9f 77       	andi	r25, 0x7F	; 127
    6a7a:	80 2f       	mov	r24, r16
    6a7c:	80 78       	andi	r24, 0x80	; 128
    6a7e:	89 2b       	or	r24, r25
    6a80:	9e 2f       	mov	r25, r30
    6a82:	97 95       	ror	r25
    6a84:	99 27       	eor	r25, r25
    6a86:	97 95       	ror	r25
    6a88:	8f 77       	andi	r24, 0x7F	; 127
    6a8a:	08 2f       	mov	r16, r24
    6a8c:	09 2b       	or	r16, r25
    6a8e:	9e 2f       	mov	r25, r30
    6a90:	96 95       	lsr	r25
    6a92:	81 2f       	mov	r24, r17
    6a94:	80 78       	andi	r24, 0x80	; 128
    6a96:	89 2b       	or	r24, r25
    6a98:	97 94       	ror	r9
    6a9a:	99 24       	eor	r9, r9
    6a9c:	97 94       	ror	r9
    6a9e:	8f 77       	andi	r24, 0x7F	; 127
    6aa0:	18 2f       	mov	r17, r24
    6aa2:	19 29       	or	r17, r9
    6aa4:	c8 01       	movw	r24, r16
    6aa6:	b7 01       	movw	r22, r14
    6aa8:	1f 91       	pop	r17
    6aaa:	0f 91       	pop	r16
    6aac:	ff 90       	pop	r15
    6aae:	ef 90       	pop	r14
    6ab0:	df 90       	pop	r13
    6ab2:	cf 90       	pop	r12
    6ab4:	bf 90       	pop	r11
    6ab6:	af 90       	pop	r10
    6ab8:	9f 90       	pop	r9
    6aba:	08 95       	ret

00006abc <__unpack_f>:
    6abc:	cf 93       	push	r28
    6abe:	df 93       	push	r29
    6ac0:	fc 01       	movw	r30, r24
    6ac2:	db 01       	movw	r26, r22
    6ac4:	20 81       	ld	r18, Z
    6ac6:	31 81       	ldd	r19, Z+1	; 0x01
    6ac8:	92 81       	ldd	r25, Z+2	; 0x02
    6aca:	49 2f       	mov	r20, r25
    6acc:	4f 77       	andi	r20, 0x7F	; 127
    6ace:	50 e0       	ldi	r21, 0x00	; 0
    6ad0:	99 1f       	adc	r25, r25
    6ad2:	99 27       	eor	r25, r25
    6ad4:	99 1f       	adc	r25, r25
    6ad6:	83 81       	ldd	r24, Z+3	; 0x03
    6ad8:	e8 2f       	mov	r30, r24
    6ada:	ee 0f       	add	r30, r30
    6adc:	e9 2b       	or	r30, r25
    6ade:	6e 2f       	mov	r22, r30
    6ae0:	70 e0       	ldi	r23, 0x00	; 0
    6ae2:	88 1f       	adc	r24, r24
    6ae4:	88 27       	eor	r24, r24
    6ae6:	88 1f       	adc	r24, r24
    6ae8:	ed 01       	movw	r28, r26
    6aea:	89 83       	std	Y+1, r24	; 0x01
    6aec:	ee 23       	and	r30, r30
    6aee:	71 f5       	brne	.+92     	; 0x6b4c <__unpack_f+0x90>
    6af0:	21 15       	cp	r18, r1
    6af2:	31 05       	cpc	r19, r1
    6af4:	41 05       	cpc	r20, r1
    6af6:	51 05       	cpc	r21, r1
    6af8:	11 f4       	brne	.+4      	; 0x6afe <__unpack_f+0x42>
    6afa:	82 e0       	ldi	r24, 0x02	; 2
    6afc:	2f c0       	rjmp	.+94     	; 0x6b5c <__unpack_f+0xa0>
    6afe:	6e 57       	subi	r22, 0x7E	; 126
    6b00:	70 40       	sbci	r23, 0x00	; 0
    6b02:	fd 01       	movw	r30, r26
    6b04:	73 83       	std	Z+3, r23	; 0x03
    6b06:	62 83       	std	Z+2, r22	; 0x02
    6b08:	67 e0       	ldi	r22, 0x07	; 7
    6b0a:	22 0f       	add	r18, r18
    6b0c:	33 1f       	adc	r19, r19
    6b0e:	44 1f       	adc	r20, r20
    6b10:	55 1f       	adc	r21, r21
    6b12:	6a 95       	dec	r22
    6b14:	d1 f7       	brne	.-12     	; 0x6b0a <__unpack_f+0x4e>
    6b16:	83 e0       	ldi	r24, 0x03	; 3
    6b18:	8c 93       	st	X, r24
    6b1a:	0a c0       	rjmp	.+20     	; 0x6b30 <__unpack_f+0x74>
    6b1c:	22 0f       	add	r18, r18
    6b1e:	33 1f       	adc	r19, r19
    6b20:	44 1f       	adc	r20, r20
    6b22:	55 1f       	adc	r21, r21
    6b24:	ed 01       	movw	r28, r26
    6b26:	8a 81       	ldd	r24, Y+2	; 0x02
    6b28:	9b 81       	ldd	r25, Y+3	; 0x03
    6b2a:	01 97       	sbiw	r24, 0x01	; 1
    6b2c:	9b 83       	std	Y+3, r25	; 0x03
    6b2e:	8a 83       	std	Y+2, r24	; 0x02
    6b30:	20 30       	cpi	r18, 0x00	; 0
    6b32:	e0 e0       	ldi	r30, 0x00	; 0
    6b34:	3e 07       	cpc	r19, r30
    6b36:	e0 e0       	ldi	r30, 0x00	; 0
    6b38:	4e 07       	cpc	r20, r30
    6b3a:	e0 e4       	ldi	r30, 0x40	; 64
    6b3c:	5e 07       	cpc	r21, r30
    6b3e:	70 f3       	brcs	.-36     	; 0x6b1c <__unpack_f+0x60>
    6b40:	ed 01       	movw	r28, r26
    6b42:	2c 83       	std	Y+4, r18	; 0x04
    6b44:	3d 83       	std	Y+5, r19	; 0x05
    6b46:	4e 83       	std	Y+6, r20	; 0x06
    6b48:	5f 83       	std	Y+7, r21	; 0x07
    6b4a:	25 c0       	rjmp	.+74     	; 0x6b96 <__unpack_f+0xda>
    6b4c:	ef 3f       	cpi	r30, 0xFF	; 255
    6b4e:	79 f4       	brne	.+30     	; 0x6b6e <__unpack_f+0xb2>
    6b50:	21 15       	cp	r18, r1
    6b52:	31 05       	cpc	r19, r1
    6b54:	41 05       	cpc	r20, r1
    6b56:	51 05       	cpc	r21, r1
    6b58:	19 f4       	brne	.+6      	; 0x6b60 <__unpack_f+0xa4>
    6b5a:	84 e0       	ldi	r24, 0x04	; 4
    6b5c:	8c 93       	st	X, r24
    6b5e:	1b c0       	rjmp	.+54     	; 0x6b96 <__unpack_f+0xda>
    6b60:	44 ff       	sbrs	r20, 4
    6b62:	03 c0       	rjmp	.+6      	; 0x6b6a <__unpack_f+0xae>
    6b64:	81 e0       	ldi	r24, 0x01	; 1
    6b66:	8c 93       	st	X, r24
    6b68:	11 c0       	rjmp	.+34     	; 0x6b8c <__unpack_f+0xd0>
    6b6a:	1c 92       	st	X, r1
    6b6c:	0f c0       	rjmp	.+30     	; 0x6b8c <__unpack_f+0xd0>
    6b6e:	6f 57       	subi	r22, 0x7F	; 127
    6b70:	70 40       	sbci	r23, 0x00	; 0
    6b72:	ed 01       	movw	r28, r26
    6b74:	7b 83       	std	Y+3, r23	; 0x03
    6b76:	6a 83       	std	Y+2, r22	; 0x02
    6b78:	83 e0       	ldi	r24, 0x03	; 3
    6b7a:	8c 93       	st	X, r24
    6b7c:	87 e0       	ldi	r24, 0x07	; 7
    6b7e:	22 0f       	add	r18, r18
    6b80:	33 1f       	adc	r19, r19
    6b82:	44 1f       	adc	r20, r20
    6b84:	55 1f       	adc	r21, r21
    6b86:	8a 95       	dec	r24
    6b88:	d1 f7       	brne	.-12     	; 0x6b7e <__unpack_f+0xc2>
    6b8a:	50 64       	ori	r21, 0x40	; 64
    6b8c:	fd 01       	movw	r30, r26
    6b8e:	24 83       	std	Z+4, r18	; 0x04
    6b90:	35 83       	std	Z+5, r19	; 0x05
    6b92:	46 83       	std	Z+6, r20	; 0x06
    6b94:	57 83       	std	Z+7, r21	; 0x07
    6b96:	df 91       	pop	r29
    6b98:	cf 91       	pop	r28
    6b9a:	08 95       	ret

00006b9c <__mulsi3>:
    6b9c:	62 9f       	mul	r22, r18
    6b9e:	d0 01       	movw	r26, r0
    6ba0:	73 9f       	mul	r23, r19
    6ba2:	f0 01       	movw	r30, r0
    6ba4:	82 9f       	mul	r24, r18
    6ba6:	e0 0d       	add	r30, r0
    6ba8:	f1 1d       	adc	r31, r1
    6baa:	64 9f       	mul	r22, r20
    6bac:	e0 0d       	add	r30, r0
    6bae:	f1 1d       	adc	r31, r1
    6bb0:	92 9f       	mul	r25, r18
    6bb2:	f0 0d       	add	r31, r0
    6bb4:	83 9f       	mul	r24, r19
    6bb6:	f0 0d       	add	r31, r0
    6bb8:	74 9f       	mul	r23, r20
    6bba:	f0 0d       	add	r31, r0
    6bbc:	65 9f       	mul	r22, r21
    6bbe:	f0 0d       	add	r31, r0
    6bc0:	99 27       	eor	r25, r25
    6bc2:	72 9f       	mul	r23, r18
    6bc4:	b0 0d       	add	r27, r0
    6bc6:	e1 1d       	adc	r30, r1
    6bc8:	f9 1f       	adc	r31, r25
    6bca:	63 9f       	mul	r22, r19
    6bcc:	b0 0d       	add	r27, r0
    6bce:	e1 1d       	adc	r30, r1
    6bd0:	f9 1f       	adc	r31, r25
    6bd2:	bd 01       	movw	r22, r26
    6bd4:	cf 01       	movw	r24, r30
    6bd6:	11 24       	eor	r1, r1
    6bd8:	08 95       	ret

00006bda <__udivmodhi4>:
    6bda:	aa 1b       	sub	r26, r26
    6bdc:	bb 1b       	sub	r27, r27
    6bde:	51 e1       	ldi	r21, 0x11	; 17
    6be0:	07 c0       	rjmp	.+14     	; 0x6bf0 <__udivmodhi4_ep>

00006be2 <__udivmodhi4_loop>:
    6be2:	aa 1f       	adc	r26, r26
    6be4:	bb 1f       	adc	r27, r27
    6be6:	a6 17       	cp	r26, r22
    6be8:	b7 07       	cpc	r27, r23
    6bea:	10 f0       	brcs	.+4      	; 0x6bf0 <__udivmodhi4_ep>
    6bec:	a6 1b       	sub	r26, r22
    6bee:	b7 0b       	sbc	r27, r23

00006bf0 <__udivmodhi4_ep>:
    6bf0:	88 1f       	adc	r24, r24
    6bf2:	99 1f       	adc	r25, r25
    6bf4:	5a 95       	dec	r21
    6bf6:	a9 f7       	brne	.-22     	; 0x6be2 <__udivmodhi4_loop>
    6bf8:	80 95       	com	r24
    6bfa:	90 95       	com	r25
    6bfc:	bc 01       	movw	r22, r24
    6bfe:	cd 01       	movw	r24, r26
    6c00:	08 95       	ret

00006c02 <__divmodhi4>:
    6c02:	97 fb       	bst	r25, 7
    6c04:	09 2e       	mov	r0, r25
    6c06:	07 26       	eor	r0, r23
    6c08:	0a d0       	rcall	.+20     	; 0x6c1e <__divmodhi4_neg1>
    6c0a:	77 fd       	sbrc	r23, 7
    6c0c:	04 d0       	rcall	.+8      	; 0x6c16 <__divmodhi4_neg2>
    6c0e:	e5 df       	rcall	.-54     	; 0x6bda <__udivmodhi4>
    6c10:	06 d0       	rcall	.+12     	; 0x6c1e <__divmodhi4_neg1>
    6c12:	00 20       	and	r0, r0
    6c14:	1a f4       	brpl	.+6      	; 0x6c1c <__divmodhi4_exit>

00006c16 <__divmodhi4_neg2>:
    6c16:	70 95       	com	r23
    6c18:	61 95       	neg	r22
    6c1a:	7f 4f       	sbci	r23, 0xFF	; 255

00006c1c <__divmodhi4_exit>:
    6c1c:	08 95       	ret

00006c1e <__divmodhi4_neg1>:
    6c1e:	f6 f7       	brtc	.-4      	; 0x6c1c <__divmodhi4_exit>
    6c20:	90 95       	com	r25
    6c22:	81 95       	neg	r24
    6c24:	9f 4f       	sbci	r25, 0xFF	; 255
    6c26:	08 95       	ret

00006c28 <__divmodsi4>:
    6c28:	97 fb       	bst	r25, 7
    6c2a:	09 2e       	mov	r0, r25
    6c2c:	05 26       	eor	r0, r21
    6c2e:	0e d0       	rcall	.+28     	; 0x6c4c <__divmodsi4_neg1>
    6c30:	57 fd       	sbrc	r21, 7
    6c32:	04 d0       	rcall	.+8      	; 0x6c3c <__divmodsi4_neg2>
    6c34:	14 d0       	rcall	.+40     	; 0x6c5e <__udivmodsi4>
    6c36:	0a d0       	rcall	.+20     	; 0x6c4c <__divmodsi4_neg1>
    6c38:	00 1c       	adc	r0, r0
    6c3a:	38 f4       	brcc	.+14     	; 0x6c4a <__divmodsi4_exit>

00006c3c <__divmodsi4_neg2>:
    6c3c:	50 95       	com	r21
    6c3e:	40 95       	com	r20
    6c40:	30 95       	com	r19
    6c42:	21 95       	neg	r18
    6c44:	3f 4f       	sbci	r19, 0xFF	; 255
    6c46:	4f 4f       	sbci	r20, 0xFF	; 255
    6c48:	5f 4f       	sbci	r21, 0xFF	; 255

00006c4a <__divmodsi4_exit>:
    6c4a:	08 95       	ret

00006c4c <__divmodsi4_neg1>:
    6c4c:	f6 f7       	brtc	.-4      	; 0x6c4a <__divmodsi4_exit>
    6c4e:	90 95       	com	r25
    6c50:	80 95       	com	r24
    6c52:	70 95       	com	r23
    6c54:	61 95       	neg	r22
    6c56:	7f 4f       	sbci	r23, 0xFF	; 255
    6c58:	8f 4f       	sbci	r24, 0xFF	; 255
    6c5a:	9f 4f       	sbci	r25, 0xFF	; 255
    6c5c:	08 95       	ret

00006c5e <__udivmodsi4>:
    6c5e:	a1 e2       	ldi	r26, 0x21	; 33
    6c60:	1a 2e       	mov	r1, r26
    6c62:	aa 1b       	sub	r26, r26
    6c64:	bb 1b       	sub	r27, r27
    6c66:	fd 01       	movw	r30, r26
    6c68:	0d c0       	rjmp	.+26     	; 0x6c84 <__udivmodsi4_ep>

00006c6a <__udivmodsi4_loop>:
    6c6a:	aa 1f       	adc	r26, r26
    6c6c:	bb 1f       	adc	r27, r27
    6c6e:	ee 1f       	adc	r30, r30
    6c70:	ff 1f       	adc	r31, r31
    6c72:	a2 17       	cp	r26, r18
    6c74:	b3 07       	cpc	r27, r19
    6c76:	e4 07       	cpc	r30, r20
    6c78:	f5 07       	cpc	r31, r21
    6c7a:	20 f0       	brcs	.+8      	; 0x6c84 <__udivmodsi4_ep>
    6c7c:	a2 1b       	sub	r26, r18
    6c7e:	b3 0b       	sbc	r27, r19
    6c80:	e4 0b       	sbc	r30, r20
    6c82:	f5 0b       	sbc	r31, r21

00006c84 <__udivmodsi4_ep>:
    6c84:	66 1f       	adc	r22, r22
    6c86:	77 1f       	adc	r23, r23
    6c88:	88 1f       	adc	r24, r24
    6c8a:	99 1f       	adc	r25, r25
    6c8c:	1a 94       	dec	r1
    6c8e:	69 f7       	brne	.-38     	; 0x6c6a <__udivmodsi4_loop>
    6c90:	60 95       	com	r22
    6c92:	70 95       	com	r23
    6c94:	80 95       	com	r24
    6c96:	90 95       	com	r25
    6c98:	9b 01       	movw	r18, r22
    6c9a:	ac 01       	movw	r20, r24
    6c9c:	bd 01       	movw	r22, r26
    6c9e:	cf 01       	movw	r24, r30
    6ca0:	08 95       	ret

00006ca2 <__prologue_saves__>:
    6ca2:	2f 92       	push	r2
    6ca4:	3f 92       	push	r3
    6ca6:	4f 92       	push	r4
    6ca8:	5f 92       	push	r5
    6caa:	6f 92       	push	r6
    6cac:	7f 92       	push	r7
    6cae:	8f 92       	push	r8
    6cb0:	9f 92       	push	r9
    6cb2:	af 92       	push	r10
    6cb4:	bf 92       	push	r11
    6cb6:	cf 92       	push	r12
    6cb8:	df 92       	push	r13
    6cba:	ef 92       	push	r14
    6cbc:	ff 92       	push	r15
    6cbe:	0f 93       	push	r16
    6cc0:	1f 93       	push	r17
    6cc2:	cf 93       	push	r28
    6cc4:	df 93       	push	r29
    6cc6:	cd b7       	in	r28, 0x3d	; 61
    6cc8:	de b7       	in	r29, 0x3e	; 62
    6cca:	ca 1b       	sub	r28, r26
    6ccc:	db 0b       	sbc	r29, r27
    6cce:	0f b6       	in	r0, 0x3f	; 63
    6cd0:	f8 94       	cli
    6cd2:	de bf       	out	0x3e, r29	; 62
    6cd4:	0f be       	out	0x3f, r0	; 63
    6cd6:	cd bf       	out	0x3d, r28	; 61
    6cd8:	19 94       	eijmp

00006cda <__epilogue_restores__>:
    6cda:	2a 88       	ldd	r2, Y+18	; 0x12
    6cdc:	39 88       	ldd	r3, Y+17	; 0x11
    6cde:	48 88       	ldd	r4, Y+16	; 0x10
    6ce0:	5f 84       	ldd	r5, Y+15	; 0x0f
    6ce2:	6e 84       	ldd	r6, Y+14	; 0x0e
    6ce4:	7d 84       	ldd	r7, Y+13	; 0x0d
    6ce6:	8c 84       	ldd	r8, Y+12	; 0x0c
    6ce8:	9b 84       	ldd	r9, Y+11	; 0x0b
    6cea:	aa 84       	ldd	r10, Y+10	; 0x0a
    6cec:	b9 84       	ldd	r11, Y+9	; 0x09
    6cee:	c8 84       	ldd	r12, Y+8	; 0x08
    6cf0:	df 80       	ldd	r13, Y+7	; 0x07
    6cf2:	ee 80       	ldd	r14, Y+6	; 0x06
    6cf4:	fd 80       	ldd	r15, Y+5	; 0x05
    6cf6:	0c 81       	ldd	r16, Y+4	; 0x04
    6cf8:	1b 81       	ldd	r17, Y+3	; 0x03
    6cfa:	aa 81       	ldd	r26, Y+2	; 0x02
    6cfc:	b9 81       	ldd	r27, Y+1	; 0x01
    6cfe:	ce 0f       	add	r28, r30
    6d00:	d1 1d       	adc	r29, r1
    6d02:	0f b6       	in	r0, 0x3f	; 63
    6d04:	f8 94       	cli
    6d06:	de bf       	out	0x3e, r29	; 62
    6d08:	0f be       	out	0x3f, r0	; 63
    6d0a:	cd bf       	out	0x3d, r28	; 61
    6d0c:	ed 01       	movw	r28, r26
    6d0e:	08 95       	ret

00006d10 <do_rand>:
    6d10:	af 92       	push	r10
    6d12:	bf 92       	push	r11
    6d14:	cf 92       	push	r12
    6d16:	df 92       	push	r13
    6d18:	ef 92       	push	r14
    6d1a:	ff 92       	push	r15
    6d1c:	0f 93       	push	r16
    6d1e:	1f 93       	push	r17
    6d20:	cf 93       	push	r28
    6d22:	df 93       	push	r29
    6d24:	ec 01       	movw	r28, r24
    6d26:	68 81       	ld	r22, Y
    6d28:	79 81       	ldd	r23, Y+1	; 0x01
    6d2a:	8a 81       	ldd	r24, Y+2	; 0x02
    6d2c:	9b 81       	ldd	r25, Y+3	; 0x03
    6d2e:	61 15       	cp	r22, r1
    6d30:	71 05       	cpc	r23, r1
    6d32:	81 05       	cpc	r24, r1
    6d34:	91 05       	cpc	r25, r1
    6d36:	21 f4       	brne	.+8      	; 0x6d40 <do_rand+0x30>
    6d38:	64 e2       	ldi	r22, 0x24	; 36
    6d3a:	79 ed       	ldi	r23, 0xD9	; 217
    6d3c:	8b e5       	ldi	r24, 0x5B	; 91
    6d3e:	97 e0       	ldi	r25, 0x07	; 7
    6d40:	2d e1       	ldi	r18, 0x1D	; 29
    6d42:	33 ef       	ldi	r19, 0xF3	; 243
    6d44:	41 e0       	ldi	r20, 0x01	; 1
    6d46:	50 e0       	ldi	r21, 0x00	; 0
    6d48:	0e 94 14 36 	call	0x6c28	; 0x6c28 <__divmodsi4>
    6d4c:	79 01       	movw	r14, r18
    6d4e:	8a 01       	movw	r16, r20
    6d50:	27 ea       	ldi	r18, 0xA7	; 167
    6d52:	31 e4       	ldi	r19, 0x41	; 65
    6d54:	40 e0       	ldi	r20, 0x00	; 0
    6d56:	50 e0       	ldi	r21, 0x00	; 0
    6d58:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    6d5c:	5b 01       	movw	r10, r22
    6d5e:	6c 01       	movw	r12, r24
    6d60:	c8 01       	movw	r24, r16
    6d62:	b7 01       	movw	r22, r14
    6d64:	2c ee       	ldi	r18, 0xEC	; 236
    6d66:	34 ef       	ldi	r19, 0xF4	; 244
    6d68:	4f ef       	ldi	r20, 0xFF	; 255
    6d6a:	5f ef       	ldi	r21, 0xFF	; 255
    6d6c:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <__mulsi3>
    6d70:	6a 0d       	add	r22, r10
    6d72:	7b 1d       	adc	r23, r11
    6d74:	8c 1d       	adc	r24, r12
    6d76:	9d 1d       	adc	r25, r13
    6d78:	97 ff       	sbrs	r25, 7
    6d7a:	04 c0       	rjmp	.+8      	; 0x6d84 <do_rand+0x74>
    6d7c:	61 50       	subi	r22, 0x01	; 1
    6d7e:	70 40       	sbci	r23, 0x00	; 0
    6d80:	80 40       	sbci	r24, 0x00	; 0
    6d82:	90 48       	sbci	r25, 0x80	; 128
    6d84:	68 83       	st	Y, r22
    6d86:	79 83       	std	Y+1, r23	; 0x01
    6d88:	8a 83       	std	Y+2, r24	; 0x02
    6d8a:	9b 83       	std	Y+3, r25	; 0x03
    6d8c:	7f 77       	andi	r23, 0x7F	; 127
    6d8e:	cb 01       	movw	r24, r22
    6d90:	df 91       	pop	r29
    6d92:	cf 91       	pop	r28
    6d94:	1f 91       	pop	r17
    6d96:	0f 91       	pop	r16
    6d98:	ff 90       	pop	r15
    6d9a:	ef 90       	pop	r14
    6d9c:	df 90       	pop	r13
    6d9e:	cf 90       	pop	r12
    6da0:	bf 90       	pop	r11
    6da2:	af 90       	pop	r10
    6da4:	08 95       	ret

00006da6 <rand_r>:
    6da6:	0e 94 88 36 	call	0x6d10	; 0x6d10 <do_rand>
    6daa:	08 95       	ret

00006dac <rand>:
    6dac:	87 ee       	ldi	r24, 0xE7	; 231
    6dae:	9d e0       	ldi	r25, 0x0D	; 13
    6db0:	0e 94 88 36 	call	0x6d10	; 0x6d10 <do_rand>
    6db4:	08 95       	ret

00006db6 <srand>:
    6db6:	a0 e0       	ldi	r26, 0x00	; 0
    6db8:	b0 e0       	ldi	r27, 0x00	; 0
    6dba:	80 93 e7 0d 	sts	0x0DE7, r24
    6dbe:	90 93 e8 0d 	sts	0x0DE8, r25
    6dc2:	a0 93 e9 0d 	sts	0x0DE9, r26
    6dc6:	b0 93 ea 0d 	sts	0x0DEA, r27
    6dca:	08 95       	ret

00006dcc <memcpy>:
    6dcc:	fb 01       	movw	r30, r22
    6dce:	dc 01       	movw	r26, r24
    6dd0:	02 c0       	rjmp	.+4      	; 0x6dd6 <memcpy+0xa>
    6dd2:	01 90       	ld	r0, Z+
    6dd4:	0d 92       	st	X+, r0
    6dd6:	41 50       	subi	r20, 0x01	; 1
    6dd8:	50 40       	sbci	r21, 0x00	; 0
    6dda:	d8 f7       	brcc	.-10     	; 0x6dd2 <memcpy+0x6>
    6ddc:	08 95       	ret

00006dde <memset>:
    6dde:	dc 01       	movw	r26, r24
    6de0:	01 c0       	rjmp	.+2      	; 0x6de4 <memset+0x6>
    6de2:	6d 93       	st	X+, r22
    6de4:	41 50       	subi	r20, 0x01	; 1
    6de6:	50 40       	sbci	r21, 0x00	; 0
    6de8:	e0 f7       	brcc	.-8      	; 0x6de2 <memset+0x4>
    6dea:	08 95       	ret
    6dec:	f5 d0       	rcall	.+490    	; 0x6fd8 <__fp_pscA>
    6dee:	58 f0       	brcs	.+22     	; 0x6e06 <memset+0x28>
    6df0:	80 e8       	ldi	r24, 0x80	; 128
    6df2:	91 e0       	ldi	r25, 0x01	; 1
    6df4:	09 f4       	brne	.+2      	; 0x6df8 <memset+0x1a>
    6df6:	9e ef       	ldi	r25, 0xFE	; 254
    6df8:	f6 d0       	rcall	.+492    	; 0x6fe6 <__fp_pscB>
    6dfa:	28 f0       	brcs	.+10     	; 0x6e06 <memset+0x28>
    6dfc:	40 e8       	ldi	r20, 0x80	; 128
    6dfe:	51 e0       	ldi	r21, 0x01	; 1
    6e00:	59 f4       	brne	.+22     	; 0x6e18 <atan2+0xe>
    6e02:	5e ef       	ldi	r21, 0xFE	; 254
    6e04:	09 c0       	rjmp	.+18     	; 0x6e18 <atan2+0xe>
    6e06:	c0 c0       	rjmp	.+384    	; 0x6f88 <__fp_nan>
    6e08:	28 c1       	rjmp	.+592    	; 0x705a <__fp_zero>

00006e0a <atan2>:
    6e0a:	e9 2f       	mov	r30, r25
    6e0c:	e0 78       	andi	r30, 0x80	; 128
    6e0e:	03 d1       	rcall	.+518    	; 0x7016 <__fp_split3>
    6e10:	68 f3       	brcs	.-38     	; 0x6dec <memset+0xe>
    6e12:	09 2e       	mov	r0, r25
    6e14:	05 2a       	or	r0, r21
    6e16:	c1 f3       	breq	.-16     	; 0x6e08 <memset+0x2a>
    6e18:	26 17       	cp	r18, r22
    6e1a:	37 07       	cpc	r19, r23
    6e1c:	48 07       	cpc	r20, r24
    6e1e:	59 07       	cpc	r21, r25
    6e20:	38 f0       	brcs	.+14     	; 0x6e30 <atan2+0x26>
    6e22:	0e 2e       	mov	r0, r30
    6e24:	07 f8       	bld	r0, 7
    6e26:	e0 25       	eor	r30, r0
    6e28:	69 f0       	breq	.+26     	; 0x6e44 <atan2+0x3a>
    6e2a:	e0 25       	eor	r30, r0
    6e2c:	e0 64       	ori	r30, 0x40	; 64
    6e2e:	0a c0       	rjmp	.+20     	; 0x6e44 <atan2+0x3a>
    6e30:	ef 63       	ori	r30, 0x3F	; 63
    6e32:	07 f8       	bld	r0, 7
    6e34:	00 94       	com	r0
    6e36:	07 fa       	bst	r0, 7
    6e38:	db 01       	movw	r26, r22
    6e3a:	b9 01       	movw	r22, r18
    6e3c:	9d 01       	movw	r18, r26
    6e3e:	dc 01       	movw	r26, r24
    6e40:	ca 01       	movw	r24, r20
    6e42:	ad 01       	movw	r20, r26
    6e44:	ef 93       	push	r30
    6e46:	41 d0       	rcall	.+130    	; 0x6eca <__divsf3_pse>
    6e48:	d5 d0       	rcall	.+426    	; 0x6ff4 <__fp_round>
    6e4a:	0a d0       	rcall	.+20     	; 0x6e60 <atan>
    6e4c:	5f 91       	pop	r21
    6e4e:	55 23       	and	r21, r21
    6e50:	31 f0       	breq	.+12     	; 0x6e5e <atan2+0x54>
    6e52:	2b ed       	ldi	r18, 0xDB	; 219
    6e54:	3f e0       	ldi	r19, 0x0F	; 15
    6e56:	49 e4       	ldi	r20, 0x49	; 73
    6e58:	50 fd       	sbrc	r21, 0
    6e5a:	49 ec       	ldi	r20, 0xC9	; 201
    6e5c:	7c c1       	rjmp	.+760    	; 0x7156 <__addsf3>
    6e5e:	08 95       	ret

00006e60 <atan>:
    6e60:	df 93       	push	r29
    6e62:	dd 27       	eor	r29, r29
    6e64:	b9 2f       	mov	r27, r25
    6e66:	bf 77       	andi	r27, 0x7F	; 127
    6e68:	40 e8       	ldi	r20, 0x80	; 128
    6e6a:	5f e3       	ldi	r21, 0x3F	; 63
    6e6c:	16 16       	cp	r1, r22
    6e6e:	17 06       	cpc	r1, r23
    6e70:	48 07       	cpc	r20, r24
    6e72:	5b 07       	cpc	r21, r27
    6e74:	10 f4       	brcc	.+4      	; 0x6e7a <atan+0x1a>
    6e76:	d9 2f       	mov	r29, r25
    6e78:	f7 d0       	rcall	.+494    	; 0x7068 <inverse>
    6e7a:	9f 93       	push	r25
    6e7c:	8f 93       	push	r24
    6e7e:	7f 93       	push	r23
    6e80:	6f 93       	push	r22
    6e82:	5a d1       	rcall	.+692    	; 0x7138 <square>
    6e84:	e2 e7       	ldi	r30, 0x72	; 114
    6e86:	f1 e0       	ldi	r31, 0x01	; 1
    6e88:	82 d0       	rcall	.+260    	; 0x6f8e <__fp_powser>
    6e8a:	b4 d0       	rcall	.+360    	; 0x6ff4 <__fp_round>
    6e8c:	2f 91       	pop	r18
    6e8e:	3f 91       	pop	r19
    6e90:	4f 91       	pop	r20
    6e92:	5f 91       	pop	r21
    6e94:	fa d0       	rcall	.+500    	; 0x708a <__mulsf3x>
    6e96:	dd 23       	and	r29, r29
    6e98:	49 f0       	breq	.+18     	; 0x6eac <atan+0x4c>
    6e9a:	90 58       	subi	r25, 0x80	; 128
    6e9c:	a2 ea       	ldi	r26, 0xA2	; 162
    6e9e:	2a ed       	ldi	r18, 0xDA	; 218
    6ea0:	3f e0       	ldi	r19, 0x0F	; 15
    6ea2:	49 ec       	ldi	r20, 0xC9	; 201
    6ea4:	5f e3       	ldi	r21, 0x3F	; 63
    6ea6:	d0 78       	andi	r29, 0x80	; 128
    6ea8:	5d 27       	eor	r21, r29
    6eaa:	66 d1       	rcall	.+716    	; 0x7178 <__addsf3x>
    6eac:	df 91       	pop	r29
    6eae:	a2 c0       	rjmp	.+324    	; 0x6ff4 <__fp_round>
    6eb0:	9a d0       	rcall	.+308    	; 0x6fe6 <__fp_pscB>
    6eb2:	40 f0       	brcs	.+16     	; 0x6ec4 <atan+0x64>
    6eb4:	91 d0       	rcall	.+290    	; 0x6fd8 <__fp_pscA>
    6eb6:	30 f0       	brcs	.+12     	; 0x6ec4 <atan+0x64>
    6eb8:	21 f4       	brne	.+8      	; 0x6ec2 <atan+0x62>
    6eba:	5f 3f       	cpi	r21, 0xFF	; 255
    6ebc:	19 f0       	breq	.+6      	; 0x6ec4 <atan+0x64>
    6ebe:	5e c0       	rjmp	.+188    	; 0x6f7c <__fp_inf>
    6ec0:	51 11       	cpse	r21, r1
    6ec2:	cc c0       	rjmp	.+408    	; 0x705c <__fp_szero>
    6ec4:	61 c0       	rjmp	.+194    	; 0x6f88 <__fp_nan>

00006ec6 <__divsf3x>:
    6ec6:	a7 d0       	rcall	.+334    	; 0x7016 <__fp_split3>
    6ec8:	98 f3       	brcs	.-26     	; 0x6eb0 <atan+0x50>

00006eca <__divsf3_pse>:
    6eca:	99 23       	and	r25, r25
    6ecc:	c9 f3       	breq	.-14     	; 0x6ec0 <atan+0x60>
    6ece:	55 23       	and	r21, r21
    6ed0:	b1 f3       	breq	.-20     	; 0x6ebe <atan+0x5e>
    6ed2:	95 1b       	sub	r25, r21
    6ed4:	55 0b       	sbc	r21, r21
    6ed6:	bb 27       	eor	r27, r27
    6ed8:	aa 27       	eor	r26, r26
    6eda:	62 17       	cp	r22, r18
    6edc:	73 07       	cpc	r23, r19
    6ede:	84 07       	cpc	r24, r20
    6ee0:	38 f0       	brcs	.+14     	; 0x6ef0 <__divsf3_pse+0x26>
    6ee2:	9f 5f       	subi	r25, 0xFF	; 255
    6ee4:	5f 4f       	sbci	r21, 0xFF	; 255
    6ee6:	22 0f       	add	r18, r18
    6ee8:	33 1f       	adc	r19, r19
    6eea:	44 1f       	adc	r20, r20
    6eec:	aa 1f       	adc	r26, r26
    6eee:	a9 f3       	breq	.-22     	; 0x6eda <__divsf3_pse+0x10>
    6ef0:	33 d0       	rcall	.+102    	; 0x6f58 <__divsf3_pse+0x8e>
    6ef2:	0e 2e       	mov	r0, r30
    6ef4:	3a f0       	brmi	.+14     	; 0x6f04 <__divsf3_pse+0x3a>
    6ef6:	e0 e8       	ldi	r30, 0x80	; 128
    6ef8:	30 d0       	rcall	.+96     	; 0x6f5a <__divsf3_pse+0x90>
    6efa:	91 50       	subi	r25, 0x01	; 1
    6efc:	50 40       	sbci	r21, 0x00	; 0
    6efe:	e6 95       	lsr	r30
    6f00:	00 1c       	adc	r0, r0
    6f02:	ca f7       	brpl	.-14     	; 0x6ef6 <__divsf3_pse+0x2c>
    6f04:	29 d0       	rcall	.+82     	; 0x6f58 <__divsf3_pse+0x8e>
    6f06:	fe 2f       	mov	r31, r30
    6f08:	27 d0       	rcall	.+78     	; 0x6f58 <__divsf3_pse+0x8e>
    6f0a:	66 0f       	add	r22, r22
    6f0c:	77 1f       	adc	r23, r23
    6f0e:	88 1f       	adc	r24, r24
    6f10:	bb 1f       	adc	r27, r27
    6f12:	26 17       	cp	r18, r22
    6f14:	37 07       	cpc	r19, r23
    6f16:	48 07       	cpc	r20, r24
    6f18:	ab 07       	cpc	r26, r27
    6f1a:	b0 e8       	ldi	r27, 0x80	; 128
    6f1c:	09 f0       	breq	.+2      	; 0x6f20 <__divsf3_pse+0x56>
    6f1e:	bb 0b       	sbc	r27, r27
    6f20:	80 2d       	mov	r24, r0
    6f22:	bf 01       	movw	r22, r30
    6f24:	ff 27       	eor	r31, r31
    6f26:	93 58       	subi	r25, 0x83	; 131
    6f28:	5f 4f       	sbci	r21, 0xFF	; 255
    6f2a:	2a f0       	brmi	.+10     	; 0x6f36 <__divsf3_pse+0x6c>
    6f2c:	9e 3f       	cpi	r25, 0xFE	; 254
    6f2e:	51 05       	cpc	r21, r1
    6f30:	68 f0       	brcs	.+26     	; 0x6f4c <__divsf3_pse+0x82>
    6f32:	24 c0       	rjmp	.+72     	; 0x6f7c <__fp_inf>
    6f34:	93 c0       	rjmp	.+294    	; 0x705c <__fp_szero>
    6f36:	5f 3f       	cpi	r21, 0xFF	; 255
    6f38:	ec f3       	brlt	.-6      	; 0x6f34 <__divsf3_pse+0x6a>
    6f3a:	98 3e       	cpi	r25, 0xE8	; 232
    6f3c:	dc f3       	brlt	.-10     	; 0x6f34 <__divsf3_pse+0x6a>
    6f3e:	86 95       	lsr	r24
    6f40:	77 95       	ror	r23
    6f42:	67 95       	ror	r22
    6f44:	b7 95       	ror	r27
    6f46:	f7 95       	ror	r31
    6f48:	9f 5f       	subi	r25, 0xFF	; 255
    6f4a:	c9 f7       	brne	.-14     	; 0x6f3e <__divsf3_pse+0x74>
    6f4c:	88 0f       	add	r24, r24
    6f4e:	91 1d       	adc	r25, r1
    6f50:	96 95       	lsr	r25
    6f52:	87 95       	ror	r24
    6f54:	97 f9       	bld	r25, 7
    6f56:	08 95       	ret
    6f58:	e1 e0       	ldi	r30, 0x01	; 1
    6f5a:	66 0f       	add	r22, r22
    6f5c:	77 1f       	adc	r23, r23
    6f5e:	88 1f       	adc	r24, r24
    6f60:	bb 1f       	adc	r27, r27
    6f62:	62 17       	cp	r22, r18
    6f64:	73 07       	cpc	r23, r19
    6f66:	84 07       	cpc	r24, r20
    6f68:	ba 07       	cpc	r27, r26
    6f6a:	20 f0       	brcs	.+8      	; 0x6f74 <__divsf3_pse+0xaa>
    6f6c:	62 1b       	sub	r22, r18
    6f6e:	73 0b       	sbc	r23, r19
    6f70:	84 0b       	sbc	r24, r20
    6f72:	ba 0b       	sbc	r27, r26
    6f74:	ee 1f       	adc	r30, r30
    6f76:	88 f7       	brcc	.-30     	; 0x6f5a <__divsf3_pse+0x90>
    6f78:	e0 95       	com	r30
    6f7a:	08 95       	ret

00006f7c <__fp_inf>:
    6f7c:	97 f9       	bld	r25, 7
    6f7e:	9f 67       	ori	r25, 0x7F	; 127
    6f80:	80 e8       	ldi	r24, 0x80	; 128
    6f82:	70 e0       	ldi	r23, 0x00	; 0
    6f84:	60 e0       	ldi	r22, 0x00	; 0
    6f86:	08 95       	ret

00006f88 <__fp_nan>:
    6f88:	9f ef       	ldi	r25, 0xFF	; 255
    6f8a:	80 ec       	ldi	r24, 0xC0	; 192
    6f8c:	08 95       	ret

00006f8e <__fp_powser>:
    6f8e:	df 93       	push	r29
    6f90:	cf 93       	push	r28
    6f92:	1f 93       	push	r17
    6f94:	0f 93       	push	r16
    6f96:	ff 92       	push	r15
    6f98:	ef 92       	push	r14
    6f9a:	df 92       	push	r13
    6f9c:	7b 01       	movw	r14, r22
    6f9e:	8c 01       	movw	r16, r24
    6fa0:	68 94       	set
    6fa2:	05 c0       	rjmp	.+10     	; 0x6fae <__fp_powser+0x20>
    6fa4:	da 2e       	mov	r13, r26
    6fa6:	ef 01       	movw	r28, r30
    6fa8:	70 d0       	rcall	.+224    	; 0x708a <__mulsf3x>
    6faa:	fe 01       	movw	r30, r28
    6fac:	e8 94       	clt
    6fae:	a5 91       	lpm	r26, Z+
    6fb0:	25 91       	lpm	r18, Z+
    6fb2:	35 91       	lpm	r19, Z+
    6fb4:	45 91       	lpm	r20, Z+
    6fb6:	55 91       	lpm	r21, Z+
    6fb8:	ae f3       	brts	.-22     	; 0x6fa4 <__fp_powser+0x16>
    6fba:	ef 01       	movw	r28, r30
    6fbc:	dd d0       	rcall	.+442    	; 0x7178 <__addsf3x>
    6fbe:	fe 01       	movw	r30, r28
    6fc0:	97 01       	movw	r18, r14
    6fc2:	a8 01       	movw	r20, r16
    6fc4:	da 94       	dec	r13
    6fc6:	79 f7       	brne	.-34     	; 0x6fa6 <__fp_powser+0x18>
    6fc8:	df 90       	pop	r13
    6fca:	ef 90       	pop	r14
    6fcc:	ff 90       	pop	r15
    6fce:	0f 91       	pop	r16
    6fd0:	1f 91       	pop	r17
    6fd2:	cf 91       	pop	r28
    6fd4:	df 91       	pop	r29
    6fd6:	08 95       	ret

00006fd8 <__fp_pscA>:
    6fd8:	00 24       	eor	r0, r0
    6fda:	0a 94       	dec	r0
    6fdc:	16 16       	cp	r1, r22
    6fde:	17 06       	cpc	r1, r23
    6fe0:	18 06       	cpc	r1, r24
    6fe2:	09 06       	cpc	r0, r25
    6fe4:	08 95       	ret

00006fe6 <__fp_pscB>:
    6fe6:	00 24       	eor	r0, r0
    6fe8:	0a 94       	dec	r0
    6fea:	12 16       	cp	r1, r18
    6fec:	13 06       	cpc	r1, r19
    6fee:	14 06       	cpc	r1, r20
    6ff0:	05 06       	cpc	r0, r21
    6ff2:	08 95       	ret

00006ff4 <__fp_round>:
    6ff4:	09 2e       	mov	r0, r25
    6ff6:	03 94       	inc	r0
    6ff8:	00 0c       	add	r0, r0
    6ffa:	11 f4       	brne	.+4      	; 0x7000 <__fp_round+0xc>
    6ffc:	88 23       	and	r24, r24
    6ffe:	52 f0       	brmi	.+20     	; 0x7014 <__fp_round+0x20>
    7000:	bb 0f       	add	r27, r27
    7002:	40 f4       	brcc	.+16     	; 0x7014 <__fp_round+0x20>
    7004:	bf 2b       	or	r27, r31
    7006:	11 f4       	brne	.+4      	; 0x700c <__fp_round+0x18>
    7008:	60 ff       	sbrs	r22, 0
    700a:	04 c0       	rjmp	.+8      	; 0x7014 <__fp_round+0x20>
    700c:	6f 5f       	subi	r22, 0xFF	; 255
    700e:	7f 4f       	sbci	r23, 0xFF	; 255
    7010:	8f 4f       	sbci	r24, 0xFF	; 255
    7012:	9f 4f       	sbci	r25, 0xFF	; 255
    7014:	08 95       	ret

00007016 <__fp_split3>:
    7016:	57 fd       	sbrc	r21, 7
    7018:	90 58       	subi	r25, 0x80	; 128
    701a:	44 0f       	add	r20, r20
    701c:	55 1f       	adc	r21, r21
    701e:	59 f0       	breq	.+22     	; 0x7036 <__fp_splitA+0x10>
    7020:	5f 3f       	cpi	r21, 0xFF	; 255
    7022:	71 f0       	breq	.+28     	; 0x7040 <__fp_splitA+0x1a>
    7024:	47 95       	ror	r20

00007026 <__fp_splitA>:
    7026:	88 0f       	add	r24, r24
    7028:	97 fb       	bst	r25, 7
    702a:	99 1f       	adc	r25, r25
    702c:	61 f0       	breq	.+24     	; 0x7046 <__fp_splitA+0x20>
    702e:	9f 3f       	cpi	r25, 0xFF	; 255
    7030:	79 f0       	breq	.+30     	; 0x7050 <__fp_splitA+0x2a>
    7032:	87 95       	ror	r24
    7034:	08 95       	ret
    7036:	12 16       	cp	r1, r18
    7038:	13 06       	cpc	r1, r19
    703a:	14 06       	cpc	r1, r20
    703c:	55 1f       	adc	r21, r21
    703e:	f2 cf       	rjmp	.-28     	; 0x7024 <__fp_split3+0xe>
    7040:	46 95       	lsr	r20
    7042:	f1 df       	rcall	.-30     	; 0x7026 <__fp_splitA>
    7044:	08 c0       	rjmp	.+16     	; 0x7056 <__fp_splitA+0x30>
    7046:	16 16       	cp	r1, r22
    7048:	17 06       	cpc	r1, r23
    704a:	18 06       	cpc	r1, r24
    704c:	99 1f       	adc	r25, r25
    704e:	f1 cf       	rjmp	.-30     	; 0x7032 <__fp_splitA+0xc>
    7050:	86 95       	lsr	r24
    7052:	71 05       	cpc	r23, r1
    7054:	61 05       	cpc	r22, r1
    7056:	08 94       	sec
    7058:	08 95       	ret

0000705a <__fp_zero>:
    705a:	e8 94       	clt

0000705c <__fp_szero>:
    705c:	bb 27       	eor	r27, r27
    705e:	66 27       	eor	r22, r22
    7060:	77 27       	eor	r23, r23
    7062:	cb 01       	movw	r24, r22
    7064:	97 f9       	bld	r25, 7
    7066:	08 95       	ret

00007068 <inverse>:
    7068:	9b 01       	movw	r18, r22
    706a:	ac 01       	movw	r20, r24
    706c:	60 e0       	ldi	r22, 0x00	; 0
    706e:	70 e0       	ldi	r23, 0x00	; 0
    7070:	80 e8       	ldi	r24, 0x80	; 128
    7072:	9f e3       	ldi	r25, 0x3F	; 63
    7074:	d4 c0       	rjmp	.+424    	; 0x721e <__divsf3>
    7076:	b0 df       	rcall	.-160    	; 0x6fd8 <__fp_pscA>
    7078:	28 f0       	brcs	.+10     	; 0x7084 <inverse+0x1c>
    707a:	b5 df       	rcall	.-150    	; 0x6fe6 <__fp_pscB>
    707c:	18 f0       	brcs	.+6      	; 0x7084 <inverse+0x1c>
    707e:	95 23       	and	r25, r21
    7080:	09 f0       	breq	.+2      	; 0x7084 <inverse+0x1c>
    7082:	7c cf       	rjmp	.-264    	; 0x6f7c <__fp_inf>
    7084:	81 cf       	rjmp	.-254    	; 0x6f88 <__fp_nan>
    7086:	11 24       	eor	r1, r1
    7088:	e9 cf       	rjmp	.-46     	; 0x705c <__fp_szero>

0000708a <__mulsf3x>:
    708a:	c5 df       	rcall	.-118    	; 0x7016 <__fp_split3>
    708c:	a0 f3       	brcs	.-24     	; 0x7076 <inverse+0xe>

0000708e <__mulsf3_pse>:
    708e:	95 9f       	mul	r25, r21
    7090:	d1 f3       	breq	.-12     	; 0x7086 <inverse+0x1e>
    7092:	95 0f       	add	r25, r21
    7094:	50 e0       	ldi	r21, 0x00	; 0
    7096:	55 1f       	adc	r21, r21
    7098:	62 9f       	mul	r22, r18
    709a:	f0 01       	movw	r30, r0
    709c:	72 9f       	mul	r23, r18
    709e:	bb 27       	eor	r27, r27
    70a0:	f0 0d       	add	r31, r0
    70a2:	b1 1d       	adc	r27, r1
    70a4:	63 9f       	mul	r22, r19
    70a6:	aa 27       	eor	r26, r26
    70a8:	f0 0d       	add	r31, r0
    70aa:	b1 1d       	adc	r27, r1
    70ac:	aa 1f       	adc	r26, r26
    70ae:	64 9f       	mul	r22, r20
    70b0:	66 27       	eor	r22, r22
    70b2:	b0 0d       	add	r27, r0
    70b4:	a1 1d       	adc	r26, r1
    70b6:	66 1f       	adc	r22, r22
    70b8:	82 9f       	mul	r24, r18
    70ba:	22 27       	eor	r18, r18
    70bc:	b0 0d       	add	r27, r0
    70be:	a1 1d       	adc	r26, r1
    70c0:	62 1f       	adc	r22, r18
    70c2:	73 9f       	mul	r23, r19
    70c4:	b0 0d       	add	r27, r0
    70c6:	a1 1d       	adc	r26, r1
    70c8:	62 1f       	adc	r22, r18
    70ca:	83 9f       	mul	r24, r19
    70cc:	a0 0d       	add	r26, r0
    70ce:	61 1d       	adc	r22, r1
    70d0:	22 1f       	adc	r18, r18
    70d2:	74 9f       	mul	r23, r20
    70d4:	33 27       	eor	r19, r19
    70d6:	a0 0d       	add	r26, r0
    70d8:	61 1d       	adc	r22, r1
    70da:	23 1f       	adc	r18, r19
    70dc:	84 9f       	mul	r24, r20
    70de:	60 0d       	add	r22, r0
    70e0:	21 1d       	adc	r18, r1
    70e2:	82 2f       	mov	r24, r18
    70e4:	76 2f       	mov	r23, r22
    70e6:	6a 2f       	mov	r22, r26
    70e8:	11 24       	eor	r1, r1
    70ea:	9f 57       	subi	r25, 0x7F	; 127
    70ec:	50 40       	sbci	r21, 0x00	; 0
    70ee:	8a f0       	brmi	.+34     	; 0x7112 <__mulsf3_pse+0x84>
    70f0:	e1 f0       	breq	.+56     	; 0x712a <__mulsf3_pse+0x9c>
    70f2:	88 23       	and	r24, r24
    70f4:	4a f0       	brmi	.+18     	; 0x7108 <__mulsf3_pse+0x7a>
    70f6:	ee 0f       	add	r30, r30
    70f8:	ff 1f       	adc	r31, r31
    70fa:	bb 1f       	adc	r27, r27
    70fc:	66 1f       	adc	r22, r22
    70fe:	77 1f       	adc	r23, r23
    7100:	88 1f       	adc	r24, r24
    7102:	91 50       	subi	r25, 0x01	; 1
    7104:	50 40       	sbci	r21, 0x00	; 0
    7106:	a9 f7       	brne	.-22     	; 0x70f2 <__mulsf3_pse+0x64>
    7108:	9e 3f       	cpi	r25, 0xFE	; 254
    710a:	51 05       	cpc	r21, r1
    710c:	70 f0       	brcs	.+28     	; 0x712a <__mulsf3_pse+0x9c>
    710e:	36 cf       	rjmp	.-404    	; 0x6f7c <__fp_inf>
    7110:	a5 cf       	rjmp	.-182    	; 0x705c <__fp_szero>
    7112:	5f 3f       	cpi	r21, 0xFF	; 255
    7114:	ec f3       	brlt	.-6      	; 0x7110 <__mulsf3_pse+0x82>
    7116:	98 3e       	cpi	r25, 0xE8	; 232
    7118:	dc f3       	brlt	.-10     	; 0x7110 <__mulsf3_pse+0x82>
    711a:	86 95       	lsr	r24
    711c:	77 95       	ror	r23
    711e:	67 95       	ror	r22
    7120:	b7 95       	ror	r27
    7122:	f7 95       	ror	r31
    7124:	e7 95       	ror	r30
    7126:	9f 5f       	subi	r25, 0xFF	; 255
    7128:	c1 f7       	brne	.-16     	; 0x711a <__mulsf3_pse+0x8c>
    712a:	fe 2b       	or	r31, r30
    712c:	88 0f       	add	r24, r24
    712e:	91 1d       	adc	r25, r1
    7130:	96 95       	lsr	r25
    7132:	87 95       	ror	r24
    7134:	97 f9       	bld	r25, 7
    7136:	08 95       	ret

00007138 <square>:
    7138:	9b 01       	movw	r18, r22
    713a:	ac 01       	movw	r20, r24
    713c:	e2 c9       	rjmp	.-3132   	; 0x6502 <__mulsf3>

0000713e <__eerd_word_m2560>:
    713e:	a8 e1       	ldi	r26, 0x18	; 24
    7140:	b0 e0       	ldi	r27, 0x00	; 0
    7142:	42 e0       	ldi	r20, 0x02	; 2
    7144:	50 e0       	ldi	r21, 0x00	; 0
    7146:	0c 94 13 39 	jmp	0x7226	; 0x7226 <__eerd_blraw_m2560>

0000714a <__eewr_word_m2560>:
    714a:	0e 94 21 39 	call	0x7242	; 0x7242 <__eewr_byte_m2560>
    714e:	27 2f       	mov	r18, r23
    7150:	0c 94 22 39 	jmp	0x7244	; 0x7244 <__eewr_r18_m2560>

00007154 <__subsf3>:
    7154:	50 58       	subi	r21, 0x80	; 128

00007156 <__addsf3>:
    7156:	bb 27       	eor	r27, r27
    7158:	aa 27       	eor	r26, r26
    715a:	0e d0       	rcall	.+28     	; 0x7178 <__addsf3x>
    715c:	4b cf       	rjmp	.-362    	; 0x6ff4 <__fp_round>
    715e:	3c df       	rcall	.-392    	; 0x6fd8 <__fp_pscA>
    7160:	30 f0       	brcs	.+12     	; 0x716e <__addsf3+0x18>
    7162:	41 df       	rcall	.-382    	; 0x6fe6 <__fp_pscB>
    7164:	20 f0       	brcs	.+8      	; 0x716e <__addsf3+0x18>
    7166:	31 f4       	brne	.+12     	; 0x7174 <__addsf3+0x1e>
    7168:	9f 3f       	cpi	r25, 0xFF	; 255
    716a:	11 f4       	brne	.+4      	; 0x7170 <__addsf3+0x1a>
    716c:	1e f4       	brtc	.+6      	; 0x7174 <__addsf3+0x1e>
    716e:	0c cf       	rjmp	.-488    	; 0x6f88 <__fp_nan>
    7170:	0e f4       	brtc	.+2      	; 0x7174 <__addsf3+0x1e>
    7172:	e0 95       	com	r30
    7174:	e7 fb       	bst	r30, 7
    7176:	02 cf       	rjmp	.-508    	; 0x6f7c <__fp_inf>

00007178 <__addsf3x>:
    7178:	e9 2f       	mov	r30, r25
    717a:	4d df       	rcall	.-358    	; 0x7016 <__fp_split3>
    717c:	80 f3       	brcs	.-32     	; 0x715e <__addsf3+0x8>
    717e:	ba 17       	cp	r27, r26
    7180:	62 07       	cpc	r22, r18
    7182:	73 07       	cpc	r23, r19
    7184:	84 07       	cpc	r24, r20
    7186:	95 07       	cpc	r25, r21
    7188:	18 f0       	brcs	.+6      	; 0x7190 <__addsf3x+0x18>
    718a:	71 f4       	brne	.+28     	; 0x71a8 <__addsf3x+0x30>
    718c:	9e f5       	brtc	.+102    	; 0x71f4 <__addsf3x+0x7c>
    718e:	65 cf       	rjmp	.-310    	; 0x705a <__fp_zero>
    7190:	0e f4       	brtc	.+2      	; 0x7194 <__addsf3x+0x1c>
    7192:	e0 95       	com	r30
    7194:	0b 2e       	mov	r0, r27
    7196:	ba 2f       	mov	r27, r26
    7198:	a0 2d       	mov	r26, r0
    719a:	0b 01       	movw	r0, r22
    719c:	b9 01       	movw	r22, r18
    719e:	90 01       	movw	r18, r0
    71a0:	0c 01       	movw	r0, r24
    71a2:	ca 01       	movw	r24, r20
    71a4:	a0 01       	movw	r20, r0
    71a6:	11 24       	eor	r1, r1
    71a8:	ff 27       	eor	r31, r31
    71aa:	59 1b       	sub	r21, r25
    71ac:	99 f0       	breq	.+38     	; 0x71d4 <__addsf3x+0x5c>
    71ae:	59 3f       	cpi	r21, 0xF9	; 249
    71b0:	50 f4       	brcc	.+20     	; 0x71c6 <__addsf3x+0x4e>
    71b2:	50 3e       	cpi	r21, 0xE0	; 224
    71b4:	68 f1       	brcs	.+90     	; 0x7210 <__addsf3x+0x98>
    71b6:	1a 16       	cp	r1, r26
    71b8:	f0 40       	sbci	r31, 0x00	; 0
    71ba:	a2 2f       	mov	r26, r18
    71bc:	23 2f       	mov	r18, r19
    71be:	34 2f       	mov	r19, r20
    71c0:	44 27       	eor	r20, r20
    71c2:	58 5f       	subi	r21, 0xF8	; 248
    71c4:	f3 cf       	rjmp	.-26     	; 0x71ac <__addsf3x+0x34>
    71c6:	46 95       	lsr	r20
    71c8:	37 95       	ror	r19
    71ca:	27 95       	ror	r18
    71cc:	a7 95       	ror	r26
    71ce:	f0 40       	sbci	r31, 0x00	; 0
    71d0:	53 95       	inc	r21
    71d2:	c9 f7       	brne	.-14     	; 0x71c6 <__addsf3x+0x4e>
    71d4:	7e f4       	brtc	.+30     	; 0x71f4 <__addsf3x+0x7c>
    71d6:	1f 16       	cp	r1, r31
    71d8:	ba 0b       	sbc	r27, r26
    71da:	62 0b       	sbc	r22, r18
    71dc:	73 0b       	sbc	r23, r19
    71de:	84 0b       	sbc	r24, r20
    71e0:	ba f0       	brmi	.+46     	; 0x7210 <__addsf3x+0x98>
    71e2:	91 50       	subi	r25, 0x01	; 1
    71e4:	a1 f0       	breq	.+40     	; 0x720e <__addsf3x+0x96>
    71e6:	ff 0f       	add	r31, r31
    71e8:	bb 1f       	adc	r27, r27
    71ea:	66 1f       	adc	r22, r22
    71ec:	77 1f       	adc	r23, r23
    71ee:	88 1f       	adc	r24, r24
    71f0:	c2 f7       	brpl	.-16     	; 0x71e2 <__addsf3x+0x6a>
    71f2:	0e c0       	rjmp	.+28     	; 0x7210 <__addsf3x+0x98>
    71f4:	ba 0f       	add	r27, r26
    71f6:	62 1f       	adc	r22, r18
    71f8:	73 1f       	adc	r23, r19
    71fa:	84 1f       	adc	r24, r20
    71fc:	48 f4       	brcc	.+18     	; 0x7210 <__addsf3x+0x98>
    71fe:	87 95       	ror	r24
    7200:	77 95       	ror	r23
    7202:	67 95       	ror	r22
    7204:	b7 95       	ror	r27
    7206:	f7 95       	ror	r31
    7208:	9e 3f       	cpi	r25, 0xFE	; 254
    720a:	08 f0       	brcs	.+2      	; 0x720e <__addsf3x+0x96>
    720c:	b3 cf       	rjmp	.-154    	; 0x7174 <__addsf3+0x1e>
    720e:	93 95       	inc	r25
    7210:	88 0f       	add	r24, r24
    7212:	08 f0       	brcs	.+2      	; 0x7216 <__addsf3x+0x9e>
    7214:	99 27       	eor	r25, r25
    7216:	ee 0f       	add	r30, r30
    7218:	97 95       	ror	r25
    721a:	87 95       	ror	r24
    721c:	08 95       	ret

0000721e <__divsf3>:
    721e:	53 de       	rcall	.-858    	; 0x6ec6 <__divsf3x>
    7220:	e9 ce       	rjmp	.-558    	; 0x6ff4 <__fp_round>

00007222 <__eerd_block_m2560>:
    7222:	dc 01       	movw	r26, r24
    7224:	cb 01       	movw	r24, r22

00007226 <__eerd_blraw_m2560>:
    7226:	fc 01       	movw	r30, r24
    7228:	f9 99       	sbic	0x1f, 1	; 31
    722a:	fe cf       	rjmp	.-4      	; 0x7228 <__eerd_blraw_m2560+0x2>
    722c:	06 c0       	rjmp	.+12     	; 0x723a <__eerd_blraw_m2560+0x14>
    722e:	f2 bd       	out	0x22, r31	; 34
    7230:	e1 bd       	out	0x21, r30	; 33
    7232:	f8 9a       	sbi	0x1f, 0	; 31
    7234:	31 96       	adiw	r30, 0x01	; 1
    7236:	00 b4       	in	r0, 0x20	; 32
    7238:	0d 92       	st	X+, r0
    723a:	41 50       	subi	r20, 0x01	; 1
    723c:	50 40       	sbci	r21, 0x00	; 0
    723e:	b8 f7       	brcc	.-18     	; 0x722e <__eerd_blraw_m2560+0x8>
    7240:	08 95       	ret

00007242 <__eewr_byte_m2560>:
    7242:	26 2f       	mov	r18, r22

00007244 <__eewr_r18_m2560>:
    7244:	f9 99       	sbic	0x1f, 1	; 31
    7246:	fe cf       	rjmp	.-4      	; 0x7244 <__eewr_r18_m2560>
    7248:	1f ba       	out	0x1f, r1	; 31
    724a:	92 bd       	out	0x22, r25	; 34
    724c:	81 bd       	out	0x21, r24	; 33
    724e:	20 bd       	out	0x20, r18	; 32
    7250:	0f b6       	in	r0, 0x3f	; 63
    7252:	f8 94       	cli
    7254:	fa 9a       	sbi	0x1f, 2	; 31
    7256:	f9 9a       	sbi	0x1f, 1	; 31
    7258:	0f be       	out	0x3f, r0	; 63
    725a:	01 96       	adiw	r24, 0x01	; 1
    725c:	08 95       	ret

0000725e <_exit>:
    725e:	ff cf       	rjmp	.-2      	; 0x725e <_exit>
