; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_29(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, i32 %10) local_unnamed_addr !dbg !7 {
  %12 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %13 = shl i32 %12, 9, !dbg !11
  %14 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %15 = shl i32 %14, 1, !dbg !12
  %16 = and i32 %15, 510, !dbg !12
  %17 = or disjoint i32 %13, %16, !dbg !13
  %18 = icmp slt i32 %17, 80896, !dbg !14
  %.frozen = freeze i32 %17, !dbg !15
  %19 = sdiv i32 %.frozen, 16, !dbg !15
  %20 = srem i32 %19, 1264, !dbg !16
  %21 = mul i32 %19, 16, !dbg !17
  %.decomposed = sub i32 %.frozen, %21, !dbg !17
  %.frozen7 = freeze i32 %17, !dbg !18
  %22 = sdiv i32 %.frozen7, 20224, !dbg !18
  %23 = sext i32 %20 to i64, !dbg !19
  %24 = getelementptr float, ptr addrspace(1) %4, i64 %23, !dbg !19
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 %18) #3, !dbg !20
  %26 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 %18) #3, !dbg !20
  %27 = getelementptr float, ptr addrspace(1) %5, i64 %23, !dbg !21
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 %18) #3, !dbg !22
  %29 = bitcast i32 %28 to float, !dbg !22
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 %18) #3, !dbg !22
  %31 = bitcast i32 %30 to float, !dbg !22
  %32 = getelementptr float, ptr addrspace(1) %6, i64 %23, !dbg !23
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 %18) #3, !dbg !24
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 %18) #3, !dbg !24
  %35 = getelementptr float, ptr addrspace(1) %7, i64 %23, !dbg !25
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 %18) #3, !dbg !26
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 %18) #3, !dbg !26
  %38 = icmp slt i32 %20, 1024, !dbg !27
  %39 = mul i32 %22, 20224, !dbg !28
  %srem.decomposed = sub i32 %.frozen7, %39, !dbg !28
  %40 = mul nsw i32 %22, 19456, !dbg !29
  %41 = add nsw i32 %40, %srem.decomposed, !dbg !30
  %42 = sext i32 %41 to i64, !dbg !31
  %43 = getelementptr float, ptr addrspace(1) %0, i64 %42, !dbg !31
  %44 = and i1 %18, %38, !dbg !32
  %45 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %43, i1 %44, i32 0, i1 %44, i32 0, i1 %44) #3, !dbg !33
  %46 = mul nsw i32 %22, 16768, !dbg !34
  %47 = add nsw i32 %46, %srem.decomposed, !dbg !35
  %48 = sext i32 %47 to i64, !dbg !36
  %49 = getelementptr float, ptr addrspace(1) %1, i64 %48, !dbg !36
  %50 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %49, i1 %44, i32 0, i1 %44, i32 0, i1 %44) #3, !dbg !37
  %51 = getelementptr float, ptr addrspace(1) %2, i64 %48, !dbg !38
  %52 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %51, i1 %44, i32 0, i1 %44, i32 0, i1 %44) #3, !dbg !39
  %53 = add nsw i32 %20, -1024, !dbg !40
  %54 = icmp ult i32 %53, 192, !dbg !41
  %55 = shl nsw i32 %20, 4, !dbg !42
  %56 = add nsw i32 %.decomposed, -16384, !dbg !42
  %57 = add nsw i32 %56, %40, !dbg !43
  %58 = add nsw i32 %57, %55, !dbg !44
  %59 = sext i32 %58 to i64, !dbg !45
  %60 = getelementptr float, ptr addrspace(1) %3, i64 %59, !dbg !45
  %61 = and i1 %18, %54, !dbg !46
  %62 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %60, i1 %61, i32 0, i1 %61, i32 0, i1 %61) #3, !dbg !47
  %63 = add nsw i32 %20, -1216, !dbg !48
  %64 = icmp ult i32 %63, 24, !dbg !48
  %65 = add nsw i32 %.decomposed, 16384, !dbg !49
  %66 = add nsw i32 %46, %65, !dbg !50
  %67 = add nsw i32 %66, -19456, !dbg !51
  %68 = add nsw i32 %67, %55, !dbg !52
  %69 = sext i32 %68 to i64, !dbg !53
  %70 = getelementptr float, ptr addrspace(1) %1, i64 %69, !dbg !53
  %71 = and i1 %18, %64, !dbg !54
  %72 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %70, i1 %71, i32 0, i1 %71, i32 0, i1 %71) #3, !dbg !55
  %73 = icmp sgt i32 %20, 1239, !dbg !56
  %74 = add nsw i32 %66, -19840, !dbg !57
  %75 = add nsw i32 %74, %55, !dbg !58
  %76 = sext i32 %75 to i64, !dbg !59
  %77 = getelementptr float, ptr addrspace(1) %2, i64 %76, !dbg !59
  %78 = and i1 %18, %73, !dbg !60
  %79 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %77, i1 %78, i32 0, i1 %78, i32 0, i1 %78) #3, !dbg !61
  %80 = fadd float %29, 0x3F50624DE0000000, !dbg !62
  %81 = fadd float %31, 0x3F50624DE0000000, !dbg !62
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !63
  %.not.i = icmp eq i32 %82, 0, !dbg !63
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !63
  %.not1.i = icmp eq i32 %83, 0, !dbg !63
  br i1 %.not.i, label %89, label %84, !dbg !63

84:                                               ; preds = %11
  br i1 %.not1.i, label %87, label %85, !dbg !63

85:                                               ; preds = %84
  %86 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %80) #3, !dbg !63
  br label %__nv_sqrtf.exit, !dbg !63

87:                                               ; preds = %84
  %88 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %80) #3, !dbg !63
  br label %__nv_sqrtf.exit, !dbg !63

89:                                               ; preds = %11
  br i1 %.not1.i, label %92, label %90, !dbg !63

90:                                               ; preds = %89
  %91 = tail call float @llvm.nvvm.sqrt.rn.f(float %80) #3, !dbg !63
  br label %__nv_sqrtf.exit, !dbg !63

92:                                               ; preds = %89
  %93 = tail call float @llvm.nvvm.sqrt.approx.f(float %80) #3, !dbg !63
  br label %__nv_sqrtf.exit, !dbg !63

__nv_sqrtf.exit:                                  ; preds = %85, %87, %90, %92
  %.0.i = phi float [ %86, %85 ], [ %88, %87 ], [ %91, %90 ], [ %93, %92 ], !dbg !63
  %94 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !63
  %.not.i2 = icmp eq i32 %94, 0, !dbg !63
  %95 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !63
  %.not1.i5 = icmp eq i32 %95, 0, !dbg !63
  br i1 %.not.i2, label %101, label %96, !dbg !63

96:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i5, label %99, label %97, !dbg !63

97:                                               ; preds = %96
  %98 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %81) #3, !dbg !63
  br label %__nv_sqrtf.exit6, !dbg !63

99:                                               ; preds = %96
  %100 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %81) #3, !dbg !63
  br label %__nv_sqrtf.exit6, !dbg !63

101:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i5, label %104, label %102, !dbg !63

102:                                              ; preds = %101
  %103 = tail call float @llvm.nvvm.sqrt.rn.f(float %81) #3, !dbg !63
  br label %__nv_sqrtf.exit6, !dbg !63

104:                                              ; preds = %101
  %105 = tail call float @llvm.nvvm.sqrt.approx.f(float %81) #3, !dbg !63
  br label %__nv_sqrtf.exit6, !dbg !63

__nv_sqrtf.exit6:                                 ; preds = %97, %99, %102, %104
  %.0.i4 = phi float [ %98, %97 ], [ %100, %99 ], [ %103, %102 ], [ %105, %104 ], !dbg !63
  %106 = extractvalue { i32, i32 } %45, 1, !dbg !33
  %107 = bitcast i32 %106 to float, !dbg !33
  %108 = extractvalue { i32, i32 } %50, 1, !dbg !37
  %109 = bitcast i32 %108 to float, !dbg !37
  %110 = fadd float %107, %109, !dbg !64
  %111 = extractvalue { i32, i32 } %52, 1, !dbg !39
  %112 = bitcast i32 %111 to float, !dbg !39
  %113 = fadd float %110, %112, !dbg !65
  %114 = icmp slt i32 %20, 1240, !dbg !66
  %115 = icmp ult i32 %53, 216, !dbg !40
  %116 = icmp slt i32 %20, 1216, !dbg !67
  %117 = extractvalue { i32, i32 } %62, 1, !dbg !47
  %118 = extractvalue { i32, i32 } %72, 1, !dbg !55
  %.v1 = select i1 %116, i32 %117, i32 %118, !dbg !68
  %119 = bitcast i32 %.v1 to float, !dbg !68
  %120 = select i1 %115, float %119, float 0.000000e+00, !dbg !69
  %121 = extractvalue { i32, i32 } %79, 1, !dbg !61
  %122 = bitcast i32 %121 to float, !dbg !61
  %123 = select i1 %114, float %120, float %122, !dbg !70
  %124 = select i1 %38, float %113, float %123, !dbg !71
  %125 = bitcast i32 %26 to float, !dbg !20
  %126 = fsub float %124, %125, !dbg !72
  %127 = extractvalue { i32, i32 } %45, 0, !dbg !33
  %128 = bitcast i32 %127 to float, !dbg !33
  %129 = extractvalue { i32, i32 } %50, 0, !dbg !37
  %130 = bitcast i32 %129 to float, !dbg !37
  %131 = fadd float %128, %130, !dbg !64
  %132 = extractvalue { i32, i32 } %52, 0, !dbg !39
  %133 = bitcast i32 %132 to float, !dbg !39
  %134 = fadd float %131, %133, !dbg !65
  %135 = extractvalue { i32, i32 } %62, 0, !dbg !47
  %136 = extractvalue { i32, i32 } %72, 0, !dbg !55
  %.v = select i1 %116, i32 %135, i32 %136, !dbg !68
  %137 = bitcast i32 %.v to float, !dbg !68
  %138 = select i1 %115, float %137, float 0.000000e+00, !dbg !69
  %139 = extractvalue { i32, i32 } %79, 0, !dbg !61
  %140 = bitcast i32 %139 to float, !dbg !61
  %141 = select i1 %114, float %138, float %140, !dbg !70
  %142 = select i1 %38, float %134, float %141, !dbg !71
  %143 = bitcast i32 %25 to float, !dbg !20
  %144 = fsub float %142, %143, !dbg !72
  %145 = bitcast i32 %37 to float, !dbg !26
  %146 = bitcast i32 %36 to float, !dbg !26
  %147 = bitcast i32 %34 to float, !dbg !24
  %148 = bitcast i32 %33 to float, !dbg !24
  %149 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !73
  %150 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i4) #3, !dbg !73
  %151 = fmul float %144, %149, !dbg !74
  %152 = fmul float %126, %150, !dbg !74
  %153 = fmul float %151, %148, !dbg !75
  %154 = fmul float %152, %147, !dbg !75
  %155 = fadd float %153, %146, !dbg !76
  %156 = fadd float %154, %145, !dbg !76
  %157 = fcmp olt float %155, 0.000000e+00, !dbg !77
  %158 = fcmp olt float %156, 0.000000e+00, !dbg !77
  %159 = select i1 %157, float 0.000000e+00, float %155, !dbg !81
  %160 = select i1 %158, float 0.000000e+00, float %156, !dbg !81
  %161 = sext i32 %17 to i64, !dbg !82
  %162 = getelementptr float, ptr addrspace(1) %8, i64 %161, !dbg !82
  %163 = bitcast float %142 to i32, !dbg !83
  %164 = bitcast float %124 to i32, !dbg !83
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %163, i32 %164, ptr addrspace(1) %162, i1 %18) #3, !dbg !83
  %165 = getelementptr float, ptr addrspace(1) %9, i64 %161, !dbg !84
  %166 = bitcast float %159 to i32, !dbg !85
  %167 = bitcast float %160 to i32, !dbg !85
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %166, i32 %167, ptr addrspace(1) %165, i1 %18) #3, !dbg !85
  ret void, !dbg !86
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cpvhbe63h7o6gtuulnhd4ruaylqicarvbdgah53rudk4lkwliyc7.py", directory: "inductor_cache/pv")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_29, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_29, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_29", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_29", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 27, scope: !7)
!17 = !DILocation(line: 25, column: 19, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 28, column: 31, scope: !7)
!20 = !DILocation(line: 28, column: 36, scope: !7)
!21 = !DILocation(line: 29, column: 31, scope: !7)
!22 = !DILocation(line: 29, column: 36, scope: !7)
!23 = !DILocation(line: 30, column: 31, scope: !7)
!24 = !DILocation(line: 30, column: 36, scope: !7)
!25 = !DILocation(line: 31, column: 31, scope: !7)
!26 = !DILocation(line: 31, column: 36, scope: !7)
!27 = !DILocation(line: 36, column: 18, scope: !7)
!28 = !DILocation(line: 37, column: 35, scope: !7)
!29 = !DILocation(line: 37, column: 51, scope: !7)
!30 = !DILocation(line: 37, column: 45, scope: !7)
!31 = !DILocation(line: 37, column: 30, scope: !7)
!32 = !DILocation(line: 37, column: 63, scope: !7)
!33 = !DILocation(line: 37, column: 56, scope: !7)
!34 = !DILocation(line: 38, column: 51, scope: !7)
!35 = !DILocation(line: 38, column: 45, scope: !7)
!36 = !DILocation(line: 38, column: 30, scope: !7)
!37 = !DILocation(line: 38, column: 56, scope: !7)
!38 = !DILocation(line: 40, column: 30, scope: !7)
!39 = !DILocation(line: 40, column: 56, scope: !7)
!40 = !DILocation(line: 52, column: 20, scope: !7)
!41 = !DILocation(line: 58, column: 20, scope: !7)
!42 = !DILocation(line: 59, column: 40, scope: !7)
!43 = !DILocation(line: 59, column: 36, scope: !7)
!44 = !DILocation(line: 59, column: 56, scope: !7)
!45 = !DILocation(line: 59, column: 31, scope: !7)
!46 = !DILocation(line: 59, column: 75, scope: !7)
!47 = !DILocation(line: 59, column: 67, scope: !7)
!48 = !DILocation(line: 63, column: 20, scope: !7)
!49 = !DILocation(line: 64, column: 39, scope: !7)
!50 = !DILocation(line: 64, column: 48, scope: !7)
!51 = !DILocation(line: 64, column: 44, scope: !7)
!52 = !DILocation(line: 64, column: 75, scope: !7)
!53 = !DILocation(line: 64, column: 31, scope: !7)
!54 = !DILocation(line: 64, column: 94, scope: !7)
!55 = !DILocation(line: 64, column: 86, scope: !7)
!56 = !DILocation(line: 68, column: 21, scope: !7)
!57 = !DILocation(line: 72, column: 44, scope: !7)
!58 = !DILocation(line: 72, column: 75, scope: !7)
!59 = !DILocation(line: 72, column: 31, scope: !7)
!60 = !DILocation(line: 72, column: 94, scope: !7)
!61 = !DILocation(line: 72, column: 86, scope: !7)
!62 = !DILocation(line: 79, column: 20, scope: !7)
!63 = !DILocation(line: 80, column: 27, scope: !7)
!64 = !DILocation(line: 39, column: 18, scope: !7)
!65 = !DILocation(line: 41, column: 18, scope: !7)
!66 = !DILocation(line: 51, column: 20, scope: !7)
!67 = !DILocation(line: 57, column: 20, scope: !7)
!68 = !DILocation(line: 65, column: 35, scope: !7)
!69 = !DILocation(line: 67, column: 35, scope: !7)
!70 = !DILocation(line: 73, column: 35, scope: !7)
!71 = !DILocation(line: 0, scope: !7)
!72 = !DILocation(line: 77, column: 20, scope: !7)
!73 = !DILocation(line: 82, column: 20, scope: !7)
!74 = !DILocation(line: 85, column: 20, scope: !7)
!75 = !DILocation(line: 86, column: 20, scope: !7)
!76 = !DILocation(line: 87, column: 20, scope: !7)
!77 = !DILocation(line: 118, column: 15, scope: !78, inlinedAt: !80)
!78 = distinct !DILexicalBlockFile(scope: !7, file: !79, discriminator: 0)
!79 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!80 = !DILocation(line: 89, column: 42, scope: !7)
!81 = !DILocation(line: 121, column: 29, scope: !78, inlinedAt: !80)
!82 = !DILocation(line: 90, column: 25, scope: !7)
!83 = !DILocation(line: 90, column: 37, scope: !7)
!84 = !DILocation(line: 91, column: 25, scope: !7)
!85 = !DILocation(line: 91, column: 37, scope: !7)
!86 = !DILocation(line: 91, column: 4, scope: !7)
