{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616485689585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616485689585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 09:48:09 2021 " "Processing started: Tue Mar 23 09:48:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616485689585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485689585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ucu_gpu -c ucu_gpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off ucu_gpu -c ucu_gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485689586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616485696802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616485696802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocard/videocard_top.v 1 1 " "Found 1 design units, including 1 entities, in source file videocard/videocard_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 videocard_top " "Found entity 1: videocard_top" {  } { { "videocard/videocard_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocard/videocard.v 1 1 " "Found 1 design units, including 1 entities, in source file videocard/videocard.v" { { "Info" "ISGN_ENTITY_NAME" "1 videocard " "Found entity 1: videocard" {  } { { "videocard/videocard.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702861 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_mapped_control.v(25) " "Verilog HDL information at memory_mapped_control.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "videocard/memory_mapped_control.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_mapped_control.v(43) " "Verilog HDL information at memory_mapped_control.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "videocard/memory_mapped_control.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocard/memory_mapped_control.v 1 1 " "Found 1 design units, including 1 entities, in source file videocard/memory_mapped_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_mapped_control " "Found entity 1: memory_mapped_control" {  } { { "videocard/memory_mapped_control.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interrupt_controller.v(12) " "Verilog HDL information at interrupt_controller.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "videocard/interrupt_controller.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocard/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file videocard/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "videocard/interrupt_controller.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/RAM_dual.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/RAM_dual.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_dual " "Found entity 1: RAM_dual" {  } { { "memory/RAM_dual.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702864 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "four_way_rom.v(19) " "Verilog HDL information at four_way_rom.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "memory/four_way_rom.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/four_way_rom.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/four_way_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/four_way_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_way_rom " "Found entity 1: four_way_rom" {  } { { "memory/four_way_rom.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/four_way_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702864 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arbiter.v(43) " "Verilog HDL information at arbiter.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "memory/arbiter.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "memory/arbiter.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702865 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instr_decoder.v(45) " "Verilog HDL information at instr_decoder.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags instr_decoder.v(6) " "Verilog HDL Declaration information at instr_decoder.v(6): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_NUM int_num instr_decoder.v(14) " "Verilog HDL Declaration information at instr_decoder.v(14): object \"INT_NUM\" differs only in case from object \"int_num\" in the same scope" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file core/instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder " "Found entity 1: instr_decoder" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file core/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "core/divider.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702867 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(145) " "Verilog HDL information at core.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_NUM int_num core.v(15) " "Verilog HDL Declaration information at core.v(15): object \"INT_NUM\" differs only in case from object \"int_num\" in the same scope" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags core.v(5) " "Verilog HDL Declaration information at core.v(5): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/core.v 1 1 " "Found 1 design units, including 1 entities, in source file core/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702868 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(55) " "Verilog HDL information at alu.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OPCODE opcode alu.v(4) " "Verilog HDL Declaration information at alu.v(4): object \"OPCODE\" differs only in case from object \"opcode\" in the same scope" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags alu.v(6) " "Verilog HDL Declaration information at alu.v(6): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file core/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/i2c_hdmi/I2C_WRITE_WDATA.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/i2c_hdmi/I2C_WRITE_WDATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "ip/i2c_hdmi/I2C_WRITE_WDATA.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/i2c_hdmi/I2C_HDMI_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/i2c_hdmi/I2C_HDMI_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "ip/i2c_hdmi/I2C_HDMI_Config.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/i2c_hdmi/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/i2c_hdmi/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "ip/i2c_hdmi/I2C_Controller.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702871 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616485702871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702888 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_demux " "Found entity 1: soc_system_mm_interconnect_3_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702893 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702895 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_001 " "Found entity 2: soc_system_mm_interconnect_3_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702896 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router " "Found entity 2: soc_system_mm_interconnect_3_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_avalon_st_adapter_003 " "Found entity 1: soc_system_mm_interconnect_2_avalon_st_adapter_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux_003 " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_003.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702913 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702913 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702913 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702913 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702920 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_004 " "Found entity 2: soc_system_mm_interconnect_2_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702921 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702922 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702929 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702930 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702937 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702938 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/videocard_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/videocard_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 videocard_top " "Found entity 1: videocard_top" {  } { { "soc_system/synthesis/submodules/videocard_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_video_dma " "Found entity 1: soc_system_video_dma" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sys_pll " "Found entity 1: soc_system_sys_pll" {  } { { "soc_system/synthesis/submodules/soc_system_sys_pll.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sys_pll_sys_pll " "Found entity 1: soc_system_sys_pll_sys_pll" {  } { { "soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_0 " "Found entity 1: soc_system_pll_0" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dma_0.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/soc_system_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dma_0_read_data_mux " "Found entity 1: soc_system_dma_0_read_data_mux" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_dma_0_byteenables " "Found entity 2: soc_system_dma_0_byteenables" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_dma_0_fifo_module_fifo_ram_module " "Found entity 3: soc_system_dma_0_fifo_module_fifo_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_dma_0_fifo_module " "Found entity 4: soc_system_dma_0_fifo_module" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_dma_0_mem_read " "Found entity 5: soc_system_dma_0_mem_read" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_dma_0_mem_write " "Found entity 6: soc_system_dma_0_mem_write" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 491 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_dma_0 " "Found entity 7: soc_system_dma_0" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_tpg_1 " "Found entity 1: soc_system_alt_vip_cl_tpg_1" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (soc_system) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (soc_system)" {  } { { "soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_const_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_const_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_const_alg_core " "Found entity 1: alt_vip_tpg_const_alg_core" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_const_alg_core.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_const_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_slave_interface " "Found entity 1: alt_vip_common_slave_interface" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_slave_interface_mux " "Found entity 1: alt_vip_common_slave_interface_mux" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_multi_scheduler " "Found entity 1: alt_vip_tpg_multi_scheduler" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_tpg_1_scheduler " "Found entity 1: soc_system_alt_vip_cl_tpg_1_scheduler" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_message_pipeline_stage " "Found entity 1: alt_vip_common_message_pipeline_stage" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sop_align " "Found entity 1: alt_vip_common_sop_align" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_tpg_0 " "Found entity 1: soc_system_alt_vip_cl_tpg_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core " "Found entity 1: alt_vip_tpg_bars_alg_core" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core_par_lut " "Found entity 1: alt_vip_tpg_bars_alg_core_par_lut" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core_seq_lut " "Found entity 1: alt_vip_tpg_bars_alg_core_seq_lut" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_tpg_0_scheduler " "Found entity 1: soc_system_alt_vip_cl_tpg_0_scheduler" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_mixer_0 " "Found entity 1: soc_system_alt_vip_cl_mixer_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_message_sink_terminator " "Found entity 1: alt_vip_message_sink_terminator" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_mix_scheduler " "Found entity 1: alt_vip_mix_scheduler" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_mult_add " "Found entity 1: alt_vip_common_mult_add" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_mix_alg_core_pkg (SystemVerilog) (soc_system) " "Found design unit 1: alt_vip_mix_alg_core_pkg (SystemVerilog) (soc_system)" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_mix_alg_core_align " "Found entity 1: alt_vip_mix_alg_core_align" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_mix_alg_core_blend " "Found entity 1: alt_vip_mix_alg_core_blend" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_mix_alg_core_switch " "Found entity 1: alt_vip_mix_alg_core_switch" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_mix_alg_core " "Found entity 1: alt_vip_mix_alg_core" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_alg_core " "Found entity 1: alt_vip_tpg_alg_core" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_mixer_alpha_merge " "Found entity 1: alt_vip_mixer_alpha_merge" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_cmd " "Found entity 1: alt_vip_video_input_bridge_cmd" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_1_to_latency_0 " "Found entity 1: alt_vip_common_latency_1_to_latency_0" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_decode " "Found entity 1: alt_vip_common_video_packet_decode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_resp " "Found entity 1: alt_vip_video_input_bridge_resp" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_cvo_0 " "Found entity 1: soc_system_alt_vip_cl_cvo_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_stream_marker " "Found entity 1: alt_vip_cvo_stream_marker" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_core " "Found entity 1: alt_vip_cvo_core" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_sync_compare " "Found entity 1: alt_vip_cvo_sync_compare" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_sync_conditioner " "Found entity 1: alt_vip_cvo_sync_conditioner" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_sync_generation " "Found entity 1: alt_vip_cvo_sync_generation" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_calculate_mode " "Found entity 1: alt_vip_cvo_calculate_mode" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_mode_banks " "Found entity 1: alt_vip_cvo_mode_banks" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_statemachine " "Found entity 1: alt_vip_cvo_statemachine" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo " "Found entity 1: alt_vip_common_fifo" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_generic_step_count " "Found entity 1: alt_vip_common_generic_step_count" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_to_binary " "Found entity 1: alt_vip_common_to_binary" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sync " "Found entity 1: alt_vip_common_sync" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_trigger_sync " "Found entity 1: alt_vip_common_trigger_sync" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sync_generation " "Found entity 1: alt_vip_common_sync_generation" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_frame_counter " "Found entity 1: alt_vip_common_frame_counter" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sample_counter " "Found entity 1: alt_vip_common_sample_counter" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_pip_sop_realign " "Found entity 1: alt_vip_pip_sop_realign" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_scheduler " "Found entity 1: alt_vip_cvo_scheduler" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_cvo_0_video_in " "Found entity 1: soc_system_alt_vip_cl_cvo_0_video_in" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ARM_A9_HPS " "Found entity 1: soc_system_ARM_A9_HPS" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ARM_A9_HPS_hps_io " "Found entity 1: soc_system_ARM_A9_HPS_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ARM_A9_HPS_hps_io_border " "Found entity 1: soc_system_ARM_A9_HPS_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ARM_A9_HPS_fpga_interfaces " "Found entity 1: soc_system_ARM_A9_HPS_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_ip/mac.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_ip/mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac_ip/mac.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip/mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_ip/mac_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_ip/mac_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "mac_ip/mac_tb.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip/mac_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708752 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ucu_gpu_top.v(246) " "Verilog HDL Module Instantiation warning at ucu_gpu_top.v(246): ignored dangling comma in List of Port Connections" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1616485708753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucu_gpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ucu_gpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ucu_gpu_top " "Found entity 1: ucu_gpu_top" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708754 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485708755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485708765 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(202) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(202): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 202 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708814 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(203) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(203): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 203 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708814 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(204) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(204): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 204 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708814 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(205) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(205): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 205 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708814 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(207) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(207): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 207 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708814 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(210) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(210): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 210 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708814 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_common_frame_counter alt_vip_common_frame_counter.v(49) " "Verilog HDL Parameter Declaration warning at alt_vip_common_frame_counter.v(49): Parameter Declaration in module \"alt_vip_common_frame_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ucu_gpu_top " "Elaborating entity \"ucu_gpu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616485709035 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_led_internal ucu_gpu_top.v(94) " "Verilog HDL warning at ucu_gpu_top.v(94): object fpga_led_internal used but never assigned" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 94 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1616485709036 "|ucu_gpu_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stm_hw_events ucu_gpu_top.v(99) " "Verilog HDL or VHDL warning at ucu_gpu_top.v(99): object \"stm_hw_events\" assigned a value but never read" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485709036 "|ucu_gpu_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mm_bridge_cs ucu_gpu_top.v(107) " "Verilog HDL or VHDL warning at ucu_gpu_top.v(107): object \"mm_bridge_cs\" assigned a value but never read" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485709036 "|ucu_gpu_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ucu_gpu_top.v(253) " "Verilog HDL assignment warning at ucu_gpu_top.v(253): truncated value with size 32 to match size of target (8)" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709037 "|ucu_gpu_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 ucu_gpu_top.v(260) " "Verilog HDL assignment warning at ucu_gpu_top.v(260): truncated value with size 32 to match size of target (23)" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709037 "|ucu_gpu_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_led_internal 0 ucu_gpu_top.v(94) " "Net \"fpga_led_internal\" at ucu_gpu_top.v(94) has no driver or initial value, using a default initial value '0'" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616485709038 "|ucu_gpu_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config I2C_HDMI_Config:u_I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"I2C_HDMI_Config:u_I2C_HDMI_Config\"" {  } { { "ucu_gpu_top.v" "u_I2C_HDMI_Config" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_HDMI_Config.v(48) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(48): truncated value with size 32 to match size of target (16)" {  } { { "ip/i2c_hdmi/I2C_HDMI_Config.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709047 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_HDMI_Config.v(98) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(98): truncated value with size 32 to match size of target (6)" {  } { { "ip/i2c_hdmi/I2C_HDMI_Config.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709048 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "ip/i2c_hdmi/I2C_HDMI_Config.v" "u0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(57) " "Verilog HDL assignment warning at I2C_Controller.v(57): truncated value with size 32 to match size of target (1)" {  } { { "ip/i2c_hdmi/I2C_Controller.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_Controller.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709059 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\"" {  } { { "ip/i2c_hdmi/I2C_Controller.v" "wrd" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_Controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(54) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(54): truncated value with size 32 to match size of target (8)" {  } { { "ip/i2c_hdmi/I2C_WRITE_WDATA.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_WRITE_WDATA.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709062 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "ucu_gpu_top.v" "u0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ARM_A9_HPS soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"soc_system_ARM_A9_HPS\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\"" {  } { { "soc_system/synthesis/soc_system.v" "arm_a9_hps" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ARM_A9_HPS_fpga_interfaces soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" "fpga_interfaces" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ARM_A9_HPS_hps_io soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"soc_system_ARM_A9_HPS_hps_io\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" "hps_io" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ARM_A9_HPS_hps_io_border soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"soc_system_ARM_A9_HPS_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v" "border" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485709291 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616485709291 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709296 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485709298 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709332 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1616485709335 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709335 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616485709341 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616485709341 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485709400 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485709400 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709406 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616485709413 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616485709414 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616485709414 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616485709414 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485709607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485709636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485709636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709830 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1616485709831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709862 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709863 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709863 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709863 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709863 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709863 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_cvo_0 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0 " "Elaborating entity \"soc_system_alt_vip_cl_cvo_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_cvo_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_cvo_0_video_in soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in " "Elaborating entity \"soc_system_alt_vip_cl_cvo_0_video_in\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "video_in" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_resp soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front " "Elaborating entity \"alt_vip_video_input_bridge_resp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" "vid_front" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_decode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input " "Elaborating entity \"alt_vip_common_video_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "video_input" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_1_to_latency_0 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter " "Elaborating entity \"alt_vip_common_latency_1_to_latency_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "latency_converter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "rsp_output" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "data_output" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_cmd soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back " "Elaborating entity \"alt_vip_video_input_bridge_cmd\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" "vid_back" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "cmd_input" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "din_decoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "data_output" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_scheduler soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler " "Elaborating entity \"alt_vip_cvo_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "scheduler" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_encode:cmd_vib_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_encode:cmd_vib_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "cmd_vib_encoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "cmd_mode_banks_encoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_decode:resp_mode_banks_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_decode:resp_mode_banks_decoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "resp_mode_banks_decoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_pip_sop_realign soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_pip_sop_realign:sop_align " "Elaborating entity \"alt_vip_pip_sop_realign\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_pip_sop_realign:sop_align\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "sop_align" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_core soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core " "Elaborating entity \"alt_vip_cvo_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "cvo_core" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485712021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sync soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_sync:enable_resync_sync " "Elaborating entity \"alt_vip_common_sync\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_sync:enable_resync_sync\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "enable_resync_sync" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485712292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_trigger_sync soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vip_common_trigger_sync\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "mode_change_trigger_sync" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485712518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_stream_marker soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_stream_marker:stream_marker " "Elaborating entity \"alt_vip_cvo_stream_marker\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_stream_marker:stream_marker\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "stream_marker" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485712850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_mode_banks soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks " "Elaborating entity \"alt_vip_cvo_mode_banks\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "mode_banks" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_calculate_mode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\|alt_vip_cvo_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vip_cvo_calculate_mode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\|alt_vip_cvo_calculate_mode:u_calculate_mode\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sync soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\|alt_vip_common_sync:interlaced_field_sync " "Elaborating entity \"alt_vip_common_sync\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\|alt_vip_common_sync:interlaced_field_sync\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "interlaced_field_sync" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_generic_step_count soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_generic_step_count:h_counter " "Elaborating entity \"alt_vip_common_generic_step_count\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_generic_step_count:h_counter\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "h_counter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_generic_step_count soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_generic_step_count:pixel_lane_vertical_counter\[0\].v_counter " "Elaborating entity \"alt_vip_common_generic_step_count\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_generic_step_count:pixel_lane_vertical_counter\[0\].v_counter\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "pixel_lane_vertical_counter\[0\].v_counter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sync soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vip_common_sync\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_sync:genlock_enable_sync\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "genlock_enable_sync" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo " "Elaborating entity \"alt_vip_common_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "input_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" "input_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0qq1 " "Found entity 1: dcfifo_0qq1" {  } { { "db/dcfifo_0qq1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0qq1 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated " "Elaborating entity \"dcfifo_0qq1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_sab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_sab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_sab " "Found entity 1: a_gray2bin_sab" {  } { { "db/a_gray2bin_sab.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_gray2bin_sab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_sab soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|a_gray2bin_sab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_sab\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|a_gray2bin_sab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0qq1.tdf" "rdptr_g_gray2bin" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rv6 " "Found entity 1: a_graycounter_rv6" {  } { { "db/a_graycounter_rv6.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_graycounter_rv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rv6 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|a_graycounter_rv6:rdptr_g1p " "Elaborating entity \"a_graycounter_rv6\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|a_graycounter_rv6:rdptr_g1p\"" {  } { { "db/dcfifo_0qq1.tdf" "rdptr_g1p" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ndc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ndc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ndc " "Found entity 1: a_graycounter_ndc" {  } { { "db/a_graycounter_ndc.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_graycounter_ndc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ndc soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|a_graycounter_ndc:wrptr_g1p " "Elaborating entity \"a_graycounter_ndc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|a_graycounter_ndc:wrptr_g1p\"" {  } { { "db/dcfifo_0qq1.tdf" "wrptr_g1p" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8d1 " "Found entity 1: altsyncram_u8d1" {  } { { "db/altsyncram_u8d1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_u8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8d1 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|altsyncram_u8d1:fifo_ram " "Elaborating entity \"altsyncram_u8d1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|altsyncram_u8d1:fifo_ram\"" {  } { { "db/dcfifo_0qq1.tdf" "fifo_ram" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_0qq1.tdf" "rdaclr" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|dffpipe_se9:rs_brp " "Elaborating entity \"dffpipe_se9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|dffpipe_se9:rs_brp\"" {  } { { "db/dcfifo_0qq1.tdf" "rs_brp" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_0qq1.tdf" "rs_dgwp" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe15" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_0qq1.tdf" "ws_dgrp" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe18 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe18\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe18" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cmpr_vu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0qq1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0qq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 106 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_sync_conditioner soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner " "Elaborating entity \"alt_vip_cvo_sync_conditioner\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "pixel_channel_sync_conditioner" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_sync_generation soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner\|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs\[0\].pixel_lane_sync_generator " "Elaborating entity \"alt_vip_cvo_sync_generation\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner\|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs\[0\].pixel_lane_sync_generator\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" "internal_sync_signalling.gen_hdmi_syncs\[0\].pixel_lane_sync_generator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_statemachine soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_statemachine:statemachine " "Elaborating entity \"alt_vip_cvo_statemachine\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_statemachine:statemachine\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "statemachine" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_mixer_0 soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0 " "Elaborating entity \"soc_system_alt_vip_cl_mixer_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_mixer_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_resp soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_input_bridge_resp:vib_resp0 " "Elaborating entity \"alt_vip_video_input_bridge_resp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_input_bridge_resp:vib_resp0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "vib_resp0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_decode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_input_bridge_resp:vib_resp0\|alt_vip_common_video_packet_decode:video_input " "Elaborating entity \"alt_vip_common_video_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_input_bridge_resp:vib_resp0\|alt_vip_common_video_packet_decode:video_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "video_input" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485715003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_mixer_alpha_merge soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mixer_alpha_merge:alpha_merge0 " "Elaborating entity \"alt_vip_mixer_alpha_merge\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mixer_alpha_merge:alpha_merge0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "alpha_merge0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485715415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_alg_core soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_tpg_alg_core:tpg " "Elaborating entity \"alt_vip_tpg_alg_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_tpg_alg_core:tpg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "tpg" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485715963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_tpg_alg_core:tpg\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_tpg_alg_core:tpg\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" "cmd_input" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485716195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_tpg_alg_core:tpg\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_tpg_alg_core:tpg\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" "data_output" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485716258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_mix_alg_core soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core " "Elaborating entity \"alt_vip_mix_alg_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "mixer_core" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485716330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_common_event_packet_decode:input_decodes_g\[0\].din_decoder0 " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_common_event_packet_decode:input_decodes_g\[0\].din_decoder0\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" "input_decodes_g\[0\].din_decoder0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485716664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sop_align soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_common_sop_align:input_layers_g\[0\].sop_realign_inst " "Elaborating entity \"alt_vip_common_sop_align\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_common_sop_align:input_layers_g\[0\].sop_realign_inst\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" "input_layers_g\[0\].sop_realign_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485716760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_mix_alg_core_align soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_mix_alg_core_align:input_layers_g\[0\].offset_align_inst " "Elaborating entity \"alt_vip_mix_alg_core_align\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_mix_alg_core_align:input_layers_g\[0\].offset_align_inst\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" "input_layers_g\[0\].offset_align_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485716859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_mix_alg_core_switch soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_mix_alg_core_switch:layer_switch " "Elaborating entity \"alt_vip_mix_alg_core_switch\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_mix_alg_core_switch:layer_switch\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" "layer_switch" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_mix_alg_core_blend soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_mix_alg_core_blend:blend_background " "Elaborating entity \"alt_vip_mix_alg_core_blend\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_mix_alg_core_blend:blend_background\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" "blend_background" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717391 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "background_data_unpack " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"background_data_unpack\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717408 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "din_mix_data_unpack " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"din_mix_data_unpack\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717408 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "background_data_unpack_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"background_data_unpack_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "din_mix_data_unpack_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"din_mix_data_unpack_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dout_data_unpack " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dout_data_unpack\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mult_add_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mult_add_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mult_add_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mult_add_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mult_add_multipliers " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mult_add_multipliers\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "vob" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "cmd_input" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_event_packet_decode:data_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_event_packet_decode:data_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "data_input" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_message_pipeline_stage soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_message_pipeline_stage:din_pipe_stage " "Elaborating entity \"alt_vip_common_message_pipeline_stage\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_message_pipeline_stage:din_pipe_stage\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "din_pipe_stage" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sop_align soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_sop_align:sop_realigner " "Elaborating entity \"alt_vip_common_sop_align\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_sop_align:sop_realigner\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "sop_realigner" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "video_output" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485718027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_empty soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_video_packet_empty:empty_converter " "Elaborating entity \"alt_vip_common_video_packet_empty\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_video_packet_empty:empty_converter\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "empty_converter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485718159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_0_to_latency_1 soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter " "Elaborating entity \"alt_vip_common_latency_0_to_latency_1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "latency_converter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485718255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_mix_scheduler soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler " "Elaborating entity \"alt_vip_mix_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "scheduler" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485718350 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "command_vib_args_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"command_vib_args_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485718554 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vib_response_args_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vib_response_args_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485718554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_event_packet_encode:vob_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_event_packet_encode:vob_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" "vob_cmd_encoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485718755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_slave_interface soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface " "Elaborating entity \"alt_vip_common_slave_interface\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" "slave_interface" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485718885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_slave_interface_mux soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface\|alt_vip_common_slave_interface_mux:non_data_read_mux " "Elaborating entity \"alt_vip_common_slave_interface_mux\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface\|alt_vip_common_slave_interface_mux:non_data_read_mux\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" "non_data_read_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_event_packet_encode:mux_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_event_packet_encode:mux_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" "mux_cmd_encoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_event_packet_encode:tpg_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_event_packet_encode:tpg_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" "tpg_cmd_encoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_message_sink_terminator soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_message_sink_terminator:cmd_mux_term " "Elaborating entity \"alt_vip_message_sink_terminator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_message_sink_terminator:cmd_mux_term\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "cmd_mux_term" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_tpg_0 soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0 " "Elaborating entity \"soc_system_alt_vip_cl_tpg_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_tpg_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "video_out" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_tpg_0_scheduler soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler " "Elaborating entity \"soc_system_alt_vip_cl_tpg_0_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "scheduler" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_multi_scheduler soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst " "Elaborating entity \"alt_vip_tpg_multi_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" "tpg_multi_scheduler_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485720061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0 " "Elaborating entity \"alt_vip_tpg_bars_alg_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "core_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485720407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[0\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[0\].in_par_lut\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[0\].in_par_lut" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485720715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[1\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[1\].in_par_lut\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[1\].in_par_lut" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485720809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[2\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[2\].in_par_lut\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[2\].in_par_lut" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485720858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_tpg_1 soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1 " "Elaborating entity \"soc_system_alt_vip_cl_tpg_1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_tpg_1" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485720864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_tpg_1_scheduler soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\|soc_system_alt_vip_cl_tpg_1_scheduler:scheduler " "Elaborating entity \"soc_system_alt_vip_cl_tpg_1_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\|soc_system_alt_vip_cl_tpg_1_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" "scheduler" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_multi_scheduler soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\|soc_system_alt_vip_cl_tpg_1_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst " "Elaborating entity \"alt_vip_tpg_multi_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\|soc_system_alt_vip_cl_tpg_1_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv" "tpg_multi_scheduler_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_const_alg_core soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\|alt_vip_tpg_const_alg_core:core_0 " "Elaborating entity \"alt_vip_tpg_const_alg_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\|alt_vip_tpg_const_alg_core:core_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" "core_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0 soc_system:u0\|soc_system_dma_0:dma_0 " "Elaborating entity \"soc_system_dma_0\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\"" {  } { { "soc_system/synthesis/soc_system.v" "dma_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_read_data_mux soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_read_data_mux:the_soc_system_dma_0_read_data_mux " "Elaborating entity \"soc_system_dma_0_read_data_mux\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_read_data_mux:the_soc_system_dma_0_read_data_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_read_data_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_byteenables soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_byteenables:the_soc_system_dma_0_byteenables " "Elaborating entity \"soc_system_dma_0_byteenables\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_byteenables:the_soc_system_dma_0_byteenables\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_byteenables" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_fifo_module soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module " "Elaborating entity \"soc_system_dma_0_fifo_module\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_fifo_module" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_fifo_module_fifo_ram_module soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram " "Elaborating entity \"soc_system_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "soc_system_dma_0_fifo_module_fifo_ram" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "lpm_ram_dp_component" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 5 " "Parameter \"lpm_widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""}  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485721849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721885 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j02 " "Found entity 1: altsyncram_1j02" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485721965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485721965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1j02 soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated " "Elaborating entity \"altsyncram_1j02\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_mem_read soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_read:the_soc_system_dma_0_mem_read " "Elaborating entity \"soc_system_dma_0_mem_read\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_read:the_soc_system_dma_0_mem_read\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_mem_read" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_mem_write soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_write:the_soc_system_dma_0_mem_write " "Elaborating entity \"soc_system_dma_0_mem_write\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_write:the_soc_system_dma_0_mem_write\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_mem_write" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_bridge_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 soc_system:u0\|soc_system_pll_0:pll_0 " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "altera_pll_i" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722034 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485722054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 65.000000 MHz " "Parameter \"output_clock_frequency1\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 5.000000 MHz " "Parameter \"output_clock_frequency2\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485722061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sys_pll soc_system:u0\|soc_system_sys_pll:sys_pll " "Elaborating entity \"soc_system_sys_pll\" for hierarchy \"soc_system:u0\|soc_system_sys_pll:sys_pll\"" {  } { { "soc_system/synthesis/soc_system.v" "sys_pll" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sys_pll_sys_pll soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll " "Elaborating entity \"soc_system_sys_pll_sys_pll\" for hierarchy \"soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\"" {  } { { "soc_system/synthesis/submodules/soc_system_sys_pll.v" "sys_pll" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" "altera_pll_i" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722070 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485722085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""}  } { { "soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485722090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal soc_system:u0\|soc_system_sys_pll:sys_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"soc_system:u0\|soc_system_sys_pll:sys_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "soc_system/synthesis/submodules/soc_system_sys_pll.v" "reset_from_locked" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_video_dma soc_system:u0\|soc_system_video_dma:video_dma " "Elaborating entity \"soc_system_video_dma\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\"" {  } { { "soc_system/synthesis/soc_system.v" "video_dma" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 soc_system_video_dma.v(234) " "Verilog HDL assignment warning at soc_system_video_dma.v(234): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485722098 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 soc_system_video_dma.v(235) " "Verilog HDL assignment warning at soc_system_video_dma.v(235): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485722098 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 soc_system_video_dma.v(240) " "Verilog HDL assignment warning at soc_system_video_dma.v(240): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485722098 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 soc_system_video_dma.v(319) " "Verilog HDL assignment warning at soc_system_video_dma.v(319): truncated value with size 32 to match size of target (15)" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485722099 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\"" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "Image_Buffer" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\"" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""}  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485722243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8bg1 " "Found entity 1: scfifo_8bg1" {  } { { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8bg1 soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated " "Elaborating entity \"scfifo_8bg1\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_t2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_t2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_t2a1 " "Found entity 1: a_dpfifo_t2a1" {  } { { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_t2a1 soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo " "Elaborating entity \"a_dpfifo_t2a1\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\"" {  } { { "db/scfifo_8bg1.tdf" "dpfifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3i1 " "Found entity 1: altsyncram_t3i1" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3i1 soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram " "Elaborating entity \"altsyncram_t3i1\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\"" {  } { { "db/a_dpfifo_t2a1.tdf" "FIFOram" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_t2a1.tdf" "almost_full_comparer" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_t2a1.tdf" "three_comparison" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_t2a1.tdf" "rd_ptr_msb" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_t2a1.tdf" "usedw_counter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_t2a1.tdf" "wr_ptr" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videocard_top soc_system:u0\|videocard_top:videocard_new_0 " "Elaborating entity \"videocard_top\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\"" {  } { { "soc_system/synthesis/soc_system.v" "videocard_new_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videocard soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst " "Elaborating entity \"videocard\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\"" {  } { { "soc_system/synthesis/submodules/videocard_top.v" "videocard_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_way_rom soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|four_way_rom:rom " "Elaborating entity \"four_way_rom\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|four_way_rom:rom\"" {  } { { "videocard/videocard.v" "rom" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|arbiter:arbiter_inst " "Elaborating entity \"arbiter\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|arbiter:arbiter_inst\"" {  } { { "videocard/videocard.v" "arbiter_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|interrupt_controller:inter_controller " "Elaborating entity \"interrupt_controller\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|interrupt_controller:inter_controller\"" {  } { { "videocard/videocard.v" "inter_controller" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0 " "Elaborating entity \"core\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\"" {  } { { "videocard/videocard.v" "core0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|instr_decoder:instr_decoder_main " "Elaborating entity \"instr_decoder\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|instr_decoder:instr_decoder_main\"" {  } { { "core/core.v" "instr_decoder_main" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\"" {  } { { "core/core.v" "alu_main" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module " "Elaborating entity \"divider\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\"" {  } { { "core/alu.v" "div_module" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "core/divider.v" "LPM_DIVIDE_component" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "core/divider.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722707 ""}  } { { "core/divider.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485722707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l4u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l4u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l4u " "Found entity 1: lpm_divide_l4u" {  } { { "db/lpm_divide_l4u.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/lpm_divide_l4u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_l4u soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l4u:auto_generated " "Elaborating entity \"lpm_divide_l4u\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l4u:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_anh soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l4u:auto_generated\|sign_div_unsign_anh:divider " "Elaborating entity \"sign_div_unsign_anh\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l4u:auto_generated\|sign_div_unsign_anh:divider\"" {  } { { "db/lpm_divide_l4u.tdf" "divider" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/lpm_divide_l4u.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/alt_u_div_p2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_p2f soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l4u:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_p2f:divider " "Elaborating entity \"alt_u_div_p2f\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l4u:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_p2f:divider\"" {  } { { "db/sign_div_unsign_anh.tdf" "divider" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/sign_div_unsign_anh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_dual soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst " "Elaborating entity \"RAM_dual\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\"" {  } { { "soc_system/synthesis/submodules/videocard_top.v" "ram_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM_dual.v" "altsyncram_component" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM_dual.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""}  } { { "memory/RAM_dual.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485722995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgo2 " "Found entity 1: altsyncram_fgo2" {  } { { "db/altsyncram_fgo2.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_fgo2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485723088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485723088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgo2 soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\|altsyncram_fgo2:auto_generated " "Elaborating entity \"altsyncram_fgo2\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\|altsyncram_fgo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485723254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485723254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\|altsyncram_fgo2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\|altsyncram_fgo2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_fgo2.tdf" "decode2" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_fgo2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485723295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485723295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\|altsyncram_fgo2:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\|altsyncram_fgo2:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_fgo2.tdf" "mux4" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_fgo2.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_mapped_control soc_system:u0\|videocard_top:videocard_new_0\|memory_mapped_control:mm_control " "Elaborating entity \"memory_mapped_control\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|memory_mapped_control:mm_control\"" {  } { { "soc_system/synthesis/submodules/videocard_top.v" "mm_control" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:videocard_new_0_memory_main_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:videocard_new_0_memory_main_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:videocard_new_0_memory_main_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:videocard_new_0_memory_main_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:videocard_new_0_memory_main_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:videocard_new_0_memory_main_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_agent_rsp_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_agent_rdata_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_burst_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_rsp_width_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485723755 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485723756 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485723756 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_cmd_width_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723803 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616485723816 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616485723817 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "crosser" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_agent_rdata_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_burst_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_avalon_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "video_dma_avalon_control_slave_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:alt_vip_cl_mixer_0_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:alt_vip_cl_mixer_0_control_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_cl_mixer_0_control_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_0_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_0_control_port_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "dma_0_control_port_slave_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:videocard_new_0_memory_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:videocard_new_0_memory_control_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:video_dma_avalon_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:video_dma_avalon_control_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "video_dma_avalon_control_slave_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:video_dma_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:video_dma_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:video_dma_avalon_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:video_dma_avalon_control_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "video_dma_avalon_control_slave_agent_rsp_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:alt_vip_cl_mixer_0_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:alt_vip_cl_mixer_0_control_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_cl_mixer_0_control_agent_rsp_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:alt_vip_cl_mixer_0_control_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:alt_vip_cl_mixer_0_control_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_cl_mixer_0_control_agent_rdata_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:videocard_new_0_memory_control_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:videocard_new_0_memory_control_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:videocard_new_0_memory_control_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:videocard_new_0_memory_control_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_agent_rsp_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_agent_rdata_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_001" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_004 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_2_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_004" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004\|soc_system_mm_interconnect_2_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004\|soc_system_mm_interconnect_2_router_004_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_limiter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_burst_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux_003 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux_003:rsp_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux_003" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_rsp_width_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724799 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485724807 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485724808 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485724808 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_cmd_width_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "crosser" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_avalon_st_adapter_003 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"soc_system_mm_interconnect_2_avalon_st_adapter_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "avalon_st_adapter_003" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter_003:avalon_st_adapter_003\|soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter_003:avalon_st_adapter_003\|soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v" "error_adapter_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"soc_system_mm_interconnect_3\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_3" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "dma_0_read_master_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:dma_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:dma_0_read_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "dma_0_read_master_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router " "Elaborating entity \"soc_system_mm_interconnect_3_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_3_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_3_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485725262 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_3_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_001" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:dma_0_read_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:dma_0_read_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "dma_0_read_master_limiter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "arb" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485725344 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485725345 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485725345 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725389 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616485725401 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616485725401 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "crosser" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_003\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_003" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "ucu_gpu_top.v" "debounce_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "ucu_gpu_top.v" "hps_reset_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485725568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "ucu_gpu_top.v" "pulse_cold_reset" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "ucu_gpu_top.v" "pulse_warm_reset" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "ucu_gpu_top.v" "pulse_debug_reset" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726380 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1616485729485 "|ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset_value h_counter 32 16 " "Port \"reset_value\" on the entity instantiation of \"h_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "h_counter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 795 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729886 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_anc_line u_calculate_mode 32 16 " "Port \"is_anc_line\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729890 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_ap_line u_calculate_mode 32 16 " "Port \"is_ap_line\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729890 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_f_falling_edge u_calculate_mode 32 16 " "Port \"is_f_falling_edge\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729890 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_f_rising_edge u_calculate_mode 32 16 " "Port \"is_f_rising_edge\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_h_blank u_calculate_mode 32 16 " "Port \"is_h_blank\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_h_front_porch u_calculate_mode 32 16 " "Port \"is_h_front_porch\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_h_sync_length u_calculate_mode 32 16 " "Port \"is_h_sync_length\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_h_sync_polarity u_calculate_mode 32 1 " "Port \"is_h_sync_polarity\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_interlaced u_calculate_mode 32 1 " "Port \"is_interlaced\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_line_count_f0 u_calculate_mode 32 16 " "Port \"is_line_count_f0\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_line_count_f1 u_calculate_mode 32 16 " "Port \"is_line_count_f1\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_sample_count_f0 u_calculate_mode 32 16 " "Port \"is_sample_count_f0\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_sample_count_f1 u_calculate_mode 32 16 " "Port \"is_sample_count_f1\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_anc_line u_calculate_mode 32 16 " "Port \"is_v1_anc_line\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_blank u_calculate_mode 32 16 " "Port \"is_v1_blank\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_front_porch u_calculate_mode 32 16 " "Port \"is_v1_front_porch\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_rising_edge u_calculate_mode 32 16 " "Port \"is_v1_rising_edge\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_sync_length u_calculate_mode 32 16 " "Port \"is_v1_sync_length\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v_blank u_calculate_mode 32 16 " "Port \"is_v_blank\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v_front_porch u_calculate_mode 32 16 " "Port \"is_v_front_porch\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v_sync_length u_calculate_mode 32 16 " "Port \"is_v_sync_length\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v_sync_polarity u_calculate_mode 32 1 " "Port \"is_v_sync_polarity\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "trs u_calculate_mode 32 4 " "Port \"trs\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "vid_std mode_banks 1 16 " "Port \"vid_std\" on the entity instantiation of \"mode_banks\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "mode_banks" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 666 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1616485729897 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "av_st_din_data stream_marker 56 91 " "Port \"av_st_din_data\" on the entity instantiation of \"stream_marker\" is connected to a signal of width 56. The formal width of the signal in the module is 91.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "stream_marker" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 572 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1616485729898 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_stream_marker:stream_marker"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga_reset_n " "Net \"hps_fpga_reset_n\" is missing source, defaulting to GND" {  } { { "ucu_gpu_top.v" "hps_fpga_reset_n" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616485730085 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1616485730085 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga_reset_n " "Net \"hps_fpga_reset_n\" is missing source, defaulting to GND" {  } { { "ucu_gpu_top.v" "hps_fpga_reset_n" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616485730093 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1616485730093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_se84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_se84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_se84 " "Found entity 1: altsyncram_se84" {  } { { "db/altsyncram_se84.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_se84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485734694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485734694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485734933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485734933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485734989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485734989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rai " "Found entity 1: cntr_rai" {  } { { "db/cntr_rai.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_rai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_3vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735346 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485735760 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616485736431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.23.09:48:58 Progress: Loading sld56d70052/alt_sld_fab_wrapper_hw.tcl " "2021.03.23.09:48:58 Progress: Loading sld56d70052/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485738916 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485740351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485740459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485741357 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485741523 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485741663 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485741827 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485741829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485741829 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616485742479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d70052/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld56d70052/alt_sld_fab.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485742844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485742844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485743010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485743010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485743011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485743011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485743113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485743113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485743276 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485743276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485743276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485743404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485743404 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 38 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 68 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 98 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 128 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 158 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 188 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 218 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 248 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 278 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 308 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 338 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 368 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 398 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 428 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 458 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 488 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 518 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 548 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 578 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 608 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 638 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 668 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 698 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 728 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 758 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 788 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 340 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 490 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 640 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 730 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 760 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 910 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1616485746909 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" 88 0 0 } } { "soc_system/synthesis/submodules/soc_system_sys_pll.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll.v" 24 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 675 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1616485746909 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1616485746909 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616485759492 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1616485759492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485759529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485759529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_00n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485759568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485759568 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Video and Image Processing Suite " "\"Video and Image Processing Suite\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1616485762568 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1616485762568 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-TEST_PATTERN_GENERATOR_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-TEST_PATTERN_GENERATOR_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-MIXER_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-MIXER_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Mixer II MegaCore function will be disabled after time-out is reached " "The Mixer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Mixer II MegaCore function will be disabled after time-out is reached " "The Mixer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Mixer II MegaCore function will be disabled after time-out is reached " "The Mixer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Mixer II MegaCore function will be disabled after time-out is reached " "The Mixer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Mixer II MegaCore function will be disabled after time-out is reached " "The Mixer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-CVO_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-CVO_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The CVO II MegaCore function will be disabled after time-out is reached " "The CVO II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The CVO II MegaCore function will be disabled after time-out is reached " "The CVO II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1616485762741 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1616485762742 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1616485762742 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "51 " "51 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616485762781 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1616485763235 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" 826 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 2 1616485770291 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 2 1616485770291 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"HDMI_I2C_SCL\" and its non-tri-state driver." {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 0 1616485771690 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 0 1616485771690 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2S " "bidirectional pin \"HDMI_I2S\" has no driver" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1616485771690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_LRCLK " "bidirectional pin \"HDMI_LRCLK\" has no driver" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1616485771690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1616485771690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_SCLK " "bidirectional pin \"HDMI_SCLK\" has no driver" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1616485771690 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1616485771690 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_I2C_SCL~synth " "Node \"HDMI_I2C_SCL~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616485772583 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616485772585 ""}
{ "Warning" "WSTA_COULD_NOT_GET_VALUE_FROM_CLOCK_PERIOD" "destination  set_net_delay \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_field_reg\[*\]\}\] \[get_keepers \{*\|cvo_core*\|mode_banks\|vid_interlaced_field\[*\]\}\] " "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_field_reg\[*\]\}\]\" to \"\[get_keepers \{*\|cvo_core*\|mode_banks\|vid_interlaced_field\[*\]\}\]\". This assignment will be ignored." {  } {  } 0 17897 "No %1!s!clock period was found satisfying the %2!s! assignment from \"%3!s!\" to \"%4!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485773473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485773501 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1923 " "1923 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616485781034 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1616485781584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485781829 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1616485782242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485782471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/output_files/ucu_gpu.map.smsg " "Generated suppressed messages file /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/output_files/ucu_gpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485785195 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 1147 0 0 1114 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 1147 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1114 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1616485967717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "26 0 4 0 0 " "Adding 26 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616485968433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485968433 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1616485969466 ""}  } { { "altera_pll.v" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1616485969466 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616485970727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26108 " "Implemented 26108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24584 " "Implemented 24584 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_RAMS" "685 " "Implemented 685 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1616485970811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616485970811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 265 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 265 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1131 " "Peak virtual memory: 1131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616485970982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 09:52:50 2021 " "Processing ended: Tue Mar 23 09:52:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616485970982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:41 " "Elapsed time: 00:04:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616485970982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:47 " "Total CPU time (on all processors): 00:05:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616485970982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485970982 ""}
