0.7
2020.2
Nov 18 2020
09:20:35
/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv,1717046835,systemVerilog,,,,tb_RV32I,,uvm,,,,,,
/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv,1717131958,systemVerilog,,/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv,,CPUCore,,uvm,,,,,,
/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv,1717135494,systemVerilog,,/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv,/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/defines.sv,ControlUnit,,uvm,,,,,,
/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv,1717056258,systemVerilog,,/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv,,DataMemory,,uvm,,,,,,
/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv,1717240837,systemVerilog,,/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv,/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/defines.sv,ALU;DataPath;Register;RegisterFile;adder;extend;mux_2x1,,uvm,,,,,,
/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv,1717240620,systemVerilog,,/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv,,InstructionMemory,,uvm,,,,,,
/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv,1717124629,systemVerilog,,/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv,,RV32I,,uvm,,,,,,
/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/defines.sv,1717119203,verilog,,,,,,,,,,,,
