Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/chris/hardDrive/FPGA_Vivado/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d54059d818e440298427d49febbac433 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/chris/hardDrive/work/tutoring/EEE4120f_2021/gitPracs/EEE4120F/Prac4/Prac4_2_Code/prac4_2_code.srcs/sources_1/new/sine_gen.v" Line 3. Module sine_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/chris/hardDrive/work/tutoring/EEE4120f_2021/gitPracs/EEE4120F/Prac4/Prac4_2_Code/prac4_2_code.srcs/sources_1/new/sine_gen.v" Line 3. Module sine_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sine_gen
Compiling module xil_defaultlib.testBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
