{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1562221593078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1562221593079 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FAMS EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FAMS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562221593188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562221593251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562221593251 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1562221593298 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1562221593298 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1562221593298 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1562221593298 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] 2 25 0 0 " "Implementing clock multiplication of 2, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1562221593298 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1562221593298 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562221593496 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562221593972 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562221593972 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562221593972 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562221593972 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 26438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562221594005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 26440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562221594005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 26442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562221594005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 26444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562221594005 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562221594005 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562221594011 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1562221594155 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 112 " "No exact pin location assignment(s) for 12 pins of 112 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1562221594729 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "214 " "The Timing Analyzer is analyzing 214 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1562221596106 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9dq1 " "Entity dcfifo_9dq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ieq1 " "Entity dcfifo_ieq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1562221596120 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1562221596120 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1562221596216 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.sdc " "Reading SDC File: 'e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1562221596233 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|end_reg " "Node: sensor:sensor\|end_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|dout\[295\] sensor:sensor\|end_reg " "Latch sensor:sensor\|dout\[295\] is being clocked by sensor:sensor\|end_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596306 "|FAMS|sensor:sensor|end_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|clk_sys " "Node: sensor:sensor\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sensor:sensor\|end_reg sensor:sensor\|clk_sys " "Register sensor:sensor\|end_reg is being clocked by sensor:sensor\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596307 "|FAMS|sensor:sensor|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50m " "Node: clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sensor:sensor\|clk_sys clk_50m " "Register sensor:sensor\|clk_sys is being clocked by clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596307 "|FAMS|clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EEPROM:EEPROM_inst\|num.00 " "Node: EEPROM:EEPROM_inst\|num.00 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch EEPROM:EEPROM_inst\|memory_r\[1\] EEPROM:EEPROM_inst\|num.00 " "Latch EEPROM:EEPROM_inst\|memory_r\[1\] is being clocked by EEPROM:EEPROM_inst\|num.00" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596307 "|FAMS|EEPROM:EEPROM_inst|num.00"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[0\] " "Node: sensor:sensor\|num\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|slave_high\[7\] sensor:sensor\|num\[0\] " "Latch sensor:sensor\|slave_high\[7\] is being clocked by sensor:sensor\|num\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596307 "|FAMS|sensor:sensor|num[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[1\] " "Node: sensor:sensor\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|key_data.01_5395 sensor:sensor\|num\[1\] " "Latch sensor:sensor\|key_data.01_5395 is being clocked by sensor:sensor\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596307 "|FAMS|sensor:sensor|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|num\[1\] " "Node: Oxygen:Oxygen\|num\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Oxygen:Oxygen\|word_data\[4\] Oxygen:Oxygen\|num\[1\] " "Latch Oxygen:Oxygen\|word_data\[4\] is being clocked by Oxygen:Oxygen\|num\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596307 "|FAMS|Oxygen:Oxygen|num[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|num\[2\] " "Node: sensor:sensor\|num\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sensor:sensor\|slave_low\[1\] sensor:sensor\|num\[2\] " "Latch sensor:sensor\|slave_low\[1\] is being clocked by sensor:sensor\|num\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596307 "|FAMS|sensor:sensor|num[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_h2_ten qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_h2_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596307 "|FAMS|qsys_system:u0|qsys_system_h2_one:h2_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_h2_one qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_h2_one is being clocked by qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596307 "|FAMS|qsys_system:u0|qsys_system_h2_one:h2_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_heart_rate_ten qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_heart_rate_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596308 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Node: DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_hum_one DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Latch LCD_Display:LCD_Display_inst\|data_hum_one is being clocked by DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596308 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[33]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Node: DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_temp_one DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Latch LCD_Display:LCD_Display_inst\|data_temp_one is being clocked by DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596308 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_oxy_one qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_oxy_one is being clocked by qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596308 "|FAMS|qsys_system:u0|qsys_system_h2_one:oxy_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_heart_rate_hun qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_heart_rate_hun is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596308 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_hun|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_Driver:LCD_Driver\|hcount_r\[10\] " "Node: LCD_Driver:LCD_Driver\|hcount_r\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|rdaddress_chinese\[12\] LCD_Driver:LCD_Driver\|hcount_r\[10\] " "Latch LCD_Display:LCD_Display_inst\|rdaddress_chinese\[12\] is being clocked by LCD_Driver:LCD_Driver\|hcount_r\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596308 "|FAMS|LCD_Driver:LCD_Driver|hcount_r[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Process:Process\|clk_data " "Node: Process:Process\|clk_data was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Process:Process\|data_out_reg\[15\] Process:Process\|clk_data " "Latch Process:Process\|data_out_reg\[15\] is being clocked by Process:Process\|clk_data" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596308 "|FAMS|Process:Process|clk_data"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:uart_rx\|uart_done " "Node: uart_rx:uart_rx\|uart_done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Process:Process\|clk_data uart_rx:uart_rx\|uart_done " "Register Process:Process\|clk_data is being clocked by uart_rx:uart_rx\|uart_done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596308 "|FAMS|uart_rx:uart_rx|uart_done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7928:AD7928\|adc_cs_n " "Node: AD7928:AD7928\|adc_cs_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD7928:AD7928\|dout_1\[4\] AD7928:AD7928\|adc_cs_n " "Register AD7928:AD7928\|dout_1\[4\] is being clocked by AD7928:AD7928\|adc_cs_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596308 "|FAMS|AD7928:AD7928|adc_cs_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EEPROM:EEPROM_inst\|clk_sys " "Node: EEPROM:EEPROM_inst\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register EEPROM:EEPROM_inst\|end_reg EEPROM:EEPROM_inst\|clk_sys " "Register EEPROM:EEPROM_inst\|end_reg is being clocked by EEPROM:EEPROM_inst\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596308 "|FAMS|EEPROM:EEPROM_inst|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[0\] cmos_pclk " "Register Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|delayed_wrptr_g\[0\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596308 "|FAMS|cmos_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Oxygen:Oxygen\|clk_sys " "Node: Oxygen:Oxygen\|clk_sys was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Oxygen:Oxygen\|cnt\[0\] Oxygen:Oxygen\|clk_sys " "Register Oxygen:Oxygen\|cnt\[0\] is being clocked by Oxygen:Oxygen\|clk_sys" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596308 "|FAMS|Oxygen:Oxygen|clk_sys"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_harmful_one qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_harmful_one is being clocked by qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596309 "|FAMS|qsys_system:u0|qsys_system_h2_one:harmful_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_harmful_ten qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_harmful_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596309 "|FAMS|qsys_system:u0|qsys_system_h2_one:harmful_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_natural_one qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_natural_one is being clocked by qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596309 "|FAMS|qsys_system:u0|qsys_system_h2_one:natural_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_natural_ten qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_natural_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596309 "|FAMS|qsys_system:u0|qsys_system_h2_one:natural_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_oxy_ten qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_oxy_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596309 "|FAMS|qsys_system:u0|qsys_system_h2_one:oxy_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_heart_rate_one qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_heart_rate_one is being clocked by qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596309 "|FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EEPROM:EEPROM_inst\|end_reg " "Node: EEPROM:EEPROM_inst\|end_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch EEPROM:EEPROM_inst\|data_out\[66\] EEPROM:EEPROM_inst\|end_reg " "Latch EEPROM:EEPROM_inst\|data_out\[66\] is being clocked by EEPROM:EEPROM_inst\|end_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596309 "|FAMS|EEPROM:EEPROM_inst|end_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_liquefied_ten qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_liquefied_ten is being clocked by qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596309 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596309 "|FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_ten|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] " "Node: qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_liquefied_one qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\] " "Latch LCD_Display:LCD_Display_inst\|data_liquefied_one is being clocked by qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596310 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596310 "|FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_one|data_out[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor:sensor\|dout\[297\] " "Node: sensor:sensor\|dout\[297\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch LCD_Display:LCD_Display_inst\|data_body_temp_int_one sensor:sensor\|dout\[297\] " "Latch LCD_Display:LCD_Display_inst\|data_body_temp_int_one is being clocked by sensor:sensor\|dout\[297\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1562221596310 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1562221596310 "|FAMS|sensor:sensor|dout[297]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1562221596458 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1562221596458 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1562221596458 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1562221596458 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl_pll\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1562221596458 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1562221596458 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1562221596459 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1562221596459 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1562221596459 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1562221596459 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1562221596460 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1562221596460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1562221596460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1562221596460 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1562221596460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clk_50m~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Promoted node clk_50m~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562221597093 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 26403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562221597093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562221597093 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562221597093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562221597093 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562221597093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562221597093 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562221597093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562221597093 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562221597093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C4 of PLL_2) " "Automatically promoted node system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C4 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562221597093 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 6433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562221597093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor:sensor\|clk_sys  " "Automatically promoted node sensor:sensor\|clk_sys " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562221597093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor:sensor\|clk_sys~0 " "Destination node sensor:sensor\|clk_sys~0" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 19845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562221597093 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562221597093 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 4023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562221597093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562221597093 ""}  } { { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 25866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562221597093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EEPROM:EEPROM_inst\|clk_sys  " "Automatically promoted node EEPROM:EEPROM_inst\|clk_sys " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562221597093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EEPROM:EEPROM_inst\|clk_sys~0 " "Destination node EEPROM:EEPROM_inst\|clk_sys~0" {  } { { "rtl/EEPROM/EEPROM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/EEPROM/EEPROM.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 19846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562221597093 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562221597093 ""}  } { { "rtl/EEPROM/EEPROM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/EEPROM/EEPROM.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 1284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562221597093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EEPROM:EEPROM_inst\|end_reg  " "Automatically promoted node EEPROM:EEPROM_inst\|end_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562221597094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC2FPGA_UART_Test:bt_inst\|txd_en " "Destination node PC2FPGA_UART_Test:bt_inst\|txd_en" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562221597094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\]~0 " "Destination node PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\]~0" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 12070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562221597094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EEPROM:EEPROM_inst\|end_reg~8 " "Destination node EEPROM:EEPROM_inst\|end_reg~8" {  } { { "rtl/EEPROM/EEPROM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/EEPROM/EEPROM.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 15535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562221597094 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562221597094 ""}  } { { "rtl/EEPROM/EEPROM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/EEPROM/EEPROM.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 0 { 0 ""} 0 1294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562221597094 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562221598443 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562221598463 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562221598465 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562221598486 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562221598511 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1562221598534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1562221598534 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562221598550 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562221598847 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1562221598861 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562221598861 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 2 10 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 2 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1562221598956 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1562221598956 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1562221598956 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 18 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562221598956 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 8 11 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562221598956 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 19 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562221598956 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 11 16 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562221598956 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 23 2 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562221598956 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 12 2 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562221598956 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 11 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562221598956 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 14 12 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562221598956 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1562221598956 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1562221598956 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 driven by clk_50m~inputclkctrl which is OUTCLK output port of Clock control block type node clk_50m~inputclkctrl " "Input port INCLK\[0\] of node \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is driven by clk_50m~inputclkctrl which is OUTCLK output port of Clock control block type node clk_50m~inputclkctrl" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } } { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 110 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 4 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1562221599165 ""}  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } } { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 110 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1562221599165 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } } { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 110 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 8 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1562221599166 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] lcd_clk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"lcd_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } } { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 110 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 21 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1562221599166 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] cmos_xclk~output " "PLL \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } } { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 110 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 47 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1562221599167 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_rst_n " "Node \"cmos_rst_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gy_mcu90640_rxd " "Node \"gy_mcu90640_rxd\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gy_mcu90640_rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[1\] " "Node \"key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[2\] " "Node \"key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[3\] " "Node \"key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_b " "Node \"key_b\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[4\] " "Node \"led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[5\] " "Node \"led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[8\] " "Node \"led\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[9\] " "Node \"led\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562221599394 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1562221599394 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562221599395 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1562221599414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562221600887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562221606315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562221606416 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562221612224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562221612224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562221614126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1562221617490 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562221617490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1562221619161 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1562221619161 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562221619161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562221619165 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.02 " "Total time spent on timing analysis during the Fitter is 1.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1562221619567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562221619642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562221620801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562221620806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562221622406 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562221624388 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1562221625009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.fit.smsg " "Generated suppressed messages file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562221625721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 70 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5697 " "Peak virtual memory: 5697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562221628316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 14:27:08 2019 " "Processing ended: Thu Jul 04 14:27:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562221628316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562221628316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562221628316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562221628316 ""}
