{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595251548561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595251548570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 20 10:25:48 2020 " "Processing started: Mon Jul 20 10:25:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595251548570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251548570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cross_correlation -c Cross_correlation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cross_correlation -c Cross_correlation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251548570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595251549213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595251549213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cross_correlation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cross_correlation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cross_correlation " "Found entity 1: Cross_correlation" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595251571449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251571449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cross_correlation " "Elaborating entity \"Cross_correlation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595251571521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.sv 1 1 " "Using design file decoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595251571564 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1595251571564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst4 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst4\"" {  } { { "Cross_correlation.bdf" "inst4" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { -48 672 848 32 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595251571566 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display decoder.sv(12) " "Verilog HDL Always Construct warning at decoder.sv(12): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595251571568 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] decoder.sv(12) " "Inferred latch for \"display\[0\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251571568 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] decoder.sv(12) " "Inferred latch for \"display\[1\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251571570 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] decoder.sv(12) " "Inferred latch for \"display\[2\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251571570 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] decoder.sv(12) " "Inferred latch for \"display\[3\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251571570 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] decoder.sv(12) " "Inferred latch for \"display\[4\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251571571 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] decoder.sv(12) " "Inferred latch for \"display\[5\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251571571 "|Cross_correlation|decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] decoder.sv(12) " "Inferred latch for \"display\[6\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251571572 "|Cross_correlation|decoder:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "cross_correlator.sv 1 1 " "Using design file cross_correlator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cross_correlator " "Found entity 1: cross_correlator" {  } { { "cross_correlator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/cross_correlator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595251571602 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1595251571602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_correlator cross_correlator:inst3 " "Elaborating entity \"cross_correlator\" for hierarchy \"cross_correlator:inst3\"" {  } { { "Cross_correlation.bdf" "inst3" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { 96 448 616 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595251571604 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_register.sv(17) " "Verilog HDL information at shift_register.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "shift_register.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/shift_register.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1595251571751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_register.sv 1 1 " "Using design file shift_register.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/shift_register.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595251571754 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1595251571754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:inst1 " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:inst1\"" {  } { { "Cross_correlation.bdf" "inst1" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { 96 248 392 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595251571756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.sv 1 1 " "Using design file debounce.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/debounce.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595251571791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1595251571791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst\"" {  } { { "Cross_correlation.bdf" "inst" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { 40 80 200 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595251571791 ""}
{ "Warning" "WSGN_SEARCH_FILE" "slow_clk.sv 1 1 " "Using design file slow_clk.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 slow_clk " "Found entity 1: slow_clk" {  } { { "slow_clk.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/slow_clk.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595251571813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1595251571813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_clk slow_clk:inst111 " "Elaborating entity \"slow_clk\" for hierarchy \"slow_clk:inst111\"" {  } { { "Cross_correlation.bdf" "inst111" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { 200 -120 32 280 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595251571813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 slow_clk.sv(14) " "Verilog HDL assignment warning at slow_clk.sv(14): truncated value with size 32 to match size of target (26)" {  } { { "slow_clk.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/slow_clk.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595251571816 "|Cross_correlation|slow_clk:inst111"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:inst8\|display\[4\] " "LATCH primitive \"decoder:inst8\|display\[4\]\" is permanently disabled" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1595251572679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:inst4\|display\[4\] " "LATCH primitive \"decoder:inst4\|display\[4\]\" is permanently disabled" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/decoder.sv" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1595251572679 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[5\] VCC " "Pin \"display0\[5\]\" is stuck at VCC" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { -24 880 1056 -8 "display0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595251573124 "|Cross_correlation|display0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[4\] VCC " "Pin \"display0\[4\]\" is stuck at VCC" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { -24 880 1056 -8 "display0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595251573124 "|Cross_correlation|display0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[0\] GND " "Pin \"display0\[0\]\" is stuck at GND" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { -24 880 1056 -8 "display0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595251573124 "|Cross_correlation|display0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] VCC " "Pin \"display1\[5\]\" is stuck at VCC" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { 64 880 1056 80 "display1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595251573124 "|Cross_correlation|display1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] VCC " "Pin \"display2\[5\]\" is stuck at VCC" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { 152 880 1056 168 "display2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595251573124 "|Cross_correlation|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[5\] VCC " "Pin \"display3\[5\]\" is stuck at VCC" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { 240 880 1056 256 "display3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595251573124 "|Cross_correlation|display3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[5\] VCC " "Pin \"display4\[5\]\" is stuck at VCC" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { 328 880 1056 344 "display4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595251573124 "|Cross_correlation|display4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[4\] VCC " "Pin \"display4\[4\]\" is stuck at VCC" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { 328 880 1056 344 "display4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595251573124 "|Cross_correlation|display4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[0\] GND " "Pin \"display4\[0\]\" is stuck at GND" {  } { { "Cross_correlation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/Cross_correlation.bdf" { { 328 880 1056 344 "display4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595251573124 "|Cross_correlation|display4[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1595251573124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1595251573285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/output_files/Cross_correlation.map.smsg " "Generated suppressed messages file C:/Users/jeff7/Documents/GitHub/Correlator/Cross_correlation/output_files/Cross_correlation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251573874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1595251574114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595251574114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1595251574294 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1595251574294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1595251574294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1595251574294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595251574370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 20 10:26:14 2020 " "Processing ended: Mon Jul 20 10:26:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595251574370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595251574370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595251574370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595251574370 ""}
