;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <127, 106
	ADD 0, 10
	ADD 271, 60
	SUB @127, @106
	ADD 270, 60
	SUB @127, @106
	ADD 210, 30
	SUB @121, 103
	SUB @0, @2
	SUB @127, @106
	SUB -300, 0
	SUB @127, 181
	ADD 370, 812
	ADD 270, 39
	MOV -7, <-20
	SUB #60, 2
	MOV -7, <-20
	SUB -7, <-420
	CMP -7, <-420
	DJN -1, @-20
	SLT -7, <-420
	SUB @0, @2
	DJN -1, @-20
	ADD @0, @2
	JMP 1, <2
	SUB @121, 103
	DJN -1, @-20
	SLT -1, <-20
	ADD @0, @2
	SUB <0, @2
	ADD 271, 60
	ADD 210, 30
	ADD 210, 30
	MOV -1, <-20
	SPL 0, <-2
	DJN -1, @-20
	ADD 271, 65
	SUB @1, @2
	SUB @121, 103
	JMN <121, 106
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, <-2
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
