Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 22:21:02 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_46_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No12_instance/Y_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.256ns (7.678%)  route 3.078ns (92.322%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 6.456 - 4.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.102ns (routing 0.937ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.853ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=49006, routed)       2.102     3.053    ModCount591_instance/clk_IBUF_BUFG
    SLICE_X125Y451       FDCE                                         r  ModCount591_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y451       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.132 r  ModCount591_instance/count_reg[1]/Q
                         net (fo=5795, routed)        1.168     4.300    ModCount591_instance/Q[1]
    SLICE_X140Y395       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.390 r  ModCount591_instance/Y[33]_i_7/O
                         net (fo=136, routed)         1.254     5.644    MUX_Sum10_1_impl_0_instance/count_reg[1]_0
    SLICE_X155Y463       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     5.679 r  MUX_Sum10_1_impl_0_instance/Y[29]_i_2/O
                         net (fo=1, routed)           0.597     6.276    MUX_Sum10_1_impl_0_instance/Y[29]_i_2_n_0
    SLICE_X145Y454       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     6.328 r  MUX_Sum10_1_impl_0_instance/Y[29]_i_1/O
                         net (fo=1, routed)           0.059     6.387    Delay1No12_instance/count_reg[5]_rep__1[29]
    SLICE_X145Y454       FDCE                                         r  Delay1No12_instance/Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=49006, routed)       1.796     6.456    Delay1No12_instance/clk_IBUF_BUFG
    SLICE_X145Y454       FDCE                                         r  Delay1No12_instance/Y_reg[29]/C
                         clock pessimism              0.435     6.891    
                         clock uncertainty           -0.035     6.856    
    SLICE_X145Y454       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.881    Delay1No12_instance/Y_reg[29]
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  0.494    




