[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADG888YRUZ-REEL production of ANALOG DEVICES from the text: 0.4 Ω CMOS, Dual DPDT Switch\nin WLCSP/LFCSP/TSSOP\nData Sheet ADG888\n \n Rev. D  Document Feedback \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.   \n \nOne Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.\nTel: 781.329.4700 ©2005–2019 Analog Devices, Inc. All rights reserved. Technical Support  www.analog.com   FEATURES \n1.8 V to 5.5 V operation \nUltralow on resistance \n0.4 Ω typical 0.6 Ω maximum at 5 V supply \nExcellent audio performance, ultralow distortion \n0.07 Ω typical 0.14 Ω maximum R\nON flatness \nHigh current carrying capability \n400 mA continuous \n600 mA peak current at 5 V Automotive temperature range: −40°C to +125°C Rail-to-rail switching operation Typical power consumption (<0.1 μW) \nAPPLICATIONS \nCellular phones PDAs MP3 players Power routing Battery-powered systems PCMCIA cards Modems Audio and video signal routing Communication systems Data switching FUNCTIONAL BLOCK DIAGRAM \nADG888\nIN1S2BS2A\nD2S1BS1A\nD1\nIN2S4BS4A\nD4S3BS3A\nD3\n05432-001SWITCHES SHOWN\nFOR A LOGIC 1 INPUT \nFigure 1.  \nGENERAL DESCRIPTION \nThe ADG888  is a low voltage, dual DPDT (double-pole, \ndouble-throw) CMOS device optimized for high performance \naudio switching. With its low power and small physical size, it is \nideal for portable devices. \nThis device offers ultralow on resistance of less than 0.8 Ω over \nthe full temperature range, making it an ideal solution for applications requiring minimal distortion through the switch. The ADG888  also has the capability of carrying large amounts \nof current, typically 400 mA at 5 V operation. \nWhen on, each switch conducts equally well in both directions \nand has an input signal range that extends to the supplies. The \nADG888  exhibits break-before-make switching action. The ADG888  is available in a 16-ball WLCSP , 16-lead LFCSP , \nand a 16-lead TSSOP . These packages make the ADG888  the \nideal solution for space-constrained applications. \nPRODUCT HIGHLIGHTS \n1. <0.6 Ω over full temperature range of −40°C to +125°C. \n2. High current handling capability (400 mA continuous \ncurrent at 5 V). \n3. Low THD + N (0.008% typical). \n4. Tiny 16-ball WLCSP , 16-lead LFCSP , and 16-lead TSSOP . \n \nADG888  Data Sheet  \n \nRev. D | Page 2  of 17 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ....................................................................................... 1 \nFunctional Block  Diagram  .............................................................. 1 \nGeneral Description  ......................................................................... 1 \nProduct Highlights  ........................................................................... 1 \nRevision History  ............................................................................... 2 \nSpecifications  ..................................................................................... 3 \nAbsolute Maximum Ratings  ............................................................ 5 ESD Caution ...................................................................................5  \nPin Configurations and Function Descriptions  ............................6  \nTypical Performance Characteristics  ..............................................8  \nTest Circuits  ..................................................................................... 10 \nTerminology  .................................................................................... 12 \nOutline Dimensions  ....................................................................... 13 \nOrdering Guide  .......................................................................... 14 \n \n \nREVISION HISTORY  \n1/2019 —Rev. C to Rev. D  \nChanges to Table 5  and to Table 6 Headings ................................. 7 \nUpdated Outline Dimensions  ....................................................... 13 \n \n3/2017 —Rev. B to Rev. C  \nChanges to Figure 4  .......................................................................... 7 \nChanges to Figure 19  ...................................................................... 10 \nChanges to Ordering Guide  .......................................................... 14 \n 4/2016—Rev. A to Rev. B  \nChanged CB-16 to CB -16-1 and CP -16-4 to  \nCP-16-23 ......................................................................... Throughout  \nChanges to Figure 2  and Table 4  ..................................................... 6 \nMoved Figure 4  ................................................................................. 7 \nAdded Table 5; Renumbered Sequentially  .................................... 8 \nUpdated Outline Dimensions  ....................................................... 13 \nChanges to Ordering  Guide  .......................................................... 14 12/2006— Rev. 0 to Rev. A  \nUpdated Format  .................................................................. Universal  \nChanges to Table 2  ............................................................................. 4 \nChanges to Table 3  ............................................................................. 5 \nChanges to Ordering Guide  .......................................................... 13 \n 7/2005—Revision 0: Initial Version  \n     \n \n   \n \nData Sheet  ADG888  \n \nRev. D | Page 3  of 17 SPECIFICATIONS \nVDD = 4.2 V to 5.5 V , GND = 0 V , unle ss otherwise noted.  \nTable 1. \nParameter  +25°C  B Version1 Y Version1 Unit  Test Conditions/Comments  \nANALOG SWITCH       \nAnalog Signal Range    0 to V DD V  \nOn Resistance (R ON) 0.4   Ω typ VDD = 4.2 V, V S = 0 V to V DD, IDS = 100 mA  \n 0.48  0.55  0.6 Ω max  See Figure 16 \nOn Resistance Match Between \nChannels ( ∆RON) 0.04    Ω typ VDD = 4.2 V, V S = 2.2 V, I DS = 100 mA  \n 0.06  0.07  0.075  Ω max   \nOn Resistance Flatness (R FLAT (ON) ) 0.07    Ω typ VDD = 4.2 V, V S = 0 V to V DD \n 0.11  0.13  0.14  Ω max  IDS = 100 mA  \nLEAKAGE CURRENTS      VDD = 5.5 V  \nSource Off Leakage I S (Off) ±0.2    nA typ  VS = 1 V/4.5 V, V D = 4.5 V/1 V; see Figure 17 \nChannel On Leakage I D, IS (On) ±0.2   nA typ  VS = V D = 1 V or 4.5 V; see Figure 18 \nDIGITAL INPUTS       \nInput High Voltage, V INH   2.0 V min   \nInput Low Voltage, V INL   0.8 V max   \nInput Current       \nIINL or I INH 0.005    µA typ  VIN = V INL or V INH \n   ±0.1 µA max   \nCIN, Digital Input Capacitance  2   pF typ   \nDYNAMIC CHARACTERISTICS2      \ntON 22   ns typ  RL = 50 Ω , C L = 35 pF  \n 30 33 35 ns max  VS = 3 V/0 V; see Figure 19 \ntOFF  13   ns typ  RL = 50 Ω , C L = 35 pF  \n 17 18 19 ns max  VS = 3 V/0 V; see Figure 19 \nBreak -Before -Make Time Delay (t BBM) 9   ns typ  RL = 50 Ω , C L = 35 pF  \n   5 ns min  VS1 = V S2 = 3 V; see Figure 20 \nCharge Injection  70   pC typ  VS = 0 V, R S = 0 Ω , C L = 1 nF; see Figure 21 \nOff Isolation  −67   dB typ  RL = 50 Ω , C L = 5 pF, f = 100 kHz; see Figure 22 \nChannel -to-Channel Crosstalk  −99   dB typ  Adjacent channel; R L = 50 Ω, C L = 5 pF,  \nf = 100 kHz; see Figure 25 \n −67   dB typ  Adjacent switch; R L = 50 Ω, C L = 5 pF, f = 100 kHz;  \nsee Figure 23 \nTotal Harmonic Distortion ( THD + N)  0.008    % RL = 32 Ω , f = 20 Hz to 20 kHz, V S = 3 V p -p \nInsertion Loss  −0.03    dB typ  RL = 50 Ω, C L = 5 pF; see Figure 24 \n−3 dB Bandwidth  29   MHz typ  RL = 50 Ω , C L = 5 pF; see Figure 24 \nCS (Off) 58   pF typ   \nCD, C S (On) 110   pF typ   \nPOWER REQUIREMENTS      VDD = 5.5 V  \nIDD 0.003    µA typ  Digital inputs = 0 V or 5.5 V  \n  1 4 µA max   \n \n1 Temperature range for the Y version is −40°C to +125°C for the TSSOP and LFCSP; temperature range for the B version is −40°C to +85°C for the WLCSP.  \n2 Guaranteed by design, not production tested.  \n \n  \n \nADG888  Data Sheet  \n \nRev. D | Page 4  of 17 VDD = 2.7 V to 3.6 V , GND = 0 V , unless otherwise noted. \nTable 2. \nParameter  +25°C  B Version1 Y Version1 Unit  Test Conditions/Comments  \nANALOG SWITCH       \nAnalog Signal Range    0 to V DD V  \nOn Resistance (R ON) 0.5   Ω typ VDD = 2.7 V, V S = 0 V to V DD \n 0.7 0.75  0.8 Ω max  IS = 100 mA; see Figure 16 \nOn Resistance Match Between  \nChannels ( ∆RON) 0.045    Ω typ VDD = 2.7 V, V S = 1 V  \n 0.072  0.077  0.083  Ω max  IS = 100 mA  \nOn Resistance Flatness (R FLAT (ON) ) 0.16    Ω typ VDD = 2.7 V, V S = 0 V to V DD \n   0.262  Ω max  IS = 100 mA  \nLEAKAGE CURRENTS      VDD = 3.6 V  \nSource Off Leakage I S (Off) ±0.2    nA typ  VS = 1 V/2.6 V, V D = 2.6 V/1 V; see Figure 17 \nChannel On Leakage I D, IS (On) ±0.2   nA typ  VS = V D = 1 V or 2.6 V; see Figure 18 \nDIGITAL INPUTS       \nInput High Voltage, V INH   1.3 V min   \nInput Low Voltage, V INL   0.8 V max   \nInput Current       \nIINL or I INH 0.005    µA typ  VIN = V INL or V INH \n   ±0.1 µA \nmax   \nCIN, Digital Input Capacitance  2   pF typ   \nDYNAMIC CHARACTERISTICS2      \ntON 28   ns typ  RL = 50 Ω , C L = 35 pF; see Figure 19  \n 43 47 50 ns max  VS = 1.5 V/0 V  \ntOFF  13   ns typ  RL = 50 Ω , C L = 35 pF; see Figure 19  \n 20 21 22 ns max  VS = 1.5 V/0 V  \nBreak -Before -Make Time Delay (t BBM) 14   ns typ  RL = 50 Ω , C L = 35 pF  \n   5 ns min  VS1 = V S2 = 1.5 V; see Figure 20 \nCharge Injection  50   pC typ  VS = 0 V, R S = 0 Ω , C L = 1 nF ; see Figure 21 \nOff Isolation  −67   dB typ  RL = 50 Ω , C L = 5 pF,  f = 100 kHz; see Figure 22 \nChannel -to-Channel Crosstalk  −99   dB typ  Adjacent channel; R L = 50 V, C L = 5 pF, f = \n100 kHz; see Figure 25 \n −67   dB typ  Adjacent switch; R L = 50 Ω , C L = 5 pF, f = \n100 kHz; see Figure 23 \nTotal Harmonic Distortion (THD + N)  0.01    % RL = 32 Ω , f = 20 Hz to 20 kHz, V S = 1 V p -p \nInsertion Loss  −0.04    dB typ  RL = 50 Ω , C L = 5 pF; see Figure 24 \n–3 dB Bandwidth  29   MHz typ R\nL = 50 Ω , C L = 5 pF; see Figure 24 \nCS (Off) 60   pF typ   \nCD, C S (On) 115   pF typ   \nPOWER REQUIREMENTS      VDD = 3.6 V  \nIDD 0.003    µA typ  Digital inputs = 0 V or 3.6 V  \n  1 2 µA \nmax   \n \n1 Temperature range for the Y version is −40°C to +125°C for the TSSOP and LFCSP; temperature range for the B version is −40°C to +85°C for the WLCSP.  \n2 Guaranteed by design, not production tested.  \n \nData Sheet  ADG888  \n \nRev. D | Page 5  of 17 ABSOLUTE MAXIMUM RAT INGS  \nTA = 25°C, unless otherwise noted.  \nTable 3.  \nParameter  Rating  \nVDD to GND  −0.3 V to +6 V  \nAnalog Inputs, Digital Inputs1 −0.3 V to V DD + 0.3 V or 30 mA, \nwhichever occurs first  \nPeak Current, S or D   \n5 V operation  600 mA (pulsed at 1 ms,  \n10% duty cycle max) \nContinuous Current, S or D   \n5 V operation  400 mA  \nOperating Temperature Range   \nAutomotive (Y Version)   \nTSSOP and LFCSP  −40°C to +125°C  \nIndustrial (B version)   \nWLCSP  −40°C to +85°C  \nStorage Temperature Range  −65°C to +150°C  \nJunction Temperature  150°C  \nThermal Impedance  \n16-Lead TSSOP   \nθJA (4-Layer Board)  112°C/W  \nθJC  27.6°C/W \n16-Lead WLCSP   \nθJA (4-Layer Board)  130°C/W  \n16-Lead LFCSP   \nθJA (4-Layer Board)  30.4°C/W \nReflow  Soldering  (RoHS  Compliant )  \nPeak Temperature  260(+0/−5)°C  \nTime at Peak Temperature  10 sec to 40 sec  \n \n1 Overvoltages at IN, S, or D are clamped by internal diodes. Limit current to \nthe maximum ratings given.  Stresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these \nor any other conditions above those indicated in the operational \nsection of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affec t product reliability.  \nOnly one absolute maximum rating can be applied at any one time.  \nESD CAUTION  \n \n  \n \n \n \n \nADG888 Data Sheet\n \nRev. D | Page 6 of 17 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS \n05432-00312\n11\n101\n3\n4 9265 78\n16151413\nD1\nS1B\nS2B\nD2D4S4AGNDVDDS1A\nS4B\nS3B\nD3S2A\nIN1\nIN2\nS3AADG888\nTOP VIEW\n(Not to Scale)\nNOTES\n1. THE EXPOSED PAD MUST BE\nCONNECTED TO GROUND. \nFigure 2. 16-Lead LFCSP  \nPin Configuration 1\n2\n3\n456\n7\n816\n1514131211\n10\n9S1A\nD1\nS1B\nS2AD2S2BVDD\nS4A\nD4S4B\nS3A\nIN1 IN2D3S3BGND\nADG888\nTOP VIEW\n(Not to Scale)\n05432-004\nFigure 3. 16-Lead TSSOP \nPin Configuration \n \nTable 4. LFCSP and TSSOP Pin Function Descriptions \nPin No. \nMnemonic Description LFCSP TSSOP \n1 3 D1 Drain Terminal 1. Can be an input or output. \n2 4 S1B Source Terminal 1B. Can be an input or output. \n3 5 S2B Source Terminal 2B. Can be an input or output. \n4 6 D2 Drain Terminal 2. Can be an input or output.  \n5 7 S2A Source Terminal 2A. Can be an input or output. \n6 8 IN1 Logic Control Input.  \n7 9 IN2 Logic Control Input. \n8 10 S3A Source Terminal 3A. Can be an input or output. \n9 11 D3 Drain Terminal 3. Can be an input or output.  \n10 12 S3B Source Terminal 3B. Can be an input or output. \n11 13 S4B Source Terminal 4B. Can be an input or output. \n12 14 D4 Drain Terminal 4. Can be an input or output.  \n13 15 S4A Source Terminal 4A. Can be an input or output. \n14 16 GND Ground (0 V) Reference. \n15 1 V DD Most Positive Power Supply Potential. \n16 2 S1A Source Terminal 1A. Can be an input or output. \n0 Not applicable EP Exposed Pad. The exposed pad must be connected to ground.  \n \nData Sheet  ADG888  \n \nRev. D | Page 7  of 17 \n05432-002D4\nS4B\nS3B\nD3S1A\nVDD\nIN1\nS2AD1\nS1B\nS2B\nD2S4A\nGND\nIN2\nS3A\nADG888\nTOP VIEW\n(BALL SIDE DOWN)\nNot to Scale\n(SOLDER BALLS ON OPPOSITE SIDE)1\nA\nB\nC\nD2 3 4BALLA1\nINDIC ATOR\n \nFigure 4. 16 -Ball WLCSP  Pin Configuration  \nTable 5. WLCSP Pin Function Descriptions  \nWLCSP Pin No. Mnemonic  Description  \n1A D4 Drain Terminal 4. Can be an input or output.  \n2A S4A  Source Terminal 4A.  Can be an input or output . \n3A S1A  Source Terminal 1A. Can be an input or output . \n4A D1 Drain Terminal 1. Can be an input or output.  \n1B S4B Source Terminal 4B. Can be an input or output . \n2B GND  Ground (0 V) Reference.  \n3B VDD Most Positive Power Supply Potential.  \n4B S1B Source Terminal 1B. Can be an input or output . \n1C S3B Source Terminal 3B. Can be an input or output . \n2C IN2 Logic Control Input.  \n3C IN1 Logic Control Input.  \n4C S2B Source Terminal 2B. Can be an input or output . \n1D D3 Drain Terminal 3. Can be an input or output.  \n2D S3A  Source Terminal 3A. Can be an input or output . \n3D S2A  Source Terminal 2A. Can be an input or output . \n4D D2 Drain Terminal 2. Can be an input or output.  \nTable 6. Truth Table  \nLogic (IN1/IN2)  Switch S1A/ S2A/ S3A/ S4A Switch S1B/S2B/S3B/S4B \n0 Off On \n1 On Off \n \nADG888  Data Sheet  \n \nRev. D | Page 8  of 17 TYPICAL PERFORMANCE CHARACTERISTICS \n0.40\n0\n0 5\n05432-005\nVS, VD(V)RON (Ω)0.35\n0.30\n0.25\n0.20\n0.15\n0.10\n0.05\n1 2 3 4VDD = 4.2V\nVDD = 4.5V\nVDD = 5.5VVDD = 5VTA = 25°C\nIDS = 100m A\n \nFigure 5. On Resistance vs. V D (VS), V DD = 4.2 V to 5.5 V  \n \n0.6\n0\n0\n05432-006\nVS,VD(V)RON (Ω)0.5\n0.4\n0.3\n0.2\n0.1\n0.5 1.0 1.5 3.5 2.0 2.5 3.0TA = 25°C\nIDS = 100m A\nVDD = 3V VDD = 2.7V\nVDD = 3.3V\nVDD = 3.6V\n \nFigure 6. On Resistance vs. V D (VS), V DD = 2.7 V to 3.6 V  \n \n0.45\n0\n0 5.0\n05432-007\nVS, VD (V)RON (Ω)0.40\n0.35\n0.30\n0.25\n0.20\n0.15\n0.10\n0.05\n0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5VDD = 5V\nIDS = 100m A\nTA = +125°C\nTA = +85°C\nTA = +25°C\nTA = –40°C\n \nFigure 7. On Resistance vs. V D (VS) for Different  \nTemperatures, V DD = 5 V  0.7\n0\n0 3.0\n05432-008\nVS, VD (V)RON (Ω)0.6\n0.5\n0.4\n0.3\n0.2\n0.1\n0.5 1.0 1.5 2.0 2.5TA = +125°CTA = +85°C\nTA = +25°C\nTA = –40°CVDD = 3V\nIDS = 100m A\n \nFigure 8. On Resistance vs. V D (VS) for Different  \nTemperatures, V DD = 3 V  \n050100150200250300350400\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0\nVD (V)QINJ (pC)TA = 25°C\nVDD = 5V\nVDD = 3V\n05432-009\n \nFigure 9. Charge Injection vs. Source Voltage \n \n051015202530354045\n–40 –20 0 20 40 60 80 100 120tON\ntOFF\nTEMPER ATURE (°C)TIME (ns)\n05432-010VDD = 3V; SxB CHANNELSVDD = 3V; SxA CHANNELS\nVDD = 5V; SxB CHANNELSVDD = 5V; SxA CHANNELS\nVDD = 3V, 5V; SxB CHANNELS\nVDD = 3V, 5V; SxA CHANNELS\n \nFigure 10. t ON/tOFF Times vs. Temperature \n \nData Sheet  ADG888  \n \nRev. D | Page 9  of 17 –10–9–8–7–6–5–4–3–2–10\n10k 100k 1M 10M 100M\nFREQUENC Y (Hz)ON RESPONSE (dB)\nTA = 25°C\nVDD = 3V, 4.2V, 5V\n05432-0 11\n \nFigure 11. Bandwidth  \n \n–120–100–80–60–40–200\n100 1k 10k 100k 1M 10M 100M\nFREQUENC Y (Hz)ATTENU ATION (dB)TA = 25°C\nVDD = 3V, 4.2V, 5V\n05432-012\n \nFigure 12. Off Isolation vs. Frequency  \n \n–140–120–100–80–60–40–200\n100 1k 10k 100k 1M 10M 100M\nFREQUENC Y (Hz)ATTENU ATION (dB)TA = 25°C\nVDD = 3V, 4.2V, 5V\nADJACENT SWITCHES (S1A-S1B)ADJACENT CHANNELS (S1A-S2A)\nS1A-S4 A\n05432-013\n \nFigure 13. Crosstalk vs. Frequency  \n 00.0050.0100.0150.0200.025\n0 2k 4k 6k 8k 10k 12k 14k 16k 18k 20k\nFREQUENC Y (Hz)THD + N (%)\n05432-014TA = 25°C\nVDD = 5V, VS = 1V p-pVDD = 3V, VS = 0.5V p-pVDD = 5V, VS = 3V p-pVDD = 3V, VS = 1V p-pVDD = 5V, VS = 4V p-pVDD = 3V, VS = 2V p-p\n \nFigure 14. Total Harmonic Distortion + Noise (THD + N) \n \n–100–80–60–40–20020\n100 1k 10k 100k 1M 10M 100M\nFREQUENC Y (Hz)ATTENU ATION (dB)TA = 25°C\nVDD = 3V, 4.2V, 5V\nNO DECOUPLING ON SUPPLIES\n05432-023\n \nFigure 15. AC PSRR  \n \n \n \nADG888  Data Sheet  \n \nRev. D | Page 10 of 17 TEST CIRCUITS \n05432-015S D\nVSV1IDS\nRON = V1/I DS\n \nFigure 16. On Resistance  \n \nSD\nVS VDIS (OFF) ID (OFF)\nA A\n05432-016 \nFigure 17. Off Leakage  \n SD\nVDID (ON)\nNC A\n05432-017 \nFigure 18. On Leakage  \n \n \n \n05432-018IN\nGNDRL\n50ΩCL\n35pFVDD\nVINVOUT\nVSVDD\nVOUT\ntON tOFF50% 50%\n90% 90%0.1µF\nS1B\nS1A D1\n \nFigure 19. Switching Times, t ON, tOFF \n \nVOUTVIN\ntBBM tBBM50% 50%\n80%0V\nIN\nGNDRL\n50ΩCL\n35pFVDD\nVOUTVSVDD0.1µF\nS1B\nS1A80%\n05432-019D1\n \nFigure 20. Break -Before- Make Time Delay, t BBM \n \n05432-020IN\nGNDVDD\nVSVIN\nVOUT1nFVOUTNCSW ON\nQINJ = CL⋅∆VOUTSW OFF\n∆VOUTS1B\nS1AD1\n \nFigure 21. Charge Injection  \nData Sheet ADG888\n \nRev. D | Page 11 of 17 05432-021VDD\nVSVDD\nNCNETWORK\nANALYZER\nS1B S1A\nGND\nOFF ISOLATION = 20 logD50\uf05750\uf057\nVOUTRL\n50\uf0570.1\uf06dF\nVOUT\nVS\nFigure 22. Off Isolation \n \n05432-024VOUTVDD\nVDD\nGNDVSRL\n50\uf057\nRL\n50\uf0570.1\uf06dF\n50\uf057S1A\nDS1B\nCHANNEL-TO-CHANNEL CROSSTALK = 20 logVOUT\nVS\nFigure 23. Channel-to-Channel  Crosstalk (S1A to S1B) \n NETWORK\nANALYZER\nRL\nGNDVDD\nVDD\nVOUTVSS1A S1B0.1\uf06dF\nD\n50\uf05750\uf057\nINSERTION LOSS = 20 logVOUT WITH SWITCH\nVOUT WITHOUT SWITCH\n05432-022\nFigure 24. Bandwidth \n \n05432-025VOUT\n50\uf057\n50\uf057\n50\uf057VSNETWORK\nANALYZER\nS2A\nS2B\nD1D2\nNC\nNCS1A\nS1B\nCHANNEL-TO-CHANNEL CROSSTALK = 20 logVOUT\nVSNC\n \nFigure 25. Channel-to-Channel Crosstalk (S1A to S2A) \n \n \n \nADG888  Data Sheet  \n \nRev. D | Page 12 of 17 TERMINOLOGY  \nIDD \nPositive supply current.  \nVD (V S) \nAnalog voltage on Terminal D and Terminal S.  \nRON \nOhmic resistance between Terminal D and Terminal S.  \nRFLAT (ON)  \nFlatness is defined as the difference between the maximum and \nminimum value of on resistance as measured.  \n∆R ON \nOn resistance match between any two channels.  \nIS (OFF)  \nSource leakage current with the switch off.  \nID, IS (ON)  \nChannel leakage current with the switch on.  \nVINL \nMaximum input voltage for Logic 0.  \nVINH \nMinimum input voltage for Logic 1.  \nIINL (IINH) \nInput current of the digital input.  \nCS (OFF)  \nOff switch source capacitance. Measured with reference to \nground.  \nCD, C S (ON)  \nOn switch capacitance. Measured with reference to ground.  \nCIN \nDigital input capacitance.  \ntON \nDelay time between the 50% and the 90% points of the digital input and switch on condition.  t\nOFF \nDelay time between the 50% and the 90% points of the digital input and switch off condition.  \nt\nBBM \nOn or off time measured between the 80% points of both switches when switching from one to another.  \nCharge Injection  \nA measure of the glitc h impulse transferred from the digital \ninput to the analog output during on -off switching.  \nOff Isolation  \nA measure of unwanted signal coupling through an off switch.  \nCrosstalk  \nA measure of unwanted signal that is coupled through from one channel to another  as a result of parasitic capacitance. This is \nspecified for two conditions:  \n• Adjacent channel, that is, S1A to S2A, S1B to S2B, S3A to S4A, or S3B to S4B.  \n• Adjacent switch, that is, S1A to S1B, S2A to S2B, S3A to S3B, or S4A to S4B.  \n−3 dB Bandwidth  \nThe fre quency at which the output is attenuated by 3 dB.  \nOn Response  \nThe frequency response of the on switch.  \nInsertion Loss   \nThe loss due to the on resistance of the switch.  \nTHD + N  \nThe ratio of the harmonic amplitudes plus signal noise to the fundamental.  \n \n \nData Sheet ADG888\n \nRev. D | Page 13 of 17 OUTLINE DIMENSIONS \n2.06\n2.00 SQ\n1.94\n0.28\n0.24\n0.200.65\n0.59\n0.53\n0.36\n0.320.280.11\n0.09\n0.07\n02-03-2012-BA\nB\nC\nD\nSIDE VIEW\nCOPLANARITY\n0.05\nSEATING\nPLANE1 2 3 4\nBOTTOM VIEW\n(BALL SIDE UP)TOP VIEW\n(BALL SIDE DOWN)BALL A1\nIDENTIFIER\n0.50\nBSC1.50\nREFPKG-001299  \nFigure 26. 16-Ball Wafer Level Chip Scale Package [WLCSP] \n(CB-16-1) \nDimensions shown in millimeters \n16 9\n8 1\nPIN 1\nSEATING\nPLANE8°\n0°4.504.404.30 6.40\nBSC5.105.004.90\n0.65\nBSC0.150.051.20\nMAX\n0.20\n0.09 0.750.600.45\n0.300.19\nCOPLANARITY\n0.10\nCOMPLIANT TO JEDEC STANDARDS MO-153-AB  \nFigure 27. 16-Lead Thin Shrink  Small Outline Package [TSSOP] \n(RU-16) \nDimensions shown in millimeters \nADG888 Data Sheet\n \nRev. D | Page 14 of 17 4.10\n4.00 SQ\n3.900.35\n0.30\n0.25\n2.252.10 SQ\n1.951 0.65\nBSC\nBOTTOM VIEW TOP VIEW16\n5 891213\n4\n0.700.600.50\nSEATING\nPLANE0.05 MAX0.02 NOM\n0.203 REF0.20 MIN\nCOPLANARITY\n0.08PIN 1\nINDICATOR\n0.800.750.70\nCOMPLIANT TOJEDEC STANDARDS MO-220-WGGC.FOR PROPER CONNECTION OF\nTHE EXPOSED PAD, REFER TO\nTHE PIN CONFIGURATION ANDFUNCTION DESCRIPTIONS\nSECTION OF THIS DATA SHEET.\n10-11-2017-BPKG-004025/5 112PIN 1\nINDICATOR AREA OPTIONS\n(SEE DETAIL A)DETAIL A\n(JEDEC 95)\nEXPOSED\nPAD\nSIDE VIEW\n \nFigure 28. 16-Lead Lead Frame Chip Scale Package [LFCSP] \n4 mm × 4 mm Body and 0.75 mm Package Height \n(CP-16-23) \nDimensions shown in millimeters \nORDERING GUIDE \nModel1 Temperature Range Package Description  Package Option Marking Code2 \nADG888YRUZ −40°C to +125°C 16-Lead Thin Shrink Small Outline Package [TSSOP] RU-16  \nADG888YRUZ-REEL −40°C to +125°C 16-Lead Thin Shrink Small Outline Package [TSSOP] RU-16  \nADG888YRUZ-REEL7 −40°C to +125°C 16-Lead Thin Shrink Small Outline Package [TSSOP] RU-16  \nADG888YCPZ-REEL7 −40°C to +125°C 16-Lead Lead Frame Chip Scale Package [LFCSP] CP-16-23 S0D \nADG888BCBZ-REEL7 −40°C to +85°C 16-Ball Wafer Level Chip Scale Package [WLCSP] CB-16-1 S02 \nEVAL-ADG888EBZ  Evaluation Board   \n \n1 Z = RoHS Compliant Part. \n2 Branding on these packages is limited to  three characters due to space constraints. \n \nData Sheet  ADG888  \n \nRev. D | Page 15 of 17 NOTES \n \nADG888  Data Sheet  \n \nRev. D | Page 16 of 17 NOTES \nData Sheet  ADG888  \n \nRev. D | Page 17 of 17 NOTES \n \n \n \n \n©2005 –2019  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trademarks are the property of their respective owners.  \n  D05432 -0-1/19(D)  \n \n'}]
!==============================================================================!
### Component Summary: ADG888YRUZ-REEL

**Description:**
The ADG888 is a low voltage, dual double-pole, double-throw (DPDT) CMOS analog switch optimized for high-performance audio switching. It features ultralow on-resistance and is designed for portable devices, making it suitable for applications that require minimal distortion and high current handling capabilities.

**Key Specifications:**
- **Voltage Ratings:**
  - Operating Voltage: 1.8 V to 5.5 V
  - Analog Signal Range: 0 to VDD

- **Current Ratings:**
  - Continuous Current: 400 mA at 5 V
  - Peak Current: 600 mA (pulsed at 1 ms, 10% duty cycle max)

- **Power Consumption:**
  - Typical Power Consumption: <0.1 μW

- **Operating Temperature Range:**
  - Automotive Version (Y): -40°C to +125°C
  - Industrial Version (B): -40°C to +85°C

- **Package Type:**
  - Available in 16-ball WLCSP, 16-lead LFCSP, and 16-lead TSSOP

- **Special Features:**
  - Ultralow on-resistance: 0.4 Ω typical, 0.6 Ω maximum at 5 V
  - Excellent audio performance with low total harmonic distortion (THD + N): 0.008% typical
  - Break-before-make switching action
  - High current carrying capability
  - Rail-to-rail switching operation

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E: Level 1 (unlimited floor life at <30°C/85% RH)

**Typical Applications:**
The ADG888 is commonly used in:
- Cellular phones
- PDAs (Personal Digital Assistants)
- MP3 players
- Power routing in battery-powered systems
- PCMCIA cards
- Modems
- Audio and video signal routing
- Communication systems
- Data switching applications

This component is particularly well-suited for applications that require high-performance audio switching with minimal distortion and low power consumption, making it ideal for portable electronic devices.