

================================================================
== Vitis HLS Report for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'
================================================================
* Date:           Sun Nov  3 13:41:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.592 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_144_8_VITIS_LOOP_145_9  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ch_2 = alloca i32 1" [./../hw_library/pool.h:145]   --->   Operation 8 'alloca' 'ch_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%IFMCH_curr_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %IFMCH_curr_1_load"   --->   Operation 12 'read' 'IFMCH_curr_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln138_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %zext_ln138"   --->   Operation 13 'read' 'zext_ln138_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i33 0, i33 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln145 = store i32 0, i32 %ch_2" [./../hw_library/pool.h:145]   --->   Operation 15 'store' 'store_ln145' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.then89"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.39>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i33 %indvar_flatten" [./../hw_library/pool.h:144]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.59ns)   --->   "%icmp_ln144 = icmp_eq  i33 %indvar_flatten_load, i33 %zext_ln138_read" [./../hw_library/pool.h:144]   --->   Operation 20 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.59ns)   --->   "%add_ln144 = add i33 %indvar_flatten_load, i33 1" [./../hw_library/pool.h:144]   --->   Operation 21 'add' 'add_ln144' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc115.loopexit, void %VITIS_LOOP_153_10.exitStub" [./../hw_library/pool.h:144]   --->   Operation 22 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ch_2_load = load i32 %ch_2" [./../hw_library/pool.h:145]   --->   Operation 23 'load' 'ch_2_load' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln145 = icmp_eq  i32 %ch_2_load, i32 %IFMCH_curr_1_load_read" [./../hw_library/pool.h:145]   --->   Operation 24 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln144)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.69ns)   --->   "%select_ln144 = select i1 %icmp_ln145, i32 0, i32 %ch_2_load" [./../hw_library/pool.h:144]   --->   Operation 25 'select' 'select_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i32 %select_ln144" [./../hw_library/pool.h:145]   --->   Operation 26 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln145" [./../hw_library/pool.h:148]   --->   Operation 27 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 28 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln145" [./../hw_library/pool.h:145]   --->   Operation 29 'icmp' 'addr_cmp' <Predicate = (!icmp_ln144)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln145 = store i64 %zext_ln145, i64 %reuse_addr_reg" [./../hw_library/pool.h:145]   --->   Operation 30 'store' 'store_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln145 = add i32 %select_ln144, i32 1" [./../hw_library/pool.h:145]   --->   Operation 31 'add' 'add_ln145' <Predicate = (!icmp_ln144)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln144 = store i33 %add_ln144, i33 %indvar_flatten" [./../hw_library/pool.h:144]   --->   Operation 32 'store' 'store_ln144' <Predicate = (!icmp_ln144)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln145 = store i32 %add_ln145, i32 %ch_2" [./../hw_library/pool.h:145]   --->   Operation 33 'store' 'store_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 34 [1/1] (3.63ns)   --->   "%valIn = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:147]   --->   Operation 34 'read' 'valIn' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 35 [2/2] (2.32ns)   --->   "%acc_load = load i5 %acc_addr" [./../hw_library/pool.h:148]   --->   Operation 35 'load' 'acc_load' <Predicate = (!addr_cmp)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.59>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_144_8_VITIS_LOOP_145_9_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln146 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/pool.h:146]   --->   Operation 37 'specpipeline' 'specpipeline_ln146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 38 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (2.32ns)   --->   "%acc_load = load i5 %acc_addr" [./../hw_library/pool.h:148]   --->   Operation 39 'load' 'acc_load' <Predicate = (!addr_cmp)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 40 [1/1] (0.69ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %acc_load" [./../hw_library/pool.h:145]   --->   Operation 40 'select' 'reuse_select' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (2.55ns)   --->   "%icmp_ln148 = icmp_sgt  i32 %reuse_select, i32 %valIn" [./../hw_library/pool.h:148]   --->   Operation 41 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.69ns)   --->   "%select_ln148 = select i1 %icmp_ln148, i32 %reuse_select, i32 %valIn" [./../hw_library/pool.h:148]   --->   Operation 42 'select' 'select_ln148' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 %select_ln148, i5 %acc_addr" [./../hw_library/pool.h:148]   --->   Operation 43 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln148 = store i32 %select_ln148, i32 %reuse_reg" [./../hw_library/pool.h:148]   --->   Operation 44 'store' 'store_ln148' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln145 = br void %if.then89" [./../hw_library/pool.h:145]   --->   Operation 45 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 33 bit ('indvar_flatten') [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [13]  (1.588 ns)

 <State 2>: 7.390ns
The critical path consists of the following:
	'load' operation 32 bit ('ch_2_load', ./../hw_library/pool.h:145) on local variable 'ch', ./../hw_library/pool.h:145 [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/pool.h:145) [26]  (2.552 ns)
	'select' operation 32 bit ('select_ln144', ./../hw_library/pool.h:144) [27]  (0.698 ns)
	'add' operation 32 bit ('add_ln145', ./../hw_library/pool.h:145) [42]  (2.552 ns)
	'store' operation 0 bit ('store_ln145', ./../hw_library/pool.h:145) of variable 'add_ln145', ./../hw_library/pool.h:145 on local variable 'ch', ./../hw_library/pool.h:145 [44]  (1.588 ns)

 <State 3>: 3.634ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:147) on port 'connect_2' (./../hw_library/pool.h:147) [30]  (3.634 ns)

 <State 4>: 8.592ns
The critical path consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('store_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
