@string{ASPLOS={Proceedings of the Architectural Support for Programming Languages and Operating Systems (ASPLOS)}}
@string{ECOOP={Proceedings of the European Conference on Object-oriented Programming (ECOOP)}}
@string{POPL={Proceedings of the Symposium on Principles of Programming languages (POPL)}}
@string{OOPSLA={Proceedings of the Conference on Object-Oriented Programming, Systems, Languages, and Applications (OOPSLA)}}
@string{PLDI={Proceedings of the Conference on Programming Language Design and Implementation (PLDI)}}
@string{DAC={Proceedings of the Design Automation Conference (DAC)}}
@string{DATE={Proceedings of the Design Automation and Test in Europe (DATE)}}
@string{CASES={Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)}}
@string{CODES={Proceedings of the International Symposium on Hardware/Software Codesign (CODES)}}
@string{ICASSP={Proceedings of the International Conference on Acoustics, Speech and Signal Processing (ICASSP)}}
@string{ICVS={Proceedings of the International Conference on Vision Systems (ICVS)}}
@string{ISCA={Proceedings of the International Symposium on Computer Architecture (ISCA)}}
@string{ICCAD={Proceedings of the International Conference on Computer-Aided Design (ICCAD)}}
@string{ASILOMAR={Proceedings of the Asilomar Conference on Circuits, Signals and Systems}}
@string{CDC={Proceedings of the Conference on Decision and Control (CDC)}}
@string{ICCAD={Proceedings of the International Conference on Computer Aided Design (ICCAD)}}
@string{EMSOFTW={Proceedings of the International Workshop on Embedded Software (EMSOFT)}}
@string{IFIPCONGRESS={Proceedings of the IFIP Congress}}
@string{MEMOCODE={Proceedings of the Conference on Methods and Models for Codesign (MEMOCODE)}}
@string{RSP={Proceedings of the International Workshop on Rapid System Prototyping (RSP)}}
@string{SAS={Proceedings of the Static Analysis Symposium (SAS)}}
@string{HSCC={Proceedings of the International Workshop on Hybrid Systems: Computation and Control (HSCC)}}
@string{FPL={Proceedings of the International Field Programmable Logic and Applications Conference (FPL)}}
@string{FPGA={Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA)}}
@string{FPT={Proceedings of the International Conference on Field-Programmable Technology (FPT)}}
@string{FCCM={Proceedinds of the International Symposium on Field-Programmable Custom Computing Machines (FCCM)}}
@string{ASAP={Proceedings of the International Conference on Application-specific Systems, Architectures and Processors (ASAP)}} 

@string{IEEETASSP={IEEE Transactions on Acoustics, Speech, and Signal Processing (TASSP)}}
@string{IEEETC={IEEE Transactions on Computers}}
@string{IEEEDTC={IEEE Design and Test of Computers}}
@string{IEEETCAD={IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems (TCAD)}}
@string{IEEETVLSI={IEEE Transactions on Very Large Scale Integration (VLSI)}}
@string{CACM={Communications of the ACM}}
@string{COMPUTER={IEEE Computer}}
@string{SCP={Science of Computer Programming}}
@string{ACMTODAES={ACM Transactions on Design Automation of Electronic Systems (TODAES)}}
@string{ACMTRETS={ACM Transactions on Reconfigurable Technology and Systems (TRETS)}}

@string{SPRINGER={Springer-Verlag}}
@string{KLUWER={Kluwer}}
@string{IFIP={International Federation for Information Processing}}
@string{AW={Addison-Wesley}}
@string{PH={Prentice-Hall}}
@string{NH={North-Holland}}
@string{MIT={MIT Press}}
@string{MK={Morgan Kaufmann}}
@string{LNCS={Lecture Notes in Computer Science}}
@string{OREILLY={O'Reilly}}
@string{ELSEVIER={Elsevier}}

@string{IEEE={IEEE}}
@string{ACM={ACM}}

@misc{lattner2020mlir,
    title={{MLIR}: A Compiler Infrastructure for the End of {Moore}'s Law},
    author={Chris Lattner and Mehdi Amini and Uday Bondhugula and Albert Cohen and Andy Davis and Jacques Pienaar and River Riddle and Tatiana Shpeisman and Nicolas Vasilache and Oleksandr Zinenko},
    year={2020},
    eprint={2002.11054},
    archivePrefix={arXiv},
    primaryClass={cs.PL}
}

@INPROCEEDINGS{hadi11darksilicon, author={H. {Esmaeilzadeh} and E. {Blem} and R. S. {Amant} and K. {Sankaralingam} and D. {Burger}}, booktitle=ISCA, title={Dark silicon and the end of multicore scaling}, year={2011}, volume={}, number={}, pages={365-376},}

@misc{bondhugula2020high,
    title={High Performance Code Generation in {MLIR}: An Early Case Study with {GEMM}},
    author={Uday Bondhugula},
    year={2020},
    eprint={2003.00532},
    archivePrefix={arXiv},
    primaryClass={cs.PF}
}

% For ERL memos
@string{ERL={Electronics Research Lab, Department of Electrical
                  Engineering and Computer Sciences}}
@string{EECS={Electrical
                  Engineering and Computer Sciences}}
@string{MEMO={Technical Memorandum}}
@string{TR={Technical Report}}
@string{UCB={University of California Berkeley, CA 94720, USA}}

@TechReport{berkeley06dwarfs,
title={The Landscape of Parallel Computing Research: A View from {Berkeley}},
author = {Krste Asanovic and others},
year = 2006,
type=MEMO,
number = "UCB/EECS-2006-183",
}
 #Ras Bodik and Bryan Christopher Catanzaro and Joseph James Gebis and Parry Husbands and Kurt Keutzer and David A. Patterson and William Lester Plishker and John Shalf and Samuel Webb Williams and Katherine A. Yelick},
 #institution=EECS,
#address=UCB,
#url = "http://www.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-183.html"

@misc{EDIF,
note="\url{https://en.wikipedia.org/wiki/EDIF}"
}


      @book{ptolemy14SystemDesign,
      editor = {Claudius Ptolemaeus},
      title  = {System Design, Modeling, and Simulation using Ptolemy II},
      publisher = {Ptolemy.org},
      year = {2014},
      URL = {http://ptolemy.org/books/Systems}
      } 
      
@misc{schuiki2020llhd,
    title={{LLHD}: A Multi-level Intermediate Representation for Hardware Description Languages},
    author={Fabian Schuiki and Andreas Kurth and Tobias Grosser and Luca Benini},
    year={2020},
    url={llhd.io},
    eprint={2004.03494},
    archivePrefix={arXiv},
    primaryClass={cs.PL}
}

#author={A. Izraelevitz and J. Koenig and P. Li and R. Lin and A. Wang and A. Magyar and D. Kim and C. Schmidt and C. Markley and J. Lawson and J. Bachrach}, 
@INPROCEEDINGS{berkeley17firrtl,
author={A. Izraelevitz and others}, 
booktitle=ICCAD,
title={Reusability is {FIRRTL} ground: Hardware construction languages, compiler frameworks, and transformations}, 
year={2017}, 
volume={}, 
number={}, 
pages={209-216}, 
doi={10.1109/ICCAD.2017.8203780}, 
ISSN={1558-2434}, 
month={Nov},}

#Bachrach, Jonathan, et al. “Chisel: constructing hardware in a scala embedded language.” DAC Design Automation Conference 2012. IEEE, 2012.
@INPROCEEDINGS{bachrach12chisel,
author={Jonathan Bachrach and others},
booktitle=DAC,
title={{Chisel}: constructing hardware in a {Scala} embedded language.}, year={2012},
volume={}, number={}
}

#Li, Patrick S., Adam M. Izraelevitz, and Jonathan Bachrach. “Specification for the FIRRTL Language.” EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-9 (2016).
@TechReport{berkeley16firrtl,
title={Specification for the {FIRRTL} Language},
author = {Patrick Li and others},
year = 2016,
type=MEMO,
number = "UCB/EECS-2016-9",
}

@misc{kastner2018parallel,
    title={Parallel Programming for {FPGAs}},
    author={Ryan Kastner and Janarbek Matai and Stephen Neuendorffer},
    year={2018},
    eprint={1805.03648},
    archivePrefix={arXiv},
    primaryClass={cs.AR}
}

#B. {Liu} and S. {Neuendorffer} and J. {Noguera} and K. {Vissers} and Z. {Zhang}},
@ARTICLE{cong11HLS,  author={J. {Cong} and others},
journal=IEEETCAD,
title={High-Level Synthesis for {FPGA}s: From Prototyping to Deployment}, 
year={2011},  volume={30},  number={4},  pages={473-491}
}

@INPROCEEDINGS{pilato13bambu,  author={C. {Pilato} and F. {Ferrandi}},  booktitle=FPL,  title={{Bambu}: A modular framework for the high level synthesis of memory-intensive applications},   year={2013},  volume={},  number={},  pages={1-4},}

@INPROCEEDINGS{canis13legup, author={A. {Canis} and J. {Choi} and B. {Fort} and R. {Lian} and Q. {Huang} and N. {Calagar} and M. {Gort} and J. J. {Qin} and M. {Aldham} and T. {Czajkowski} and S. {Brown} and J. {Anderson}}, booktitle=CASES, title={From software to accelerators with {LegUp} high-level synthesis}, year={2013}, volume={}, number={}, pages={1-9},}

@misc{futil,
note="\url{https://github.com/cucapra/futil}"
}
@inproceedings{nigam20dahlia,
title={Predictable Accelerator Design with Time-Sensitive Affine Types},
author={Rachit Nigam and others},
booktitle=PLDI,
year={2020},
}
@INPROCEEDINGS{zhang13sdc,  author={Z. {Zhang} and B. {Liu}},  booktitle=ICCAD,  title={{SDC}-based modulo scheduling for pipeline synthesis},   year={2013},  volume={},  number={},  pages={211-218},}

@string{IFIPCONGRESS={Proceedings of the IFIP Congress}}
@InProceedings{kahn74pn,
  author =	 {Gilles Kahn},
  title =	 {The Semantics of a Simple Language for Parallel
                  Programming},
  booktitle =	 IFIPCONGRESS,
  year =	 1974,
  organization = IFIP,
  publisher =	 NH,
  pages =	 {471-475},
}

@inproceedings{josipovic18hls,
author = {Josipovi\'{c}, Lana and Ghosal, Radhika and Ienne, Paolo},
title = {Dynamically Scheduled High-Level Synthesis},
year = {2018},
isbn = {9781450356145},
url = {https://doi.org/10.1145/3174243.3174264},
doi = {10.1145/3174243.3174264},
booktitle = FPGA,
pages = {127-136},
numpages = {10},
keywords = {high-level synthesis, compiler, pipelining, dynamically scheduled circuits},
location = {Monterey, CALIFORNIA, USA},
}

@misc{deviceTrees,
title = "DeviceTree Specification Release v0.3",
year = 2020,
month=feb,
note="\url{https://www.devicetree.org/}"
}
@ARTICLE{IPXact, author={}, journal={IEEE Std 1685-2014 (Revision of IEEE Std 1685-2009)}, title={{IEEE Standard for IP-XACT}, Standard Structure for Packaging, Integrating, and Reusing {IP} within Tool Flows}, year={2014}
}
@ARTICLE{Verilog, author={}, journal={IEEE Std 1364-2005}, title={{IEEE} Standard for {Verilog} Hardware Description Language}, year={2005}
}

@misc{DUH,
note="\url{https://github.com/sifive/duh}",
}

%Thies, William and Karczmarek, Michal and Lin, Jasper and Meli, Ali S. and Lamb, Andrew A. and Leger, Chris and Wong, Jeremy and Hoffmann, Henry and Maze, David and Amarasinghe, Saman},
@inproceedings{gordon02streamit,
author = {Gordon, Michael I. and others},
title = {A Stream Compiler for Communication-Exposed Architectures},
year = {2002},
isbn = {1581135742},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/605397.605428},
doi = {10.1145/605397.605428},
booktitle = ASPLOS,
pages = {291–303},
numpages = {13},
location = {San Jose, California},
series = {ASPLOS X}
}

@article{rijpkema00compaan,
author = {Rijpkema, Edwin and Deprettere, Ed and Kienhuis, Bart},
year = {2000},
month = {06},
pages = {165-176},
title = {Deriving Process Networks from Nested Loop Algorithms},
volume = {10},
journal = {Parallel Processing Letters},
doi = {10.1016/S0129-6264(00)00017-2}
}

@misc{hotchips2019,
author=various,
title="Hotchips conference",
note= "\url{https://www.hotchips.org/archives/2010s/hc31/}",
year=2019
}