#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Aug  2 15:36:00 2018
# Process ID: 31552
# Current directory: /home/yang/vcu118/RISCV-VCU118
# Command line: vivado
# Log file: /home/yang/vcu118/RISCV-VCU118/vivado.log
# Journal file: /home/yang/vcu118/RISCV-VCU118/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yang/vcu118/vcu118.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yang/Application/Vivado/2016.4/data/ip'.
source /home/yang/code/vcu118mig.tcl
# create_ip -vendor xilinx.com -library ip -version 2.2 -name ddr4 -module_name vcu118mig -dir /home/yang/vcu118/vcu118.srcs/sources_1/ip -force
ERROR: [Coretcl 2-1133] Requested IP 'xilinx.com:ip:ddr4:2.2' cannot be created. The latest available version in the catalog is 'xilinx.com:ip:ddr4:2.1'. If you do not wish to select a specific version please omit the version field from the command arguments, or use a wildcard in the VLNV.
source /home/yang/code/vcu118mig.tcl
# create_ip -vendor xilinx.com -library ip -version 2.1 -name ddr4 -module_name vcu118mig -dir /home/yang/vcu118/vcu118.srcs/sources_1/ip -force
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e-es1
create_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6879.984 ; gain = 632.988 ; free physical = 12325 ; free virtual = 60708
# set_property -dict [list \
#       CONFIG.AL_SEL                               {0} \
#       CONFIG.C0.ADDR_WIDTH                        {17} \
#       CONFIG.C0.BANK_GROUP_WIDTH                  {1} \
#       CONFIG.C0.CKE_WIDTH                         {1} \
#       CONFIG.C0.CK_WIDTH                          {1} \
#       CONFIG.C0.CS_WIDTH                          {1} \
#       CONFIG.C0.ControllerType                    {DDR4_SDRAM} \
#       CONFIG.C0.DDR4_AUTO_AP_COL_A3               {false} \
#       CONFIG.C0.DDR4_AutoPrecharge                {false} \
#       CONFIG.C0.DDR4_AxiAddressWidth              {31} \
#       CONFIG.C0.DDR4_AxiArbitrationScheme         {RD_PRI_REG} \
#       CONFIG.C0.DDR4_AxiDataWidth                 {64} \
#       CONFIG.C0.DDR4_AxiIDWidth                   {4} \
#       CONFIG.C0.DDR4_AxiNarrowBurst               {false} \
#       CONFIG.C0.DDR4_AxiSelection                 {true} \
#       CONFIG.C0.DDR4_BurstLength                  {8} \
#       CONFIG.C0.DDR4_BurstType                    {Sequential} \
#       CONFIG.C0.DDR4_CLKFBOUT_MULT                {8} \
#       CONFIG.C0.DDR4_CLKOUT0_DIVIDE               {5} \
#       CONFIG.C0.DDR4_Capacity                     {512} \
#       CONFIG.C0.DDR4_CasLatency                   {11} \
#       CONFIG.C0.DDR4_CasWriteLatency              {9} \
#       CONFIG.C0.DDR4_ChipSelect                   {true} \
#       CONFIG.C0.DDR4_Clamshell                    {false} \
#       CONFIG.C0.DDR4_CustomParts                  {no_file_loaded} \
#       CONFIG.C0.DDR4_DIVCLK_DIVIDE                {2} \
#       CONFIG.C0.DDR4_DataMask                     {DM_NO_DBI} \
#       CONFIG.C0.DDR4_DataWidth                    {64} \
#       CONFIG.C0.DDR4_Ecc                          {false} \
#       CONFIG.C0.DDR4_MCS_ECC                      {false} \
#       CONFIG.C0.DDR4_Mem_Add_Map                  {ROW_COLUMN_BANK} \
#       CONFIG.C0.DDR4_MemoryName                   {MainMemory} \
#       CONFIG.C0.DDR4_MemoryPart                   {MT40A256M16GE-083E} \
#       CONFIG.C0.DDR4_MemoryType                   {Components} \
#       CONFIG.C0.DDR4_MemoryVoltage                {1.2V} \
#       CONFIG.C0.DDR4_OnDieTermination             {RZQ/6} \
#       CONFIG.C0.DDR4_Ordering                     {Normal} \
#       CONFIG.C0.DDR4_OutputDriverImpedenceControl {RZQ/7} \
#       CONFIG.C0.DDR4_PhyClockRatio                {4:1} \
#       CONFIG.C0.DDR4_SAVE_RESTORE                 {false} \
#       CONFIG.C0.DDR4_SELF_REFRESH                 {false} \
#       CONFIG.C0.DDR4_Slot                         {Single} \
#       CONFIG.C0.DDR4_Specify_MandD                {true} \
#       CONFIG.C0.DDR4_TimePeriod                   {1250} \
#       CONFIG.C0.DDR4_UserRefresh_ZQCS             {false} \
#       CONFIG.C0.DDR4_isCKEShared                  {false} \
#       CONFIG.C0.DDR4_isCustom                     {false} \
#       CONFIG.C0.LR_WIDTH                          {1} \
#       CONFIG.C0.ODT_WIDTH                         {1} \
#       CONFIG.C0.StackHeight                       {1} \
#       CONFIG.C0_CLOCK_BOARD_INTERFACE             {Custom} \
#       CONFIG.C0_DDR4_BOARD_INTERFACE              {Custom} \
#       CONFIG.DCI_Cascade                          {false} \
#       CONFIG.DIFF_TERM_SYSCLK                     {false} \
#       CONFIG.Debug_Signal                         {Disable} \
#       CONFIG.Default_Bank_Selections              {false} \
#       CONFIG.Enable_SysPorts                      {true} \
#       CONFIG.IOPowerReduction                     {OFF} \
#       CONFIG.IO_Power_Reduction                   {false} \
#       CONFIG.IS_FROM_PHY                          {1} \
#       CONFIG.MCS_DBG_EN                           {false} \
#       CONFIG.No_Controller                        {1} \
#       CONFIG.PING_PONG_PHY                        {1} \
#       CONFIG.Phy_Only                             {Complete_Memory_Controller} \
#       CONFIG.RECONFIG_XSDB_SAVE_RESTORE           {false} \
#       CONFIG.RESET_BOARD_INTERFACE                {Custom} \
#       CONFIG.Reference_Clock                      {Differential} \
#       CONFIG.System_Clock                         {No_Buffer} \
#       CONFIG.TIMING_3DS                           {false} \
#       CONFIG.TIMING_OP1                           {false} \
#       CONFIG.TIMING_OP2                           {false} \
#       ] [get_ips vcu118mig]
ERROR: [IP_Flow 19-3461] Value '31' is out of the range for parameter 'C0.DDR4 AxiAddressWidth(C0.DDR4_AxiAddressWidth)' for IP 'vcu118mig' . Valid values are - 29
ERROR: [IP_Flow 19-3461] Value 'MT40A256M16GE-083E' is out of the range for parameter 'C0.DDR4 MemoryPart(C0.DDR4_MemoryPart)' for IP 'vcu118mig' . Valid values are - MT40A512M8RH-075E, MT40A1G8PM-075E, MT40A512M8HX-083, MT40A256M16GE-075E, EDY4016AABG-DR-F, MT40A512M8HX-093, MT40A256M16HA-093, MT40A512M8HX-107, MT40A256M16HA-107, MT40A2G8FSE-083E, MT40A2G8TRF-093E, MT40A1G8TRF-093E, MT40A512M16HA-083E, MT40A1G8WE-075E
INFO: [IP_Flow 19-3438] Customization errors found on 'vcu118mig'. Restoring to previous valid configuration.
INFO: [Common 17-17] undo 'set_property'
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.

    while executing
"rdi::add_properties -dict {CONFIG.AL_SEL 0 CONFIG.C0.ADDR_WIDTH 17 CONFIG.C0.BANK_GROUP_WIDTH 1 CONFIG.C0.CKE_WIDTH 1 CONFIG.C0.CK_WIDTH 1 CONFIG.C0.C..."
    invoked from within
"set_property -dict [list \
      CONFIG.AL_SEL                               {0} \
      CONFIG.C0.ADDR_WIDTH                        {17} \
      CONF..."
    (file "/home/yang/code/vcu118mig.tcl" line 2)
remove_files  /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci
source /home/yang/code/vcu118mig.tcl
# create_ip -vendor xilinx.com -library ip -version 2.1 -name ddr4 -module_name vcu118mig -dir /home/yang/vcu118/vcu118.srcs/sources_1/ip -force
# set_property -dict [list \
#       CONFIG.AL_SEL                               {0} \
#       CONFIG.C0.ADDR_WIDTH                        {17} \
#       CONFIG.C0.BANK_GROUP_WIDTH                  {1} \
#       CONFIG.C0.CKE_WIDTH                         {1} \
#       CONFIG.C0.CK_WIDTH                          {1} \
#       CONFIG.C0.CS_WIDTH                          {1} \
#       CONFIG.C0.ControllerType                    {DDR4_SDRAM} \
#       CONFIG.C0.DDR4_AUTO_AP_COL_A3               {false} \
#       CONFIG.C0.DDR4_AutoPrecharge                {false} \
#       CONFIG.C0.DDR4_AxiAddressWidth              {29} \
#       CONFIG.C0.DDR4_AxiArbitrationScheme         {RD_PRI_REG} \
#       CONFIG.C0.DDR4_AxiDataWidth                 {64} \
#       CONFIG.C0.DDR4_AxiIDWidth                   {4} \
#       CONFIG.C0.DDR4_AxiNarrowBurst               {false} \
#       CONFIG.C0.DDR4_AxiSelection                 {true} \
#       CONFIG.C0.DDR4_BurstLength                  {8} \
#       CONFIG.C0.DDR4_BurstType                    {Sequential} \
#       CONFIG.C0.DDR4_CLKFBOUT_MULT                {8} \
#       CONFIG.C0.DDR4_CLKOUT0_DIVIDE               {5} \
#       CONFIG.C0.DDR4_Capacity                     {512} \
#       CONFIG.C0.DDR4_CasLatency                   {11} \
#       CONFIG.C0.DDR4_CasWriteLatency              {9} \
#       CONFIG.C0.DDR4_ChipSelect                   {true} \
#       CONFIG.C0.DDR4_Clamshell                    {false} \
#       CONFIG.C0.DDR4_CustomParts                  {no_file_loaded} \
#       CONFIG.C0.DDR4_DIVCLK_DIVIDE                {2} \
#       CONFIG.C0.DDR4_DataMask                     {DM_NO_DBI} \
#       CONFIG.C0.DDR4_DataWidth                    {64} \
#       CONFIG.C0.DDR4_Ecc                          {false} \
#       CONFIG.C0.DDR4_MCS_ECC                      {false} \
#       CONFIG.C0.DDR4_Mem_Add_Map                  {ROW_COLUMN_BANK} \
#       CONFIG.C0.DDR4_MemoryName                   {MainMemory} \
#       CONFIG.C0.DDR4_MemoryPart                   {MT40A256M16GE-083E} \
#       CONFIG.C0.DDR4_MemoryType                   {Components} \
#       CONFIG.C0.DDR4_MemoryVoltage                {1.2V} \
#       CONFIG.C0.DDR4_OnDieTermination             {RZQ/6} \
#       CONFIG.C0.DDR4_Ordering                     {Normal} \
#       CONFIG.C0.DDR4_OutputDriverImpedenceControl {RZQ/7} \
#       CONFIG.C0.DDR4_PhyClockRatio                {4:1} \
#       CONFIG.C0.DDR4_SAVE_RESTORE                 {false} \
#       CONFIG.C0.DDR4_SELF_REFRESH                 {false} \
#       CONFIG.C0.DDR4_Slot                         {Single} \
#       CONFIG.C0.DDR4_Specify_MandD                {true} \
#       CONFIG.C0.DDR4_TimePeriod                   {1250} \
#       CONFIG.C0.DDR4_UserRefresh_ZQCS             {false} \
#       CONFIG.C0.DDR4_isCKEShared                  {false} \
#       CONFIG.C0.DDR4_isCustom                     {false} \
#       CONFIG.C0.LR_WIDTH                          {1} \
#       CONFIG.C0.ODT_WIDTH                         {1} \
#       CONFIG.C0.StackHeight                       {1} \
#       CONFIG.C0_CLOCK_BOARD_INTERFACE             {Custom} \
#       CONFIG.C0_DDR4_BOARD_INTERFACE              {Custom} \
#       CONFIG.DCI_Cascade                          {false} \
#       CONFIG.DIFF_TERM_SYSCLK                     {false} \
#       CONFIG.Debug_Signal                         {Disable} \
#       CONFIG.Default_Bank_Selections              {false} \
#       CONFIG.Enable_SysPorts                      {true} \
#       CONFIG.IOPowerReduction                     {OFF} \
#       CONFIG.IO_Power_Reduction                   {false} \
#       CONFIG.IS_FROM_PHY                          {1} \
#       CONFIG.MCS_DBG_EN                           {false} \
#       CONFIG.No_Controller                        {1} \
#       CONFIG.PING_PONG_PHY                        {1} \
#       CONFIG.Phy_Only                             {Complete_Memory_Controller} \
#       CONFIG.RECONFIG_XSDB_SAVE_RESTORE           {false} \
#       CONFIG.RESET_BOARD_INTERFACE                {Custom} \
#       CONFIG.Reference_Clock                      {Differential} \
#       CONFIG.System_Clock                         {No_Buffer} \
#       CONFIG.TIMING_3DS                           {false} \
#       CONFIG.TIMING_OP1                           {false} \
#       CONFIG.TIMING_OP2                           {false} \
#       ] [get_ips vcu118mig]
ERROR: [IP_Flow 19-3461] Value 'MT40A256M16GE-083E' is out of the range for parameter 'C0.DDR4 MemoryPart(C0.DDR4_MemoryPart)' for IP 'vcu118mig' . Valid values are - MT40A512M8RH-075E, MT40A1G8PM-075E, MT40A512M8HX-083, MT40A256M16GE-075E, EDY4016AABG-DR-F, MT40A512M8HX-093, MT40A256M16HA-093, MT40A512M8HX-107, MT40A256M16HA-107, MT40A2G8FSE-083E, MT40A2G8TRF-093E, MT40A1G8TRF-093E, MT40A512M16HA-083E, MT40A1G8WE-075E
INFO: [IP_Flow 19-3438] Customization errors found on 'vcu118mig'. Restoring to previous valid configuration.
INFO: [Common 17-17] undo 'set_property'
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.

    while executing
"rdi::add_properties -dict {CONFIG.AL_SEL 0 CONFIG.C0.ADDR_WIDTH 17 CONFIG.C0.BANK_GROUP_WIDTH 1 CONFIG.C0.CKE_WIDTH 1 CONFIG.C0.CK_WIDTH 1 CONFIG.C0.C..."
    invoked from within
"set_property -dict [list \
      CONFIG.AL_SEL                               {0} \
      CONFIG.C0.ADDR_WIDTH                        {17} \
      CONF..."
    (file "/home/yang/code/vcu118mig.tcl" line 2)
remove_files  /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci
source /home/yang/code/vcu118mig.tcl
# create_ip -vendor xilinx.com -library ip -version 2.1 -name ddr4 -module_name vcu118mig -dir /home/yang/vcu118/vcu118.srcs/sources_1/ip -force
# set_property -dict [list \
#       CONFIG.AL_SEL                               {0} \
#       CONFIG.C0.ADDR_WIDTH                        {17} \
#       CONFIG.C0.BANK_GROUP_WIDTH                  {1} \
#       CONFIG.C0.CKE_WIDTH                         {1} \
#       CONFIG.C0.CK_WIDTH                          {1} \
#       CONFIG.C0.CS_WIDTH                          {1} \
#       CONFIG.C0.ControllerType                    {DDR4_SDRAM} \
#       CONFIG.C0.DDR4_AUTO_AP_COL_A3               {false} \
#       CONFIG.C0.DDR4_AutoPrecharge                {false} \
#       CONFIG.C0.DDR4_AxiAddressWidth              {29} \
#       CONFIG.C0.DDR4_AxiArbitrationScheme         {RD_PRI_REG} \
#       CONFIG.C0.DDR4_AxiDataWidth                 {64} \
#       CONFIG.C0.DDR4_AxiIDWidth                   {4} \
#       CONFIG.C0.DDR4_AxiNarrowBurst               {false} \
#       CONFIG.C0.DDR4_AxiSelection                 {true} \
#       CONFIG.C0.DDR4_BurstLength                  {8} \
#       CONFIG.C0.DDR4_BurstType                    {Sequential} \
#       CONFIG.C0.DDR4_CLKFBOUT_MULT                {8} \
#       CONFIG.C0.DDR4_CLKOUT0_DIVIDE               {5} \
#       CONFIG.C0.DDR4_Capacity                     {512} \
#       CONFIG.C0.DDR4_CasLatency                   {11} \
#       CONFIG.C0.DDR4_CasWriteLatency              {9} \
#       CONFIG.C0.DDR4_ChipSelect                   {true} \
#       CONFIG.C0.DDR4_Clamshell                    {false} \
#       CONFIG.C0.DDR4_CustomParts                  {no_file_loaded} \
#       CONFIG.C0.DDR4_DIVCLK_DIVIDE                {2} \
#       CONFIG.C0.DDR4_DataMask                     {DM_NO_DBI} \
#       CONFIG.C0.DDR4_DataWidth                    {64} \
#       CONFIG.C0.DDR4_Ecc                          {false} \
#       CONFIG.C0.DDR4_MCS_ECC                      {false} \
#       CONFIG.C0.DDR4_Mem_Add_Map                  {ROW_COLUMN_BANK} \
#       CONFIG.C0.DDR4_MemoryName                   {MainMemory} \
#       CONFIG.C0.DDR4_MemoryPart                   {MT40A256M16GE-075E} \
#       CONFIG.C0.DDR4_MemoryType                   {Components} \
#       CONFIG.C0.DDR4_MemoryVoltage                {1.2V} \
#       CONFIG.C0.DDR4_OnDieTermination             {RZQ/6} \
#       CONFIG.C0.DDR4_Ordering                     {Normal} \
#       CONFIG.C0.DDR4_OutputDriverImpedenceControl {RZQ/7} \
#       CONFIG.C0.DDR4_PhyClockRatio                {4:1} \
#       CONFIG.C0.DDR4_SAVE_RESTORE                 {false} \
#       CONFIG.C0.DDR4_SELF_REFRESH                 {false} \
#       CONFIG.C0.DDR4_Slot                         {Single} \
#       CONFIG.C0.DDR4_Specify_MandD                {true} \
#       CONFIG.C0.DDR4_TimePeriod                   {1250} \
#       CONFIG.C0.DDR4_UserRefresh_ZQCS             {false} \
#       CONFIG.C0.DDR4_isCKEShared                  {false} \
#       CONFIG.C0.DDR4_isCustom                     {false} \
#       CONFIG.C0.LR_WIDTH                          {1} \
#       CONFIG.C0.ODT_WIDTH                         {1} \
#       CONFIG.C0.StackHeight                       {1} \
#       CONFIG.C0_CLOCK_BOARD_INTERFACE             {Custom} \
#       CONFIG.C0_DDR4_BOARD_INTERFACE              {Custom} \
#       CONFIG.DCI_Cascade                          {false} \
#       CONFIG.DIFF_TERM_SYSCLK                     {false} \
#       CONFIG.Debug_Signal                         {Disable} \
#       CONFIG.Default_Bank_Selections              {false} \
#       CONFIG.Enable_SysPorts                      {true} \
#       CONFIG.IOPowerReduction                     {OFF} \
#       CONFIG.IO_Power_Reduction                   {false} \
#       CONFIG.IS_FROM_PHY                          {1} \
#       CONFIG.MCS_DBG_EN                           {false} \
#       CONFIG.No_Controller                        {1} \
#       CONFIG.PING_PONG_PHY                        {1} \
#       CONFIG.Phy_Only                             {Complete_Memory_Controller} \
#       CONFIG.RECONFIG_XSDB_SAVE_RESTORE           {false} \
#       CONFIG.RESET_BOARD_INTERFACE                {Custom} \
#       CONFIG.Reference_Clock                      {Differential} \
#       CONFIG.System_Clock                         {No_Buffer} \
#       CONFIG.TIMING_3DS                           {false} \
#       CONFIG.TIMING_OP1                           {false} \
#       CONFIG.TIMING_OP2                           {false} \
#       ] [get_ips vcu118mig]
ERROR: [IP_Flow 19-3461] Value '29' is out of the range for parameter 'C0.DDR4 AxiAddressWidth(C0.DDR4_AxiAddressWidth)' for IP 'vcu118mig' . Valid values are - 31
INFO: [IP_Flow 19-3438] Customization errors found on 'vcu118mig'. Restoring to previous valid configuration.
ERROR: [IP_Flow 19-3461] Value '32' is out of the range for parameter 'C0.DDR4 AxiAddressWidth(C0.DDR4_AxiAddressWidth)' for IP 'vcu118mig' . Valid values are - 31
INFO: [IP_Flow 19-3447] Customization errors found during restoring IP 'vcu118mig' to previous valid configuration.
ERROR: [IP_Flow 19-3439] Failed to restore IP 'vcu118mig' customization to its previous valid configuration.
INFO: [Common 17-17] undo 'set_property'
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.

    while executing
"rdi::add_properties -dict {CONFIG.AL_SEL 0 CONFIG.C0.ADDR_WIDTH 17 CONFIG.C0.BANK_GROUP_WIDTH 1 CONFIG.C0.CKE_WIDTH 1 CONFIG.C0.CK_WIDTH 1 CONFIG.C0.C..."
    invoked from within
"set_property -dict [list \
      CONFIG.AL_SEL                               {0} \
      CONFIG.C0.ADDR_WIDTH                        {17} \
      CONF..."
    (file "/home/yang/code/vcu118mig.tcl" line 2)
remove_files  /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci
file delete -force /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig
source /home/yang/code/vcu118mig.tcl
# create_ip -vendor xilinx.com -library ip -version 2.1 -name ddr4 -module_name vcu118mig -dir /home/yang/vcu118/vcu118.srcs/sources_1/ip -force
# set_property -dict [list \
#       CONFIG.AL_SEL                               {0} \
#       CONFIG.C0.ADDR_WIDTH                        {17} \
#       CONFIG.C0.BANK_GROUP_WIDTH                  {1} \
#       CONFIG.C0.CKE_WIDTH                         {1} \
#       CONFIG.C0.CK_WIDTH                          {1} \
#       CONFIG.C0.CS_WIDTH                          {1} \
#       CONFIG.C0.ControllerType                    {DDR4_SDRAM} \
#       CONFIG.C0.DDR4_AUTO_AP_COL_A3               {false} \
#       CONFIG.C0.DDR4_AutoPrecharge                {false} \
#       CONFIG.C0.DDR4_AxiAddressWidth              {31} \
#       CONFIG.C0.DDR4_AxiArbitrationScheme         {RD_PRI_REG} \
#       CONFIG.C0.DDR4_AxiDataWidth                 {64} \
#       CONFIG.C0.DDR4_AxiIDWidth                   {4} \
#       CONFIG.C0.DDR4_AxiNarrowBurst               {false} \
#       CONFIG.C0.DDR4_AxiSelection                 {true} \
#       CONFIG.C0.DDR4_BurstLength                  {8} \
#       CONFIG.C0.DDR4_BurstType                    {Sequential} \
#       CONFIG.C0.DDR4_CLKFBOUT_MULT                {8} \
#       CONFIG.C0.DDR4_CLKOUT0_DIVIDE               {5} \
#       CONFIG.C0.DDR4_Capacity                     {512} \
#       CONFIG.C0.DDR4_CasLatency                   {11} \
#       CONFIG.C0.DDR4_CasWriteLatency              {9} \
#       CONFIG.C0.DDR4_ChipSelect                   {true} \
#       CONFIG.C0.DDR4_Clamshell                    {false} \
#       CONFIG.C0.DDR4_CustomParts                  {no_file_loaded} \
#       CONFIG.C0.DDR4_DIVCLK_DIVIDE                {2} \
#       CONFIG.C0.DDR4_DataMask                     {DM_NO_DBI} \
#       CONFIG.C0.DDR4_DataWidth                    {64} \
#       CONFIG.C0.DDR4_Ecc                          {false} \
#       CONFIG.C0.DDR4_MCS_ECC                      {false} \
#       CONFIG.C0.DDR4_Mem_Add_Map                  {ROW_COLUMN_BANK} \
#       CONFIG.C0.DDR4_MemoryName                   {MainMemory} \
#       CONFIG.C0.DDR4_MemoryPart                   {MT40A256M16GE-075E} \
#       CONFIG.C0.DDR4_MemoryType                   {Components} \
#       CONFIG.C0.DDR4_MemoryVoltage                {1.2V} \
#       CONFIG.C0.DDR4_OnDieTermination             {RZQ/6} \
#       CONFIG.C0.DDR4_Ordering                     {Normal} \
#       CONFIG.C0.DDR4_OutputDriverImpedenceControl {RZQ/7} \
#       CONFIG.C0.DDR4_PhyClockRatio                {4:1} \
#       CONFIG.C0.DDR4_SAVE_RESTORE                 {false} \
#       CONFIG.C0.DDR4_SELF_REFRESH                 {false} \
#       CONFIG.C0.DDR4_Slot                         {Single} \
#       CONFIG.C0.DDR4_Specify_MandD                {true} \
#       CONFIG.C0.DDR4_TimePeriod                   {1250} \
#       CONFIG.C0.DDR4_UserRefresh_ZQCS             {false} \
#       CONFIG.C0.DDR4_isCKEShared                  {false} \
#       CONFIG.C0.DDR4_isCustom                     {false} \
#       CONFIG.C0.LR_WIDTH                          {1} \
#       CONFIG.C0.ODT_WIDTH                         {1} \
#       CONFIG.C0.StackHeight                       {1} \
#       CONFIG.C0_CLOCK_BOARD_INTERFACE             {Custom} \
#       CONFIG.C0_DDR4_BOARD_INTERFACE              {Custom} \
#       CONFIG.DCI_Cascade                          {false} \
#       CONFIG.DIFF_TERM_SYSCLK                     {false} \
#       CONFIG.Debug_Signal                         {Disable} \
#       CONFIG.Default_Bank_Selections              {false} \
#       CONFIG.Enable_SysPorts                      {true} \
#       CONFIG.IOPowerReduction                     {OFF} \
#       CONFIG.IO_Power_Reduction                   {false} \
#       CONFIG.IS_FROM_PHY                          {1} \
#       CONFIG.MCS_DBG_EN                           {false} \
#       CONFIG.No_Controller                        {1} \
#       CONFIG.PING_PONG_PHY                        {1} \
#       CONFIG.Phy_Only                             {Complete_Memory_Controller} \
#       CONFIG.RECONFIG_XSDB_SAVE_RESTORE           {false} \
#       CONFIG.RESET_BOARD_INTERFACE                {Custom} \
#       CONFIG.Reference_Clock                      {Differential} \
#       CONFIG.System_Clock                         {No_Buffer} \
#       CONFIG.TIMING_3DS                           {false} \
#       CONFIG.TIMING_OP1                           {false} \
#       CONFIG.TIMING_OP2                           {false} \
#       ] [get_ips vcu118mig]
0
reset_run clk_wiz_0_synth_1
reset_run clk_wiz_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vcu118mig'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'vcu118mig'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'vcu118mig'. Target already exists and is up to date.
Exporting to file /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/hw_handoff/vcu118mig_microblaze_mcs.hwh
Generated Block Design Tcl file /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/hw_handoff/vcu118mig_microblaze_mcs_bd.tcl
Generated Hardware Definition File /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/hdl/vcu118mig_microblaze_mcs.hwdef
[Thu Aug  2 15:40:51 2018] Launched clk_wiz_0_synth_1, clk_wiz_1_synth_1, vcu118mig_synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: /home/yang/vcu118/vcu118.runs/clk_wiz_0_synth_1/runme.log
clk_wiz_1_synth_1: /home/yang/vcu118/vcu118.runs/clk_wiz_1_synth_1/runme.log
vcu118mig_synth_1: /home/yang/vcu118/vcu118.runs/vcu118mig_synth_1/runme.log
[Thu Aug  2 15:40:51 2018] Launched synth_1...
Run output will be captured here: /home/yang/vcu118/vcu118.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 7080.301 ; gain = 101.230 ; free physical = 12103 ; free virtual = 60532
launch_runs impl_1 -jobs 6
[Thu Aug  2 16:03:52 2018] Launched impl_1...
Run output will be captured here: /home/yang/vcu118/vcu118.runs/impl_1/runme.log
generate_target all [get_files  /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vcu118mig'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vcu118mig'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vcu118mig'...
Exporting to file /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/hw_handoff/vcu118mig_microblaze_mcs.hwh
Generated Block Design Tcl file /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/hw_handoff/vcu118mig_microblaze_mcs_bd.tcl
Generated Hardware Definition File /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/hdl/vcu118mig_microblaze_mcs.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7181.961 ; gain = 10.996 ; free physical = 11216 ; free virtual = 59831
export_ip_user_files -of_objects [get_files /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci] -no_script -sync -force -quiet
reset_run vcu118mig_synth_1
launch_runs -jobs 6 vcu118mig_synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci' is already up-to-date
[Thu Aug  2 16:18:13 2018] Launched vcu118mig_synth_1...
Run output will be captured here: /home/yang/vcu118/vcu118.runs/vcu118mig_synth_1/runme.log
export_simulation -of_objects [get_files /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/vcu118mig.xci] -directory /home/yang/vcu118/vcu118.ip_user_files/sim_scripts -ip_user_files_dir /home/yang/vcu118/vcu118.ip_user_files -ipstatic_source_dir /home/yang/vcu118/vcu118.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/yang/vcu118/vcu118.cache/compile_simlib/modelsim} {questa=/home/yang/vcu118/vcu118.cache/compile_simlib/questa} {ies=/home/yang/vcu118/vcu118.cache/compile_simlib/ies} {vcs=/home/yang/vcu118/vcu118.cache/compile_simlib/vcs} {riviera=/home/yang/vcu118/vcu118.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [HDL 9-2216] Analyzing Verilog file "/home/yang/vcu118/vcu118.srcs/sources_1/imports/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v" into library work [/home/yang/vcu118/vcu118.srcs/sources_1/imports/freedom/builds/u500vcu118devkit/sifive.freedom.unleashed.u500vcu118devkit.U500VCU118DevKitConfig.v:1]
[Thu Aug  2 16:18:57 2018] Launched synth_1...
Run output will be captured here: /home/yang/vcu118/vcu118.runs/synth_1/runme.log
add_files -fileset constrs_1 -norecurse /home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc
reset_run synth_1
launch_runs impl_1 -jobs 6
[Thu Aug  2 16:27:01 2018] Launched synth_1...
Run output will be captured here: /home/yang/vcu118/vcu118.runs/synth_1/runme.log
[Thu Aug  2 16:27:01 2018] Launched impl_1...
Run output will be captured here: /home/yang/vcu118/vcu118.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 953 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [/home/yang/vcu118/vcu118.runs/impl_1/.Xil/Vivado-1564-yang-linux/1564/out/vcu118mig_phy.0/dcp/vcu118mig_phy_0.edf:414718]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [/home/yang/vcu118/vcu118.runs/impl_1/.Xil/Vivado-1564-yang-linux/1564/out/vcu118mig_phy.0/dcp/vcu118mig_phy_0.edf:414719]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vcu118_sys_clock_mmcm0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/yang/vcu118/vcu118.runs/impl_1/.Xil/Vivado-1564-yang-linux/dcp_2/clk_wiz_0.edf:452]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vcu118_sys_clock_mmcm1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/yang/vcu118/vcu118.runs/impl_1/.Xil/Vivado-1564-yang-linux/dcp_3/clk_wiz_1.edf:337]
Parsing XDC File [/home/yang/vcu118/RISCV-VCU118/.Xil/Vivado-31552-yang-linux/dcp/U500VCU118DevKitFPGAChip_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 8590.641 ; gain = 631.695 ; free physical = 9006 ; free virtual = 58442
INFO: [Timing 38-2] Deriving generated clocks [/home/yang/vcu118/vcu118.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [/home/yang/vcu118/RISCV-VCU118/.Xil/Vivado-31552-yang-linux/dcp/U500VCU118DevKitFPGAChip_early.xdc]
Parsing XDC File [/home/yang/vcu118/RISCV-VCU118/.Xil/Vivado-31552-yang-linux/dcp/U500VCU118DevKitFPGAChip.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:24]
WARNING: [Vivado 12-646] clock 'clk_out1_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out2_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out3_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out4_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out5_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out6_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out7_vcu118_sys_clock_mmcm0' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out1_vcu118_sys_clock_mmcm1' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
WARNING: [Vivado 12-646] clock 'clk_out2_vcu118_sys_clock_mmcm1' not found. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group {clk_out1_vcu118_sys_clock_mmcm0 clk_out2_vcu118_sys_clock_mmcm0 clk_out3_vcu118_sys_clock_mmcm0 clk_out4_vcu118_sys_clock_mmcm0 clk_out5_vcu118_sys_clock_mmcm0 clk_out6_vcu118_sys_clock_mmcm0 clk_out7_vcu118_sys_clock_mmcm0}'. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group {clk_out1_vcu118_sys_clock_mmcm1 clk_out2_vcu118_sys_clock_mmcm1}'. [/home/yang/code/freedom/fpga-shells/xilinx/vcu118/constraints/vcu118-master.xdc:175]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/yang/vcu118/RISCV-VCU118/.Xil/Vivado-31552-yang-linux/dcp/U500VCU118DevKitFPGAChip.xdc]
Parsing XDC File [/home/yang/vcu118/RISCV-VCU118/.Xil/Vivado-31552-yang-linux/dcp/U500VCU118DevKitFPGAChip_late.xdc]
Finished Parsing XDC File [/home/yang/vcu118/RISCV-VCU118/.Xil/Vivado-31552-yang-linux/dcp/U500VCU118DevKitFPGAChip_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8882.930 ; gain = 267.289 ; free physical = 8708 ; free virtual = 58143
Restored from archive | CPU: 9.520000 secs | Memory: 248.033951 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8882.930 ; gain = 267.289 ; free physical = 8707 ; free virtual = 58143
WARNING: [Shape Builder 18-132] Instance dut_/uart_0/txm/out_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site.  for bel OUT_FF Instance dut_/uart_0/txm/out_reg cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance dut_/spi_0/mac/phy/sck_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site.  for bel OUT_FF Instance dut_/spi_0/mac/phy/sck_reg cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance dut_/spi_0/mac/phy/txd_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site.  for bel OUT_FF Instance dut_/spi_0/mac/phy/txd_reg[0] cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Generating merged BMM file for the design top 'vcu118mig'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 953 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 60 instances
  IBUF => IBUF (INBUF, IBUFCTRL): 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (INBUF, OBUFT, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, OBUFT, OBUFT, INV): 8 instances
  IOBUFE3 => IOBUFE3 (INBUF, OBUFT_DCIEN, IBUFCTRL): 72 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUF, OBUF, INV): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 127 instances
  RAM256X1D => RAM256X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8): 8 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 204 instances
  RAM32M16 => RAM32M16 (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 430 instances

open_run: Time (s): cpu = 00:01:59 ; elapsed = 00:01:01 . Memory (MB): peak = 9215.520 ; gain = 2005.824 ; free physical = 8704 ; free virtual = 57823
open_report: Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 9632.000 ; gain = 160.059 ; free physical = 8293 ; free virtual = 57415
