# 2022 Summer Study  
+ ### Agenda
    >1. Review Python
    >2. Study Verilog
    >3. Make __*Testbench Generator*__ Using __*Python*__  
+ ### Directory Information

    |Directory|Description|  
    |:---:|:--------:|  
    |*Study*|Verilog & Python Study Directory |  
    |*Verilog_Testcase*| Verilog TestSamples |
    |*Wavedrom_Testcase*| Wavedrom json TestSamples |  

# Product Info
+ ### Final Product
    >__*TB_Gen.py*__  
    > ~Fix Errors~  
    >_All Testcase Passed!_

+ ### Version Information
    *Ver 1.0*    Initial Release  
    *Ver 1.1*    Add Exception Handller  
    *Ver 1.2*    Add CLK Processing Block  
    *Ver 1.3*    Add BUS Processing Block  
    *Ver 1.4*    Fix Syntax Error  
    *Ver 1.5*    Add Simulation Stop Time  
    *Ver 1.5.1*   Add Comment  
    *Ver 1.6*    Fix Testvector Syntax  
    *Ver 1.7*    Fix Errors 