NTL_STATUS__MmDatOut__SHIFT 0x0
#define PWR_AVFS21_CNTL_STATUS__PsmTdo_MASK 0x100
#define PWR_AVFS21_CNTL_STATUS__PsmTdo__SHIFT 0x8
#define PWR_AVFS21_CNTL_STATUS__AlarmFlag_MASK 0x200
#define PWR_AVFS21_CNTL_STATUS__AlarmFlag__SHIFT 0x9
#define PWR_AVFS22_CNTL_STATUS__MmDatOut_MASK 0xff
#define PWR_AVFS22_CNTL_STATUS__MmDatOut__SHIFT 0x0
#define PWR_AVFS22_CNTL_STATUS__PsmTdo_MASK 0x100
#define PWR_AVFS22_CNTL_STATUS__PsmTdo__SHIFT 0x8
#define PWR_AVFS22_CNTL_STATUS__AlarmFlag_MASK 0x200
#define PWR_AVFS22_CNTL_STATUS__AlarmFlag__SHIFT 0x9
#define PWR_AVFS23_CNTL_STATUS__MmDatOut_MASK 0xff
#define PWR_AVFS23_CNTL_STATUS__MmDatOut__SHIFT 0x0
#define PWR_AVFS23_CNTL_STATUS__PsmTdo_MASK 0x100
#define PWR_AVFS23_CNTL_STATUS__PsmTdo__SHIFT 0x8
#define PWR_AVFS23_CNTL_STATUS__AlarmFlag_MASK 0x200
#define PWR_AVFS23_CNTL_STATUS__AlarmFlag__SHIFT 0x9
#define PWR_AVFS24_CNTL_STATUS__MmDatOut_MASK 0xff
#define PWR_AVFS24_CNTL_STATUS__MmDatOut__SHIFT 0x0
#define PWR_AVFS24_CNTL_STATUS__PsmTdo_MASK 0x100
#define PWR_AVFS24_CNTL_STATUS__PsmTdo__SHIFT 0x8
#define PWR_AVFS24_CNTL_STATUS__AlarmFlag_MASK 0x200
#define PWR_AVFS24_CNTL_STATUS__AlarmFlag__SHIFT 0x9
#define PWR_AVFS25_CNTL_STATUS__MmDatOut_MASK 0xff
#define PWR_AVFS25_CNTL_STATUS__MmDatOut__SHIFT 0x0
#define PWR_AVFS25_CNTL_STATUS__PsmTdo_MASK 0x100
#define PWR_AVFS25_CNTL_STATUS__PsmTdo__SHIFT 0x8
#define PWR_AVFS25_CNTL_STATUS__AlarmFlag_MASK 0x200
#define PWR_AVFS25_CNTL_STATUS__AlarmFlag__SHIFT 0x9
#define PWR_AVFS26_CNTL_STATUS__MmDatOut_MASK 0xff
#define PWR_AVFS26_CNTL_STATUS__MmDatOut__SHIFT 0x0
#define PWR_AVFS26_CNTL_STATUS__PsmTdo_MASK 0x100
#define PWR_AVFS26_CNTL_STATUS__PsmTdo__SHIFT 0x8
#define PWR_AVFS26_CNTL_STATUS__AlarmFlag_MASK 0x200
#define PWR_AVFS26_CNTL_STATUS__AlarmFlag__SHIFT 0x9
#define PWR_AVFS27_CNTL_STATUS__MmDatOut_MASK 0xff
#define PWR_AVFS27_CNTL_STATUS__MmDatOut__SHIFT 0x0
#define PWR_AVFS27_CNTL_STATUS__PsmTdo_MASK 0x100
#define PWR_AVFS27_CNTL_STATUS__PsmTdo__SHIFT 0x8
#define PWR_AVFS27_CNTL_STATUS__AlarmFlag_MASK 0x200
#define PWR_AVFS27_CNTL_STATUS__AlarmFlag__SHIFT 0x9
#define PWR_CKS_ENABLE__STRETCH_ENABLE_MASK 0x1
#define PWR_CKS_ENABLE__STRETCH_ENABLE__SHIFT 0x0
#define PWR_CKS_ENABLE__masterReset_MASK 0x2
#define PWR_CKS_ENABLE__masterReset__SHIFT 0x1
#define PWR_CKS_ENABLE__staticEnable_MASK 0x4
#define PWR_CKS_ENABLE__staticEnable__SHIFT 0x2
#define PWR_CKS_ENABLE__IGNORE_DROOP_DETECT_MASK 0x8
#define PWR_CKS_ENABLE__IGNORE_DROOP_DETECT__SHIFT 0x3
#define PWR_CKS_ENABLE__PCC_HAND_SHAKE_EN_MASK 0x10
#define PWR_CKS_ENABLE__PCC_HAND_SHAKE_EN__SHIFT 0x4
#define PWR_CKS_ENABLE__MET_CTRL_SEL_MASK 0x60
#define PWR_CKS_ENABLE__MET_CTRL_SEL__SHIFT 0x5
#define PWR_CKS_ENABLE__DS_HAND_SHAKE_EN_MASK 0x80
#define PWR_CKS_ENABLE__DS_HAND_SHAKE_EN__SHIFT 0x7
#define PWR_CKS_CNTL__CKS_BYPASS_MASK 0x1
#define PWR_CKS_CNTL__CKS_BYPASS__SHIFT 0x0
#define PWR_CKS_CNTL__CKS_PCCEnable_MASK 0x2
#define PWR_CKS_CNTL__CKS_PCCEnable__SHIFT 0x1
#define PWR_CKS_CNTL__CKS_TEMP_COMP_MASK 0x4
#define PWR_CKS_CNTL__CKS_TEMP_COMP__SHIFT 0x2
#define PWR_CKS_CNTL__CKS_STRETCH_AMOUNT_MASK 0x78
#define PWR_CKS_CNTL__CKS_STRETCH_AMOUNT__SHIFT 0x3
#define PWR_CKS_CNTL__CKS_SKIP_PHASE_BYPASS_MASK 0x80
#define PWR_CKS_CNTL__CKS_SKIP_PHASE_BYPASS__SHIFT 0x7
#define PWR_CKS_CNTL__CKS_SAMPLE_SIZE_MASK 0xf00
#define PWR_CKS_CNTL__CKS_SAMPLE_SIZE__SHIFT 0x8
#define PWR_CKS_CNTL__CKS_FSM_WAIT_CYCLES_MASK 0xf000
#define PWR_CKS_CNTL__CKS_FSM_WAIT_CYCLES__SHIFT 0xc
#define PWR_CKS_CNTL__CKS_USE_FOR_LOW_FREQ_MASK 0x10000
#define PWR_CKS_CNTL__CKS_USE_FOR_LOW_FREQ__SHIFT 0x10
#define PWR_CKS_CNTL__CKS_NO_EXTRA_COARSE_STEP_MASK 0x20000
#define PWR_CKS_CNTL__CKS_NO_EXTRA_COARSE_STEP__SHIFT 0x11
#define PWR_CKS_CNTL__CKS_LDO_REFSEL_MASK 0x3c0000
#define PWR_CKS_CNTL__CKS_LDO_REFSEL__SHIFT 0x12
#define PWR_CKS_CNTL__DDT_DEBUS_SEL_MASK 0x400000
#define PWR_CKS_CNTL__DDT_DEBUS_SEL__SHIFT 0x16
#define PWR_CKS_CNTL__CKS_LDO_READY_COUNT_VAL_MASK 0x7f800000
#define PWR_CKS_CNTL__CKS_LDO_READY_COUNT_VAL__SHIFT 0x17
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_COUNT_MASK 0x1ffffff
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_COUNT__SHIFT 0x0
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_ENABLE_MASK 0x2000000
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_ENABLE__SHIFT 0x19
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_DISABLE_MASK 0x4000000
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_DISABLE__SHIFT 0x1a
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_MASK_MASK 0x8000000
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_MASK__SHIFT 0x1b
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_AK_MASK 0x10000000
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_AK__SHIFT 0x1c
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_TYPE_MASK 0x20000000
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_TYPE__SHIFT 0x1d
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_MODE_MASK 0x40000000
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_MODE__SHIFT 0x1e
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_RUNNING_MASK 0x1
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_RUNNING__SHIFT 0x0
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_STAT_MASK 0x2
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_STAT__SHIFT 0x1
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_MASK 0x4
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT__SHIFT 0x2
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_RUN_VAL_MASK 0xffffff80
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_RUN_VAL__SHIFT 0x7
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT_MASK 0x1ffffff
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT__SHIFT 0x0
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE_MASK 0x2000000
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE__SHIFT 0x19
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE_MASK 0x4000000
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE__SHIFT 0x1a
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MASK_MASK 0x8000000
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MASK__SHIFT 0x1b
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_STAT_AK_MASK 0x10000000
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_STAT_AK__SHIFT 0x1c
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_TYPE_MASK 0x20000000
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_TYPE__SHIFT 0x1d
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MODE_MASK 0x40000000
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MODE__SHIFT 0x1e
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_RUNNING_MASK 0x1
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_RUNNING__SHIFT 0x0
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_STAT_MASK 0x2
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_STAT__SHIFT 0x1
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_MASK 0x4
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT__SHIFT 0x2
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_RUN_VAL_MASK 0xffffff80
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_RUN_VAL__SHIFT 0x7
#define PWR_DISP_TIMER_CONTROL2__DISP_TIMER_PULSE_WIDTH_MASK 0x3ff
#define PWR_DISP_TIMER_CONTROL2__DISP_TIMER_PULSE_WIDTH__SHIFT 0x0
#define VDDGFX_IDLE_PARAMETER__VDDGFX_IDLE_THRESHOLD_MASK 0xffff
#define VDDGFX_IDLE_PARAMETER__VDDGFX_IDLE_THRESHOLD__SHIFT 0x0
#define VDDGFX_IDLE_PARAMETER__VDDGFX_IDLE_THRESHOLD_UNIT_MASK 0xf0000
#define VDDGFX_IDLE_PARAMETER__VDDGFX_IDLE_THRESHOLD_UNIT__SHIFT 0x10
#define VDDGFX_IDLE_CONTROL__VDDGFX_IDLE_EN_MASK 0x1
#define VDDGFX_IDLE_CONTROL__VDDGFX_IDLE_EN__SHIFT 0x0
#define VDDGFX_IDLE_CONTROL__VDDGFX_IDLE_DETECT_MASK 0x2
#define VDDGFX_IDLE_CONTROL__VDDGFX_IDLE_DETECT__SHIFT 0x1
#define VDDGFX_IDLE_CONTROL__FORCE_VDDGFX_IDLE_EXIT_MASK 0x4
#define VDDGFX_IDLE_CONTROL__FORCE_VDDGFX_IDLE_EXIT__SHIFT 0x2
#define VDDGFX_IDLE_CONTROL__SMC_VDDGFX_IDLE_STATE_MASK 0x8
#define VDDGFX_IDLE_CONTROL__SMC_VDDGFX_IDLE_STATE__SHIFT 0x3
#define VDDGFX_IDLE_EXIT__BIF_EXIT_REQ_MASK 0x1
#define VDDGFX_IDLE_EXIT__BIF_EXIT_REQ__SHIFT 0x0
#define LCAC_MC0_CNTL__MC0_ENABLE_MASK 0x1
#define LCAC_MC0_CNTL__MC0_ENABLE__SHIFT 0x0
#define LCAC_MC0_CNTL__MC0_THRESHOLD_MASK 0x1fffe
#define LCAC_MC0_CNTL__MC0_THRESHOLD__SHIFT 0x1
#define LCAC_MC0_CNTL__MC0_BLOCK_ID_MASK 0x3e0000
#define LCAC_MC0_CNTL__MC0_BLOCK_ID__SHIFT 0x11
#define LCAC_MC0_CNTL__MC0_SIGNAL_ID_MASK 0x3fc00000
#define LCAC_MC0_CNTL__MC0_SIGNAL_ID__SHIFT 0x16
#define LCAC_MC0_OVR_SEL__MC0_OVR_SEL_MASK 0xffffffff
#define LCAC_MC0_OVR_SEL__MC0_OVR_SEL__SHIFT 0x0
#define LCAC_MC0_OVR_VAL__MC0_OVR_VAL_MASK 0xffffffff
#define LCAC_MC0_OVR_VAL__MC0_OVR_VAL__SHIFT 0x0
#define LCAC_MC1_CNTL__MC1_ENABLE_MASK 0x1
#define LCAC_MC1_CNTL__MC1_ENABLE__SHIFT 0x0
#define LCAC_MC1_CNTL__MC1_THRESHOLD_MASK 0x1fffe
#define LCAC_MC1_CNTL__MC1_THRESHOLD__SHIFT 0x1
#define LCAC_MC1_CNTL__MC1_BLOCK_ID_MASK 0x3e0000
#define LCAC_MC1_CNTL__MC1_BLOCK_ID__SHIFT 0x11
#define LCAC_MC1_CNTL__MC1_SIGNAL_ID_MASK 0x3fc00000
#define LCAC_MC1_CNTL__MC1_SIGNAL_ID__SHIFT 0x16
#define LCAC_MC1_OVR_SEL__MC1_OVR_SEL_MASK 0xffffffff
#define LCAC_MC1_OVR_SEL__MC1_OVR_SEL__SHIFT 0x0
#define LCAC_MC1_OVR_VAL__MC1_OVR_VAL_MASK 0xffffffff
#define LCAC_MC1_OVR_VAL__MC1_OVR_VAL__SHIFT 0x0
#define LCAC_MC2_CNTL__MC2_ENABLE_MASK 0x1
#define LCAC_MC2_CNTL__MC2_ENABLE__SHIFT 0x0
#define LCAC_MC2_CNTL__MC2_THRESHOLD_MASK 0x1fffe
#define LCAC_MC2_CNTL__MC2_THRESHOLD__SHIFT 0x1
#define LCAC_MC2_CNTL__MC2_BLOCK_ID_MASK 0x3e0000
#define LCAC_MC2_CNTL__MC2_BLOCK_ID__SHIFT 0x11
#define LCAC_MC2_CNTL__MC2_SIGNAL_ID_MASK 0x3fc00000
#define LCAC_MC2_CNTL__MC2_SIGNAL_ID__SHIFT 0x16
#define LCAC_MC2_OVR_SEL__MC2_OVR_SEL_MASK 0xffffffff
#define LCAC_MC2_OVR_SEL__MC2_OVR_SEL__SHIFT 0x0
#define LCAC_MC2_OVR_VAL__MC2_OVR_VAL_MASK 0xffffffff
#define LCAC_MC2_OVR_VAL__MC2_OVR_VAL__SHIFT 0x0
#define LCAC_MC3_CNTL__MC3_ENABLE_MASK 0x1
#define LCAC_MC3_CNTL__MC3_ENABLE__SHIFT 0x0
#define LCAC_MC3_CNTL__MC3_THRESHOLD_MASK 0x1fffe
#define LCAC_MC3_CNTL__MC3_THRESHOLD__SHIFT 0x1
#define LCAC_MC3_CNTL__MC3_BLOCK_ID_MASK 0x3e0000
#define LCAC_MC3_CNTL__MC3_BLOCK_ID__SHIFT 0x11
#define LCAC_MC3_CNTL__MC3_SIGNAL_ID_MASK 0x3fc00000
#define LCAC_MC3_CNTL__MC3_SIGNAL_ID__SHIFT 0x16
#define LCAC_MC3_OVR_SEL__MC3_OVR_SEL_MASK 0xffffffff
#define LCAC_MC3_OVR_SEL__MC3_OVR_SEL__SHIFT 0x0
#define LCAC_MC3_OVR_VAL__MC3_OVR_VAL_MASK 0xffffffff
#define LCAC_MC3_OVR_VAL__MC3_OVR_VAL__SHIFT 0x0
#define LCAC_MC4_CNTL__MC4_ENABLE_MASK 0x1
#define LCAC_MC4_CNTL__MC4_ENABLE__SHIFT 0x0
#define LCAC_MC4_CNTL__MC4_THRESHOLD_MASK 0x1fffe
#define LCAC_MC4_CNTL__MC4_THRESHOLD__SHIFT 0x1
#define LCAC_MC4_CNTL__MC4_BLOCK_ID_MASK 0x3e0000
#define LCAC_MC4_CNTL__MC4_BLOCK_ID__SHIFT 0x11
#define LCAC_MC4_CNTL__MC4_SIGNAL_ID_MASK 0x3fc00000
#define LCAC_MC4_CNTL__MC4_SIGNAL_ID__SHIFT 0x16
#define LCAC_MC4_OVR_SEL__MC4_OVR_SEL_MASK 0xffffffff
#define LCAC_MC4_OVR_SEL__MC4_OVR_SEL__SHIFT 0x0
#define LCAC_MC4_OVR_VAL__MC4_OVR_VAL_MASK 0xffffffff
#define LCAC_MC4_OVR_VAL__MC4_OVR_VAL__SHIFT 0x0
#define LCAC_MC5_CNTL__MC5_ENABLE_MASK 0x1
#define LCAC_MC5_CNTL__MC5_ENABLE__SHIFT 0x0
#define LCAC_MC5_CNTL__MC5_THRESHOLD_MASK 0x1fffe
#define LCAC_MC5_CNTL__MC5_THRESHOLD__SHIFT 0x1
#define LCAC_MC5_CNTL__MC5_BLOCK_ID_MASK 0x3e0000
#define LCAC_MC5_CNTL__MC5_BLOCK_ID__SHIFT 0x11
#define LCAC_MC5_CNTL__MC5_SIGNAL_ID_MASK 0x3fc00000
#define LCAC_MC5_CNTL__MC5_SIGNAL_ID__SHIFT 0x16
#define LCAC_MC5_OVR_SEL__MC5_OVR_SEL_MASK 0xffffffff
#define LCAC_MC5_OVR_SEL__MC5_OVR_SEL__SHIFT 0x0
#define LCAC_MC5_OVR_VAL__MC5_OVR_VAL_MASK 0xffffffff
#define LCAC_MC5_OVR_VAL__MC5_OVR_VAL__SHIFT 0x0
#define LCAC_MC6_CNTL__MC6_ENABLE_MASK 0x1
#define LCAC_MC6_CNTL__MC6_ENABLE__SHIFT 0x0
#define LCAC_MC6_CNTL__MC6_THRESHOLD_MASK 0x1fffe
#define LCAC_MC6_CNTL__MC6_THRESHOLD__SHIFT 0x1
#define LCAC_MC6_CNTL__MC6_BLOCK_ID_MASK 0x3e0000
#define LCAC_MC6_CNTL__MC6_BLOCK_ID__SHIFT 0x11
#define LCAC_MC6_CNTL__MC6_SIGNAL_ID_MASK 0x3fc00000
#define LCAC_MC6_CNTL__MC6_SIGNAL_ID__SHIFT 0x16
#define LCAC_MC6_OVR_SEL__MC6_OVR_SEL_MASK 0xffffffff
#define LCAC_MC6_OVR_SEL__MC6_OVR_SEL__SHIFT 0x0
#define LCAC_MC6_OVR_VAL__MC6_OVR_VAL_MASK 0xffffffff
#define LCAC_MC6_OVR_VAL__MC6_OVR_VAL__SHIFT 0x0
#define LCAC_MC7_CNTL__MC7_ENABLE_MASK 0x1
#define LCAC_MC7_CNTL__MC7_ENABLE__SHIFT 0x0
#define LCAC_MC7_CNTL__MC7_THRESHOLD_MASK 0x1fffe
#define LCAC_MC7_CNTL__MC7_THRESHOLD__SHIFT 0x1
#define LCAC_MC7_CNTL__MC7_BLOCK_ID_MASK 0x3e0000
#define LCAC_MC7_CNTL__MC7_BLOCK_ID__SHIFT 0x11
#define LCAC_MC7_CNTL__MC7_SIGNAL_ID_MASK 0x3fc00000
#define LCAC_MC7_CNTL__MC7_SIGNAL_ID__SHIFT 0x16
#define LCAC_MC7_OVR_SEL__MC7_OVR_SEL_MASK 0xffffffff
#define LCAC_MC7_OVR_SEL__MC7_OVR_SEL__SHIFT 0x0
#define LCAC_MC7_OVR_VAL__MC7_OVR_VAL_MASK 0xffffffff
#define LCAC_MC7_OVR_VAL__MC7_OVR_VAL__SHIFT 0x0
#define LCAC_CPL_CNTL__CPL_ENABLE_MASK 0x1
#define LCAC_CPL_CNTL__CPL_ENABLE__SHIFT 0x0
#define LCAC_CPL_CNTL__CPL_THRESHOLD_MASK 0x1fffe
#define LCAC_CPL_CNTL__CPL_THRESHOLD__SHIFT 0x1
#define LCAC_CPL_CNTL__CPL_BLOCK_ID_MASK 0x3e0000
#define LCAC_CPL_CNTL__CPL_BLOCK_ID__SHIFT 0x11
#define LCAC_CPL_CNTL__CPL_SIGNAL_ID_MASK 0x3fc00000
#define LCAC_CPL_CNTL__CPL_SIGNAL_ID__SHIFT 0x16
#define LCAC_CPL_OVR_SEL__CPL_OVR_SEL_MASK 0xffffffff
#define LCAC_CPL_OVR_SEL__CPL_OVR_SEL__SHIFT 0x0
#define LCAC_CPL_OVR_VAL__CPL_OVR_VAL_MASK 0xffffffff
#define LCAC_CPL_OVR_VAL__CPL_OVR_VAL__SHIFT 0x0
#define ROM_SMC_IND_INDEX__SMC_IND_ADDR_MASK 0xffffffff
#define ROM_SMC_IND_INDEX__SMC_IND_ADDR__SHIFT 0x0
#define ROM_SMC_IND_DATA__SMC_IND_DATA_MASK 0xffffffff
#define ROM_SMC_IND_DATA__SMC_IND_DATA__SHIFT 0x0
#define ROM_CNTL__SCK_OVERWRITE_MASK 0x2
#define ROM_CNTL__SCK_OVERWRITE__SHIFT 0x1
#define ROM_CNTL__CLOCK_GATING_EN_MASK 0x4
#define ROM_CNTL__CLOCK_GATING_EN__SHIFT 0x2
#define ROM_CNTL__CSB_ACTIVE_TO_SCK_SETUP_TIME_MASK 0xff00
#define ROM_CNTL__CSB_ACTIVE_TO_SCK_SETUP_TIME__SHIFT 0x8
#define ROM_CNTL__CSB_ACTIVE_TO_SCK_HOLD_TIME_MASK 0xff0000
#define ROM_CNTL__CSB_ACTIVE_TO_SCK_HOLD_TIME__SHIFT 0x10
#define ROM_CNTL__SCK_PRESCALE_REFCLK_MASK 0xf000000
#define ROM_CNTL__SCK_PRESCALE_REFCLK__SHIFT 0x18
#define ROM_CNTL__SCK_PRESCALE_CRYSTAL_CLK_MASK 0xf0000000
#define ROM_CNTL__SCK_PRESCALE_CRYSTAL_CLK__SHIFT 0x1c
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_BASE_ADDR_MASK 0xffffff
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_BASE_ADDR__SHIFT 0x0
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_INVALIDATE_MASK 0x1000000
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_INVALIDATE__SHIFT 0x18
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_ENABLE_MASK 0x2000000
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_ENABLE__SHIFT 0x19
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_USAGE_MASK 0xc000000
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_USAGE__SHIFT 0x1a
#define ROM_STATUS__ROM_BUSY_MASK 0x1
#define ROM_STATUS__ROM_BUSY__SHIFT 0x0
#define CGTT_ROM_CLK_CTRL0__ON_DELAY_MASK 0xf
#define CGTT_ROM_CLK_CTRL0__ON_DELAY__SHIFT 0x0
#define CGTT_ROM_CLK_CTRL0__OFF_HYSTERESIS_MASK 0xff0
#define CGTT_ROM_CLK_CTRL0__OFF_HYSTERESIS__SHIFT 0x4
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK 0x40000000
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1__SHIFT 0x1e
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK 0x80000000
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0__SHIFT 0x1f
#define ROM_INDEX__ROM_INDEX_MASK 0xffffff
#define ROM_INDEX__ROM_INDEX__SHIFT 0x0
#define ROM_DATA__ROM_DATA_MASK 0xffffffff
#define ROM_DATA__ROM_DATA__SHIFT 0x0
#define ROM_START__ROM_START_MASK 0xffffff
#define ROM_START__ROM_START__SHIFT 0x0
#define ROM_SW_CNTL__DATA_SIZE_MASK 0xffff
#define ROM_SW_CNTL__DATA_SIZE__SHIFT 0x0
#define ROM_SW_CNTL__COMMAND_SIZE_MASK 0x30000
#define ROM_SW_CNTL__COMMAND_SIZE__SHIFT 0x10
#define ROM_SW_CNTL__ROM_SW_RETURN_DATA_ENABLE_MASK 0x40000
#define ROM_SW_CNTL__ROM_SW_RETURN_DATA_ENABLE__SHIFT 0x12
#define ROM_SW_STATUS__ROM_SW_DONE_MASK 0x1
#define ROM_SW_STATUS__ROM_SW_DONE__SHIFT 0x0
#define ROM_SW_COMMAND__ROM_SW_INSTRUCTION_MASK 0xff
#define ROM_SW_COMMAND__ROM_SW_INSTRUCTION__SHIFT 0x0
#define ROM_SW_COMMAND__ROM_SW_ADDRESS_MASK 0xffffff00
#define ROM_SW_COMMAND__ROM_SW_ADDRESS__SHIFT 0x8
#define ROM_SW_DATA_1__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_1__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_2__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_2__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_3__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_3__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_4__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_4__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_5__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_5__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_6__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_6__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_7__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_7__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_8__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_8__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_9__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_9__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_10__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_10__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_11__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_11__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_12__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_12__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_13__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_13__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_14__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_14__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_15__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_15__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_16__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_16__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_17__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_17__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_18__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_18__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_19__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_19__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_20__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_20__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_21__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_21__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_22__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_22__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_23__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_23__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_24__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_24__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_25__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_25__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_26__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_26__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_27__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_27__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_28__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_28__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_29__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_29__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_30__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_30__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_31__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_31__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_32__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_32__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_33__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_33__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_34__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_34__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_35__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_35__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_36__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_36__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_37__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_37__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_38__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_38__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_39__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_39__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_40__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_40__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_41__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_41__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_42__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_42__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_43__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_43__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_44__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_44__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_45__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_45__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_46__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_46__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_47__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_47__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_48__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_48__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_49__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_49__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_50__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_50__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_51__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_51__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_52__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_52__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_53__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_53__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_54__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_54__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_55__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_55__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_56__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_56__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_57__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_57__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_58__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_58__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_59__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_59__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_60__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_60__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_61__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_61__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_62__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_62__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_63__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_63__ROM_SW_DATA__SHIFT 0x0
#define ROM_SW_DATA_64__ROM_SW_DATA_MASK 0xffffffff
#define ROM_SW_DATA_64__ROM_SW_DATA__SHIFT 0x0
#define GC_CAC_CGTT_CLK_CTRL__ON_DELAY_MASK 0xf
#define GC_CAC_CGTT_CLK_CTRL__ON_DELAY__SHIFT 0x0
#define GC_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0
#define GC_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT 0x1e
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT 0x1f
#define SE_CAC_CGTT_CLK_CTRL__ON_DELAY_MASK 0xf
#define SE_CAC_CGTT_CLK_CTRL__ON_DELAY__SHIFT 0x0
#define SE_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK 0xff0
#define SE_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS__SHIFT 0x4
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN__SHIFT 0x1e
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG__SHIFT 0x1f
#define GC_CAC_LKG_AGGR_LOWER__LKG_AGGR_31_0_MASK 0xffffffff
#define GC_CAC_LKG_AGGR_LOWER__LKG_AGGR_31_0__SHIFT 0x0
#define GC_CAC_LKG_AGGR_UPPER__LKG_AGGR_63_32_MASK 0xffffffff
#define GC_CAC_LKG_AGGR_UPPER__LKG_AGGR_63_32__SHIFT 0x0
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG0_MASK 0xffff
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG0__SHIFT 0x0
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG1_MASK 0xffff0000
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG1__SHIFT 0x10
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG2_MASK 0xffff
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG2__SHIFT 0x0
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG3_MASK 0xffff0000
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG3__SHIFT 0x10
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG4_MASK 0xffff
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG4__SHIFT 0x0
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG5_MASK 0xffff0000
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG5__SHIFT 0x10
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG6_MASK 0xffff
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG6__SHIFT 0x0
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG7_MASK 0xffff0000
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG7__SHIFT 0x10
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG8_MASK 0xffff
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG8__SHIFT 0x0
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG9_MASK 0xffff0000
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG9__SHIFT 0x10
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG10_MASK 0xffff
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG10__SHIFT 0x0
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG11_MASK 0xffff0000
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG11__SHIFT 0x10
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG12_MASK 0xffff
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG12__SHIFT 0x0
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG13_MASK 0xffff0000
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG13__SHIFT 0x10
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG14_MASK 0xffff
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG14__SHIFT 0x0
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG15_MASK 0xffff0000
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG15__SHIFT 0x10
#define GC_CAC_ACC_CU0__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU0__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU1__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU1__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU2__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU2__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU3__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU3__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU4__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU4__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU5__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU5__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU6__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU6__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU7__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU7__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU8__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU8__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU9__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU9__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU10__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU10__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU11__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU11__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU12__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU12__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU13__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU13__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU14__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU14__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_ACC_CU15__ACCUMULATOR_31_0_MASK 0xffffffff
#define GC_CAC_ACC_CU15__ACCUMULATOR_31_0__SHIFT 0x0
#define GC_CAC_OVRD_CU__OVRRD_SELECT_MASK 0xffff
#define GC_CAC_OVRD_CU__OVRRD_SELECT__SHIFT 0x0
#define GC_CAC_OVRD_CU__OVRRD_VALUE_MASK 0xffff0000
#define GC_CAC_OVRD_CU__OVRRD_VALUE__SHIFT 0x10

#endif /* SMU_7_1_3_SH_MASK_H */
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   /*
 * SMU_8_0 Register documentation
 *
 * Copyright (C) 2014  Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef SMU_8_0_SH_MASK_H
#define SMU_8_0_SH_MASK_H

#define THM_TCON_CSR_CONFIG__TCC_ADDR_MASK 0x3ff
#define THM_TCON_CSR_CONFIG__TCC_ADDR__SHIFT 0x0
#define THM_TCON_CSR_CONFIG__TCC_READ_OP_MASK 0x400
#define THM_TCON_CSR_CONFIG__TCC_READ_OP__SHIFT 0xa
#define THM_TCON_CSR_DATA__TCC_DATA_MASK 0xfff
#define THM_TCON_CSR_DATA__TCC_DATA__SHIFT 0x0
#define THM_TCON_CSR_DATA__TCC_REQ_DONE_MASK 0x1000
#define THM_TCON_CSR_DATA__TCC_REQ_DONE__SHIFT 0xc
#define THM_TCON_HTC__HTC_EN_MASK 0x1
#define THM_TCON_HTC__HTC_EN__SHIFT 0x0
#define THM_TCON_HTC__RSVD0_MASK 0x2
#define THM_TCON_HTC__RSVD0__SHIFT 0x1
#define THM_TCON_HTC__HTC_P_STATE_EN_MASK 0x4
#define THM_TCON_HTC__HTC_P_STATE_EN__SHIFT 0x2
#define THM_TCON_HTC__RSVD1_MASK 0x8
#define THM_TCON_HTC__RSVD1__SHIFT 0x3
#define THM_TCON_HTC__HTC_ACTIVE_MASK 0x10
#define THM_TCON_HTC__HTC_ACTIVE__SHIFT 0x4
#define THM_TCON_HTC__HTC_ACTIVE_LOG_MASK 0x20
#define THM_TCON_HTC__HTC_ACTIVE_LOG__SHIFT 0x5
#define THM_TCON_HTC__HTC_APIC_HI_EN_MASK 0x40
#define THM_TCON_HTC__HTC_APIC_HI_EN__SHIFT 0x6
#define THM_TCON_HTC__HTC_APIC_LO_EN_MASK 0x80
#define THM_TCON_HTC__HTC_APIC_LO_EN__SHIFT 0x7
#define THM_TCON_HTC__HTC_DIAG_MASK 0x100
#define THM_TCON_HTC__HTC_DIAG__SHIFT 0x8
#define THM_TCON_HTC__DIS_PROCHOT_PIN_MASK 0x200
#define THM_TCON_HTC__DIS_PROCHOT_PIN__SHIFT 0x9
#define THM_TCON_HTC__HTC_TO_GNB_EN_MASK 0x400
#define THM_TCON_HTC__HTC_TO_GNB_EN__SHIFT 0xa
#define THM_TCON_HTC__PROCHOT_TO_GNB_EN_MASK 0x800
#define THM_TCON_HTC__PROCHOT_TO_GNB_EN__SHIFT 0xb
#define THM_TCON_HTC__RSVD2_MASK 0xf000
#define THM_TCON_HTC__RSVD2__SHIFT 0xc
#define THM_TCON_HTC__HTC_TMP_LMT_MASK 0x7f0000
#define THM_TCON_HTC__HTC_TMP_LMT__SHIFT 0x10
#define THM_TCON_HTC__HTC_SLEW_SEL_MASK 0x800000
#define THM_TCON_HTC__HTC_SLEW_SEL__SHIFT 0x17
#define THM_TCON_HTC__HTC_HYST_LMT_MASK 0xf000000
#define THM_TCON_HTC__HTC_HYST_LMT__SHIFT 0x18
#define THM_TCON_HTC__HTC_PSTATE_LIMIT_MASK 0x70000000
#define THM_TCON_HTC__HTC_PSTATE_LIMIT__SHIFT 0x1c
#define THM_TCON_CUR_TMP__PER_STEP_TIME_UP_MASK 0x1f
#define THM_TCON_CUR_TMP__PER_STEP_TIME_UP__SHIFT 0x0
#define THM_TCON_CUR_TMP__TMP_MAX_DIFF_UP_MASK 0x60
#define THM_TCON_CUR_TMP__TMP_MAX_DIFF_UP__SHIFT 0x5
#define THM_TCON_CUR_TMP__TMP_SLEW_DN_EN_MASK 0x80
#define THM_TCON_CUR_TMP__TMP_SLEW_DN_EN__SHIFT 0x7
#define THM_TCON_CUR_TMP__PER_STEP_TIME_DN_MASK 0x1f00
#define THM_TCON_CUR_TMP__PER_STEP_TIME_DN__SHIFT 0x8
#define THM_TCON_CUR_TMP__CUR_TEMP_TJ_SEL_MASK 0x30000
#define THM_TCON_CUR_TMP__CUR_TEMP_TJ_SEL__SHIFT 0x10
#define THM_TCON_CUR_TMP__CUR_TEMP_TJ_SLEW_SEL_MASK 0x40000
#define THM_TCON_CUR_TMP__CUR_TEMP_TJ_SLEW_SEL__SHIFT 0x12
#define THM_TCON_CUR_TMP__CUR_TEMP_RANGE_SEL_MASK 0x80000
#define THM_TCON_CUR_TMP__CUR_TEMP_RANGE_SEL__SHIFT 0x13
#define THM_TCON_CUR_TMP__CUR_TEMP_MASK 0xffe00000
#define THM_TCON_CUR_TMP__CUR_TEMP__SHIFT 0x15
#define THM_TCON_THERM_TRIP__RSVD0_MASK 0x1
#define THM_TCON_THERM_TRIP__RSVD0__SHIFT 0x0
#define THM_TCON_THERM_TRIP__THERM_TP_MASK 0x2
#define THM_TCON_THERM_TRIP__THERM_TP__SHIFT 0x1
#define THM_TCON_THERM_TRIP__RSVD1_MASK 0x4
#define THM_TCON_THERM_TRIP__RSVD1__SHIFT 0x2
#define THM_TCON_THERM_TRIP__THERM_TP_SENSE_MASK 0x8
#define THM_TCON_THERM_TRIP__THERM_TP_SENSE__SHIFT 0x3
#define THM_TCON_THERM_TRIP__RSVD2_MASK 0x10
#define THM_TCON_THERM_TRIP__RSVD2__SHIFT 0x4
#define THM_TCON_THERM_TRIP__THERM_TP_EN_MASK 0x20
#define THM_TCON_THERM_TRIP__THERM_TP_EN__SHIFT 0x5
#define THM_TCON_THERM_TRIP__RSVD3_MASK 0x7fffffc0
#define THM_TCON_THERM_TRIP__RSVD3__SHIFT 0x6
#define THM_TCON_THERM_TRIP__SW_THERM_TP_MASK 0x80000000
#define THM_TCON_THERM_TRIP__SW_THERM_TP__SHIFT 0x1f
#define THM_GPIO_PROCHOT_CTRL__TX12_EN_MASK 0x1
#define THM_GPIO_PROCHOT_CTRL__TX12_EN__SHIFT 0x0
#define THM_GPIO_PROCHOT_CTRL__PD_MASK 0x2
#define THM_GPIO_PROCHOT_CTRL__PD__SHIFT 0x1
#define THM_GPIO_PROCHOT_CTRL__PU_MASK 0x4
#define THM_GPIO_PROCHOT_CTRL__PU__SHIFT 0x2
#define THM_GPIO_PROCHOT_CTRL__SCHMEN_MASK 0x8
#define THM_GPIO_PROCHOT_CTRL__SCHMEN__SHIFT 0x3
#define THM_GPIO_PROCHOT_CTRL__SN_MASK 0x10
#define THM_GPIO_PROCHOT_CTRL__SN__SHIFT 0x4
#define THM_GPIO_PROCHOT_CTRL__OE_OVERRIDE_MASK 0x100
#define THM_GPIO_PROCHOT_CTRL__OE_OVERRIDE__SHIFT 0x8
#define THM_GPIO_PROCHOT_CTRL__OE_MASK 0x200
#define THM_GPIO_PROCHOT_CTRL__OE__SHIFT 0x9
#define THM_GPIO_PROCHOT_CTRL__A_OVERRIDE_MASK 0x400
#define THM_GPIO_PROCHOT_CTRL__A_OVERRIDE__SHIFT 0xa
#define THM_GPIO_PROCHOT_CTRL__A_MASK 0x800
#define THM_GPIO_PROCHOT_CTRL__A__SHIFT 0xb
#define THM_GPIO_PROCHOT_CTRL__Y_MASK 0x1000
#define THM_GPIO_PROCHOT_CTRL__Y__SHIFT 0xc
#define THM_GPIO_THERMTRIP_CTRL__TX12_EN_MASK 0x1
#define THM_GPIO_THERMTRIP_CTRL__TX12_EN__SHIFT 0x0
#define THM_GPIO_THERMTRIP_CTRL__PD_MASK 0x2
#define THM_GPIO_THERMTRIP_CTRL__PD__SHIFT 0x1
#define THM_GPIO_THERMTRIP_CTRL__PU_MASK 0x4
#define THM_GPIO_THERMTRIP_CTRL__PU__SHIFT 0x2
#define THM_GPIO_THERMTRIP_CTRL__SCHMEN_MASK 0x8
#define THM_GPIO_THERMTRIP_CTRL__SCHMEN__SHIFT 0x3
#define THM_GPIO_THERMTRIP_CTRL__SN_MASK 0x10
#define THM_GPIO_THERMTRIP_CTRL__SN__SHIFT 0x4
#define THM_GPIO_THERMTRIP_CTRL__OE_OVERRIDE_MASK 0x100
#define THM_GPIO_THERMTRIP_CTRL__OE_OVERRIDE__SHIFT 0x8
#define THM_GPIO_THERMTRIP_CTRL__OE_MASK 0x200
#define THM_GPIO_THERMTRIP_CTRL__OE__SHIFT 0x9
#define THM_GPIO_THERMTRIP_CTRL__A_OVERRIDE_MASK 0x400
#define THM_GPIO_THERMTRIP_CTRL__A_OVERRIDE__SHIFT 0xa
#define THM_GPIO_THERMTRIP_CTRL__A_MASK 0x800
#define THM_GPIO_THERMTRIP_CTRL__A__SHIFT 0xb
#define THM_GPIO_THERMTRIP_CTRL__Y_MASK 0x1000
#define THM_GPIO_THERMTRIP_CTRL__Y__SHIFT 0xc
#define THM_THERMAL_INT_ENA__THERM_INTH_SET_MASK 0x1
#define THM_THERMAL_INT_ENA__THERM_INTH_SET__SHIFT 0x0
#define THM_THERMAL_INT_ENA__THERM_INTL_SET_MASK 0x2
#define THM_THERMAL_INT_ENA__THERM_INTL_SET__SHIFT 0x1
#define THM_THERMAL_INT_ENA__THERM_TRIGGER_SET_MASK 0x4
#define THM_THERMAL_INT_ENA__THERM_TRIGGER_SET__SHIFT 0x2
#define THM_THERMAL_INT_ENA__THERM_INTH_CLR_MASK 0x8
#define THM_THERMAL_INT_ENA__THERM_INTH_CLR__SHIFT 0x3
#define THM_THERMAL_INT_ENA__THERM_INTL_CLR_MASK 0x10
#define THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT 0x4
#define THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR_MASK 0x20
#define THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT 0x5
#define THM_THERMAL_INT_CTRL__DIG_THERM_INTH_MASK 0xff
#define THM_THERMAL_INT_CTRL__DIG_THERM_INTH__SHIFT 0x0
#define THM_THERMAL_INT_CTRL__DIG_THERM_INTL_MASK 0xff00
#define THM_THERMAL_INT_CTRL__DIG_THERM_INTL__SHIFT 0x8
#define THM_THERMAL_INT_CTRL__GNB_TEMP_THRESHOLD_MASK 0xff0000
#define THM_THERMAL_INT_CTRL__GNB_TEMP_THRESHOLD__SHIFT 0x10
#define THM_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK 0x1000000
#define THM_THERMAL_INT_CTRL__THERM_INTH_MASK__SHIFT 0x18
#define THM_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK 0x2000000
#define THM_THERMAL_INT_CTRL__THERM_INTL_MASK__SHIFT 0x19
#define THM_THERMAL_INT_CTRL__THERM_TRIGGER_MASK_MASK 0x4000000
#define THM_THERMAL_INT_CTRL__THERM_TRIGGER_MASK__SHIFT 0x1a
#define THM_THERMAL_INT_CTRL__THERM_TRIGGER_CNB_MASK_MASK 0x8000000
#define THM_THERMAL_INT_CTRL__THERM_TRIGGER_CNB_MASK__SHIFT 0x1b
#define THM_THERMAL_INT_CTRL__THERM_GNB_HW_ENA_MASK 0x10000000
#define THM_THERMAL_INT_CTRL__THERM_GNB_HW_ENA__SHIFT 0x1c
#define THM_THERMAL_INT_STATUS__THERM_INTH_DETECT_MASK 0x1
#define THM_THERMAL_INT_STATUS__THERM_INTH_DETECT__SHIFT 0x0
#define THM_THERMAL_INT_STATUS__THERM_INTL_DETECT_MASK 0x2
#define THM_THERMAL_INT_STATUS__THERM_INTL_DETECT__SHIFT 0x1
#define THM_THERMAL_INT_STATUS__THERM_TRIGGER_DETECT_MASK 0x4
#define THM_THERMAL_INT_STATUS__THERM_TRIGGER_DETECT__SHIFT 0x2
#define THM_THERMAL_INT_STATUS__THERM_TRIGGER_CNB_DETECT_MASK 0x8
#define THM_THERMAL_INT_STATUS__THERM_TRIGGER_CNB_DETECT__SHIFT 0x3
#define TMON0_RDIL0_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL0_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL1_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL1_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL2_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL2_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL3_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL3_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL4_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL4_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL5_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL5_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL6_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL6_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL7_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL7_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL8_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL8_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL9_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL9_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL10_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL10_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL11_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL11_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL12_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL12_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL13_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL13_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL14_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL14_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL15_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIL15_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR0_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR0_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR1_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR1_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR2_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR2_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR3_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR3_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR4_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR4_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR5_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR5_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR6_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR6_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR7_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR7_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR8_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR8_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR9_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR9_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR10_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR10_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR11_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR11_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR12_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR12_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR13_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR13_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR14_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR14_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIR15_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_RDIR15_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_INT_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON0_INT_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON0_RDIL_PRESENT0__RDIL_PRESENT_7_0_MASK 0xff
#define TMON0_RDIL_PRESENT0__RDIL_PRESENT_7_0__SHIFT 0x0
#define TMON0_RDIL_PRESENT1__RDIL_PRESENT_15_8_MASK 0xff
#define TMON0_RDIL_PRESENT1__RDIL_PRESENT_15_8__SHIFT 0x0
#define TMON0_RDIR_PRESENT0__RDIR_PRESENT_7_0_MASK 0xff
#define TMON0_RDIR_PRESENT0__RDIR_PRESENT_7_0__SHIFT 0x0
#define TMON0_RDIR_PRESENT1__RDIR_PRESENT_15_8_MASK 0xff
#define TMON0_RDIR_PRESENT1__RDIR_PRESENT_15_8__SHIFT 0x0
#define TMON0_CONFIG__NUM_ACQ_MASK 0x7
#define TMON0_CONFIG__NUM_ACQ__SHIFT 0x0
#define TMON0_CONFIG__FORCE_MAX_ACQ_MASK 0x8
#define TMON0_CONFIG__FORCE_MAX_ACQ__SHIFT 0x3
#define TMON0_CONFIG__RDI_INTERLEAVE_MASK 0x10
#define TMON0_CONFIG__RDI_INTERLEAVE__SHIFT 0x4
#define TMON0_CONFIG__RE_CALIB_EN_MASK 0x40
#define TMON0_CONFIG__RE_CALIB_EN__SHIFT 0x6
#define TMON0_TEMP_CALC_COEFF0__Z_MASK 0x7ff
#define TMON0_TEMP_CALC_COEFF0__Z__SHIFT 0x0
#define TMON0_TEMP_CALC_COEFF1__A_MASK 0xfff
#define TMON0_TEMP_CALC_COEFF1__A__SHIFT 0x0
#define TMON0_TEMP_CALC_COEFF2__B_MASK 0x3f
#define TMON0_TEMP_CALC_COEFF2__B__SHIFT 0x0
#define TMON0_TEMP_CALC_COEFF3__C_MASK 0x7ff
#define TMON0_TEMP_CALC_COEFF3__C__SHIFT 0x0
#define TMON0_TEMP_CALC_COEFF4__K_MASK 0x1
#define TMON0_TEMP_CALC_COEFF4__K__SHIFT 0x0
#define TMON0_DEBUG0__DEBUG_Z_MASK 0x7ff
#define TMON0_DEBUG0__DEBUG_Z__SHIFT 0x0
#define TMON0_DEBUG0__DEBUG_Z_EN_MASK 0x800
#define TMON0_DEBUG0__DEBUG_Z_EN__SHIFT 0xb
#define TMON0_DEBUG1__DEBUG_RDI_MASK 0x1f
#define TMON0_DEBUG1__DEBUG_RDI__SHIFT 0x0
#define TMON1_RDIL0_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON1_RDIL0_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON1_RDIL1_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON1_RDIL1_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON1_RDIL2_DATA__TEMP_Z_DATA_MASK 0xfff
#define TMON1_RDIL2_DATA__TEMP_Z_DATA__SHIFT 0x0
#define TMON1_RDIL3_DATA__TEMP_Z_DATA_MASK 0xfff
#define 