// Seed: 3586348022
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  always for (id_2 = -1'd0; 1; id_1 = 1 ? id_5 : id_4) id_1 = id_6;
  assign id_1 = id_3;
endmodule
module module_1 (
    input wor id_0
);
  initial id_2 <= 1;
  always begin : LABEL_0
    id_3 = -1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  tri1 id_4 = -1;
endmodule
