
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.708286                       # Number of seconds simulated
sim_ticks                                1708285602500                       # Number of ticks simulated
final_tick                               1708285602500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 525685                       # Simulator instruction rate (inst/s)
host_op_rate                                   865663                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1796040620                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666000                       # Number of bytes of host memory used
host_seconds                                   951.14                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          115200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       535956928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536072128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       115200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534080064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534080064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8374327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8376127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8345001                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8345001                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              67436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          313739651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             313807087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         67436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            67436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       312640968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            312640968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       312640968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             67436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         313739651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            626448054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8376127                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8345001                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8376127                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8345001                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536070720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534078080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536072128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534080064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            523685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            523617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            523633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            523457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           523536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           523760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           523769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           523710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521646                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1708272899500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8376127                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8345001                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8376104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 520918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 520943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 520964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1423927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    751.547516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   571.597529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.954050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       174744     12.27%     12.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        35447      2.49%     14.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77943      5.47%     20.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        95201      6.69%     26.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        83734      5.88%     32.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        70939      4.98%     37.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24529      1.72%     39.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35364      2.48%     41.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       826026     58.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1423927                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.078794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.041683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.822801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        520935    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520940                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.017972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.194270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515955     99.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               54      0.01%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4918      0.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520940                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 163923606750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            320975575500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41880525000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19570.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38320.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       313.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       312.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    313.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    312.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7606863                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7690285                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     102162.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5085372180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2702939415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29899849560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21778273260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         83248685520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          96596516610                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5731519200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    198601437180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     85462413600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     210560777370                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           739695081915                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            433.004337                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1481497282000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   7436497000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35363410000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 823377128750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 222559795500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  183973850750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 435574920500                       # Time in different power states
system.mem_ctrls_1.actEnergy               5081466600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2700863550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29905540140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21782470140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         82924155600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96432660990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5714805600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    198137409870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     85000489920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     211077058140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           738779224560                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            432.468212                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1481920260000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   7388502500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35224846000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 826011495750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 221356742250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  183747035500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 434556980500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3416571205                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3416571205                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8495481                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.817840                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263178038                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8496505                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.974858                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3122379500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.817840                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999822                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999822                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          495                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1095194677                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1095194677                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157074348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157074348                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106103690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106103690                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263178038                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263178038                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263178038                       # number of overall hits
system.cpu.dcache.overall_hits::total       263178038                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       140035                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        140035                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8356470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8356470                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8496505                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8496505                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8496505                       # number of overall misses
system.cpu.dcache.overall_misses::total       8496505                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  26674436000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26674436000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 741798462500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 741798462500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 768472898500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 768472898500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 768472898500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 768472898500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000891                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073008                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031275                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031275                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 190484.064698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 190484.064698                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88769.356259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88769.356259                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 90445.765465                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90445.765465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 90445.765465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90445.765465                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8446351                       # number of writebacks
system.cpu.dcache.writebacks::total           8446351                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       140035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       140035                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8356470                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8356470                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8496505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8496505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8496505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8496505                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  26534401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26534401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 733441992500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 733441992500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 759976393500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 759976393500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 759976393500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 759976393500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031275                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031275                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031275                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031275                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 189484.064698                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 189484.064698                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87769.356259                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87769.356259                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89445.765465                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89445.765465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89445.765465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89445.765465                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             89716                       # number of replacements
system.cpu.icache.tags.tagsinuse           772.371127                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675262921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             90736                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7442.061817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   772.371127                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.754269                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.754269                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          962                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2701505364                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2701505364                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    675262921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675262921                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675262921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675262921                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675262921                       # number of overall hits
system.cpu.icache.overall_hits::total       675262921                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        90736                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         90736                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        90736                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          90736                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        90736                       # number of overall misses
system.cpu.icache.overall_misses::total         90736                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1372244500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1372244500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1372244500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1372244500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1372244500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1372244500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000134                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000134                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000134                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000134                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000134                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15123.484615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15123.484615                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15123.484615                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15123.484615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15123.484615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15123.484615                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        89716                       # number of writebacks
system.cpu.icache.writebacks::total             89716                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        90736                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        90736                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        90736                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        90736                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        90736                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        90736                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1281508500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1281508500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1281508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1281508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1281508500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1281508500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000134                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000134                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000134                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000134                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14123.484615                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14123.484615                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14123.484615                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14123.484615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14123.484615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14123.484615                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8360816                       # number of replacements
system.l2.tags.tagsinuse                 16313.093453                       # Cycle average of tags in use
system.l2.tags.total_refs                     8795078                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8377200                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.049883                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9416553000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      115.473537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        139.252089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16058.367827                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.007048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.008499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.980125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995672                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          897                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15394                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  77066948                       # Number of tag accesses
system.l2.tags.data_accesses                 77066948                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8446351                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8446351                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        89716                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            89716                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              61779                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 61779                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           88936                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              88936                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          60399                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             60399                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 88936                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                122178                       # number of demand (read+write) hits
system.l2.demand_hits::total                   211114                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                88936                       # number of overall hits
system.l2.overall_hits::cpu.data               122178                       # number of overall hits
system.l2.overall_hits::total                  211114                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8294691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8294691                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1800                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        79636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           79636                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1800                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8374327                       # number of demand (read+write) misses
system.l2.demand_misses::total                8376127                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1800                       # number of overall misses
system.l2.overall_misses::cpu.data            8374327                       # number of overall misses
system.l2.overall_misses::total               8376127                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 720258600000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  720258600000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    211253000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    211253000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  25690142500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25690142500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     211253000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  745948742500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     746159995500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    211253000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 745948742500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    746159995500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8446351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8446351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        89716                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        89716                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8356470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8356470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        90736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          90736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       140035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        140035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             90736                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8496505                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8587241                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            90736                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8496505                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8587241                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.992607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992607                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.019838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019838                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.568686                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.568686                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.019838                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.985620                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.975415                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.019838                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.985620                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.975415                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86833.686752                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86833.686752                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 117362.777778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117362.777778                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 322594.586619                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 322594.586619                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 117362.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89075.664528                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89081.743328                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 117362.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89075.664528                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89081.743328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8345001                       # number of writebacks
system.l2.writebacks::total                   8345001                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          159                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           159                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8294691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8294691                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1800                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        79636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        79636                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8374327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8376127                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8374327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8376127                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 637311690000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637311690000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    193253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    193253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  24893782500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24893782500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    193253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 662205472500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 662398725500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    193253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 662205472500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 662398725500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.992607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.019838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.568686                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.568686                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.019838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.985620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975415                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.019838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.985620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975415                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76833.686752                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76833.686752                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 107362.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107362.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 312594.586619                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 312594.586619                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 107362.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79075.664528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79081.743328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 107362.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79075.664528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79081.743328                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16734941                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8358814                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              81436                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8345001                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13813                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8294691                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8294691                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81436                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25111068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25111068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25111068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070152192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070152192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070152192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8376127                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8376127    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8376127                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50115287500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44070367500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     17172438                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      8585197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2161                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2161                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1708285602500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            230771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16791352                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        89716                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           64945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8356470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8356470                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         90736                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       140035                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       271188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25488491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25759679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11548928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1084342784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1095891712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8360816                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534080064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16948057                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000128                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011294                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16945895     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2162      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16948057                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17122286000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         136104000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12744757500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
