{"vcs1":{"timestamp_begin":1727639340.462331187, "rt":1.84, "ut":0.51, "st":0.26}}
{"vcselab":{"timestamp_begin":1727639342.374511274, "rt":1.23, "ut":0.22, "st":0.17}}
{"link":{"timestamp_begin":1727639343.680781487, "rt":0.41, "ut":0.17, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727639339.896593506}
{"VCS_COMP_START_TIME": 1727639339.896593506}
{"VCS_COMP_END_TIME": 1727639346.416242230}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_5_4 +notimingchecks"}
{"vcs1": {"peak_mem": 331084}}
{"stitch_vcselab": {"peak_mem": 223368}}
