{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 00:49:20 2016 " "Info: Processing started: Sat Dec 03 00:49:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[2\] " "Warning: Node \"controller:inst2\|mux_select1\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[3\] " "Warning: Node \"controller:inst2\|mux_select1\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[1\] " "Warning: Node \"controller:inst2\|mux_select1\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[0\] " "Warning: Node \"controller:inst2\|mux_select1\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|reg96_ld " "Warning: Node \"controller:inst2\|reg96_ld\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[7\] " "Warning: Node \"demux1to12:inst\|Data_out11\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S12_256 " "Warning: Node \"controller:inst2\|nstate.S12_256\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[7\] " "Warning: Node \"demux1to12:inst\|Data_out10\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[7\] " "Warning: Node \"demux1to12:inst\|Data_out1\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[7\] " "Warning: Node \"demux1to12:inst\|Data_out6\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[6\] " "Warning: Node \"demux1to12:inst\|Data_out10\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[6\] " "Warning: Node \"demux1to12:inst\|Data_out12\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[6\] " "Warning: Node \"demux1to12:inst\|Data_out1\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[6\] " "Warning: Node \"demux1to12:inst\|Data_out6\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S0_352 " "Warning: Node \"controller:inst2\|nstate.S0_352\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S11_264 " "Warning: Node \"controller:inst2\|nstate.S11_264\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S7_296 " "Warning: Node \"controller:inst2\|nstate.S7_296\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S6_304 " "Warning: Node \"controller:inst2\|nstate.S6_304\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S10_272 " "Warning: Node \"controller:inst2\|nstate.S10_272\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S9_280 " "Warning: Node \"controller:inst2\|nstate.S9_280\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S5_312 " "Warning: Node \"controller:inst2\|nstate.S5_312\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S8_288 " "Warning: Node \"controller:inst2\|nstate.S8_288\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S4_320 " "Warning: Node \"controller:inst2\|nstate.S4_320\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[5\] " "Warning: Node \"demux1to12:inst\|Data_out11\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[5\] " "Warning: Node \"demux1to12:inst\|Data_out10\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[5\] " "Warning: Node \"demux1to12:inst\|Data_out1\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[5\] " "Warning: Node \"demux1to12:inst\|Data_out6\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[5\] " "Warning: Node \"demux1to12:inst\|Data_out7\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[4\] " "Warning: Node \"demux1to12:inst\|Data_out10\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[4\] " "Warning: Node \"demux1to12:inst\|Data_out11\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[4\] " "Warning: Node \"demux1to12:inst\|Data_out1\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[4\] " "Warning: Node \"demux1to12:inst\|Data_out6\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[4\] " "Warning: Node \"demux1to12:inst\|Data_out7\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[3\] " "Warning: Node \"demux1to12:inst\|Data_out11\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[3\] " "Warning: Node \"demux1to12:inst\|Data_out10\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[3\] " "Warning: Node \"demux1to12:inst\|Data_out1\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[3\] " "Warning: Node \"demux1to12:inst\|Data_out6\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[3\] " "Warning: Node \"demux1to12:inst\|Data_out7\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[2\] " "Warning: Node \"demux1to12:inst\|Data_out10\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[2\] " "Warning: Node \"demux1to12:inst\|Data_out11\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[2\] " "Warning: Node \"demux1to12:inst\|Data_out1\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[2\] " "Warning: Node \"demux1to12:inst\|Data_out6\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[2\] " "Warning: Node \"demux1to12:inst\|Data_out7\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[1\] " "Warning: Node \"demux1to12:inst\|Data_out6\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[1\] " "Warning: Node \"demux1to12:inst\|Data_out7\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[1\] " "Warning: Node \"demux1to12:inst\|Data_out11\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[1\] " "Warning: Node \"demux1to12:inst\|Data_out10\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[1\] " "Warning: Node \"demux1to12:inst\|Data_out1\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out6\[0\] " "Warning: Node \"demux1to12:inst\|Data_out6\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[0\] " "Warning: Node \"demux1to12:inst\|Data_out7\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out10\[0\] " "Warning: Node \"demux1to12:inst\|Data_out10\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[0\] " "Warning: Node \"demux1to12:inst\|Data_out11\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out1\[0\] " "Warning: Node \"demux1to12:inst\|Data_out1\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[2\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[0\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[3\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[1\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S3_328 " "Warning: Node \"controller:inst2\|nstate.S3_328\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[7\] " "Warning: Node \"demux1to12:inst\|Data_out9\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[7\] " "Warning: Node \"demux1to12:inst\|Data_out12\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[7\] " "Warning: Node \"demux1to12:inst\|Data_out2\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[7\] " "Warning: Node \"demux1to12:inst\|Data_out3\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[7\] " "Warning: Node \"demux1to12:inst\|Data_out4\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[7\] " "Warning: Node \"demux1to12:inst\|Data_out7\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[7\] " "Warning: Node \"demux1to12:inst\|Data_out5\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[7\] " "Warning: Node \"demux1to12:inst\|Data_out8\[7\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out11\[6\] " "Warning: Node \"demux1to12:inst\|Data_out11\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[6\] " "Warning: Node \"demux1to12:inst\|Data_out9\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[6\] " "Warning: Node \"demux1to12:inst\|Data_out2\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[6\] " "Warning: Node \"demux1to12:inst\|Data_out3\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[6\] " "Warning: Node \"demux1to12:inst\|Data_out4\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out7\[6\] " "Warning: Node \"demux1to12:inst\|Data_out7\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[6\] " "Warning: Node \"demux1to12:inst\|Data_out5\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[6\] " "Warning: Node \"demux1to12:inst\|Data_out8\[6\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[5\] " "Warning: Node \"demux1to12:inst\|Data_out2\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[4\] " "Warning: Node \"demux1to12:inst\|Data_out2\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[3\] " "Warning: Node \"demux1to12:inst\|Data_out2\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[2\] " "Warning: Node \"demux1to12:inst\|Data_out2\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[1\] " "Warning: Node \"demux1to12:inst\|Data_out2\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out2\[0\] " "Warning: Node \"demux1to12:inst\|Data_out2\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[5\] " "Warning: Node \"demux1to12:inst\|Data_out3\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[4\] " "Warning: Node \"demux1to12:inst\|Data_out3\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[3\] " "Warning: Node \"demux1to12:inst\|Data_out3\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[2\] " "Warning: Node \"demux1to12:inst\|Data_out3\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[1\] " "Warning: Node \"demux1to12:inst\|Data_out3\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out3\[0\] " "Warning: Node \"demux1to12:inst\|Data_out3\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[5\] " "Warning: Node \"demux1to12:inst\|Data_out4\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[4\] " "Warning: Node \"demux1to12:inst\|Data_out4\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[3\] " "Warning: Node \"demux1to12:inst\|Data_out4\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[2\] " "Warning: Node \"demux1to12:inst\|Data_out4\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[1\] " "Warning: Node \"demux1to12:inst\|Data_out4\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out4\[0\] " "Warning: Node \"demux1to12:inst\|Data_out4\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S2_336 " "Warning: Node \"controller:inst2\|nstate.S2_336\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S1_344 " "Warning: Node \"controller:inst2\|nstate.S1_344\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[5\] " "Warning: Node \"demux1to12:inst\|Data_out9\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[5\] " "Warning: Node \"demux1to12:inst\|Data_out12\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[5\] " "Warning: Node \"demux1to12:inst\|Data_out5\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[5\] " "Warning: Node \"demux1to12:inst\|Data_out8\[5\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[4\] " "Warning: Node \"demux1to12:inst\|Data_out9\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[4\] " "Warning: Node \"demux1to12:inst\|Data_out12\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[4\] " "Warning: Node \"demux1to12:inst\|Data_out5\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[4\] " "Warning: Node \"demux1to12:inst\|Data_out8\[4\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[3\] " "Warning: Node \"demux1to12:inst\|Data_out9\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[3\] " "Warning: Node \"demux1to12:inst\|Data_out12\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[3\] " "Warning: Node \"demux1to12:inst\|Data_out5\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[3\] " "Warning: Node \"demux1to12:inst\|Data_out8\[3\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[2\] " "Warning: Node \"demux1to12:inst\|Data_out9\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[2\] " "Warning: Node \"demux1to12:inst\|Data_out12\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[2\] " "Warning: Node \"demux1to12:inst\|Data_out5\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[2\] " "Warning: Node \"demux1to12:inst\|Data_out8\[2\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[1\] " "Warning: Node \"demux1to12:inst\|Data_out5\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[1\] " "Warning: Node \"demux1to12:inst\|Data_out8\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[1\] " "Warning: Node \"demux1to12:inst\|Data_out9\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[1\] " "Warning: Node \"demux1to12:inst\|Data_out12\[1\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out5\[0\] " "Warning: Node \"demux1to12:inst\|Data_out5\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out8\[0\] " "Warning: Node \"demux1to12:inst\|Data_out8\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out9\[0\] " "Warning: Node \"demux1to12:inst\|Data_out9\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "demux1to12:inst\|Data_out12\[0\] " "Warning: Node \"demux1to12:inst\|Data_out12\[0\]\" is a latch" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "cf_load " "Info: Assuming node \"cf_load\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|demuxto12_sel\[1\] " "Info: Detected ripple clock \"controller:inst2\|demuxto12_sel\[1\]\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|demuxto12_sel\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|demuxto12_sel\[3\] " "Info: Detected ripple clock \"controller:inst2\|demuxto12_sel\[3\]\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|demuxto12_sel\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|demuxto12_sel\[0\] " "Info: Detected ripple clock \"controller:inst2\|demuxto12_sel\[0\]\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|demuxto12_sel\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|demuxto12_sel\[2\] " "Info: Detected ripple clock \"controller:inst2\|demuxto12_sel\[2\]\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|demuxto12_sel\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~11 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~11\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~10 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~10\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~9 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~9\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~8 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~8\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~7 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~7\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~6 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~6\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~5 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~5\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~4 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~4\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~3 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~3\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~2 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~2\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~1 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~1\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux1to12:inst\|Equal0~0 " "Info: Detected gated clock \"demux1to12:inst\|Equal0~0\" as buffer" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux1to12:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector17~0 " "Info: Detected gated clock \"controller:inst2\|Selector17~0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S0 " "Info: Detected ripple clock \"controller:inst2\|pstate.S0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S12 " "Info: Detected ripple clock \"controller:inst2\|pstate.S12\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|mux_select1~0 " "Info: Detected gated clock \"controller:inst2\|mux_select1~0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|mux_select1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register demux1to12:inst\|Data_out10\[4\] register reg96bitV:inst18\|Dout10\[4\] 34.81 MHz 28.724 ns Internal " "Info: Clock \"clk\" has Internal fmax of 34.81 MHz between source register \"demux1to12:inst\|Data_out10\[4\]\" and destination register \"reg96bitV:inst18\|Dout10\[4\]\" (period= 28.724 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.519 ns + Longest register register " "Info: + Longest register to register delay is 1.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns demux1to12:inst\|Data_out10\[4\] 1 REG LC_X5_Y6_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y6_N1; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out10\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { demux1to12:inst|Data_out10[4] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.280 ns) 1.519 ns reg96bitV:inst18\|Dout10\[4\] 2 REG LC_X5_Y6_N7 1 " "Info: 2: + IC(1.239 ns) + CELL(0.280 ns) = 1.519 ns; Loc. = LC_X5_Y6_N7; Fanout = 1; REG Node = 'reg96bitV:inst18\|Dout10\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { demux1to12:inst|Data_out10[4] reg96bitV:inst18|Dout10[4] } "NODE_NAME" } } { "reg96bitV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/reg96bitV.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 18.43 % ) " "Info: Total cell delay = 0.280 ns ( 18.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 81.57 % ) " "Info: Total interconnect delay = 1.239 ns ( 81.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { demux1to12:inst|Data_out10[4] reg96bitV:inst18|Dout10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.519 ns" { demux1to12:inst|Data_out10[4] {} reg96bitV:inst18|Dout10[4] {} } { 0.000ns 1.239ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.510 ns - Smallest " "Info: - Smallest clock skew is -12.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 109 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 109; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns reg96bitV:inst18\|Dout10\[4\] 2 REG LC_X5_Y6_N7 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X5_Y6_N7; Fanout = 1; REG Node = 'reg96bitV:inst18\|Dout10\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk reg96bitV:inst18|Dout10[4] } "NODE_NAME" } } { "reg96bitV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/reg96bitV.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk reg96bitV:inst18|Dout10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} reg96bitV:inst18|Dout10[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.329 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 16.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 109 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 109; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S0 2 REG LC_X2_Y7_N8 4 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X2_Y7_N8; Fanout = 4; REG Node = 'controller:inst2\|pstate.S0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.200 ns) 5.310 ns controller:inst2\|Selector17~0 3 COMB LC_X2_Y7_N6 4 " "Info: 3: + IC(0.915 ns) + CELL(0.200 ns) = 5.310 ns; Loc. = LC_X2_Y7_N6; Fanout = 4; COMB Node = 'controller:inst2\|Selector17~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { controller:inst2|pstate.S0 controller:inst2|Selector17~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.526 ns) + CELL(0.200 ns) 8.036 ns controller:inst2\|demuxto12_sel\[2\] 4 REG LC_X6_Y4_N6 13 " "Info: 4: + IC(2.526 ns) + CELL(0.200 ns) = 8.036 ns; Loc. = LC_X6_Y4_N6; Fanout = 13; REG Node = 'controller:inst2\|demuxto12_sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { controller:inst2|Selector17~0 controller:inst2|demuxto12_sel[2] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.914 ns) 9.752 ns demux1to12:inst\|Equal0~0 5 COMB LC_X6_Y4_N8 8 " "Info: 5: + IC(0.802 ns) + CELL(0.914 ns) = 9.752 ns; Loc. = LC_X6_Y4_N8; Fanout = 8; COMB Node = 'demux1to12:inst\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { controller:inst2|demuxto12_sel[2] demux1to12:inst|Equal0~0 } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.066 ns) + CELL(0.511 ns) 16.329 ns demux1to12:inst\|Data_out10\[4\] 6 REG LC_X5_Y6_N1 1 " "Info: 6: + IC(6.066 ns) + CELL(0.511 ns) = 16.329 ns; Loc. = LC_X5_Y6_N1; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out10\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[4] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.282 ns ( 26.22 % ) " "Info: Total cell delay = 4.282 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.047 ns ( 73.78 % ) " "Info: Total interconnect delay = 12.047 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.329 ns" { clk controller:inst2|pstate.S0 controller:inst2|Selector17~0 controller:inst2|demuxto12_sel[2] demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.329 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|Selector17~0 {} controller:inst2|demuxto12_sel[2] {} demux1to12:inst|Equal0~0 {} demux1to12:inst|Data_out10[4] {} } { 0.000ns 0.000ns 1.738ns 0.915ns 2.526ns 0.802ns 6.066ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.914ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk reg96bitV:inst18|Dout10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} reg96bitV:inst18|Dout10[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.329 ns" { clk controller:inst2|pstate.S0 controller:inst2|Selector17~0 controller:inst2|demuxto12_sel[2] demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.329 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|Selector17~0 {} controller:inst2|demuxto12_sel[2] {} demux1to12:inst|Equal0~0 {} demux1to12:inst|Data_out10[4] {} } { 0.000ns 0.000ns 1.738ns 0.915ns 2.526ns 0.802ns 6.066ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.914ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "reg96bitV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/reg96bitV.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } } { "reg96bitV.v" "" { Text "C:/altera/90sp2/quartus/finalProject/reg96bitV.v" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { demux1to12:inst|Data_out10[4] reg96bitV:inst18|Dout10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.519 ns" { demux1to12:inst|Data_out10[4] {} reg96bitV:inst18|Dout10[4] {} } { 0.000ns 1.239ns } { 0.000ns 0.280ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk reg96bitV:inst18|Dout10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} reg96bitV:inst18|Dout10[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.329 ns" { clk controller:inst2|pstate.S0 controller:inst2|Selector17~0 controller:inst2|demuxto12_sel[2] demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.329 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|Selector17~0 {} controller:inst2|demuxto12_sel[2] {} demux1to12:inst|Equal0~0 {} demux1to12:inst|Data_out10[4] {} } { 0.000ns 0.000ns 1.738ns 0.915ns 2.526ns 0.802ns 6.066ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.914ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:inst2\|pstate.S6 controller:inst2\|nstate.S7_296 clk 5.751 ns " "Info: Found hold time violation between source  pin or register \"controller:inst2\|pstate.S6\" and destination pin or register \"controller:inst2\|nstate.S7_296\" for clock \"clk\" (Hold time is 5.751 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.804 ns + Largest " "Info: + Largest clock skew is 7.804 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.623 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 109 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 109; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S12 2 REG LC_X2_Y7_N6 16 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X2_Y7_N6; Fanout = 16; REG Node = 'controller:inst2\|pstate.S12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S12 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.228 ns) + CELL(0.200 ns) 11.623 ns controller:inst2\|nstate.S7_296 3 REG LC_X2_Y6_N5 1 " "Info: 3: + IC(7.228 ns) + CELL(0.200 ns) = 11.623 ns; Loc. = LC_X2_Y6_N5; Fanout = 1; REG Node = 'controller:inst2\|nstate.S7_296'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.428 ns" { controller:inst2|pstate.S12 controller:inst2|nstate.S7_296 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.657 ns ( 22.86 % ) " "Info: Total cell delay = 2.657 ns ( 22.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.966 ns ( 77.14 % ) " "Info: Total interconnect delay = 8.966 ns ( 77.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.623 ns" { clk controller:inst2|pstate.S12 controller:inst2|nstate.S7_296 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.623 ns" { clk {} clk~combout {} controller:inst2|pstate.S12 {} controller:inst2|nstate.S7_296 {} } { 0.000ns 0.000ns 1.738ns 7.228ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 109 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 109; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns controller:inst2\|pstate.S6 2 REG LC_X2_Y6_N2 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y6_N2; Fanout = 4; REG Node = 'controller:inst2\|pstate.S6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk controller:inst2|pstate.S6 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S6 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.623 ns" { clk controller:inst2|pstate.S12 controller:inst2|nstate.S7_296 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.623 ns" { clk {} clk~combout {} controller:inst2|pstate.S12 {} controller:inst2|nstate.S7_296 {} } { 0.000ns 0.000ns 1.738ns 7.228ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S6 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.677 ns - Shortest register register " "Info: - Shortest register to register delay is 1.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|pstate.S6 1 REG LC_X2_Y6_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y6_N2; Fanout = 4; REG Node = 'controller:inst2\|pstate.S6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|pstate.S6 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.740 ns) 1.677 ns controller:inst2\|nstate.S7_296 2 REG LC_X2_Y6_N5 1 " "Info: 2: + IC(0.937 ns) + CELL(0.740 ns) = 1.677 ns; Loc. = LC_X2_Y6_N5; Fanout = 1; REG Node = 'controller:inst2\|nstate.S7_296'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { controller:inst2|pstate.S6 controller:inst2|nstate.S7_296 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.740 ns ( 44.13 % ) " "Info: Total cell delay = 0.740 ns ( 44.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.937 ns ( 55.87 % ) " "Info: Total interconnect delay = 0.937 ns ( 55.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { controller:inst2|pstate.S6 controller:inst2|nstate.S7_296 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.677 ns" { controller:inst2|pstate.S6 {} controller:inst2|nstate.S7_296 {} } { 0.000ns 0.937ns } { 0.000ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.623 ns" { clk controller:inst2|pstate.S12 controller:inst2|nstate.S7_296 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.623 ns" { clk {} clk~combout {} controller:inst2|pstate.S12 {} controller:inst2|nstate.S7_296 {} } { 0.000ns 0.000ns 1.738ns 7.228ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S6 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { controller:inst2|pstate.S6 controller:inst2|nstate.S7_296 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.677 ns" { controller:inst2|pstate.S6 {} controller:inst2|nstate.S7_296 {} } { 0.000ns 0.937ns } { 0.000ns 0.740ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "demux1to12:inst\|Data_out2\[5\] din\[5\] clk -1.274 ns register " "Info: tsu for register \"demux1to12:inst\|Data_out2\[5\]\" (data pin = \"din\[5\]\", clock pin = \"clk\") is -1.274 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.170 ns + Longest pin register " "Info: + Longest pin to register delay is 7.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns din\[5\] 1 PIN PIN_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_N1; Fanout = 12; PIN Node = 'din\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[5] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { -200 -432 -264 -184 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.124 ns) + CELL(0.914 ns) 7.170 ns demux1to12:inst\|Data_out2\[5\] 2 REG LC_X6_Y7_N8 1 " "Info: 2: + IC(5.124 ns) + CELL(0.914 ns) = 7.170 ns; Loc. = LC_X6_Y7_N8; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out2\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.038 ns" { din[5] demux1to12:inst|Data_out2[5] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 28.54 % ) " "Info: Total cell delay = 2.046 ns ( 28.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.124 ns ( 71.46 % ) " "Info: Total interconnect delay = 5.124 ns ( 71.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { din[5] demux1to12:inst|Data_out2[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.170 ns" { din[5] {} din[5]~combout {} demux1to12:inst|Data_out2[5] {} } { 0.000ns 0.000ns 5.124ns } { 0.000ns 1.132ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.795 ns + " "Info: + Micro setup delay of destination is 2.795 ns" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.239 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 11.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 109 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 109; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S12 2 REG LC_X2_Y7_N6 16 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X2_Y7_N6; Fanout = 16; REG Node = 'controller:inst2\|pstate.S12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S12 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 4.790 ns controller:inst2\|Selector17~0 3 COMB LC_X2_Y7_N6 4 " "Info: 3: + IC(0.000 ns) + CELL(0.595 ns) = 4.790 ns; Loc. = LC_X2_Y7_N6; Fanout = 4; COMB Node = 'controller:inst2\|Selector17~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { controller:inst2|pstate.S12 controller:inst2|Selector17~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.526 ns) + CELL(0.200 ns) 7.516 ns controller:inst2\|demuxto12_sel\[3\] 4 REG LC_X6_Y4_N7 13 " "Info: 4: + IC(2.526 ns) + CELL(0.200 ns) = 7.516 ns; Loc. = LC_X6_Y4_N7; Fanout = 13; REG Node = 'controller:inst2\|demuxto12_sel\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { controller:inst2|Selector17~0 controller:inst2|demuxto12_sel[3] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.200 ns) 8.961 ns demux1to12:inst\|Equal0~4 5 COMB LC_X5_Y4_N7 8 " "Info: 5: + IC(1.245 ns) + CELL(0.200 ns) = 8.961 ns; Loc. = LC_X5_Y4_N7; Fanout = 8; COMB Node = 'demux1to12:inst\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { controller:inst2|demuxto12_sel[3] demux1to12:inst|Equal0~4 } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.200 ns) 11.239 ns demux1to12:inst\|Data_out2\[5\] 6 REG LC_X6_Y7_N8 1 " "Info: 6: + IC(2.078 ns) + CELL(0.200 ns) = 11.239 ns; Loc. = LC_X6_Y7_N8; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out2\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { demux1to12:inst|Equal0~4 demux1to12:inst|Data_out2[5] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.652 ns ( 32.49 % ) " "Info: Total cell delay = 3.652 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.587 ns ( 67.51 % ) " "Info: Total interconnect delay = 7.587 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.239 ns" { clk controller:inst2|pstate.S12 controller:inst2|Selector17~0 controller:inst2|demuxto12_sel[3] demux1to12:inst|Equal0~4 demux1to12:inst|Data_out2[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.239 ns" { clk {} clk~combout {} controller:inst2|pstate.S12 {} controller:inst2|Selector17~0 {} controller:inst2|demuxto12_sel[3] {} demux1to12:inst|Equal0~4 {} demux1to12:inst|Data_out2[5] {} } { 0.000ns 0.000ns 1.738ns 0.000ns 2.526ns 1.245ns 2.078ns } { 0.000ns 1.163ns 1.294ns 0.595ns 0.200ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { din[5] demux1to12:inst|Data_out2[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.170 ns" { din[5] {} din[5]~combout {} demux1to12:inst|Data_out2[5] {} } { 0.000ns 0.000ns 5.124ns } { 0.000ns 1.132ns 0.914ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.239 ns" { clk controller:inst2|pstate.S12 controller:inst2|Selector17~0 controller:inst2|demuxto12_sel[3] demux1to12:inst|Equal0~4 demux1to12:inst|Data_out2[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.239 ns" { clk {} clk~combout {} controller:inst2|pstate.S12 {} controller:inst2|Selector17~0 {} controller:inst2|demuxto12_sel[3] {} demux1to12:inst|Equal0~4 {} demux1to12:inst|Data_out2[5] {} } { 0.000ns 0.000ns 1.738ns 0.000ns 2.526ns 1.245ns 2.078ns } { 0.000ns 1.163ns 1.294ns 0.595ns 0.200ns 0.200ns 0.200ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk MACsqrd\[13\] controller:inst2\|mux_select1\[1\] 33.627 ns register " "Info: tco from clock \"clk\" to destination pin \"MACsqrd\[13\]\" through register \"controller:inst2\|mux_select1\[1\]\" is 33.627 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.642 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 109 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 109; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S12 2 REG LC_X2_Y7_N6 16 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X2_Y7_N6; Fanout = 16; REG Node = 'controller:inst2\|pstate.S12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S12 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.511 ns) 5.662 ns controller:inst2\|mux_select1~0 3 COMB LC_X2_Y7_N1 4 " "Info: 3: + IC(0.956 ns) + CELL(0.511 ns) = 5.662 ns; Loc. = LC_X2_Y7_N1; Fanout = 4; COMB Node = 'controller:inst2\|mux_select1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { controller:inst2|pstate.S12 controller:inst2|mux_select1~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.200 ns) 7.642 ns controller:inst2\|mux_select1\[1\] 4 REG LC_X5_Y7_N2 36 " "Info: 4: + IC(1.780 ns) + CELL(0.200 ns) = 7.642 ns; Loc. = LC_X5_Y7_N2; Fanout = 36; REG Node = 'controller:inst2\|mux_select1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { controller:inst2|mux_select1~0 controller:inst2|mux_select1[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.168 ns ( 41.46 % ) " "Info: Total cell delay = 3.168 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.474 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.474 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.642 ns" { clk controller:inst2|pstate.S12 controller:inst2|mux_select1~0 controller:inst2|mux_select1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.642 ns" { clk {} clk~combout {} controller:inst2|pstate.S12 {} controller:inst2|mux_select1~0 {} controller:inst2|mux_select1[1] {} } { 0.000ns 0.000ns 1.738ns 0.956ns 1.780ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.985 ns + Longest register pin " "Info: + Longest register to pin delay is 25.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mux_select1\[1\] 1 REG LC_X5_Y7_N2 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y7_N2; Fanout = 36; REG Node = 'controller:inst2\|mux_select1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mux_select1[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.126 ns) + CELL(0.914 ns) 3.040 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~74 2 COMB LC_X5_Y5_N0 1 " "Info: 2: + IC(2.126 ns) + CELL(0.914 ns) = 3.040 ns; Loc. = LC_X5_Y5_N0; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~74'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.040 ns" { controller:inst2|mux_select1[1] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~74 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.545 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~75 3 COMB LC_X5_Y5_N1 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.545 ns; Loc. = LC_X5_Y5_N1; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~75'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~74 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~75 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.200 ns) 4.474 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~76 4 COMB LC_X5_Y5_N3 4 " "Info: 4: + IC(0.729 ns) + CELL(0.200 ns) = 4.474 ns; Loc. = LC_X5_Y5_N3; Fanout = 4; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~76'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~75 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~76 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.511 ns) 8.013 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~38 5 COMB LC_X8_Y7_N8 11 " "Info: 5: + IC(3.028 ns) + CELL(0.511 ns) = 8.013 ns; Loc. = LC_X8_Y7_N8; Fanout = 11; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[1\]~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.539 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~76 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.978 ns) 9.716 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[0\]~COUT 6 COMB LC_X8_Y7_N1 2 " "Info: 6: + IC(0.725 ns) + CELL(0.978 ns) = 9.716 ns; Loc. = LC_X8_Y7_N1; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[0\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.839 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[1\]~COUT 7 COMB LC_X8_Y7_N2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 9.839 ns; Loc. = LC_X8_Y7_N2; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.962 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[2\]~COUT 8 COMB LC_X8_Y7_N3 1 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 9.962 ns; Loc. = LC_X8_Y7_N3; Fanout = 1; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 10.777 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[2\]~7 9 COMB LC_X8_Y7_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 10.777 ns; Loc. = LC_X8_Y7_N4; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[2\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 11.511 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[3\]~5 10 COMB LC_X8_Y7_N5 6 " "Info: 10: + IC(0.534 ns) + CELL(0.200 ns) = 11.511 ns; Loc. = LC_X8_Y7_N5; Fanout = 6; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs3a\[3\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.914 ns) 13.118 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le4a\[5\] 11 COMB LC_X8_Y7_N9 3 " "Info: 11: + IC(0.693 ns) + CELL(0.914 ns) = 13.118 ns; Loc. = LC_X8_Y7_N9; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le4a\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[5] } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.515 ns) + CELL(0.978 ns) 16.611 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[9\]~7 12 COMB LC_X9_Y6_N3 2 " "Info: 12: + IC(2.515 ns) + CELL(0.978 ns) = 16.611 ns; Loc. = LC_X9_Y6_N3; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[9\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.493 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[5] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 17.426 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[10\]~4 13 COMB LC_X9_Y6_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 17.426 ns; Loc. = LC_X9_Y6_N4; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[10\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(1.077 ns) 20.973 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[12\]~7 14 COMB LC_X10_Y4_N4 3 " "Info: 14: + IC(2.470 ns) + CELL(1.077 ns) = 20.973 ns; Loc. = LC_X10_Y4_N4; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[12\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 21.948 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[13\]~4 15 COMB LC_X10_Y4_N5 1 " "Info: 15: + IC(0.000 ns) + CELL(0.975 ns) = 21.948 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[13\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(2.322 ns) 25.985 ns MACsqrd\[13\] 16 PIN PIN_M9 0 " "Info: 16: + IC(1.715 ns) + CELL(2.322 ns) = 25.985 ns; Loc. = PIN_M9; Fanout = 0; PIN Node = 'MACsqrd\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.037 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4 MACsqrd[13] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { -464 1136 1152 -272 "MACsqrd\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.145 ns ( 42.89 % ) " "Info: Total cell delay = 11.145 ns ( 42.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.840 ns ( 57.11 % ) " "Info: Total interconnect delay = 14.840 ns ( 57.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.985 ns" { controller:inst2|mux_select1[1] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~74 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~75 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~76 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[5] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4 MACsqrd[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.985 ns" { controller:inst2|mux_select1[1] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~74 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~75 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~76 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[5] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4 {} MACsqrd[13] {} } { 0.000ns 2.126ns 0.305ns 0.729ns 3.028ns 0.725ns 0.000ns 0.000ns 0.000ns 0.534ns 0.693ns 2.515ns 0.000ns 2.470ns 0.000ns 1.715ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.914ns 0.978ns 0.815ns 1.077ns 0.975ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.642 ns" { clk controller:inst2|pstate.S12 controller:inst2|mux_select1~0 controller:inst2|mux_select1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.642 ns" { clk {} clk~combout {} controller:inst2|pstate.S12 {} controller:inst2|mux_select1~0 {} controller:inst2|mux_select1[1] {} } { 0.000ns 0.000ns 1.738ns 0.956ns 1.780ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.985 ns" { controller:inst2|mux_select1[1] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~74 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~75 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~76 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[5] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4 MACsqrd[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.985 ns" { controller:inst2|mux_select1[1] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~74 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~75 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~76 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[1]~38 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[0]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[1]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[2]~7 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs3a[3]~5 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[5] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[9]~7 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~7 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[13]~4 {} MACsqrd[13] {} } { 0.000ns 2.126ns 0.305ns 0.729ns 3.028ns 0.725ns 0.000ns 0.000ns 0.000ns 0.534ns 0.693ns 2.515ns 0.000ns 2.470ns 0.000ns 1.715ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.914ns 0.978ns 0.815ns 1.077ns 0.975ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "demux1to12:inst\|Data_out10\[2\] din\[2\] clk 10.511 ns register " "Info: th for register \"demux1to12:inst\|Data_out10\[2\]\" (data pin = \"din\[2\]\", clock pin = \"clk\") is 10.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.305 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 109 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 109; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S0 2 REG LC_X2_Y7_N8 4 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X2_Y7_N8; Fanout = 4; REG Node = 'controller:inst2\|pstate.S0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.200 ns) 5.310 ns controller:inst2\|Selector17~0 3 COMB LC_X2_Y7_N6 4 " "Info: 3: + IC(0.915 ns) + CELL(0.200 ns) = 5.310 ns; Loc. = LC_X2_Y7_N6; Fanout = 4; COMB Node = 'controller:inst2\|Selector17~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { controller:inst2|pstate.S0 controller:inst2|Selector17~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.526 ns) + CELL(0.200 ns) 8.036 ns controller:inst2\|demuxto12_sel\[2\] 4 REG LC_X6_Y4_N6 13 " "Info: 4: + IC(2.526 ns) + CELL(0.200 ns) = 8.036 ns; Loc. = LC_X6_Y4_N6; Fanout = 13; REG Node = 'controller:inst2\|demuxto12_sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { controller:inst2|Selector17~0 controller:inst2|demuxto12_sel[2] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.914 ns) 9.752 ns demux1to12:inst\|Equal0~0 5 COMB LC_X6_Y4_N8 8 " "Info: 5: + IC(0.802 ns) + CELL(0.914 ns) = 9.752 ns; Loc. = LC_X6_Y4_N8; Fanout = 8; COMB Node = 'demux1to12:inst\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { controller:inst2|demuxto12_sel[2] demux1to12:inst|Equal0~0 } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.042 ns) + CELL(0.511 ns) 16.305 ns demux1to12:inst\|Data_out10\[2\] 6 REG LC_X3_Y7_N6 1 " "Info: 6: + IC(6.042 ns) + CELL(0.511 ns) = 16.305 ns; Loc. = LC_X3_Y7_N6; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out10\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[2] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.282 ns ( 26.26 % ) " "Info: Total cell delay = 4.282 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.023 ns ( 73.74 % ) " "Info: Total interconnect delay = 12.023 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.305 ns" { clk controller:inst2|pstate.S0 controller:inst2|Selector17~0 controller:inst2|demuxto12_sel[2] demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.305 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|Selector17~0 {} controller:inst2|demuxto12_sel[2] {} demux1to12:inst|Equal0~0 {} demux1to12:inst|Data_out10[2] {} } { 0.000ns 0.000ns 1.738ns 0.915ns 2.526ns 0.802ns 6.042ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.914ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.794 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns din\[2\] 1 PIN PIN_G5 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_G5; Fanout = 12; PIN Node = 'din\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { -200 -432 -264 -184 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.462 ns) + CELL(0.200 ns) 5.794 ns demux1to12:inst\|Data_out10\[2\] 2 REG LC_X3_Y7_N6 1 " "Info: 2: + IC(4.462 ns) + CELL(0.200 ns) = 5.794 ns; Loc. = LC_X3_Y7_N6; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out10\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.662 ns" { din[2] demux1to12:inst|Data_out10[2] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 22.99 % ) " "Info: Total cell delay = 1.332 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.462 ns ( 77.01 % ) " "Info: Total interconnect delay = 4.462 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.794 ns" { din[2] demux1to12:inst|Data_out10[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.794 ns" { din[2] {} din[2]~combout {} demux1to12:inst|Data_out10[2] {} } { 0.000ns 0.000ns 4.462ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.305 ns" { clk controller:inst2|pstate.S0 controller:inst2|Selector17~0 controller:inst2|demuxto12_sel[2] demux1to12:inst|Equal0~0 demux1to12:inst|Data_out10[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.305 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|Selector17~0 {} controller:inst2|demuxto12_sel[2] {} demux1to12:inst|Equal0~0 {} demux1to12:inst|Data_out10[2] {} } { 0.000ns 0.000ns 1.738ns 0.915ns 2.526ns 0.802ns 6.042ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns 0.914ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.794 ns" { din[2] demux1to12:inst|Data_out10[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.794 ns" { din[2] {} din[2]~combout {} demux1to12:inst|Data_out10[2] {} } { 0.000ns 0.000ns 4.462ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 122 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 00:49:21 2016 " "Info: Processing ended: Sat Dec 03 00:49:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
