#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun May 31 14:50:34 2015
# Process ID: 4336
# Log file: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/vivado.log
# Journal file: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/ip/design_1_DataWidthConvert_0_1/design_1_DataWidthConvert_0_1.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/ip/design_1_ColorBin2Channels_0_0/design_1_ColorBin2Channels_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/ip/design_1_ContrastTransform_0_0/sources_1/ip/Multiplier12x24CT/Multiplier12x24CT.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/ip/design_1_RankFifter_0_0/design_1_RankFifter_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/ip/design_1_RankFifter_0_1/design_1_RankFifter_0_1.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/ip/design_1_Mux8_0_0/design_1_Mux8_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/ip/design_1_DataCombin3_0_0/design_1_DataCombin3_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/BoardInit_AXI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/Character'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/Connector'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/Detection'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/Generator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/Geometry'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/InOut'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/LocalFilter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master/Point'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'B:/Spira_Heaven/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 795.227 ; gain = 219.820
open_bd_design {B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:IICctrl:1.0 - IICctrl_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:Bram8x320x240:1.0 - Bram8x320x240_0
Adding component instance block -- dtysky.moe:F-I-L:FrameController:1.0 - FrameController_0
Adding component instance block -- dtysky.moe:F-I-L:Graying:1.0 - Graying_0
Adding component instance block -- dtysky.moe:F-I-L:VGA640x480:1.0 - VGA640x480_0
Adding component instance block -- dtysky:Image:DataDelay:1.0 - DataDelay_0
Adding component instance block -- dtysky.moe:F-I-L:FrameController:1.0 - FrameController_1
Adding component instance block -- xilinx.com:ip:Bram8x320x240:1.0 - Bram8x320x240_1
Adding component instance block -- xilinx.com:XUP:camCap:1.0 - camCap_0
Adding component instance block -- dtysky:Image:DataDelay:1.0 - DataDelay_1
Adding component instance block -- dtysky.moe:F-I-L:ColorRGB16toRGB24:1.0 - ColorRGB16toRGB24_0
Adding component instance block -- dtysky.moe:F-I-L:ColorGray2Channels:1.0 - ColorGray2Channels_0
Adding component instance block -- dtysky.moe:F-I-L:ColorRGB24toVGA:1.0 - ColorRGB24toVGA_0
Adding component instance block -- dtysky.moe:F-I-L:Crop:1.0 - Crop_0
Adding component instance block -- dtysky.moe:F-I-L:Mirror:1.0 - Mirror_0
Adding component instance block -- dtysky:F-I-L:Pan:1.0 - Pan_0
Adding component instance block -- dtysky.moe:F-I-L:Scale:1.0 - Scale_0
Adding component instance block -- dtysky.moe:F-I-L:CountGenerator:1.0 - CountGenerator_0
Adding component instance block -- dtysky:User:DataSplit4:1.0 - DataSplit4_0
Adding component instance block -- dtysky:user:Mux2:1.0 - Mux2_0
Adding component instance block -- dtysky.moe:F-I-L:FrameController2:1.0 - FrameController2_0
Adding component instance block -- dtysky:User:DataCombin2:1.0 - DataCombin2_0
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_0
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_1
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_2
Adding component instance block -- dtysky:user:Mux2:1.0 - Mux2_1
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_3
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_4
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_5
Adding component instance block -- dtysky:user:Mux2:1.0 - Mux2_2
Adding component instance block -- dtysky.moe:F-I-L:FrameController2:1.0 - FrameController2_1
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_6
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_7
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_8
Adding component instance block -- dtysky:user:Mux2:1.0 - Mux2_3
Adding component instance block -- dtysky.moe:F-I-L:BoardInit_AXI:1.0 - BoardInit_AXI_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- dtysky.moe:F-I-L:Rotate:1.0 - Rotate_0
Adding component instance block -- dtysky.moe:F-I-L:Shear:1.0 - Shear_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 806.066 ; gain = 10.840
startgroup
set_property -dict [list CONFIG.ram_read_latency {1}] [get_bd_cells FrameController2_0]
endgroup
startgroup
set_property -dict [list CONFIG.ram_read_latency {1}] [get_bd_cells FrameController_0]
endgroup
startgroup
set_property -dict [list CONFIG.row_init {0}] [get_bd_cells FrameController_1]
endgroup
startgroup
set_property -dict [list CONFIG.ram_read_latency {2}] [get_bd_cells FrameController2_0]
endgroup
delete_bd_objs [get_bd_nets FrameController2_0_out_ready]
delete_bd_objs [get_bd_nets FrameController2_0_out_data]
connect_bd_net [get_bd_pins FrameController2_0/out_ready] [get_bd_pins Scale_0/frame_in_ready]
connect_bd_net -net [get_bd_nets FrameController2_0_out_ready] [get_bd_pins Shear_0/frame_in_ready] [get_bd_pins FrameController2_0/out_ready]
connect_bd_net -net [get_bd_nets FrameController2_0_out_ready] [get_bd_pins Rotate_0/frame_in_ready] [get_bd_pins FrameController2_0/out_ready]
connect_bd_net [get_bd_pins FrameController2_0/out_data] [get_bd_pins Scale_0/frame_in_data]
connect_bd_net -net [get_bd_nets FrameController2_0_out_data] [get_bd_pins Shear_0/frame_in_data] [get_bd_pins FrameController2_0/out_data]
connect_bd_net -net [get_bd_nets FrameController2_0_out_data] [get_bd_pins Rotate_0/frame_in_data] [get_bd_pins FrameController2_0/out_data]
set_property location {7 2561 608} [get_bd_cells FrameController_0]
startgroup
set_property -dict [list CONFIG.ram_read_latency {2}] [get_bd_cells FrameController_0]
endgroup
startgroup
set_property -dict [list CONFIG.ram_read_latency {1}] [get_bd_cells FrameController_0]
endgroup
startgroup
set_property -dict [list CONFIG.ram_read_latency {1}] [get_bd_cells FrameController2_0]
endgroup
save_bd_design
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/DataSplit4_0/i'(4) to net 'BoardInit_AXI_0_sels'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block IICctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camCap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BoardInit_AXI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram8x320x240_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_FrameController_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_FrameController_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_FrameController_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_FrameController_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Graying_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA640x480_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataDelay_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_FrameController_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_FrameController_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_FrameController_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_FrameController_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram8x320x240_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataDelay_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorRGB16toRGB24_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorGray2Channels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorRGB24toVGA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Crop_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mirror_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pan_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rotate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Scale_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Shear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CountGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataSplit4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_FrameController2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_FrameController2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_FrameController2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_FrameController2_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_FrameController2_0_0/Multiplier12x12FR2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'design_1_FrameController2_0_0/Multiplier12x12FR2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataCombin2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_3 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_1'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_1: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 961.578 ; gain = 111.953
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun May 31 15:05:34 2015] Launched synth_1...
Run output will be captured here: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.runs/synth_1/runme.log
[Sun May 31 15:05:34 2015] Launched impl_1...
Run output will be captured here: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.runs/impl_1/runme.log
