// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module XOR (
);

endmodule

