Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -debug typical fadd_testbench -s fadd_testbench.sim 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3645] port 'g_56' remains unconnected for this instance [C:/Users/tkodera/Desktop/CPU/Fpu/fadd_testbench.sv:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100ps
Compiling module work.fadd
Compiling module work.fadd_testbench
Built simulation snapshot fadd_testbench.sim
