# Day4 Pre-layout timing analysis and implortance of good clock tree

#Timing Modelling using delay Tables


#Timing analysis with ideal clock using openSTA


#clock Tree synthesis TritonCTS and signal integrity


#Timing analysis with real clock using openSTA
