{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523375469962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523375473601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 09:51:09 2018 " "Processing started: Tue Apr 10 09:51:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523375473601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375473601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375473602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523375473915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523375473916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PC.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Mux4x1.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.v 1 1 " "Found 1 design units, including 1 entities, in source file Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeIFD.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeIFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeIFD " "Found entity 1: PipeIFD" {  } { { "PipeIFD.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PipeIFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeDE.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeDE.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeDE " "Found entity 1: PipeDE" {  } { { "PipeDE.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PipeDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeEM.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeEM " "Found entity 1: PipeEM" {  } { { "PipeEM.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PipeEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipeWB.v 1 1 " "Found 1 design units, including 1 entities, in source file PipeWB.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeWB " "Found entity 1: PipeWB" {  } { { "PipeWB.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/PipeWB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDirMem muxDirMem CPU.v(129) " "Verilog HDL Declaration information at CPU.v(129): object \"MuxDirMem\" differs only in case from object \"muxDirMem\" in the same scope" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523375488653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDato muxDato CPU.v(130) " "Verilog HDL Declaration information at CPU.v(130): object \"MuxDato\" differs only in case from object \"muxDato\" in the same scope" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523375488653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tester.v 1 1 " "Found 1 design units, including 1 entities, in source file Tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488655 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simulation/Process1.bdf " "Can't analyze file -- file simulation/Process1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523375488656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/clock_divider.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seven_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/seven_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "output_files/seven_segments.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/seven_segments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488658 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Diseño.bdf " "Can't analyze file -- file Diseño.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523375488658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPUDiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPUDiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUDiagram " "Found entity 1: CPUDiagram" {  } { { "CPUDiagram.bdf" "" { Schematic "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPUDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488659 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "prueba.v " "Can't analyze file -- file prueba.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523375488659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8b.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_8 " "Found entity 1: alu_8" {  } { { "alu_8b.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/alu_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorial_units.v 1 1 " "Found 1 design units, including 1 entities, in source file vectorial_units.v" { { "Info" "ISGN_ENTITY_NAME" "1 vect_unit " "Found entity 1: vect_unit" {  } { { "vectorial_units.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/vectorial_units.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523375488661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out CPU.v(248) " "Verilog HDL Implicit Net warning at CPU.v(248): created implicit net for \"out\"" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flags CPU.v(248) " "Verilog HDL Implicit Net warning at CPU.v(248): created implicit net for \"flags\"" {  } { { "CPU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tester " "Elaborating entity \"Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523375488736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:DIV1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:DIV1\"" {  } { { "Tester.v" "DIV1" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clock_divider.v(40) " "Verilog HDL assignment warning at clock_divider.v(40): truncated value with size 32 to match size of target (9)" {  } { { "clock_divider.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/clock_divider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523375488740 "|Tester|clock_divider:DIV1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "Tester.v" "cpu" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:cpu\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"CPU:cpu\|PC:pc\"" {  } { { "CPU.v" "pc" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 CPU:cpu\|Mux4x1:MuxDireccionPC " "Elaborating entity \"Mux4x1\" for hierarchy \"CPU:cpu\|Mux4x1:MuxDireccionPC\"" {  } { { "CPU.v" "MuxDireccionPC" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeIFD CPU:cpu\|PipeIFD:pipeIFD " "Elaborating entity \"PipeIFD\" for hierarchy \"CPU:cpu\|PipeIFD:pipeIFD\"" {  } { { "CPU.v" "pipeIFD" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder CPU:cpu\|Adder:pcplus4 " "Elaborating entity \"Adder\" for hierarchy \"CPU:cpu\|Adder:pcplus4\"" {  } { { "CPU.v" "pcplus4" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:cpu\|ControlUnit:unidadControl " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:cpu\|ControlUnit:unidadControl\"" {  } { { "CPU.v" "unidadControl" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 CPU:cpu\|Mux2x1:muxDirRegB " "Elaborating entity \"Mux2x1\" for hierarchy \"CPU:cpu\|Mux2x1:muxDirRegB\"" {  } { { "CPU.v" "muxDirRegB" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank CPU:cpu\|RegisterBank:registerBank " "Elaborating entity \"RegisterBank\" for hierarchy \"CPU:cpu\|RegisterBank:registerBank\"" {  } { { "CPU.v" "registerBank" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeDE CPU:cpu\|PipeDE:pipeDE " "Elaborating entity \"PipeDE\" for hierarchy \"CPU:cpu\|PipeDE:pipeDE\"" {  } { { "CPU.v" "pipeDE" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu\|ALU:alu\"" {  } { { "CPU.v" "alu" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488776 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Flags ALU.v(18) " "Verilog HDL Always Construct warning at ALU.v(18): inferring latch(es) for variable \"Flags\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ALU.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523375488777 "|Tester|CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[0\] ALU.v(18) " "Inferred latch for \"Flags\[0\]\" at ALU.v(18)" {  } { { "ALU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ALU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488777 "|Tester|CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] ALU.v(18) " "Inferred latch for \"Flags\[1\]\" at ALU.v(18)" {  } { { "ALU.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/ALU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375488777 "|Tester|CPU:cpu|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vect_unit CPU:cpu\|vect_unit:vect " "Elaborating entity \"vect_unit\" for hierarchy \"CPU:cpu\|vect_unit:vect\"" {  } { { "CPU.v" "vect" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488778 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flags vectorial_units.v(8) " "Output port \"flags\" at vectorial_units.v(8) has no driver" {  } { { "vectorial_units.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/vectorial_units.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523375488779 "|Tester|vect_unit:vect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_8 CPU:cpu\|vect_unit:vect\|alu_8:alu_8b1 " "Elaborating entity \"alu_8\" for hierarchy \"CPU:cpu\|vect_unit:vect\|alu_8:alu_8b1\"" {  } { { "vectorial_units.v" "alu_8b1" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/vectorial_units.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeEM CPU:cpu\|PipeEM:pipeEm " "Elaborating entity \"PipeEM\" for hierarchy \"CPU:cpu\|PipeEM:pipeEm\"" {  } { { "CPU.v" "pipeEm" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeWB CPU:cpu\|PipeWB:pipeWB " "Elaborating entity \"PipeWB\" for hierarchy \"CPU:cpu\|PipeWB:pipeWB\"" {  } { { "CPU.v" "pipeWB" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segments seven_segments:sevenSegs1 " "Elaborating entity \"seven_segments\" for hierarchy \"seven_segments:sevenSegs1\"" {  } { { "Tester.v" "sevenSegs1" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375488797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segments.v(9) " "Verilog HDL assignment warning at seven_segments.v(9): truncated value with size 32 to match size of target (4)" {  } { { "output_files/seven_segments.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/seven_segments.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523375488798 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segments.v(10) " "Verilog HDL assignment warning at seven_segments.v(10): truncated value with size 32 to match size of target (4)" {  } { { "output_files/seven_segments.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/seven_segments.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523375488798 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segments.v(11) " "Verilog HDL assignment warning at seven_segments.v(11): truncated value with size 32 to match size of target (4)" {  } { { "output_files/seven_segments.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/seven_segments.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523375488798 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "unidad seven_segments.v(12) " "Verilog HDL Always Construct warning at seven_segments.v(12): variable \"unidad\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/seven_segments.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/seven_segments.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1523375488798 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decimal seven_segments.v(24) " "Verilog HDL Always Construct warning at seven_segments.v(24): variable \"decimal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/seven_segments.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/seven_segments.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1523375488798 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "centena seven_segments.v(36) " "Verilog HDL Always Construct warning at seven_segments.v(36): variable \"centena\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/seven_segments.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/seven_segments.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1523375488798 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[7\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[7\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[6\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[6\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[5\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[5\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[4\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[4\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[3\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[3\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[2\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[2\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[1\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[1\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|InmCorrimDEXOUT\[0\] " "Net \"CPU:cpu\|InmCorrimDEXOUT\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "InmCorrimDEXOUT\[0\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[31\] " "Net \"CPU:cpu\|DireccionIFDOUT\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[31\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[30\] " "Net \"CPU:cpu\|DireccionIFDOUT\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[30\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[29\] " "Net \"CPU:cpu\|DireccionIFDOUT\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[29\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[28\] " "Net \"CPU:cpu\|DireccionIFDOUT\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[28\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[27\] " "Net \"CPU:cpu\|DireccionIFDOUT\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[27\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[26\] " "Net \"CPU:cpu\|DireccionIFDOUT\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[26\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[25\] " "Net \"CPU:cpu\|DireccionIFDOUT\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[25\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[24\] " "Net \"CPU:cpu\|DireccionIFDOUT\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[24\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[23\] " "Net \"CPU:cpu\|DireccionIFDOUT\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[23\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[22\] " "Net \"CPU:cpu\|DireccionIFDOUT\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[22\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[21\] " "Net \"CPU:cpu\|DireccionIFDOUT\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[21\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[20\] " "Net \"CPU:cpu\|DireccionIFDOUT\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[20\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[19\] " "Net \"CPU:cpu\|DireccionIFDOUT\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[19\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[18\] " "Net \"CPU:cpu\|DireccionIFDOUT\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[18\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[17\] " "Net \"CPU:cpu\|DireccionIFDOUT\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[17\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[16\] " "Net \"CPU:cpu\|DireccionIFDOUT\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[16\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|CodigoALUDEOUT\[3\] " "Net \"CPU:cpu\|CodigoALUDEOUT\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "CodigoALUDEOUT\[3\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 135 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|CodigoALUDEOUT\[2\] " "Net \"CPU:cpu\|CodigoALUDEOUT\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "CodigoALUDEOUT\[2\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 135 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|CodigoALUDEOUT\[1\] " "Net \"CPU:cpu\|CodigoALUDEOUT\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "CodigoALUDEOUT\[1\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 135 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|CodigoALUDEOUT\[0\] " "Net \"CPU:cpu\|CodigoALUDEOUT\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "CodigoALUDEOUT\[0\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 135 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|MuxResultDEOUT\[1\] " "Net \"CPU:cpu\|MuxResultDEOUT\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxResultDEOUT\[1\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 136 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|MuxResultDEOUT\[0\] " "Net \"CPU:cpu\|MuxResultDEOUT\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxResultDEOUT\[0\]" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 136 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|MuxDirWriteDEOUT " "Net \"CPU:cpu\|MuxDirWriteDEOUT\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxDirWriteDEOUT" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 137 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|MuxDirMemDEOUT " "Net \"CPU:cpu\|MuxDirMemDEOUT\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxDirMemDEOUT" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 138 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|MuxDatoDEOUT " "Net \"CPU:cpu\|MuxDatoDEOUT\" is missing source, defaulting to GND" {  } { { "CPU.v" "MuxDatoDEOUT" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|WriteMemDEOUT " "Net \"CPU:cpu\|WriteMemDEOUT\" is missing source, defaulting to GND" {  } { { "CPU.v" "WriteMemDEOUT" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 140 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|WriteRegDEOUT " "Net \"CPU:cpu\|WriteRegDEOUT\" is missing source, defaulting to GND" {  } { { "CPU.v" "WriteRegDEOUT" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/CPU.v" 141 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523375489204 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1523375489204 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523375489733 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[0\] GND " "Pin \"led_Reg\[0\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[1\] GND " "Pin \"led_Reg\[1\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[2\] GND " "Pin \"led_Reg\[2\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[3\] GND " "Pin \"led_Reg\[3\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[4\] GND " "Pin \"led_Reg\[4\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[5\] GND " "Pin \"led_Reg\[5\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[6\] VCC " "Pin \"led_Reg\[6\]\" is stuck at VCC" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[7\] GND " "Pin \"led_Reg\[7\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[8\] GND " "Pin \"led_Reg\[8\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[9\] GND " "Pin \"led_Reg\[9\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[10\] GND " "Pin \"led_Reg\[10\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[11\] GND " "Pin \"led_Reg\[11\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[12\] GND " "Pin \"led_Reg\[12\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[13\] VCC " "Pin \"led_Reg\[13\]\" is stuck at VCC" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[14\] GND " "Pin \"led_Reg\[14\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[15\] GND " "Pin \"led_Reg\[15\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[16\] GND " "Pin \"led_Reg\[16\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[17\] GND " "Pin \"led_Reg\[17\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[18\] GND " "Pin \"led_Reg\[18\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[19\] GND " "Pin \"led_Reg\[19\]\" is stuck at GND" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_Reg\[20\] VCC " "Pin \"led_Reg\[20\]\" is stuck at VCC" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523375489746 "|Tester|led_Reg[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523375489746 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "157 " "157 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523375489756 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/Process1.map.smsg " "Generated suppressed messages file /home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/output_files/Process1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375489792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523375489883 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523375489883 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Tester.v" "" { Text "/home/jairo-mm26/Documents/Jairo/Documents/Arqui2/Proyecto1/Proyecto1_Arqui2/Procesador32bits/Tester.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523375489940 "|Tester|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1523375489940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523375489941 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523375489941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523375489941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1014 " "Peak virtual memory: 1014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523375489955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 09:51:29 2018 " "Processing ended: Tue Apr 10 09:51:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523375489955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523375489955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523375489955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523375489955 ""}
