{"metadata":{"externalID":"s:11VHDLParsing11ForGenerateV5rangeAA10VectorSizeOvp","modules":[{"name":"VHDLParsing"}],"role":"symbol","title":"range","roleHeading":"Instance Property","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"range"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10VectorSizeO","text":"VectorSize"}],"symbolKind":"property"},"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/forgenerate\/range"]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"text":"range","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10VectorSizeO","text":"VectorSize","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","kind":"typeIdentifier"}],"languages":["swift"],"platforms":["Linux"]}]}],"schemaVersion":{"major":0,"minor":3,"patch":0},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForGenerate"]]},"abstract":[{"text":"The range the iterator will iterate over.","type":"text"}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForGenerate\/range","interfaceLanguage":"swift"},"sections":[],"references":{"doc://VHDLParsing/documentation/VHDLParsing/ForGenerate":{"kind":"symbol","abstract":[{"type":"text","text":"A generate expression utilising a "},{"code":"For","type":"codeVoice"},{"type":"text","text":" loop."}],"role":"symbol","navigatorTitle":[{"text":"ForGenerate","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForGenerate","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ForGenerate","kind":"identifier"}],"type":"topic","title":"ForGenerate","url":"\/documentation\/vhdlparsing\/forgenerate"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ForGenerate/range":{"title":"range","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"range"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10VectorSizeO","kind":"typeIdentifier","text":"VectorSize"}],"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForGenerate\/range","abstract":[{"text":"The range the iterator will iterate over.","type":"text"}],"url":"\/documentation\/vhdlparsing\/forgenerate\/range","kind":"symbol","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/VectorSize":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorSize","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"VectorSize","kind":"identifier"}],"type":"topic","title":"VectorSize","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","abstract":[{"text":"A type for representing VHDL vector sizes.","type":"text"}],"url":"\/documentation\/vhdlparsing\/vectorsize"}}}