
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.416093                       # Number of seconds simulated
sim_ticks                                6416093489000                       # Number of ticks simulated
final_tick                               6416093489000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 486804                       # Simulator instruction rate (inst/s)
host_op_rate                                   789416                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6196089010                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665008                       # Number of bytes of host memory used
host_seconds                                  1035.51                       # Real time elapsed on the host
sim_insts                                   504088765                       # Number of instructions simulated
sim_ops                                     817446085                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17904256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17927040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    928573824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       928573824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           279754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              280110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      14508966                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           14508966                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2790523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2794074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       144725732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            144725732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       144725732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2790523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            147519806                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245982                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374659                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335199                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12832186978                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088765                       # Number of instructions committed
system.cpu.committedOps                     817446085                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629968                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565889                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629968                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855543                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741282                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557715                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904581                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620636                       # number of memory refs
system.cpu.num_load_insts                   238245978                       # Number of load instructions
system.cpu.num_store_insts                   64374658                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12832186978                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772145                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362107      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014332     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446085                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.785284                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620641                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.500278                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.785284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999581                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999581                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923628                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923628                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630080                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8043766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8043766                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     245673846                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        245673846                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    245673846                       # number of overall hits
system.cpu.dcache.overall_hits::total       245673846                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615902                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     56330893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     56330893                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     56946795                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       56946795                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     56946795                       # number of overall misses
system.cpu.dcache.overall_misses::total      56946795                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 161400264500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 161400264500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 5331586748000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 5331586748000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 5492987012500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5492987012500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 5492987012500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5492987012500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620641                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620641                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.875048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.875048                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.188179                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.188179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.188179                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.188179                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 262055.106981                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 262055.106981                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 94647.651831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94647.651831                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 96458.229344                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96458.229344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 96458.229344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96458.229344                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       205542                       # number of writebacks
system.cpu.dcache.writebacks::total            205542                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615902                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615902                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     56330893                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     56330893                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     56946795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     56946795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     56946795                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     56946795                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 160784362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 160784362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5275255855000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 5275255855000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5436040217500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 5436040217500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5436040217500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5436040217500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.875048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.875048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.188179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.188179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.188179                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.188179                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 261055.106981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 261055.106981                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 93647.651831                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93647.651831                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 95458.229344                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95458.229344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 95458.229344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95458.229344                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681834                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.350551                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335199                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1902626.963483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.350551                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670754                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670754                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334843                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334843                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334843                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334843                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334843                       # number of overall hits
system.cpu.icache.overall_hits::total       677334843                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     97791500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     97791500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     97791500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     97791500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     97791500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     97791500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335199                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335199                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335199                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335199                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 274695.224719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 274695.224719                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 274695.224719                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 274695.224719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 274695.224719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 274695.224719                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     97435500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97435500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     97435500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97435500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     97435500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97435500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 273695.224719                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 273695.224719                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 273695.224719                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 273695.224719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 273695.224719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 273695.224719                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2044.793632                       # Cycle average of tags in use
system.l2.tags.total_refs                   114079303                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518763                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    219.906398                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.329417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.298318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.165896                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998434                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1971                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 913153331                       # Number of tag accesses
system.l2.tags.data_accesses                913153331                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       205542                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           205542                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        56450290                       # number of WriteClean hits
system.l2.WriteClean_hits::total             56450290                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          28213550                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             28213550                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1434                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1434                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         160956                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160956                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                162390                       # number of demand (read+write) hits
system.l2.demand_hits::total                   162390                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               162390                       # number of overall hits
system.l2.overall_hits::total                  162390                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        28050899                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           28050899                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            65010                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               65010                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454946                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              519956                       # number of demand (read+write) misses
system.l2.demand_misses::total                 520312                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data             519956                       # number of overall misses
system.l2.overall_misses::total                520312                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 4840001384000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 4840001384000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  53068211500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   53068211500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     96889500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96889500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 158170471000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 158170471000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      96889500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  211238682500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     211335572000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     96889500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 211238682500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    211335572000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       205542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       205542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     56450290                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         56450290                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      56264449                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         56264449                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615902                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615902                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682702                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682702                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.498555                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.498555                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.978418                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978418                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738666                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738666                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.762012                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.762136                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.762012                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.762136                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 172543.538943                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 172543.538943                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 816308.437164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 816308.437164                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 272161.516854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 272161.516854                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 347668.670567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 347668.670567                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 272161.516854                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 406262.611644                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 406170.859023                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 272161.516854                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 406262.611644                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 406170.859023                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               514492                       # number of writebacks
system.l2.writebacks::total                    514492                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     28050899                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      28050899                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        65010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          65010                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454946                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         519956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            520312                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        519956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           520312                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 4559493379000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 4559493379000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  52418111500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52418111500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     93329500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     93329500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 153621011000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 153621011000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     93329500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 206039122500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 206132452000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     93329500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 206039122500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 206132452000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.498555                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.498555                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.978418                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978418                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738666                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.762012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.762136                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.762012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.762136                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 162543.574058                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 162543.574058                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 806308.437164                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 806308.437164                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 262161.516854                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 262161.516854                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 337668.670567                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 337668.670567                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 262161.516854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 396262.611644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 396170.859023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 262161.516854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 396262.611644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 396170.859023                       # average overall mshr miss latency
system.l2.replacements                         516715                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16056.465600                       # Cycle average of tags in use
system.l3.tags.total_refs                    57410639                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    280115                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    204.953819                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.736022                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          9.454334                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      16046.275243                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000045                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000577                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.979387                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.980009                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16319                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 115101405                       # Number of tag accesses
system.l3.tags.data_accesses                115101405                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       514492                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           514492                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        28322999                       # number of WriteClean hits
system.l3.WriteClean_hits::total             28322999                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          14053026                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             14053026                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                491                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   491                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         237965                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            237965                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                238456                       # number of demand (read+write) hits
system.l3.demand_hits::total                   238456                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               238456                       # number of overall hits
system.l3.overall_hits::total                  238456                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13999448                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13999448                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            62944                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62944                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       216981                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          217337                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              279925                       # number of demand (read+write) misses
system.l3.demand_misses::total                 280281                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data             279925                       # number of overall misses
system.l3.overall_misses::total                280281                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 4103412126500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 4103412126500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  51662322500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   51662322500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     89413500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 146117972500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 146207386000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      89413500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  197780295000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     197869708500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     89413500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 197780295000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    197869708500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       514492                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       514492                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     28322999                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         28322999                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      28052474                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         28052474                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454946                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455302                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518381                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518737                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518381                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518737                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499045                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499045                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.992260                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.992260                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.476938                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.477347                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.539999                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.540314                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.539999                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.540314                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 293112.423183                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 293112.423183                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 820766.435244                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 820766.435244                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 251161.516854                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 673413.674469                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 672722.021561                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 251161.516854                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 706547.450210                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 705969.039999                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 251161.516854                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 706547.450210                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 705969.039999                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               263398                       # number of writebacks
system.l3.writebacks::total                    263398                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13999448                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13999448                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62944                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62944                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       216981                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       217337                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         279925                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            280281                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        279925                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           280281                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 3963417760500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 3963417760500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  51032882500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  51032882500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     85853500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 143948162500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 144034016000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     85853500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 194981045000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 195066898500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     85853500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 194981045000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 195066898500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499045                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499045                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.992260                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.992260                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.476938                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.477347                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.539999                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.540314                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.539999                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.540314                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 283112.431326                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 283112.431326                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 810766.435244                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 810766.435244                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 241161.516854                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 663413.674469                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 662722.021561                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 241161.516854                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 696547.450210                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 695969.039999                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 241161.516854                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 696547.450210                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 695969.039999                       # average overall mshr miss latency
system.l3.replacements                         263731                       # number of replacements
system.membus.snoop_filter.tot_requests      14543177                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     14263067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             217337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       263398                       # Transaction distribution
system.membus.trans_dist::WriteClean         14245568                       # Transaction distribution
system.membus.trans_dist::CleanEvict               50                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13999619                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62773                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        217337                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     29068855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     29068855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29068855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    946500864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    946500864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               946500864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14279729                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14279729    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14279729                       # Request fanout histogram
system.membus.reqLayer2.occupancy        105585721000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1406933000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     57629031                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     56946329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       42569155                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     42569155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616258                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       720038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        99018857                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          478800                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        56264449                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       56264449                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66444                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66444                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615902                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    171025714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             171026472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3669643392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3669669120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43085571                       # Total snoops (count)
system.tol2bus.snoopTraffic                2757316032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        100032722                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.425552                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494426                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57463567     57.44%     57.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1               42569155     42.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          100032722                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       113695538500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29155743500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     29087646                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     28568909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       14245857                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     14245857                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6416093489000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455302                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       777890                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        42568567                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            2276                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        28052474                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       28052474                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455302                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     85981856                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1878798592                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        14509299                       # Total snoops (count)
system.tol3bus.snoopTraffic                 928573824                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         43080510                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.330680                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.470458                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               28834653     66.93%     66.93% # Request fanout histogram
system.tol3bus.snoop_fanout::1               14245857     33.07%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           43080510                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57542813500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       14804342500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
