#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7fffed46eb10 .scope module, "tb_ecpri" "tb_ecpri" 2 5;
 .timescale -6 -9;
P_0x7fffed4aa480 .param/l "ADDR_WIDTH" 0 2 8, +C4<00000000000000000000000000010000>;
P_0x7fffed4aa4c0 .param/l "DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
v0x7fffed4cffe0_0 .net *"_s1", 0 0, L_0x7fffed4d4500;  1 drivers
o0x7fb992881fc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffed4d00c0_0 name=_s2
v0x7fffed4d01a0_0 .net "addr_ecpri_rx_2_eth_ram", 15 0, v0x7fffed48f850_0;  1 drivers
v0x7fffed4d02c0_0 .net "addr_ecpri_rx_2_ram_cpri_payload", 15 0, v0x7fffed483310_0;  1 drivers
v0x7fffed4d03d0_0 .net "addr_ecpri_rx_2_ram_eth_packet_hdr", 15 0, v0x7fffed4909f0_0;  1 drivers
v0x7fffed4d04e0_0 .net "addr_ecpri_tx_2_ram_cpri_packet", 15 0, v0x7fffed4c8b50_0;  1 drivers
v0x7fffed4d05d0_0 .net "addr_ecpri_tx_2_ram_cpri_payload", 15 0, v0x7fffed4c8a70_0;  1 drivers
v0x7fffed4d06e0_0 .net "addr_ecpri_tx_2_ram_eth_packet_hdr", 15 0, v0x7fffed4c8c30_0;  1 drivers
v0x7fffed4d07a0_0 .var "addr_ram_cpri_packet", 15 0;
v0x7fffed4d0840_0 .var "addr_to_eth_ram", 15 0;
v0x7fffed4d08e0_0 .var "clk", 0 0;
v0x7fffed4d0980_0 .net "cpr_pkt_rdy_flg", 0 0, v0x7fffed4c8df0_0;  1 drivers
v0x7fffed4d0a20_0 .var "cs_0", 0 0;
v0x7fffed4d0ac0_0 .var "cs_1", 0 0;
v0x7fffed4d0b60_0 .net "data_ecpri_rx_2_eth_ram", 7 0, L_0x7fffed4d3680;  1 drivers
RS_0x7fb992880138 .resolv tri, v0x7fffed4c6660_0, L_0x7fffed4d38e0;
v0x7fffed4d0c00_0 .net8 "data_ecpri_rx_2_ram_cpri_payload", 7 0, RS_0x7fb992880138;  2 drivers
v0x7fffed4d0cf0_0 .net "data_ecpri_rx_2_ram_eth_packet_hdr", 7 0, v0x7fffed430a40_0;  1 drivers
RS_0x7fb992880a98 .resolv tri, v0x7fffed4c8fc0_0, L_0x7fffed4d3fb0;
v0x7fffed4d0ec0_0 .net8 "data_ecpri_tx_2_ram_cpri_packet", 7 0, RS_0x7fb992880a98;  2 drivers
v0x7fffed4d0fb0_0 .net "data_ecpri_tx_2_ram_cpri_payload", 7 0, L_0x7fffed4d3c10;  1 drivers
v0x7fffed4d10c0_0 .net "data_ecpri_tx_2_ram_eth_packet_hdr", 7 0, v0x7fffed4c90a0_0;  1 drivers
v0x7fffed4d1180_0 .net "data_ram_cpri_packet", 7 0, L_0x7fffed4d4390;  1 drivers
RS_0x7fb992881c98 .resolv tri, L_0x7fffed4d3450, L_0x7fffed4d45a0;
v0x7fffed4d1220_0 .net8 "data_to_eth_ram", 7 0, RS_0x7fb992881c98;  2 drivers
v0x7fffed4d12c0_0 .var/i "eof", 31 0;
v0x7fffed4d1380_0 .var "err_str", 1800 1;
v0x7fffed4d1460_0 .var/i "errorno", 31 0;
v0x7fffed4d1540_0 .var/i "fd", 31 0;
v0x7fffed4d1620_0 .var/i "fdw", 31 0;
v0x7fffed4d1700_0 .var "i", 31 0;
v0x7fffed4d17e0_0 .var "inp_data_fifo", 7 0;
v0x7fffed4d18d0_0 .var "j", 31 0;
v0x7fffed4d1990_0 .net "oe_ecpri_rx_2_eth_ram", 0 0, v0x7fffed4c7280_0;  1 drivers
v0x7fffed4d1a80_0 .net "oe_ecpri_rx_2_ram_cpri_payload", 0 0, v0x7fffed4c7340_0;  1 drivers
v0x7fffed4d1b70_0 .net "oe_ecpri_rx_2_ram_eth_packet_hdr", 0 0, v0x7fffed4c71c0_0;  1 drivers
v0x7fffed4d1c10_0 .net "oe_ecpri_tx_2_ram_cpri_packet", 0 0, v0x7fffed4c9be0_0;  1 drivers
v0x7fffed4d1d00_0 .net "oe_ecpri_tx_2_ram_cpri_payload", 0 0, v0x7fffed4c9b20_0;  1 drivers
v0x7fffed4d1df0_0 .net "oe_ecpri_tx_2_ram_eth_packet_hdr", 0 0, v0x7fffed4c9ca0_0;  1 drivers
v0x7fffed4d1e90_0 .var "oe_ram_cpri_packet", 0 0;
v0x7fffed4d1f30_0 .var "oe_to_eth_ram", 0 0;
v0x7fffed4d1fd0_0 .var "payload_len", 31 0;
v0x7fffed4d2070 .array "pcap_file_hdr_flat", 5 0, 31 0;
v0x7fffed4d2110_0 .var/i "pcap_file_hdr_len", 31 0;
v0x7fffed4d21d0_0 .var/i "pcap_payload_offset", 31 0;
v0x7fffed4d22b0 .array "pcap_pkt_hdr_flat", 3 0, 31 0;
v0x7fffed4d2370_0 .var/i "pcap_pkt_hdr_len", 31 0;
v0x7fffed4d2450_0 .var "recv_pkt", 0 0;
v0x7fffed4d2540_0 .var "reset", 0 0;
v0x7fffed4d2630_0 .net "resp_payload_len", 7 0, v0x7fffed4c7660_0;  1 drivers
v0x7fffed4d2740_0 .var/i "return_value", 31 0;
v0x7fffed4d2820_0 .net "send_read_resp", 0 0, v0x7fffed4c7740_0;  1 drivers
v0x7fffed4d2910_0 .net "send_write_resp", 0 0, v0x7fffed4c7800_0;  1 drivers
v0x7fffed4d2a00_0 .var "tb_data", 7 0;
v0x7fffed4d2ae0_0 .var "temp", 31 0;
v0x7fffed4d2bc0 .array "temp_mem", 1499 0, 7 0;
v0x7fffed4d2c80_0 .net "we_ecpri_rx_2_eth_ram", 0 0, v0x7fffed4c7a60_0;  1 drivers
v0x7fffed4d2d70_0 .net "we_ecpri_rx_2_ram_cpri_payload", 0 0, v0x7fffed4c7b20_0;  1 drivers
v0x7fffed4d2e60_0 .net "we_ecpri_rx_2_ram_eth_packet_hdr", 0 0, v0x7fffed4c79a0_0;  1 drivers
v0x7fffed4d2f00_0 .net "we_ecpri_tx_2_ram_cpri_packet", 0 0, v0x7fffed4ca280_0;  1 drivers
v0x7fffed4d2ff0_0 .net "we_ecpri_tx_2_ram_cpri_payload", 0 0, v0x7fffed4ca1e0_0;  1 drivers
v0x7fffed4d30e0_0 .net "we_ecpri_tx_2_ram_eth_packet_hdr", 0 0, v0x7fffed4ca320_0;  1 drivers
v0x7fffed4d3180_0 .var "we_ram_cpri_packet", 0 0;
v0x7fffed4d3220_0 .var "we_to_eth_ram", 0 0;
L_0x7fffed4d4500 .reduce/nor v0x7fffed4d1f30_0;
L_0x7fffed4d45a0 .functor MUXZ 8, o0x7fb992881fc8, v0x7fffed4d2a00_0, L_0x7fffed4d4500, C4<>;
S_0x7fffed49f1e0 .scope module, "dut_ecpri_rx" "ecpri_rx" 2 92, 3 10 0, S_0x7fffed46eb10;
 .timescale -6 -9;
    .port_info 0 /OUTPUT 1 "send_write_resp"
    .port_info 1 /OUTPUT 1 "send_read_resp"
    .port_info 2 /OUTPUT 8 "resp_payload_len"
    .port_info 3 /OUTPUT 16 "addr_0"
    .port_info 4 /OUTPUT 8 "data_0"
    .port_info 5 /OUTPUT 1 "we_0"
    .port_info 6 /OUTPUT 1 "oe_0"
    .port_info 7 /OUTPUT 16 "addr_1"
    .port_info 8 /INPUT 8 "data_1"
    .port_info 9 /OUTPUT 1 "we_1"
    .port_info 10 /OUTPUT 1 "oe_1"
    .port_info 11 /OUTPUT 16 "addr_2"
    .port_info 12 /OUTPUT 8 "data_2"
    .port_info 13 /OUTPUT 1 "we_2"
    .port_info 14 /OUTPUT 1 "oe_2"
    .port_info 15 /INPUT 1 "clk"
    .port_info 16 /INPUT 8 "inp_data_fifo"
    .port_info 17 /INPUT 1 "recv_pkt"
    .port_info 18 /INPUT 1 "reset"
P_0x7fffed4ac340 .param/l "ADDR_WIDTH" 0 3 17, +C4<00000000000000000000000000010000>;
P_0x7fffed4ac380 .param/l "DATA_WIDTH" 0 3 16, +C4<00000000000000000000000000001000>;
P_0x7fffed4ac3c0 .param/l "cpri_remote_memory" 0 3 84, +C4<00000000000000000000000000000101>;
P_0x7fffed4ac400 .param/l "cpri_type" 0 3 83, +C4<00000000000000000000000000000100>;
P_0x7fffed4ac440 .param/l "eth_hdr_len" 0 3 71, +C4<00000000000000000000000000001110>;
P_0x7fffed4ac480 .param/l "eth_hdr_offset" 0 3 70, +C4<00000000000000000000000000000000>;
P_0x7fffed4ac4c0 .param/l "find_cpri_hdr" 0 3 80, +C4<00000000000000000000000000000001>;
P_0x7fffed4ac500 .param/l "ip_hdr_len" 0 3 73, +C4<00000000000000000000000000010100>;
P_0x7fffed4ac540 .param/l "ip_hdr_offset" 0 3 72, +C4<00000000000000000000000000001110>;
P_0x7fffed4ac580 .param/l "raise_rx_resp" 0 3 86, +C4<00000000000000000000000000001001>;
P_0x7fffed4ac5c0 .param/l "raise_tx_resp" 0 3 90, +C4<00000000000000000000000000001110>;
P_0x7fffed4ac600 .param/l "read_cpri_hdr" 0 3 81, +C4<00000000000000000000000000000010>;
P_0x7fffed4ac640 .param/l "read_cpri_remote_mem_hdr" 0 3 82, +C4<00000000000000000000000000000011>;
P_0x7fffed4ac680 .param/l "read_payload" 0 3 85, +C4<00000000000000000000000000001000>;
P_0x7fffed4ac6c0 .param/l "reset_rx" 0 3 79, +C4<00000000000000000000000000000000>;
P_0x7fffed4ac700 .param/l "udp_hdr_len" 0 3 75, +C4<00000000000000000000000000001000>;
P_0x7fffed4ac740 .param/l "udp_hdr_start" 0 3 74, +C4<00000000000000000000000000100010>;
P_0x7fffed4ac780 .param/l "vlan_offset" 0 3 76, +C4<00000000000000000000000000000000>;
P_0x7fffed4ac7c0 .param/l "write_id" 0 3 87, +C4<00000000000000000000000000001010>;
P_0x7fffed4ac800 .param/l "write_mem" 0 3 88, +C4<00000000000000000000000000001011>;
P_0x7fffed4ac840 .param/l "write_to_mem" 0 3 89, +C4<00000000000000000000000000001101>;
v0x7fffed4909f0_0 .var "addr_0", 15 0;
v0x7fffed48f850_0 .var "addr_1", 15 0;
v0x7fffed483310_0 .var "addr_2", 15 0;
v0x7fffed482080_0 .net "clk", 0 0, v0x7fffed4d08e0_0;  1 drivers
v0x7fffed430a40_0 .var "data_0", 7 0;
v0x7fffed4166d0_0 .net "data_1", 7 0, L_0x7fffed4d3680;  alias, 1 drivers
v0x7fffed4c6660_0 .var "data_2", 7 0;
v0x7fffed4c6740_0 .var "g_hdr_offset", 7 0;
v0x7fffed4c6820_0 .var "g_msg_type", 7 0;
v0x7fffed4c6900_0 .var "g_payload_len", 15 0;
v0x7fffed4c69e0_0 .var "g_ver", 7 0;
v0x7fffed4c6ac0_0 .net "inp_data_fifo", 7 0, v0x7fffed4d17e0_0;  1 drivers
v0x7fffed4c6ba0_0 .var "l_rm_acc_id", 7 0;
v0x7fffed4c6c80_0 .var "l_rm_addr", 47 0;
v0x7fffed4c6d60_0 .var "l_rm_ele_id", 15 0;
v0x7fffed4c6e40_0 .var "l_rm_len", 15 0;
v0x7fffed4c6f20_0 .var "l_rm_mem_hdr_offset", 7 0;
v0x7fffed4c7000_0 .var "l_rm_rw_req_resp", 7 0;
v0x7fffed4c70e0_0 .var "next_state", 7 0;
v0x7fffed4c71c0_0 .var "oe_0", 0 0;
v0x7fffed4c7280_0 .var "oe_1", 0 0;
v0x7fffed4c7340_0 .var "oe_2", 0 0;
v0x7fffed4c7400_0 .var "prev_d", 7 0;
v0x7fffed4c74e0_0 .net "recv_pkt", 0 0, v0x7fffed4d2450_0;  1 drivers
v0x7fffed4c75a0_0 .net "reset", 0 0, v0x7fffed4d2540_0;  1 drivers
v0x7fffed4c7660_0 .var "resp_payload_len", 7 0;
v0x7fffed4c7740_0 .var "send_read_resp", 0 0;
v0x7fffed4c7800_0 .var "send_write_resp", 0 0;
v0x7fffed4c78c0_0 .var "state", 7 0;
v0x7fffed4c79a0_0 .var "we_0", 0 0;
v0x7fffed4c7a60_0 .var "we_1", 0 0;
v0x7fffed4c7b20_0 .var "we_2", 0 0;
E_0x7fffed417220 .event posedge, v0x7fffed482080_0;
E_0x7fffed41a240 .event posedge, v0x7fffed4c78c0_0;
E_0x7fffed418100 .event posedge, v0x7fffed4c75a0_0, v0x7fffed482080_0;
S_0x7fffed4c7ee0 .scope module, "dut_ecpri_tx" "ecpri_tx" 2 132, 4 10 0, S_0x7fffed46eb10;
 .timescale -6 -9;
    .port_info 0 /OUTPUT 1 "cpri_pkt_rdy_flg"
    .port_info 1 /OUTPUT 16 "addr_0"
    .port_info 2 /INPUT 8 "data_0"
    .port_info 3 /OUTPUT 1 "we_0"
    .port_info 4 /OUTPUT 1 "oe_0"
    .port_info 5 /OUTPUT 16 "addr_1"
    .port_info 6 /OUTPUT 8 "data_1"
    .port_info 7 /OUTPUT 1 "we_1"
    .port_info 8 /OUTPUT 1 "oe_1"
    .port_info 9 /OUTPUT 16 "addr_2"
    .port_info 10 /OUTPUT 8 "data_2"
    .port_info 11 /OUTPUT 1 "we_2"
    .port_info 12 /OUTPUT 1 "oe_2"
    .port_info 13 /INPUT 1 "send_write_resp"
    .port_info 14 /INPUT 1 "send_read_resp"
    .port_info 15 /INPUT 1 "clk"
    .port_info 16 /INPUT 8 "resp_payload_len"
    .port_info 17 /INPUT 1 "reset"
    .port_info 18 /INPUT 1 "recv_pkt"
P_0x7fffed4c8080 .param/l "ADDR_WIDTH" 0 4 19, +C4<00000000000000000000000000010000>;
P_0x7fffed4c80c0 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x7fffed4c8100 .param/l "cpri_pkt_rdy" 0 4 76, +C4<00000000000000000000000000000111>;
P_0x7fffed4c8140 .param/l "g_hdr_len" 0 4 80, +C4<00000000000000000000000000000100>;
P_0x7fffed4c8180 .param/l "g_hdr_offset" 0 4 79, +C4<00000000000000000000000000000000>;
P_0x7fffed4c81c0 .param/l "l_hdr_len" 0 4 82, +C4<00000000000000000000000000001100>;
P_0x7fffed4c8200 .param/l "l_hdr_offset" 0 4 81, +C4<00000000000000000000000000000100>;
P_0x7fffed4c8240 .param/l "read_payload" 0 4 74, +C4<00000000000000000000000000000100>;
P_0x7fffed4c8280 .param/l "reset_tx" 0 4 71, +C4<00000000000000000000000000000001>;
P_0x7fffed4c82c0 .param/l "write_cpri_hdr" 0 4 72, +C4<00000000000000000000000000000010>;
P_0x7fffed4c8300 .param/l "write_cpri_remote_mem_hdr" 0 4 73, +C4<00000000000000000000000000000011>;
P_0x7fffed4c8340 .param/l "write_to_mem" 0 4 75, +C4<00000000000000000000000000000110>;
v0x7fffed4c8a70_0 .var "addr_0", 15 0;
v0x7fffed4c8b50_0 .var "addr_1", 15 0;
v0x7fffed4c8c30_0 .var "addr_2", 15 0;
v0x7fffed4c8d20_0 .net "clk", 0 0, v0x7fffed4d08e0_0;  alias, 1 drivers
v0x7fffed4c8df0_0 .var "cpri_pkt_rdy_flg", 0 0;
v0x7fffed4c8ee0_0 .net "data_0", 7 0, L_0x7fffed4d3c10;  alias, 1 drivers
v0x7fffed4c8fc0_0 .var "data_1", 7 0;
v0x7fffed4c90a0_0 .var "data_2", 7 0;
v0x7fffed4c9180_0 .var "g_hdr_addr", 7 0;
v0x7fffed4c9260_0 .var "g_msg_type", 7 0;
v0x7fffed4c9340_0 .var "g_payload_len", 15 0;
v0x7fffed4c9420_0 .var "g_ver", 7 0;
v0x7fffed4c9500_0 .var "l_rm_acc_id", 7 0;
v0x7fffed4c95e0_0 .var "l_rm_addr", 47 0;
v0x7fffed4c96c0_0 .var "l_rm_ele_id", 15 0;
v0x7fffed4c97a0_0 .var "l_rm_len", 15 0;
v0x7fffed4c9880_0 .var "l_rm_mem_hdr_addr", 7 0;
v0x7fffed4c9960_0 .var "l_rm_rw_req_resp", 7 0;
v0x7fffed4c9a40_0 .var "next_state", 7 0;
v0x7fffed4c9b20_0 .var "oe_0", 0 0;
v0x7fffed4c9be0_0 .var "oe_1", 0 0;
v0x7fffed4c9ca0_0 .var "oe_2", 0 0;
v0x7fffed4c9d60_0 .net "recv_pkt", 0 0, v0x7fffed4d2450_0;  alias, 1 drivers
v0x7fffed4c9e00_0 .net "reset", 0 0, v0x7fffed4d2540_0;  alias, 1 drivers
v0x7fffed4c9ed0_0 .net "resp_payload_len", 7 0, v0x7fffed4c7660_0;  alias, 1 drivers
v0x7fffed4c9fa0_0 .net "send_read_resp", 0 0, v0x7fffed4c7740_0;  alias, 1 drivers
v0x7fffed4ca070_0 .net "send_write_resp", 0 0, v0x7fffed4c7800_0;  alias, 1 drivers
v0x7fffed4ca140_0 .var "state", 7 0;
v0x7fffed4ca1e0_0 .var "we_0", 0 0;
v0x7fffed4ca280_0 .var "we_1", 0 0;
v0x7fffed4ca320_0 .var "we_2", 0 0;
S_0x7fffed4ca6e0 .scope module, "ram_cpri_packet" "ram_dp_sr_sw" 2 117, 5 10 0, S_0x7fffed46eb10;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "address_0"
    .port_info 2 /INOUT 8 "data_0"
    .port_info 3 /INPUT 1 "cs_0"
    .port_info 4 /INPUT 1 "we_0"
    .port_info 5 /INPUT 1 "oe_0"
    .port_info 6 /INPUT 16 "address_1"
    .port_info 7 /INOUT 8 "data_1"
    .port_info 8 /INPUT 1 "cs_1"
    .port_info 9 /INPUT 1 "we_1"
    .port_info 10 /INPUT 1 "oe_1"
P_0x7fffed486f80 .param/l "ADDR_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x7fffed486fc0 .param/l "DATA_0_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x7fffed487000 .param/l "RAM_DEPTH" 0 5 26, +C4<00000000000000000000000100000000>;
L_0x7fffed4d3d30 .functor AND 1, v0x7fffed4d0a20_0, v0x7fffed4c9be0_0, C4<1>, C4<1>;
L_0x7fffed4d3e70 .functor AND 1, L_0x7fffed4d3d30, L_0x7fffed4d3da0, C4<1>, C4<1>;
L_0x7fffed4d40a0 .functor AND 1, v0x7fffed4d0ac0_0, v0x7fffed4d1e90_0, C4<1>, C4<1>;
L_0x7fffed4d4250 .functor AND 1, L_0x7fffed4d40a0, L_0x7fffed4d4160, C4<1>, C4<1>;
v0x7fffed493470_0 .net *"_s0", 0 0, L_0x7fffed4d3d30;  1 drivers
v0x7fffed4cb0e0_0 .net *"_s10", 0 0, L_0x7fffed4d40a0;  1 drivers
v0x7fffed4cb1a0_0 .net *"_s13", 0 0, L_0x7fffed4d4160;  1 drivers
v0x7fffed4cb270_0 .net *"_s14", 0 0, L_0x7fffed4d4250;  1 drivers
o0x7fb9928812a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffed4cb330_0 name=_s16
v0x7fffed4cb460_0 .net *"_s3", 0 0, L_0x7fffed4d3da0;  1 drivers
v0x7fffed4cb520_0 .net *"_s4", 0 0, L_0x7fffed4d3e70;  1 drivers
o0x7fb992881338 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffed4cb5e0_0 name=_s6
v0x7fffed4cb6c0_0 .net "address_0", 15 0, v0x7fffed4c8b50_0;  alias, 1 drivers
v0x7fffed4cb780_0 .net "address_1", 15 0, v0x7fffed4d07a0_0;  1 drivers
v0x7fffed4cb840_0 .net "clk", 0 0, v0x7fffed4d08e0_0;  alias, 1 drivers
v0x7fffed4cb8e0_0 .net "cs_0", 0 0, v0x7fffed4d0a20_0;  1 drivers
v0x7fffed4cb9a0_0 .net "cs_1", 0 0, v0x7fffed4d0ac0_0;  1 drivers
v0x7fffed4cba60_0 .net8 "data_0", 7 0, RS_0x7fb992880a98;  alias, 2 drivers
v0x7fffed4cbb20_0 .var "data_0_out", 7 0;
v0x7fffed4cbbe0_0 .net "data_1", 7 0, L_0x7fffed4d4390;  alias, 1 drivers
v0x7fffed4cbcc0_0 .var "data_1_out", 7 0;
v0x7fffed4cbeb0 .array "mem", 255 0, 7 0;
v0x7fffed4cbf70_0 .net "oe_0", 0 0, v0x7fffed4c9be0_0;  alias, 1 drivers
v0x7fffed4cc040_0 .net "oe_1", 0 0, v0x7fffed4d1e90_0;  1 drivers
v0x7fffed4cc0e0_0 .net "we_0", 0 0, v0x7fffed4ca280_0;  alias, 1 drivers
v0x7fffed4cc1b0_0 .net "we_1", 0 0, v0x7fffed4d3180_0;  1 drivers
L_0x7fffed4d3da0 .reduce/nor v0x7fffed4ca280_0;
L_0x7fffed4d3fb0 .functor MUXZ 8, o0x7fb992881338, v0x7fffed4cbb20_0, L_0x7fffed4d3e70, C4<>;
L_0x7fffed4d4160 .reduce/nor v0x7fffed4d3180_0;
L_0x7fffed4d4390 .functor MUXZ 8, o0x7fb9928812a8, v0x7fffed4cbcc0_0, L_0x7fffed4d4250, C4<>;
S_0x7fffed4cab20 .scope begin, "MEM_READ_0" "MEM_READ_0" 5 67, 5 67 0, S_0x7fffed4ca6e0;
 .timescale -6 -9;
S_0x7fffed4cacf0 .scope begin, "MEM_READ_1" "MEM_READ_1" 5 83, 5 83 0, S_0x7fffed4ca6e0;
 .timescale -6 -9;
S_0x7fffed4caee0 .scope begin, "MEM_WRITE" "MEM_WRITE" 5 52, 5 52 0, S_0x7fffed4ca6e0;
 .timescale -6 -9;
S_0x7fffed4cc3b0 .scope module, "ram_cpri_payload" "ram_dp_sr_sw" 2 102, 5 10 0, S_0x7fffed46eb10;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "address_0"
    .port_info 2 /INOUT 8 "data_0"
    .port_info 3 /INPUT 1 "cs_0"
    .port_info 4 /INPUT 1 "we_0"
    .port_info 5 /INPUT 1 "oe_0"
    .port_info 6 /INPUT 16 "address_1"
    .port_info 7 /INOUT 8 "data_1"
    .port_info 8 /INPUT 1 "cs_1"
    .port_info 9 /INPUT 1 "we_1"
    .port_info 10 /INPUT 1 "oe_1"
P_0x7fffed4cc580 .param/l "ADDR_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x7fffed4cc5c0 .param/l "DATA_0_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x7fffed4cc600 .param/l "RAM_DEPTH" 0 5 26, +C4<00000000000000000000000100000000>;
L_0x7fffed41d6b0 .functor AND 1, v0x7fffed4d0a20_0, v0x7fffed4c7340_0, C4<1>, C4<1>;
L_0x7fffed41d7c0 .functor AND 1, L_0x7fffed41d6b0, L_0x7fffed4d37a0, C4<1>, C4<1>;
L_0x7fffed41d8d0 .functor AND 1, v0x7fffed4d0ac0_0, v0x7fffed4c9b20_0, C4<1>, C4<1>;
L_0x7fffed4d3aa0 .functor AND 1, L_0x7fffed41d8d0, L_0x7fffed4d39d0, C4<1>, C4<1>;
v0x7fffed4ccec0_0 .net *"_s0", 0 0, L_0x7fffed41d6b0;  1 drivers
v0x7fffed4ccf60_0 .net *"_s10", 0 0, L_0x7fffed41d8d0;  1 drivers
v0x7fffed4cd020_0 .net *"_s13", 0 0, L_0x7fffed4d39d0;  1 drivers
v0x7fffed4cd0f0_0 .net *"_s14", 0 0, L_0x7fffed4d3aa0;  1 drivers
o0x7fb9928817b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffed4cd1b0_0 name=_s16
v0x7fffed4cd2e0_0 .net *"_s3", 0 0, L_0x7fffed4d37a0;  1 drivers
v0x7fffed4cd3a0_0 .net *"_s4", 0 0, L_0x7fffed41d7c0;  1 drivers
o0x7fb992881848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffed4cd460_0 name=_s6
v0x7fffed4cd540_0 .net "address_0", 15 0, v0x7fffed483310_0;  alias, 1 drivers
v0x7fffed4cd600_0 .net "address_1", 15 0, v0x7fffed4c8a70_0;  alias, 1 drivers
v0x7fffed4cd6d0_0 .net "clk", 0 0, v0x7fffed4d08e0_0;  alias, 1 drivers
v0x7fffed4cd770_0 .net "cs_0", 0 0, v0x7fffed4d0a20_0;  alias, 1 drivers
v0x7fffed4cd840_0 .net "cs_1", 0 0, v0x7fffed4d0ac0_0;  alias, 1 drivers
v0x7fffed4cd910_0 .net8 "data_0", 7 0, RS_0x7fb992880138;  alias, 2 drivers
v0x7fffed4cd9e0_0 .var "data_0_out", 7 0;
v0x7fffed4cda80_0 .net "data_1", 7 0, L_0x7fffed4d3c10;  alias, 1 drivers
v0x7fffed4cdb50_0 .var "data_1_out", 7 0;
v0x7fffed4cdd20 .array "mem", 255 0, 7 0;
v0x7fffed4cdde0_0 .net "oe_0", 0 0, v0x7fffed4c7340_0;  alias, 1 drivers
v0x7fffed4cdeb0_0 .net "oe_1", 0 0, v0x7fffed4c9b20_0;  alias, 1 drivers
v0x7fffed4cdf80_0 .net "we_0", 0 0, v0x7fffed4c7b20_0;  alias, 1 drivers
v0x7fffed4ce050_0 .net "we_1", 0 0, v0x7fffed4ca1e0_0;  alias, 1 drivers
L_0x7fffed4d37a0 .reduce/nor v0x7fffed4c7b20_0;
L_0x7fffed4d38e0 .functor MUXZ 8, o0x7fb992881848, v0x7fffed4cd9e0_0, L_0x7fffed41d7c0, C4<>;
L_0x7fffed4d39d0 .reduce/nor v0x7fffed4ca1e0_0;
L_0x7fffed4d3c10 .functor MUXZ 8, o0x7fb9928817b8, v0x7fffed4cdb50_0, L_0x7fffed4d3aa0, C4<>;
S_0x7fffed4cc8e0 .scope begin, "MEM_READ_0" "MEM_READ_0" 5 67, 5 67 0, S_0x7fffed4cc3b0;
 .timescale -6 -9;
S_0x7fffed4ccad0 .scope begin, "MEM_READ_1" "MEM_READ_1" 5 83, 5 83 0, S_0x7fffed4cc3b0;
 .timescale -6 -9;
S_0x7fffed4cccc0 .scope begin, "MEM_WRITE" "MEM_WRITE" 5 52, 5 52 0, S_0x7fffed4cc3b0;
 .timescale -6 -9;
S_0x7fffed4ce200 .scope module, "ram_recv_eth_packet" "ram_dp_sr_sw" 2 77, 5 10 0, S_0x7fffed46eb10;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "address_0"
    .port_info 2 /INOUT 8 "data_0"
    .port_info 3 /INPUT 1 "cs_0"
    .port_info 4 /INPUT 1 "we_0"
    .port_info 5 /INPUT 1 "oe_0"
    .port_info 6 /INPUT 16 "address_1"
    .port_info 7 /INOUT 8 "data_1"
    .port_info 8 /INPUT 1 "cs_1"
    .port_info 9 /INPUT 1 "we_1"
    .port_info 10 /INPUT 1 "oe_1"
P_0x7fffed4ce3d0 .param/l "ADDR_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x7fffed4ce410 .param/l "DATA_0_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x7fffed4ce450 .param/l "RAM_DEPTH" 0 5 26, +C4<00000000000000000000000100000000>;
L_0x7fffed41ce50 .functor AND 1, v0x7fffed4d0a20_0, v0x7fffed4d1f30_0, C4<1>, C4<1>;
L_0x7fffed41cc30 .functor AND 1, L_0x7fffed41ce50, L_0x7fffed4d32c0, C4<1>, C4<1>;
L_0x7fffed41cb00 .functor AND 1, v0x7fffed4d0ac0_0, v0x7fffed4c7280_0, C4<1>, C4<1>;
L_0x7fffed41cd40 .functor AND 1, L_0x7fffed41cb00, L_0x7fffed4d3590, C4<1>, C4<1>;
v0x7fffed4cece0_0 .net *"_s0", 0 0, L_0x7fffed41ce50;  1 drivers
v0x7fffed4ced80_0 .net *"_s10", 0 0, L_0x7fffed41cb00;  1 drivers
v0x7fffed4cee40_0 .net *"_s13", 0 0, L_0x7fffed4d3590;  1 drivers
v0x7fffed4cef10_0 .net *"_s14", 0 0, L_0x7fffed41cd40;  1 drivers
o0x7fb992881ba8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffed4cefd0_0 name=_s16
v0x7fffed4cf100_0 .net *"_s3", 0 0, L_0x7fffed4d32c0;  1 drivers
v0x7fffed4cf1c0_0 .net *"_s4", 0 0, L_0x7fffed41cc30;  1 drivers
o0x7fb992881c38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffed4cf280_0 name=_s6
v0x7fffed4cf360_0 .net "address_0", 15 0, v0x7fffed4d0840_0;  1 drivers
v0x7fffed4cf440_0 .net "address_1", 15 0, v0x7fffed48f850_0;  alias, 1 drivers
v0x7fffed4cf500_0 .net "clk", 0 0, v0x7fffed4d08e0_0;  alias, 1 drivers
v0x7fffed4cf5a0_0 .net "cs_0", 0 0, v0x7fffed4d0a20_0;  alias, 1 drivers
v0x7fffed4cf640_0 .net "cs_1", 0 0, v0x7fffed4d0ac0_0;  alias, 1 drivers
v0x7fffed4cf6e0_0 .net8 "data_0", 7 0, RS_0x7fb992881c98;  alias, 2 drivers
v0x7fffed4cf7a0_0 .var "data_0_out", 7 0;
v0x7fffed4cf880_0 .net "data_1", 7 0, L_0x7fffed4d3680;  alias, 1 drivers
v0x7fffed4cf940_0 .var "data_1_out", 7 0;
v0x7fffed4cfb10 .array "mem", 255 0, 7 0;
v0x7fffed4cfbd0_0 .net "oe_0", 0 0, v0x7fffed4d1f30_0;  1 drivers
v0x7fffed4cfc90_0 .net "oe_1", 0 0, v0x7fffed4c7280_0;  alias, 1 drivers
v0x7fffed4cfd30_0 .net "we_0", 0 0, v0x7fffed4d3220_0;  1 drivers
v0x7fffed4cfdd0_0 .net "we_1", 0 0, v0x7fffed4c7a60_0;  alias, 1 drivers
L_0x7fffed4d32c0 .reduce/nor v0x7fffed4d3220_0;
L_0x7fffed4d3450 .functor MUXZ 8, o0x7fb992881c38, v0x7fffed4cf7a0_0, L_0x7fffed41cc30, C4<>;
L_0x7fffed4d3590 .reduce/nor v0x7fffed4c7a60_0;
L_0x7fffed4d3680 .functor MUXZ 8, o0x7fb992881ba8, v0x7fffed4cf940_0, L_0x7fffed41cd40, C4<>;
S_0x7fffed4ce700 .scope begin, "MEM_READ_0" "MEM_READ_0" 5 67, 5 67 0, S_0x7fffed4ce200;
 .timescale -6 -9;
S_0x7fffed4ce8f0 .scope begin, "MEM_READ_1" "MEM_READ_1" 5 83, 5 83 0, S_0x7fffed4ce200;
 .timescale -6 -9;
S_0x7fffed4ceae0 .scope begin, "MEM_WRITE" "MEM_WRITE" 5 52, 5 52 0, S_0x7fffed4ce200;
 .timescale -6 -9;
    .scope S_0x7fffed4ce200;
T_0 ;
    %wait E_0x7fffed417220;
    %fork t_1, S_0x7fffed4ceae0;
    %jmp t_0;
    .scope S_0x7fffed4ceae0;
t_1 ;
    %load/vec4 v0x7fffed4cf5a0_0;
    %load/vec4 v0x7fffed4cfd30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffed4cf6e0_0;
    %ix/getv 3, v0x7fffed4cf360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffed4cfb10, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffed4cf640_0;
    %load/vec4 v0x7fffed4cfdd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffed4cf880_0;
    %ix/getv 3, v0x7fffed4cf440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffed4cfb10, 0, 4;
T_0.2 ;
T_0.1 ;
    %end;
    .scope S_0x7fffed4ce200;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffed4ce200;
T_1 ;
    %wait E_0x7fffed417220;
    %fork t_3, S_0x7fffed4ce700;
    %jmp t_2;
    .scope S_0x7fffed4ce700;
t_3 ;
    %load/vec4 v0x7fffed4cf5a0_0;
    %load/vec4 v0x7fffed4cfd30_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffed4cfbd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %ix/getv 4, v0x7fffed4cf360_0;
    %load/vec4a v0x7fffed4cfb10, 4;
    %assign/vec4 v0x7fffed4cf7a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4cf7a0_0, 0;
T_1.1 ;
    %end;
    .scope S_0x7fffed4ce200;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffed4ce200;
T_2 ;
    %wait E_0x7fffed417220;
    %fork t_5, S_0x7fffed4ce8f0;
    %jmp t_4;
    .scope S_0x7fffed4ce8f0;
t_5 ;
    %load/vec4 v0x7fffed4cf640_0;
    %load/vec4 v0x7fffed4cfdd0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffed4cfc90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %ix/getv 4, v0x7fffed4cf440_0;
    %load/vec4a v0x7fffed4cfb10, 4;
    %assign/vec4 v0x7fffed4cf940_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4cf940_0, 0;
T_2.1 ;
    %end;
    .scope S_0x7fffed4ce200;
t_4 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffed49f1e0;
T_3 ;
    %wait E_0x7fffed418100;
    %load/vec4 v0x7fffed4c75a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c78c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c7800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c7740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c7800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c7740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c7660_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed4909f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed430a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c79a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c71c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed48f850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c7a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c7280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed483310_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c6660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c7b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c7340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c70e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c6740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c69e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c6820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed4c6900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c6ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c7000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed4c6d60_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7fffed4c6c80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed4c6e40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffed4c74e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
T_3.2 ;
    %load/vec4 v0x7fffed4c70e0_0;
    %assign/vec4 v0x7fffed4c78c0_0, 0;
    %load/vec4 v0x7fffed48f850_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffed48f850_0, 0;
    %load/vec4 v0x7fffed4166d0_0;
    %assign/vec4 v0x7fffed4c7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed4c7280_0, 0;
    %load/vec4 v0x7fffed4909f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffed4909f0_0, 0;
    %load/vec4 v0x7fffed4166d0_0;
    %assign/vec4 v0x7fffed430a40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffed49f1e0;
T_4 ;
    %wait E_0x7fffed41a240;
    %load/vec4 v0x7fffed4c78c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed4c79a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c71c0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %jmp T_4.6;
T_4.3 ;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed4c7b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c7340_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffed49f1e0;
T_5 ;
    %wait E_0x7fffed417220;
    %load/vec4 v0x7fffed4c70e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x7fffed4c74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fffed4c70e0_0, 0;
T_5.10 ;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x7fffed4c7400_0;
    %pad/u 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fffed4166d0_0;
    %pad/u 16;
    %or;
    %cmpi/e 44798, 0, 16;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fffed4c70e0_0, 0;
T_5.12 ;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x7fffed4c6740_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v0x7fffed4166d0_0;
    %assign/vec4 v0x7fffed4c69e0_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x7fffed4c6740_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_5.16, 4;
    %load/vec4 v0x7fffed4166d0_0;
    %assign/vec4 v0x7fffed4c6820_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x7fffed4c6740_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0x7fffed4166d0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffed4c6900_0, 4, 5;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x7fffed4c6740_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_5.20, 4;
    %load/vec4 v0x7fffed4166d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffed4c6900_0, 4, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7fffed4c70e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c6f20_0, 0;
T_5.20 ;
T_5.19 ;
T_5.17 ;
T_5.15 ;
    %load/vec4 v0x7fffed4c6740_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffed4c6740_0, 0;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x7fffed4c6820_0;
    %cmpi/ne 4, 0, 8;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c70e0_0, 0;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0x7fffed4c6f20_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.24, 4;
    %load/vec4 v0x7fffed4166d0_0;
    %assign/vec4 v0x7fffed4c6ba0_0, 0;
T_5.24 ;
    %load/vec4 v0x7fffed4c6f20_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_5.26, 4;
    %load/vec4 v0x7fffed4166d0_0;
    %assign/vec4 v0x7fffed4c7000_0, 0;
T_5.26 ;
    %load/vec4 v0x7fffed4c6f20_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffed4c6f20_0;
    %cmpi/e 3, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_5.28, 4;
    %load/vec4 v0x7fffed4c6d60_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fffed4166d0_0;
    %pad/u 16;
    %or;
    %assign/vec4 v0x7fffed4c6d60_0, 0;
T_5.28 ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x7fffed4c6f20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffed4c6f20_0;
    %cmpi/u 10, 0, 8;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.30, 8;
    %load/vec4 v0x7fffed4c6c80_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fffed4166d0_0;
    %pad/u 48;
    %or;
    %assign/vec4 v0x7fffed4c6c80_0, 0;
T_5.30 ;
    %load/vec4 v0x7fffed4c6f20_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffed4c6f20_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_5.32, 4;
    %load/vec4 v0x7fffed4c6e40_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fffed4166d0_0;
    %pad/u 16;
    %or;
    %assign/vec4 v0x7fffed4c6e40_0, 0;
T_5.32 ;
    %load/vec4 v0x7fffed4c6f20_0;
    %cmpi/e 11, 0, 8;
    %jmp/0xz  T_5.34, 4;
    %load/vec4 v0x7fffed4c7000_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.36, 4;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7fffed4c70e0_0, 0;
    %jmp T_5.37;
T_5.36 ;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x7fffed4c70e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed483310_0, 0;
T_5.37 ;
T_5.34 ;
    %load/vec4 v0x7fffed4c6f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffed4c6f20_0, 0;
T_5.23 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x7fffed4c6e40_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fffed4c7660_0, 0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x7fffed4c70e0_0, 0;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed4c7740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c70e0_0, 0;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fffed4c6e40_0;
    %cmp/u;
    %jmp/0xz  T_5.38, 5;
    %load/vec4 v0x7fffed4c6e40_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7fffed4c6e40_0, 0;
    %load/vec4 v0x7fffed483310_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffed483310_0, 0;
    %load/vec4 v0x7fffed4166d0_0;
    %assign/vec4 v0x7fffed4c6660_0, 0;
T_5.38 ;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed4c7800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c70e0_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffed4cc3b0;
T_6 ;
    %wait E_0x7fffed417220;
    %fork t_7, S_0x7fffed4cccc0;
    %jmp t_6;
    .scope S_0x7fffed4cccc0;
t_7 ;
    %load/vec4 v0x7fffed4cd770_0;
    %load/vec4 v0x7fffed4cdf80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fffed4cd910_0;
    %ix/getv 3, v0x7fffed4cd540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffed4cdd20, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fffed4cd840_0;
    %load/vec4 v0x7fffed4ce050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7fffed4cda80_0;
    %ix/getv 3, v0x7fffed4cd600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffed4cdd20, 0, 4;
T_6.2 ;
T_6.1 ;
    %end;
    .scope S_0x7fffed4cc3b0;
t_6 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffed4cc3b0;
T_7 ;
    %wait E_0x7fffed417220;
    %fork t_9, S_0x7fffed4cc8e0;
    %jmp t_8;
    .scope S_0x7fffed4cc8e0;
t_9 ;
    %load/vec4 v0x7fffed4cd770_0;
    %load/vec4 v0x7fffed4cdf80_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffed4cdde0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x7fffed4cd540_0;
    %load/vec4a v0x7fffed4cdd20, 4;
    %assign/vec4 v0x7fffed4cd9e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4cd9e0_0, 0;
T_7.1 ;
    %end;
    .scope S_0x7fffed4cc3b0;
t_8 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffed4cc3b0;
T_8 ;
    %wait E_0x7fffed417220;
    %fork t_11, S_0x7fffed4ccad0;
    %jmp t_10;
    .scope S_0x7fffed4ccad0;
t_11 ;
    %load/vec4 v0x7fffed4cd840_0;
    %load/vec4 v0x7fffed4ce050_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffed4cdeb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v0x7fffed4cd600_0;
    %load/vec4a v0x7fffed4cdd20, 4;
    %assign/vec4 v0x7fffed4cdb50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4cdb50_0, 0;
T_8.1 ;
    %end;
    .scope S_0x7fffed4cc3b0;
t_10 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffed4ca6e0;
T_9 ;
    %wait E_0x7fffed417220;
    %fork t_13, S_0x7fffed4caee0;
    %jmp t_12;
    .scope S_0x7fffed4caee0;
t_13 ;
    %load/vec4 v0x7fffed4cb8e0_0;
    %load/vec4 v0x7fffed4cc0e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fffed4cba60_0;
    %ix/getv 3, v0x7fffed4cb6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffed4cbeb0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fffed4cb9a0_0;
    %load/vec4 v0x7fffed4cc1b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fffed4cbbe0_0;
    %ix/getv 3, v0x7fffed4cb780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffed4cbeb0, 0, 4;
T_9.2 ;
T_9.1 ;
    %end;
    .scope S_0x7fffed4ca6e0;
t_12 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffed4ca6e0;
T_10 ;
    %wait E_0x7fffed417220;
    %fork t_15, S_0x7fffed4cab20;
    %jmp t_14;
    .scope S_0x7fffed4cab20;
t_15 ;
    %load/vec4 v0x7fffed4cb8e0_0;
    %load/vec4 v0x7fffed4cc0e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffed4cbf70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x7fffed4cb6c0_0;
    %load/vec4a v0x7fffed4cbeb0, 4;
    %assign/vec4 v0x7fffed4cbb20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4cbb20_0, 0;
T_10.1 ;
    %end;
    .scope S_0x7fffed4ca6e0;
t_14 %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffed4ca6e0;
T_11 ;
    %wait E_0x7fffed417220;
    %fork t_17, S_0x7fffed4cacf0;
    %jmp t_16;
    .scope S_0x7fffed4cacf0;
t_17 ;
    %load/vec4 v0x7fffed4cb9a0_0;
    %load/vec4 v0x7fffed4cc1b0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffed4cc040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0x7fffed4cb780_0;
    %load/vec4a v0x7fffed4cbeb0, 4;
    %assign/vec4 v0x7fffed4cbcc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4cbcc0_0, 0;
T_11.1 ;
    %end;
    .scope S_0x7fffed4ca6e0;
t_16 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffed4c7ee0;
T_12 ;
    %wait E_0x7fffed418100;
    %load/vec4 v0x7fffed4c9e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fffed4ca140_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fffed4c9a40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed4c8a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4ca1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c9b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed4c8b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4ca280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c9be0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed4c8c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c90a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4ca320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4c9ca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c9180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c9420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c9260_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed4c9340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c9500_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c9960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed4c96c0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7fffed4c95e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed4c97a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fffed4ca070_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffed4c9fa0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x7fffed4c9a40_0;
    %assign/vec4 v0x7fffed4ca140_0, 0;
    %load/vec4 v0x7fffed4c9a40_0;
    %pad/u 32;
    %cmpi/ne 7, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x7fffed4c8b50_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffed4c8b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed4ca280_0, 0;
T_12.4 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffed4c7ee0;
T_13 ;
    %wait E_0x7fffed417220;
    %load/vec4 v0x7fffed4c9a40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v0x7fffed4ca070_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffed4c9fa0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fffed4c9a40_0, 0;
    %load/vec4 v0x7fffed4c9ed0_0;
    %pad/u 16;
    %addi 4, 0, 16;
    %assign/vec4 v0x7fffed4c9340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed4c9b20_0, 0;
T_13.8 ;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v0x7fffed4c9180_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x7fffed4c9180_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x7fffed4c9180_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v0x7fffed4c9340_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
    %jmp T_13.15;
T_13.14 ;
    %load/vec4 v0x7fffed4c9180_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_13.16, 4;
    %load/vec4 v0x7fffed4c9340_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7fffed4c9a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffed4c9880_0, 0;
    %load/vec4 v0x7fffed4c9ed0_0;
    %pad/u 16;
    %assign/vec4 v0x7fffed4c97a0_0, 0;
T_13.16 ;
T_13.15 ;
T_13.13 ;
T_13.11 ;
    %load/vec4 v0x7fffed4c9180_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffed4c9180_0, 0;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v0x7fffed4c9880_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_13.18, 4;
    %load/vec4 v0x7fffed4c9500_0;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
T_13.18 ;
    %load/vec4 v0x7fffed4c9880_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_13.20, 4;
    %load/vec4 v0x7fffed4ca070_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.22, 4;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
T_13.22 ;
    %load/vec4 v0x7fffed4c9fa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.24, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
    %jmp T_13.25;
T_13.24 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fffed4c9a40_0, 0;
T_13.25 ;
T_13.20 ;
    %load/vec4 v0x7fffed4c9880_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_13.26, 4;
    %load/vec4 v0x7fffed4c96c0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
T_13.26 ;
    %load/vec4 v0x7fffed4c9880_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_13.28, 4;
    %load/vec4 v0x7fffed4c96c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
T_13.28 ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x7fffed4c9880_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffed4c9880_0;
    %cmpi/u 10, 0, 8;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.30, 8;
    %load/vec4 v0x7fffed4c95e0_0;
    %parti/s 8, 40, 7;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
T_13.30 ;
    %load/vec4 v0x7fffed4c9880_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffed4c9880_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_13.32, 4;
    %load/vec4 v0x7fffed4c97a0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
T_13.32 ;
    %load/vec4 v0x7fffed4c9880_0;
    %cmpi/e 11, 0, 8;
    %jmp/0xz  T_13.34, 4;
    %load/vec4 v0x7fffed4c9fa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.36, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7fffed4c9a40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffed4c8a70_0, 0;
    %jmp T_13.37;
T_13.36 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x7fffed4c9a40_0, 0;
T_13.37 ;
T_13.34 ;
    %load/vec4 v0x7fffed4c9880_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffed4c9880_0, 0;
    %jmp T_13.7;
T_13.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fffed4c97a0_0;
    %cmp/u;
    %jmp/0xz  T_13.38, 5;
    %load/vec4 v0x7fffed4c97a0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7fffed4c97a0_0, 0;
    %load/vec4 v0x7fffed4c8b50_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffed4c8b50_0, 0;
    %load/vec4 v0x7fffed4c8a70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffed4c8a70_0, 0;
    %load/vec4 v0x7fffed4c8ee0_0;
    %assign/vec4 v0x7fffed4c8fc0_0, 0;
    %jmp T_13.39;
T_13.38 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7fffed4c9a40_0, 0;
T_13.39 ;
    %jmp T_13.7;
T_13.4 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7fffed4c9a40_0, 0;
    %jmp T_13.7;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed4c8df0_0, 0;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffed46eb10;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed4d08e0_0, 0, 1;
T_14.0 ;
    %delay 10000, 0;
    %load/vec4 v0x7fffed4d08e0_0;
    %inv;
    %store/vec4 v0x7fffed4d08e0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x7fffed46eb10;
T_15 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed4d2540_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fffed4d0840_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed4d3220_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffed4d1700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffed4d18d0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call/w 2 209 "$display", " tb: state 0" {0 0 0};
    %vpi_func 2 210 "$fopen" 32, "../gen_pcap/remote_memory_access.pcap", "rb" {0 0 0};
    %store/vec4 v0x7fffed4d1540_0, 0, 32;
    %load/vec4 v0x7fffed4d1540_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %vpi_call/w 2 212 "$display", " tb: pcap file was opened" {0 0 0};
    %vpi_func 2 213 "$fopen" 32, "cp_ecpri.pcap", "wb" {0 0 0};
    %store/vec4 v0x7fffed4d1620_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %vpi_func 2 215 "$ferror" 32, v0x7fffed4d1540_0, v0x7fffed4d1380_0 {0 0 0};
    %store/vec4 v0x7fffed4d1460_0, 0, 32;
    %vpi_call/w 2 216 "$display", " tb: pcap file could not be opened %s", v0x7fffed4d1380_0 {0 0 0};
    %vpi_call/w 2 217 "$finish" {0 0 0};
T_15.1 ;
    %vpi_func 2 219 "$fread" 32, v0x7fffed4d2bc0, v0x7fffed4d1540_0 {0 0 0};
    %store/vec4 v0x7fffed4d12c0_0, 0, 32;
    %vpi_call/w 2 220 "$fclose", v0x7fffed4d1540_0 {0 0 0};
    %vpi_call/w 2 221 "$display", " tb: File closed" {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 2 224 "$display", " tb: state 1" {0 0 0};
    %pushi/vec4 192, 0, 32;
    %store/vec4 v0x7fffed4d2110_0, 0, 32;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0x7fffed4d2370_0, 0, 32;
    %load/vec4 v0x7fffed4d2110_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %vpi_call/w 2 227 "$display", "Size of pcap global header = %d %d", v0x7fffed4d2110_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x7fffed4d2370_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %vpi_call/w 2 228 "$display", "Size of per packet header = %d %d", v0x7fffed4d2370_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x7fffed4d2110_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %load/vec4 v0x7fffed4d2370_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %add;
    %store/vec4 v0x7fffed4d21d0_0, 0, 32;
    %vpi_call/w 2 231 "$display", "tb: payload offet = %d", v0x7fffed4d21d0_0 {0 0 0};
    %vpi_func 2 233 "$fopen" 32, "../gen_pcap/ecpri.pcap", "rb" {0 0 0};
    %store/vec4 v0x7fffed4d1540_0, 0, 32;
    %vpi_func 2 234 "$fread" 32, v0x7fffed4d2070, v0x7fffed4d1540_0 {0 0 0};
    %store/vec4 v0x7fffed4d2740_0, 0, 32;
    %vpi_call/w 2 235 "$display", " tb: file hdr bits len =%d", v0x7fffed4d2740_0 {0 0 0};
    %vpi_func 2 237 "$fread" 32, v0x7fffed4d22b0, v0x7fffed4d1540_0 {0 0 0};
    %store/vec4 v0x7fffed4d2740_0, 0, 32;
    %vpi_call/w 2 238 "$display", " tb: pkt hdr bits len =%d", v0x7fffed4d2740_0 {0 0 0};
    %vpi_call/w 2 240 "$fclose", v0x7fffed4d1540_0 {0 0 0};
    %vpi_call/w 2 242 "$display", " tb: magic =%h", &A<v0x7fffed4d2070, 0> {0 0 0};
    %vpi_call/w 2 243 "$display", " tb: snaplen =%h", &A<v0x7fffed4d2070, 4> {0 0 0};
    %vpi_call/w 2 244 "$display", " tb: linktype =%h", &A<v0x7fffed4d2070, 5> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffed4d22b0, 4;
    %store/vec4 v0x7fffed4d2ae0_0, 0, 32;
    %load/vec4 v0x7fffed4d2ae0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7fffed4d1fd0_0, 0, 32;
    %load/vec4 v0x7fffed4d21d0_0;
    %load/vec4 v0x7fffed4d1fd0_0;
    %add;
    %store/vec4 v0x7fffed4d2ae0_0, 0, 32;
    %vpi_call/w 2 251 "$display", " tb: pcap_payload_len = %h", v0x7fffed4d1fd0_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 2 254 "$display", " tb: state 2" {0 0 0};
    %load/vec4 v0x7fffed4d21d0_0;
    %store/vec4 v0x7fffed4d1700_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7fffed4d1700_0;
    %load/vec4 v0x7fffed4d2ae0_0;
    %cmp/u;
    %jmp/0xz T_15.3, 5;
    %wait E_0x7fffed417220;
    %load/vec4 v0x7fffed4d18d0_0;
    %pad/u 16;
    %store/vec4 v0x7fffed4d0840_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed4d3220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed4d0a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed4d1f30_0, 0, 1;
    %ix/getv 4, v0x7fffed4d1700_0;
    %load/vec4a v0x7fffed4d2bc0, 4;
    %store/vec4 v0x7fffed4d2a00_0, 0, 8;
    %load/vec4 v0x7fffed4d18d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffed4d18d0_0, 0, 32;
    %load/vec4 v0x7fffed4d1700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffed4d1700_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffed4d1700_0, 0, 32;
T_15.4 ;
    %load/vec4 v0x7fffed4d1700_0;
    %load/vec4 v0x7fffed4d21d0_0;
    %cmp/u;
    %jmp/0xz T_15.5, 5;
    %wait E_0x7fffed417220;
    %load/vec4 v0x7fffed4d1700_0;
    %pad/u 8;
    %ix/getv 4, v0x7fffed4d1700_0;
    %store/vec4a v0x7fffed4cdd20, 4, 0;
    %load/vec4 v0x7fffed4d1700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffed4d1700_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
    %delay 100000, 0;
    %vpi_call/w 2 265 "$display", " tb: state 4" {0 0 0};
    %wait E_0x7fffed417220;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffed4d2540_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 2 269 "$display", " tb: state 5" {0 0 0};
    %wait E_0x7fffed417220;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffed4d2540_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 2 273 "$display", " tb: state 6" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffed4d1700_0, 0, 32;
T_15.6 ;
    %load/vec4 v0x7fffed4d1700_0;
    %load/vec4 v0x7fffed4d1fd0_0;
    %cmp/u;
    %jmp/0xz T_15.7, 5;
    %wait E_0x7fffed417220;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed4d2450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffed4d0ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4d0a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffed4d1f30_0, 0;
    %load/vec4 v0x7fffed4d1700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffed4d1700_0, 0, 32;
    %jmp T_15.6;
T_15.7 ;
    %delay 400000, 0;
    %vpi_call/w 2 279 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fffed46eb10;
T_16 ;
    %vpi_call/w 2 284 "$dumpfile", "ecpri.vcd" {0 0 0};
    %vpi_call/w 2 286 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffed46eb10 {0 0 0};
    %vpi_call/w 2 287 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffed4ce200 {0 0 0};
    %vpi_call/w 2 288 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffed49f1e0 {0 0 0};
    %vpi_call/w 2 289 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffed4c7ee0 {0 0 0};
    %vpi_call/w 2 290 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffed4cc3b0 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ecpri_tb.v";
    "ecpri_rx.v";
    "ecpri_tx.v";
    "ram_dual_port.v";
