
BlinkyLed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002618  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080027a0  080027a0  000127a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027d8  080027d8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080027d8  080027d8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027d8  080027d8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027d8  080027d8  000127d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027dc  080027dc  000127dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080027e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000000a8  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000b4  200000b4  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000085b0  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000011dd  00000000  00000000  000285ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000608  00000000  00000000  000297d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000005a0  00000000  00000000  00029dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001969f  00000000  00000000  0002a378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007eb6  00000000  00000000  00043a17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000969c6  00000000  00000000  0004b8cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000e2293  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001774  00000000  00000000  000e22e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002788 	.word	0x08002788

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002788 	.word	0x08002788

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 f9b4 	bl	8000538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f81a 	bl	8000208 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f884 	bl	80002e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001d8:	f000 f852 	bl	8000280 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 80001dc:	2101      	movs	r1, #1
 80001de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001e2:	f000 fc67 	bl	8000ab4 <HAL_GPIO_ReadPin>
 80001e6:	4603      	mov	r3, r0
 80001e8:	2b01      	cmp	r3, #1
 80001ea:	d105      	bne.n	80001f8 <main+0x30>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80001ec:	2201      	movs	r2, #1
 80001ee:	2108      	movs	r1, #8
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <main+0x3c>)
 80001f2:	f000 fc77 	bl	8000ae4 <HAL_GPIO_WritePin>
 80001f6:	e7f1      	b.n	80001dc <main+0x14>
	  } else {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80001f8:	2200      	movs	r2, #0
 80001fa:	2108      	movs	r1, #8
 80001fc:	4801      	ldr	r0, [pc, #4]	; (8000204 <main+0x3c>)
 80001fe:	f000 fc71 	bl	8000ae4 <HAL_GPIO_WritePin>
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 8000202:	e7eb      	b.n	80001dc <main+0x14>
 8000204:	48000400 	.word	0x48000400

08000208 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b090      	sub	sp, #64	; 0x40
 800020c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800020e:	f107 0318 	add.w	r3, r7, #24
 8000212:	2228      	movs	r2, #40	; 0x28
 8000214:	2100      	movs	r1, #0
 8000216:	4618      	mov	r0, r3
 8000218:	f002 faae 	bl	8002778 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800021c:	1d3b      	adds	r3, r7, #4
 800021e:	2200      	movs	r2, #0
 8000220:	601a      	str	r2, [r3, #0]
 8000222:	605a      	str	r2, [r3, #4]
 8000224:	609a      	str	r2, [r3, #8]
 8000226:	60da      	str	r2, [r3, #12]
 8000228:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800022a:	2302      	movs	r3, #2
 800022c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800022e:	2301      	movs	r3, #1
 8000230:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000232:	2310      	movs	r3, #16
 8000234:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000236:	2300      	movs	r3, #0
 8000238:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800023a:	f107 0318 	add.w	r3, r7, #24
 800023e:	4618      	mov	r0, r3
 8000240:	f000 fc68 	bl	8000b14 <HAL_RCC_OscConfig>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800024a:	f000 f8a1 	bl	8000390 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800024e:	230f      	movs	r3, #15
 8000250:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000252:	2300      	movs	r3, #0
 8000254:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000256:	2300      	movs	r3, #0
 8000258:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800025a:	2300      	movs	r3, #0
 800025c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800025e:	2300      	movs	r3, #0
 8000260:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000262:	1d3b      	adds	r3, r7, #4
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f001 fc92 	bl	8001b90 <HAL_RCC_ClockConfig>
 800026c:	4603      	mov	r3, r0
 800026e:	2b00      	cmp	r3, #0
 8000270:	d001      	beq.n	8000276 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000272:	f000 f88d 	bl	8000390 <Error_Handler>
  }
}
 8000276:	bf00      	nop
 8000278:	3740      	adds	r7, #64	; 0x40
 800027a:	46bd      	mov	sp, r7
 800027c:	bd80      	pop	{r7, pc}
	...

08000280 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000284:	4b14      	ldr	r3, [pc, #80]	; (80002d8 <MX_USART2_UART_Init+0x58>)
 8000286:	4a15      	ldr	r2, [pc, #84]	; (80002dc <MX_USART2_UART_Init+0x5c>)
 8000288:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800028a:	4b13      	ldr	r3, [pc, #76]	; (80002d8 <MX_USART2_UART_Init+0x58>)
 800028c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000290:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000292:	4b11      	ldr	r3, [pc, #68]	; (80002d8 <MX_USART2_UART_Init+0x58>)
 8000294:	2200      	movs	r2, #0
 8000296:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000298:	4b0f      	ldr	r3, [pc, #60]	; (80002d8 <MX_USART2_UART_Init+0x58>)
 800029a:	2200      	movs	r2, #0
 800029c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800029e:	4b0e      	ldr	r3, [pc, #56]	; (80002d8 <MX_USART2_UART_Init+0x58>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80002a4:	4b0c      	ldr	r3, [pc, #48]	; (80002d8 <MX_USART2_UART_Init+0x58>)
 80002a6:	220c      	movs	r2, #12
 80002a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002aa:	4b0b      	ldr	r3, [pc, #44]	; (80002d8 <MX_USART2_UART_Init+0x58>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80002b0:	4b09      	ldr	r3, [pc, #36]	; (80002d8 <MX_USART2_UART_Init+0x58>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80002b6:	4b08      	ldr	r3, [pc, #32]	; (80002d8 <MX_USART2_UART_Init+0x58>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80002bc:	4b06      	ldr	r3, [pc, #24]	; (80002d8 <MX_USART2_UART_Init+0x58>)
 80002be:	2200      	movs	r2, #0
 80002c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80002c2:	4805      	ldr	r0, [pc, #20]	; (80002d8 <MX_USART2_UART_Init+0x58>)
 80002c4:	f001 fe9a 	bl	8001ffc <HAL_UART_Init>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d001      	beq.n	80002d2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80002ce:	f000 f85f 	bl	8000390 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002d2:	bf00      	nop
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	20000028 	.word	0x20000028
 80002dc:	40004400 	.word	0x40004400

080002e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b088      	sub	sp, #32
 80002e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002e6:	f107 030c 	add.w	r3, r7, #12
 80002ea:	2200      	movs	r2, #0
 80002ec:	601a      	str	r2, [r3, #0]
 80002ee:	605a      	str	r2, [r3, #4]
 80002f0:	609a      	str	r2, [r3, #8]
 80002f2:	60da      	str	r2, [r3, #12]
 80002f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002f6:	4b24      	ldr	r3, [pc, #144]	; (8000388 <MX_GPIO_Init+0xa8>)
 80002f8:	695b      	ldr	r3, [r3, #20]
 80002fa:	4a23      	ldr	r2, [pc, #140]	; (8000388 <MX_GPIO_Init+0xa8>)
 80002fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000300:	6153      	str	r3, [r2, #20]
 8000302:	4b21      	ldr	r3, [pc, #132]	; (8000388 <MX_GPIO_Init+0xa8>)
 8000304:	695b      	ldr	r3, [r3, #20]
 8000306:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800030a:	60bb      	str	r3, [r7, #8]
 800030c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800030e:	4b1e      	ldr	r3, [pc, #120]	; (8000388 <MX_GPIO_Init+0xa8>)
 8000310:	695b      	ldr	r3, [r3, #20]
 8000312:	4a1d      	ldr	r2, [pc, #116]	; (8000388 <MX_GPIO_Init+0xa8>)
 8000314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000318:	6153      	str	r3, [r2, #20]
 800031a:	4b1b      	ldr	r3, [pc, #108]	; (8000388 <MX_GPIO_Init+0xa8>)
 800031c:	695b      	ldr	r3, [r3, #20]
 800031e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000322:	607b      	str	r3, [r7, #4]
 8000324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000326:	4b18      	ldr	r3, [pc, #96]	; (8000388 <MX_GPIO_Init+0xa8>)
 8000328:	695b      	ldr	r3, [r3, #20]
 800032a:	4a17      	ldr	r2, [pc, #92]	; (8000388 <MX_GPIO_Init+0xa8>)
 800032c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000330:	6153      	str	r3, [r2, #20]
 8000332:	4b15      	ldr	r3, [pc, #84]	; (8000388 <MX_GPIO_Init+0xa8>)
 8000334:	695b      	ldr	r3, [r3, #20]
 8000336:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800033a:	603b      	str	r3, [r7, #0]
 800033c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800033e:	2200      	movs	r2, #0
 8000340:	2108      	movs	r1, #8
 8000342:	4812      	ldr	r0, [pc, #72]	; (800038c <MX_GPIO_Init+0xac>)
 8000344:	f000 fbce 	bl	8000ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000348:	2301      	movs	r3, #1
 800034a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800034c:	2300      	movs	r3, #0
 800034e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000350:	2300      	movs	r3, #0
 8000352:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000354:	f107 030c 	add.w	r3, r7, #12
 8000358:	4619      	mov	r1, r3
 800035a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800035e:	f000 fa37 	bl	80007d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000362:	2308      	movs	r3, #8
 8000364:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000366:	2301      	movs	r3, #1
 8000368:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800036a:	2300      	movs	r3, #0
 800036c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800036e:	2300      	movs	r3, #0
 8000370:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000372:	f107 030c 	add.w	r3, r7, #12
 8000376:	4619      	mov	r1, r3
 8000378:	4804      	ldr	r0, [pc, #16]	; (800038c <MX_GPIO_Init+0xac>)
 800037a:	f000 fa29 	bl	80007d0 <HAL_GPIO_Init>

}
 800037e:	bf00      	nop
 8000380:	3720      	adds	r7, #32
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	40021000 	.word	0x40021000
 800038c:	48000400 	.word	0x48000400

08000390 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000394:	b672      	cpsid	i
}
 8000396:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000398:	e7fe      	b.n	8000398 <Error_Handler+0x8>
	...

0800039c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800039c:	b480      	push	{r7}
 800039e:	b083      	sub	sp, #12
 80003a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003a2:	4b0f      	ldr	r3, [pc, #60]	; (80003e0 <HAL_MspInit+0x44>)
 80003a4:	699b      	ldr	r3, [r3, #24]
 80003a6:	4a0e      	ldr	r2, [pc, #56]	; (80003e0 <HAL_MspInit+0x44>)
 80003a8:	f043 0301 	orr.w	r3, r3, #1
 80003ac:	6193      	str	r3, [r2, #24]
 80003ae:	4b0c      	ldr	r3, [pc, #48]	; (80003e0 <HAL_MspInit+0x44>)
 80003b0:	699b      	ldr	r3, [r3, #24]
 80003b2:	f003 0301 	and.w	r3, r3, #1
 80003b6:	607b      	str	r3, [r7, #4]
 80003b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ba:	4b09      	ldr	r3, [pc, #36]	; (80003e0 <HAL_MspInit+0x44>)
 80003bc:	69db      	ldr	r3, [r3, #28]
 80003be:	4a08      	ldr	r2, [pc, #32]	; (80003e0 <HAL_MspInit+0x44>)
 80003c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003c4:	61d3      	str	r3, [r2, #28]
 80003c6:	4b06      	ldr	r3, [pc, #24]	; (80003e0 <HAL_MspInit+0x44>)
 80003c8:	69db      	ldr	r3, [r3, #28]
 80003ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ce:	603b      	str	r3, [r7, #0]
 80003d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003d2:	bf00      	nop
 80003d4:	370c      	adds	r7, #12
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop
 80003e0:	40021000 	.word	0x40021000

080003e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b08a      	sub	sp, #40	; 0x28
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ec:	f107 0314 	add.w	r3, r7, #20
 80003f0:	2200      	movs	r2, #0
 80003f2:	601a      	str	r2, [r3, #0]
 80003f4:	605a      	str	r2, [r3, #4]
 80003f6:	609a      	str	r2, [r3, #8]
 80003f8:	60da      	str	r2, [r3, #12]
 80003fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	4a18      	ldr	r2, [pc, #96]	; (8000464 <HAL_UART_MspInit+0x80>)
 8000402:	4293      	cmp	r3, r2
 8000404:	d129      	bne.n	800045a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000406:	4b18      	ldr	r3, [pc, #96]	; (8000468 <HAL_UART_MspInit+0x84>)
 8000408:	69db      	ldr	r3, [r3, #28]
 800040a:	4a17      	ldr	r2, [pc, #92]	; (8000468 <HAL_UART_MspInit+0x84>)
 800040c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000410:	61d3      	str	r3, [r2, #28]
 8000412:	4b15      	ldr	r3, [pc, #84]	; (8000468 <HAL_UART_MspInit+0x84>)
 8000414:	69db      	ldr	r3, [r3, #28]
 8000416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800041a:	613b      	str	r3, [r7, #16]
 800041c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800041e:	4b12      	ldr	r3, [pc, #72]	; (8000468 <HAL_UART_MspInit+0x84>)
 8000420:	695b      	ldr	r3, [r3, #20]
 8000422:	4a11      	ldr	r2, [pc, #68]	; (8000468 <HAL_UART_MspInit+0x84>)
 8000424:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000428:	6153      	str	r3, [r2, #20]
 800042a:	4b0f      	ldr	r3, [pc, #60]	; (8000468 <HAL_UART_MspInit+0x84>)
 800042c:	695b      	ldr	r3, [r3, #20]
 800042e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000436:	f248 0304 	movw	r3, #32772	; 0x8004
 800043a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800043c:	2302      	movs	r3, #2
 800043e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000440:	2300      	movs	r3, #0
 8000442:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000444:	2303      	movs	r3, #3
 8000446:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000448:	2307      	movs	r3, #7
 800044a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800044c:	f107 0314 	add.w	r3, r7, #20
 8000450:	4619      	mov	r1, r3
 8000452:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000456:	f000 f9bb 	bl	80007d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800045a:	bf00      	nop
 800045c:	3728      	adds	r7, #40	; 0x28
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	40004400 	.word	0x40004400
 8000468:	40021000 	.word	0x40021000

0800046c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000470:	e7fe      	b.n	8000470 <NMI_Handler+0x4>

08000472 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000472:	b480      	push	{r7}
 8000474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000476:	e7fe      	b.n	8000476 <HardFault_Handler+0x4>

08000478 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800047c:	e7fe      	b.n	800047c <MemManage_Handler+0x4>

0800047e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800047e:	b480      	push	{r7}
 8000480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000482:	e7fe      	b.n	8000482 <BusFault_Handler+0x4>

08000484 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000488:	e7fe      	b.n	8000488 <UsageFault_Handler+0x4>

0800048a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800048a:	b480      	push	{r7}
 800048c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800048e:	bf00      	nop
 8000490:	46bd      	mov	sp, r7
 8000492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000496:	4770      	bx	lr

08000498 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr

080004a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004a6:	b480      	push	{r7}
 80004a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004aa:	bf00      	nop
 80004ac:	46bd      	mov	sp, r7
 80004ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b2:	4770      	bx	lr

080004b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004b8:	f000 f884 	bl	80005c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004bc:	bf00      	nop
 80004be:	bd80      	pop	{r7, pc}

080004c0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <SystemInit+0x20>)
 80004c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80004ca:	4a05      	ldr	r2, [pc, #20]	; (80004e0 <SystemInit+0x20>)
 80004cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	e000ed00 	.word	0xe000ed00

080004e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800051c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80004e8:	f7ff ffea 	bl	80004c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004ec:	480c      	ldr	r0, [pc, #48]	; (8000520 <LoopForever+0x6>)
  ldr r1, =_edata
 80004ee:	490d      	ldr	r1, [pc, #52]	; (8000524 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004f0:	4a0d      	ldr	r2, [pc, #52]	; (8000528 <LoopForever+0xe>)
  movs r3, #0
 80004f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004f4:	e002      	b.n	80004fc <LoopCopyDataInit>

080004f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004fa:	3304      	adds	r3, #4

080004fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000500:	d3f9      	bcc.n	80004f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000502:	4a0a      	ldr	r2, [pc, #40]	; (800052c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000504:	4c0a      	ldr	r4, [pc, #40]	; (8000530 <LoopForever+0x16>)
  movs r3, #0
 8000506:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000508:	e001      	b.n	800050e <LoopFillZerobss>

0800050a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800050a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800050c:	3204      	adds	r2, #4

0800050e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800050e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000510:	d3fb      	bcc.n	800050a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000512:	f002 f90d 	bl	8002730 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000516:	f7ff fe57 	bl	80001c8 <main>

0800051a <LoopForever>:

LoopForever:
    b LoopForever
 800051a:	e7fe      	b.n	800051a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800051c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000520:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000524:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000528:	080027e0 	.word	0x080027e0
  ldr r2, =_sbss
 800052c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000530:	200000b4 	.word	0x200000b4

08000534 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000534:	e7fe      	b.n	8000534 <ADC1_2_IRQHandler>
	...

08000538 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800053c:	4b08      	ldr	r3, [pc, #32]	; (8000560 <HAL_Init+0x28>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a07      	ldr	r2, [pc, #28]	; (8000560 <HAL_Init+0x28>)
 8000542:	f043 0310 	orr.w	r3, r3, #16
 8000546:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000548:	2003      	movs	r0, #3
 800054a:	f000 f90d 	bl	8000768 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800054e:	2000      	movs	r0, #0
 8000550:	f000 f808 	bl	8000564 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000554:	f7ff ff22 	bl	800039c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000558:	2300      	movs	r3, #0
}
 800055a:	4618      	mov	r0, r3
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	40022000 	.word	0x40022000

08000564 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800056c:	4b12      	ldr	r3, [pc, #72]	; (80005b8 <HAL_InitTick+0x54>)
 800056e:	681a      	ldr	r2, [r3, #0]
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <HAL_InitTick+0x58>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	4619      	mov	r1, r3
 8000576:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800057a:	fbb3 f3f1 	udiv	r3, r3, r1
 800057e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000582:	4618      	mov	r0, r3
 8000584:	f000 f917 	bl	80007b6 <HAL_SYSTICK_Config>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800058e:	2301      	movs	r3, #1
 8000590:	e00e      	b.n	80005b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	2b0f      	cmp	r3, #15
 8000596:	d80a      	bhi.n	80005ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000598:	2200      	movs	r2, #0
 800059a:	6879      	ldr	r1, [r7, #4]
 800059c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005a0:	f000 f8ed 	bl	800077e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005a4:	4a06      	ldr	r2, [pc, #24]	; (80005c0 <HAL_InitTick+0x5c>)
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80005aa:	2300      	movs	r3, #0
 80005ac:	e000      	b.n	80005b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ae:	2301      	movs	r3, #1
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	20000000 	.word	0x20000000
 80005bc:	20000008 	.word	0x20000008
 80005c0:	20000004 	.word	0x20000004

080005c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <HAL_IncTick+0x20>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	461a      	mov	r2, r3
 80005ce:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <HAL_IncTick+0x24>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4413      	add	r3, r2
 80005d4:	4a04      	ldr	r2, [pc, #16]	; (80005e8 <HAL_IncTick+0x24>)
 80005d6:	6013      	str	r3, [r2, #0]
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	20000008 	.word	0x20000008
 80005e8:	200000b0 	.word	0x200000b0

080005ec <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  return uwTick;  
 80005f0:	4b03      	ldr	r3, [pc, #12]	; (8000600 <HAL_GetTick+0x14>)
 80005f2:	681b      	ldr	r3, [r3, #0]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	200000b0 	.word	0x200000b0

08000604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000604:	b480      	push	{r7}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	f003 0307 	and.w	r3, r3, #7
 8000612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000614:	4b0c      	ldr	r3, [pc, #48]	; (8000648 <__NVIC_SetPriorityGrouping+0x44>)
 8000616:	68db      	ldr	r3, [r3, #12]
 8000618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800061a:	68ba      	ldr	r2, [r7, #8]
 800061c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000620:	4013      	ands	r3, r2
 8000622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800062c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000634:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000636:	4a04      	ldr	r2, [pc, #16]	; (8000648 <__NVIC_SetPriorityGrouping+0x44>)
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	60d3      	str	r3, [r2, #12]
}
 800063c:	bf00      	nop
 800063e:	3714      	adds	r7, #20
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	e000ed00 	.word	0xe000ed00

0800064c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000650:	4b04      	ldr	r3, [pc, #16]	; (8000664 <__NVIC_GetPriorityGrouping+0x18>)
 8000652:	68db      	ldr	r3, [r3, #12]
 8000654:	0a1b      	lsrs	r3, r3, #8
 8000656:	f003 0307 	and.w	r3, r3, #7
}
 800065a:	4618      	mov	r0, r3
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr
 8000664:	e000ed00 	.word	0xe000ed00

08000668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	6039      	str	r1, [r7, #0]
 8000672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000678:	2b00      	cmp	r3, #0
 800067a:	db0a      	blt.n	8000692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	b2da      	uxtb	r2, r3
 8000680:	490c      	ldr	r1, [pc, #48]	; (80006b4 <__NVIC_SetPriority+0x4c>)
 8000682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000686:	0112      	lsls	r2, r2, #4
 8000688:	b2d2      	uxtb	r2, r2
 800068a:	440b      	add	r3, r1
 800068c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000690:	e00a      	b.n	80006a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	b2da      	uxtb	r2, r3
 8000696:	4908      	ldr	r1, [pc, #32]	; (80006b8 <__NVIC_SetPriority+0x50>)
 8000698:	79fb      	ldrb	r3, [r7, #7]
 800069a:	f003 030f 	and.w	r3, r3, #15
 800069e:	3b04      	subs	r3, #4
 80006a0:	0112      	lsls	r2, r2, #4
 80006a2:	b2d2      	uxtb	r2, r2
 80006a4:	440b      	add	r3, r1
 80006a6:	761a      	strb	r2, [r3, #24]
}
 80006a8:	bf00      	nop
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	e000e100 	.word	0xe000e100
 80006b8:	e000ed00 	.word	0xe000ed00

080006bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006bc:	b480      	push	{r7}
 80006be:	b089      	sub	sp, #36	; 0x24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	f003 0307 	and.w	r3, r3, #7
 80006ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d0:	69fb      	ldr	r3, [r7, #28]
 80006d2:	f1c3 0307 	rsb	r3, r3, #7
 80006d6:	2b04      	cmp	r3, #4
 80006d8:	bf28      	it	cs
 80006da:	2304      	movcs	r3, #4
 80006dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006de:	69fb      	ldr	r3, [r7, #28]
 80006e0:	3304      	adds	r3, #4
 80006e2:	2b06      	cmp	r3, #6
 80006e4:	d902      	bls.n	80006ec <NVIC_EncodePriority+0x30>
 80006e6:	69fb      	ldr	r3, [r7, #28]
 80006e8:	3b03      	subs	r3, #3
 80006ea:	e000      	b.n	80006ee <NVIC_EncodePriority+0x32>
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80006f4:	69bb      	ldr	r3, [r7, #24]
 80006f6:	fa02 f303 	lsl.w	r3, r2, r3
 80006fa:	43da      	mvns	r2, r3
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	401a      	ands	r2, r3
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000704:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	fa01 f303 	lsl.w	r3, r1, r3
 800070e:	43d9      	mvns	r1, r3
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000714:	4313      	orrs	r3, r2
         );
}
 8000716:	4618      	mov	r0, r3
 8000718:	3724      	adds	r7, #36	; 0x24
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
	...

08000724 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	3b01      	subs	r3, #1
 8000730:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000734:	d301      	bcc.n	800073a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000736:	2301      	movs	r3, #1
 8000738:	e00f      	b.n	800075a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800073a:	4a0a      	ldr	r2, [pc, #40]	; (8000764 <SysTick_Config+0x40>)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	3b01      	subs	r3, #1
 8000740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000742:	210f      	movs	r1, #15
 8000744:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000748:	f7ff ff8e 	bl	8000668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800074c:	4b05      	ldr	r3, [pc, #20]	; (8000764 <SysTick_Config+0x40>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000752:	4b04      	ldr	r3, [pc, #16]	; (8000764 <SysTick_Config+0x40>)
 8000754:	2207      	movs	r2, #7
 8000756:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000758:	2300      	movs	r3, #0
}
 800075a:	4618      	mov	r0, r3
 800075c:	3708      	adds	r7, #8
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	e000e010 	.word	0xe000e010

08000768 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000770:	6878      	ldr	r0, [r7, #4]
 8000772:	f7ff ff47 	bl	8000604 <__NVIC_SetPriorityGrouping>
}
 8000776:	bf00      	nop
 8000778:	3708      	adds	r7, #8
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}

0800077e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800077e:	b580      	push	{r7, lr}
 8000780:	b086      	sub	sp, #24
 8000782:	af00      	add	r7, sp, #0
 8000784:	4603      	mov	r3, r0
 8000786:	60b9      	str	r1, [r7, #8]
 8000788:	607a      	str	r2, [r7, #4]
 800078a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000790:	f7ff ff5c 	bl	800064c <__NVIC_GetPriorityGrouping>
 8000794:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	68b9      	ldr	r1, [r7, #8]
 800079a:	6978      	ldr	r0, [r7, #20]
 800079c:	f7ff ff8e 	bl	80006bc <NVIC_EncodePriority>
 80007a0:	4602      	mov	r2, r0
 80007a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007a6:	4611      	mov	r1, r2
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff ff5d 	bl	8000668 <__NVIC_SetPriority>
}
 80007ae:	bf00      	nop
 80007b0:	3718      	adds	r7, #24
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b082      	sub	sp, #8
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007be:	6878      	ldr	r0, [r7, #4]
 80007c0:	f7ff ffb0 	bl	8000724 <SysTick_Config>
 80007c4:	4603      	mov	r3, r0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
	...

080007d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b087      	sub	sp, #28
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007da:	2300      	movs	r3, #0
 80007dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007de:	e14e      	b.n	8000a7e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	2101      	movs	r1, #1
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	fa01 f303 	lsl.w	r3, r1, r3
 80007ec:	4013      	ands	r3, r2
 80007ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	f000 8140 	beq.w	8000a78 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	685b      	ldr	r3, [r3, #4]
 80007fc:	f003 0303 	and.w	r3, r3, #3
 8000800:	2b01      	cmp	r3, #1
 8000802:	d005      	beq.n	8000810 <HAL_GPIO_Init+0x40>
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	f003 0303 	and.w	r3, r3, #3
 800080c:	2b02      	cmp	r3, #2
 800080e:	d130      	bne.n	8000872 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	689b      	ldr	r3, [r3, #8]
 8000814:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	2203      	movs	r2, #3
 800081c:	fa02 f303 	lsl.w	r3, r2, r3
 8000820:	43db      	mvns	r3, r3
 8000822:	693a      	ldr	r2, [r7, #16]
 8000824:	4013      	ands	r3, r2
 8000826:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	68da      	ldr	r2, [r3, #12]
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	005b      	lsls	r3, r3, #1
 8000830:	fa02 f303 	lsl.w	r3, r2, r3
 8000834:	693a      	ldr	r2, [r7, #16]
 8000836:	4313      	orrs	r3, r2
 8000838:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	693a      	ldr	r2, [r7, #16]
 800083e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000846:	2201      	movs	r2, #1
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	fa02 f303 	lsl.w	r3, r2, r3
 800084e:	43db      	mvns	r3, r3
 8000850:	693a      	ldr	r2, [r7, #16]
 8000852:	4013      	ands	r3, r2
 8000854:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	091b      	lsrs	r3, r3, #4
 800085c:	f003 0201 	and.w	r2, r3, #1
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	693a      	ldr	r2, [r7, #16]
 8000868:	4313      	orrs	r3, r2
 800086a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	f003 0303 	and.w	r3, r3, #3
 800087a:	2b03      	cmp	r3, #3
 800087c:	d017      	beq.n	80008ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	68db      	ldr	r3, [r3, #12]
 8000882:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	2203      	movs	r2, #3
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	43db      	mvns	r3, r3
 8000890:	693a      	ldr	r2, [r7, #16]
 8000892:	4013      	ands	r3, r2
 8000894:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	689a      	ldr	r2, [r3, #8]
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	005b      	lsls	r3, r3, #1
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	693a      	ldr	r2, [r7, #16]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	693a      	ldr	r2, [r7, #16]
 80008ac:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	f003 0303 	and.w	r3, r3, #3
 80008b6:	2b02      	cmp	r3, #2
 80008b8:	d123      	bne.n	8000902 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	08da      	lsrs	r2, r3, #3
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	3208      	adds	r2, #8
 80008c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	f003 0307 	and.w	r3, r3, #7
 80008ce:	009b      	lsls	r3, r3, #2
 80008d0:	220f      	movs	r2, #15
 80008d2:	fa02 f303 	lsl.w	r3, r2, r3
 80008d6:	43db      	mvns	r3, r3
 80008d8:	693a      	ldr	r2, [r7, #16]
 80008da:	4013      	ands	r3, r2
 80008dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	691a      	ldr	r2, [r3, #16]
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	f003 0307 	and.w	r3, r3, #7
 80008e8:	009b      	lsls	r3, r3, #2
 80008ea:	fa02 f303 	lsl.w	r3, r2, r3
 80008ee:	693a      	ldr	r2, [r7, #16]
 80008f0:	4313      	orrs	r3, r2
 80008f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	08da      	lsrs	r2, r3, #3
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	3208      	adds	r2, #8
 80008fc:	6939      	ldr	r1, [r7, #16]
 80008fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	2203      	movs	r2, #3
 800090e:	fa02 f303 	lsl.w	r3, r2, r3
 8000912:	43db      	mvns	r3, r3
 8000914:	693a      	ldr	r2, [r7, #16]
 8000916:	4013      	ands	r3, r2
 8000918:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	f003 0203 	and.w	r2, r3, #3
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	fa02 f303 	lsl.w	r3, r2, r3
 800092a:	693a      	ldr	r2, [r7, #16]
 800092c:	4313      	orrs	r3, r2
 800092e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800093e:	2b00      	cmp	r3, #0
 8000940:	f000 809a 	beq.w	8000a78 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000944:	4b55      	ldr	r3, [pc, #340]	; (8000a9c <HAL_GPIO_Init+0x2cc>)
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	4a54      	ldr	r2, [pc, #336]	; (8000a9c <HAL_GPIO_Init+0x2cc>)
 800094a:	f043 0301 	orr.w	r3, r3, #1
 800094e:	6193      	str	r3, [r2, #24]
 8000950:	4b52      	ldr	r3, [pc, #328]	; (8000a9c <HAL_GPIO_Init+0x2cc>)
 8000952:	699b      	ldr	r3, [r3, #24]
 8000954:	f003 0301 	and.w	r3, r3, #1
 8000958:	60bb      	str	r3, [r7, #8]
 800095a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800095c:	4a50      	ldr	r2, [pc, #320]	; (8000aa0 <HAL_GPIO_Init+0x2d0>)
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	089b      	lsrs	r3, r3, #2
 8000962:	3302      	adds	r3, #2
 8000964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000968:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	f003 0303 	and.w	r3, r3, #3
 8000970:	009b      	lsls	r3, r3, #2
 8000972:	220f      	movs	r2, #15
 8000974:	fa02 f303 	lsl.w	r3, r2, r3
 8000978:	43db      	mvns	r3, r3
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	4013      	ands	r3, r2
 800097e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000986:	d013      	beq.n	80009b0 <HAL_GPIO_Init+0x1e0>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	4a46      	ldr	r2, [pc, #280]	; (8000aa4 <HAL_GPIO_Init+0x2d4>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d00d      	beq.n	80009ac <HAL_GPIO_Init+0x1dc>
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	4a45      	ldr	r2, [pc, #276]	; (8000aa8 <HAL_GPIO_Init+0x2d8>)
 8000994:	4293      	cmp	r3, r2
 8000996:	d007      	beq.n	80009a8 <HAL_GPIO_Init+0x1d8>
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4a44      	ldr	r2, [pc, #272]	; (8000aac <HAL_GPIO_Init+0x2dc>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d101      	bne.n	80009a4 <HAL_GPIO_Init+0x1d4>
 80009a0:	2303      	movs	r3, #3
 80009a2:	e006      	b.n	80009b2 <HAL_GPIO_Init+0x1e2>
 80009a4:	2305      	movs	r3, #5
 80009a6:	e004      	b.n	80009b2 <HAL_GPIO_Init+0x1e2>
 80009a8:	2302      	movs	r3, #2
 80009aa:	e002      	b.n	80009b2 <HAL_GPIO_Init+0x1e2>
 80009ac:	2301      	movs	r3, #1
 80009ae:	e000      	b.n	80009b2 <HAL_GPIO_Init+0x1e2>
 80009b0:	2300      	movs	r3, #0
 80009b2:	697a      	ldr	r2, [r7, #20]
 80009b4:	f002 0203 	and.w	r2, r2, #3
 80009b8:	0092      	lsls	r2, r2, #2
 80009ba:	4093      	lsls	r3, r2
 80009bc:	693a      	ldr	r2, [r7, #16]
 80009be:	4313      	orrs	r3, r2
 80009c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80009c2:	4937      	ldr	r1, [pc, #220]	; (8000aa0 <HAL_GPIO_Init+0x2d0>)
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	089b      	lsrs	r3, r3, #2
 80009c8:	3302      	adds	r3, #2
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80009d0:	4b37      	ldr	r3, [pc, #220]	; (8000ab0 <HAL_GPIO_Init+0x2e0>)
 80009d2:	689b      	ldr	r3, [r3, #8]
 80009d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	43db      	mvns	r3, r3
 80009da:	693a      	ldr	r2, [r7, #16]
 80009dc:	4013      	ands	r3, r2
 80009de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d003      	beq.n	80009f4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80009ec:	693a      	ldr	r2, [r7, #16]
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	4313      	orrs	r3, r2
 80009f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80009f4:	4a2e      	ldr	r2, [pc, #184]	; (8000ab0 <HAL_GPIO_Init+0x2e0>)
 80009f6:	693b      	ldr	r3, [r7, #16]
 80009f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80009fa:	4b2d      	ldr	r3, [pc, #180]	; (8000ab0 <HAL_GPIO_Init+0x2e0>)
 80009fc:	68db      	ldr	r3, [r3, #12]
 80009fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	43db      	mvns	r3, r3
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	4013      	ands	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d003      	beq.n	8000a1e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a1e:	4a24      	ldr	r2, [pc, #144]	; (8000ab0 <HAL_GPIO_Init+0x2e0>)
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000a24:	4b22      	ldr	r3, [pc, #136]	; (8000ab0 <HAL_GPIO_Init+0x2e0>)
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	43db      	mvns	r3, r3
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	4013      	ands	r3, r2
 8000a32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d003      	beq.n	8000a48 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000a40:	693a      	ldr	r2, [r7, #16]
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	4313      	orrs	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a48:	4a19      	ldr	r2, [pc, #100]	; (8000ab0 <HAL_GPIO_Init+0x2e0>)
 8000a4a:	693b      	ldr	r3, [r7, #16]
 8000a4c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a4e:	4b18      	ldr	r3, [pc, #96]	; (8000ab0 <HAL_GPIO_Init+0x2e0>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	43db      	mvns	r3, r3
 8000a58:	693a      	ldr	r2, [r7, #16]
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d003      	beq.n	8000a72 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	4313      	orrs	r3, r2
 8000a70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a72:	4a0f      	ldr	r2, [pc, #60]	; (8000ab0 <HAL_GPIO_Init+0x2e0>)
 8000a74:	693b      	ldr	r3, [r7, #16]
 8000a76:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	fa22 f303 	lsr.w	r3, r2, r3
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	f47f aea9 	bne.w	80007e0 <HAL_GPIO_Init+0x10>
  }
}
 8000a8e:	bf00      	nop
 8000a90:	bf00      	nop
 8000a92:	371c      	adds	r7, #28
 8000a94:	46bd      	mov	sp, r7
 8000a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9a:	4770      	bx	lr
 8000a9c:	40021000 	.word	0x40021000
 8000aa0:	40010000 	.word	0x40010000
 8000aa4:	48000400 	.word	0x48000400
 8000aa8:	48000800 	.word	0x48000800
 8000aac:	48000c00 	.word	0x48000c00
 8000ab0:	40010400 	.word	0x40010400

08000ab4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
 8000abc:	460b      	mov	r3, r1
 8000abe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	691a      	ldr	r2, [r3, #16]
 8000ac4:	887b      	ldrh	r3, [r7, #2]
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d002      	beq.n	8000ad2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000acc:	2301      	movs	r3, #1
 8000ace:	73fb      	strb	r3, [r7, #15]
 8000ad0:	e001      	b.n	8000ad6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3714      	adds	r7, #20
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr

08000ae4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
 8000aec:	460b      	mov	r3, r1
 8000aee:	807b      	strh	r3, [r7, #2]
 8000af0:	4613      	mov	r3, r2
 8000af2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000af4:	787b      	ldrb	r3, [r7, #1]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000afa:	887a      	ldrh	r2, [r7, #2]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b00:	e002      	b.n	8000b08 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b02:	887a      	ldrh	r2, [r7, #2]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b08:	bf00      	nop
 8000b0a:	370c      	adds	r7, #12
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr

08000b14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b20:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b24:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d102      	bne.n	8000b3a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000b34:	2301      	movs	r3, #1
 8000b36:	f001 b823 	b.w	8001b80 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b3e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	f000 817d 	beq.w	8000e4a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b50:	4bbc      	ldr	r3, [pc, #752]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f003 030c 	and.w	r3, r3, #12
 8000b58:	2b04      	cmp	r3, #4
 8000b5a:	d00c      	beq.n	8000b76 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b5c:	4bb9      	ldr	r3, [pc, #740]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	f003 030c 	and.w	r3, r3, #12
 8000b64:	2b08      	cmp	r3, #8
 8000b66:	d15c      	bne.n	8000c22 <HAL_RCC_OscConfig+0x10e>
 8000b68:	4bb6      	ldr	r3, [pc, #728]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b74:	d155      	bne.n	8000c22 <HAL_RCC_OscConfig+0x10e>
 8000b76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b7a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b7e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000b82:	fa93 f3a3 	rbit	r3, r3
 8000b86:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b8a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b8e:	fab3 f383 	clz	r3, r3
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	095b      	lsrs	r3, r3, #5
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	f043 0301 	orr.w	r3, r3, #1
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	d102      	bne.n	8000ba8 <HAL_RCC_OscConfig+0x94>
 8000ba2:	4ba8      	ldr	r3, [pc, #672]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	e015      	b.n	8000bd4 <HAL_RCC_OscConfig+0xc0>
 8000ba8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bac:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bb0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000bb4:	fa93 f3a3 	rbit	r3, r3
 8000bb8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000bbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bc0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000bc4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000bc8:	fa93 f3a3 	rbit	r3, r3
 8000bcc:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000bd0:	4b9c      	ldr	r3, [pc, #624]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bd4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000bd8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000bdc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000be0:	fa92 f2a2 	rbit	r2, r2
 8000be4:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000be8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b2d2      	uxtb	r2, r2
 8000bf2:	f042 0220 	orr.w	r2, r2, #32
 8000bf6:	b2d2      	uxtb	r2, r2
 8000bf8:	f002 021f 	and.w	r2, r2, #31
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	fa01 f202 	lsl.w	r2, r1, r2
 8000c02:	4013      	ands	r3, r2
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	f000 811f 	beq.w	8000e48 <HAL_RCC_OscConfig+0x334>
 8000c0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c0e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	f040 8116 	bne.w	8000e48 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	f000 bfaf 	b.w	8001b80 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c26:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c32:	d106      	bne.n	8000c42 <HAL_RCC_OscConfig+0x12e>
 8000c34:	4b83      	ldr	r3, [pc, #524]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a82      	ldr	r2, [pc, #520]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000c3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c3e:	6013      	str	r3, [r2, #0]
 8000c40:	e036      	b.n	8000cb0 <HAL_RCC_OscConfig+0x19c>
 8000c42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c46:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d10c      	bne.n	8000c6c <HAL_RCC_OscConfig+0x158>
 8000c52:	4b7c      	ldr	r3, [pc, #496]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a7b      	ldr	r2, [pc, #492]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000c58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c5c:	6013      	str	r3, [r2, #0]
 8000c5e:	4b79      	ldr	r3, [pc, #484]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a78      	ldr	r2, [pc, #480]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000c64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c68:	6013      	str	r3, [r2, #0]
 8000c6a:	e021      	b.n	8000cb0 <HAL_RCC_OscConfig+0x19c>
 8000c6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c70:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c7c:	d10c      	bne.n	8000c98 <HAL_RCC_OscConfig+0x184>
 8000c7e:	4b71      	ldr	r3, [pc, #452]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a70      	ldr	r2, [pc, #448]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000c84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c88:	6013      	str	r3, [r2, #0]
 8000c8a:	4b6e      	ldr	r3, [pc, #440]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a6d      	ldr	r2, [pc, #436]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c94:	6013      	str	r3, [r2, #0]
 8000c96:	e00b      	b.n	8000cb0 <HAL_RCC_OscConfig+0x19c>
 8000c98:	4b6a      	ldr	r3, [pc, #424]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a69      	ldr	r2, [pc, #420]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000c9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ca2:	6013      	str	r3, [r2, #0]
 8000ca4:	4b67      	ldr	r3, [pc, #412]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a66      	ldr	r2, [pc, #408]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000caa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cae:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000cb0:	4b64      	ldr	r3, [pc, #400]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cb4:	f023 020f 	bic.w	r2, r3, #15
 8000cb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cbc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	689b      	ldr	r3, [r3, #8]
 8000cc4:	495f      	ldr	r1, [pc, #380]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d059      	beq.n	8000d8e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cda:	f7ff fc87 	bl	80005ec <HAL_GetTick>
 8000cde:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ce2:	e00a      	b.n	8000cfa <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ce4:	f7ff fc82 	bl	80005ec <HAL_GetTick>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000cee:	1ad3      	subs	r3, r2, r3
 8000cf0:	2b64      	cmp	r3, #100	; 0x64
 8000cf2:	d902      	bls.n	8000cfa <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000cf4:	2303      	movs	r3, #3
 8000cf6:	f000 bf43 	b.w	8001b80 <HAL_RCC_OscConfig+0x106c>
 8000cfa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cfe:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d02:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000d06:	fa93 f3a3 	rbit	r3, r3
 8000d0a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000d0e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d12:	fab3 f383 	clz	r3, r3
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	095b      	lsrs	r3, r3, #5
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	f043 0301 	orr.w	r3, r3, #1
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d102      	bne.n	8000d2c <HAL_RCC_OscConfig+0x218>
 8000d26:	4b47      	ldr	r3, [pc, #284]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	e015      	b.n	8000d58 <HAL_RCC_OscConfig+0x244>
 8000d2c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d30:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d34:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000d38:	fa93 f3a3 	rbit	r3, r3
 8000d3c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000d40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d44:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000d48:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000d4c:	fa93 f3a3 	rbit	r3, r3
 8000d50:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000d54:	4b3b      	ldr	r3, [pc, #236]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d58:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d5c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000d60:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000d64:	fa92 f2a2 	rbit	r2, r2
 8000d68:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000d6c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000d70:	fab2 f282 	clz	r2, r2
 8000d74:	b2d2      	uxtb	r2, r2
 8000d76:	f042 0220 	orr.w	r2, r2, #32
 8000d7a:	b2d2      	uxtb	r2, r2
 8000d7c:	f002 021f 	and.w	r2, r2, #31
 8000d80:	2101      	movs	r1, #1
 8000d82:	fa01 f202 	lsl.w	r2, r1, r2
 8000d86:	4013      	ands	r3, r2
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d0ab      	beq.n	8000ce4 <HAL_RCC_OscConfig+0x1d0>
 8000d8c:	e05d      	b.n	8000e4a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d8e:	f7ff fc2d 	bl	80005ec <HAL_GetTick>
 8000d92:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d96:	e00a      	b.n	8000dae <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d98:	f7ff fc28 	bl	80005ec <HAL_GetTick>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000da2:	1ad3      	subs	r3, r2, r3
 8000da4:	2b64      	cmp	r3, #100	; 0x64
 8000da6:	d902      	bls.n	8000dae <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000da8:	2303      	movs	r3, #3
 8000daa:	f000 bee9 	b.w	8001b80 <HAL_RCC_OscConfig+0x106c>
 8000dae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000db2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000dba:	fa93 f3a3 	rbit	r3, r3
 8000dbe:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000dc2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dc6:	fab3 f383 	clz	r3, r3
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	095b      	lsrs	r3, r3, #5
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	f043 0301 	orr.w	r3, r3, #1
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d102      	bne.n	8000de0 <HAL_RCC_OscConfig+0x2cc>
 8000dda:	4b1a      	ldr	r3, [pc, #104]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	e015      	b.n	8000e0c <HAL_RCC_OscConfig+0x2f8>
 8000de0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000de4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000dec:	fa93 f3a3 	rbit	r3, r3
 8000df0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000df4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000df8:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000dfc:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000e00:	fa93 f3a3 	rbit	r3, r3
 8000e04:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000e08:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <HAL_RCC_OscConfig+0x330>)
 8000e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e0c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e10:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000e14:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000e18:	fa92 f2a2 	rbit	r2, r2
 8000e1c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000e20:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000e24:	fab2 f282 	clz	r2, r2
 8000e28:	b2d2      	uxtb	r2, r2
 8000e2a:	f042 0220 	orr.w	r2, r2, #32
 8000e2e:	b2d2      	uxtb	r2, r2
 8000e30:	f002 021f 	and.w	r2, r2, #31
 8000e34:	2101      	movs	r1, #1
 8000e36:	fa01 f202 	lsl.w	r2, r1, r2
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d1ab      	bne.n	8000d98 <HAL_RCC_OscConfig+0x284>
 8000e40:	e003      	b.n	8000e4a <HAL_RCC_OscConfig+0x336>
 8000e42:	bf00      	nop
 8000e44:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f003 0302 	and.w	r3, r3, #2
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	f000 817d 	beq.w	800115a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e60:	4ba6      	ldr	r3, [pc, #664]	; (80010fc <HAL_RCC_OscConfig+0x5e8>)
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f003 030c 	and.w	r3, r3, #12
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d00b      	beq.n	8000e84 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e6c:	4ba3      	ldr	r3, [pc, #652]	; (80010fc <HAL_RCC_OscConfig+0x5e8>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f003 030c 	and.w	r3, r3, #12
 8000e74:	2b08      	cmp	r3, #8
 8000e76:	d172      	bne.n	8000f5e <HAL_RCC_OscConfig+0x44a>
 8000e78:	4ba0      	ldr	r3, [pc, #640]	; (80010fc <HAL_RCC_OscConfig+0x5e8>)
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d16c      	bne.n	8000f5e <HAL_RCC_OscConfig+0x44a>
 8000e84:	2302      	movs	r3, #2
 8000e86:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e8a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000e8e:	fa93 f3a3 	rbit	r3, r3
 8000e92:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000e96:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e9a:	fab3 f383 	clz	r3, r3
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	095b      	lsrs	r3, r3, #5
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	f043 0301 	orr.w	r3, r3, #1
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d102      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x3a0>
 8000eae:	4b93      	ldr	r3, [pc, #588]	; (80010fc <HAL_RCC_OscConfig+0x5e8>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	e013      	b.n	8000edc <HAL_RCC_OscConfig+0x3c8>
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eba:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000ebe:	fa93 f3a3 	rbit	r3, r3
 8000ec2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000ecc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000ed0:	fa93 f3a3 	rbit	r3, r3
 8000ed4:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000ed8:	4b88      	ldr	r3, [pc, #544]	; (80010fc <HAL_RCC_OscConfig+0x5e8>)
 8000eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000edc:	2202      	movs	r2, #2
 8000ede:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000ee2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000ee6:	fa92 f2a2 	rbit	r2, r2
 8000eea:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000eee:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000ef2:	fab2 f282 	clz	r2, r2
 8000ef6:	b2d2      	uxtb	r2, r2
 8000ef8:	f042 0220 	orr.w	r2, r2, #32
 8000efc:	b2d2      	uxtb	r2, r2
 8000efe:	f002 021f 	and.w	r2, r2, #31
 8000f02:	2101      	movs	r1, #1
 8000f04:	fa01 f202 	lsl.w	r2, r1, r2
 8000f08:	4013      	ands	r3, r2
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d00a      	beq.n	8000f24 <HAL_RCC_OscConfig+0x410>
 8000f0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f12:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d002      	beq.n	8000f24 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	f000 be2e 	b.w	8001b80 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f24:	4b75      	ldr	r3, [pc, #468]	; (80010fc <HAL_RCC_OscConfig+0x5e8>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f30:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	695b      	ldr	r3, [r3, #20]
 8000f38:	21f8      	movs	r1, #248	; 0xf8
 8000f3a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f3e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000f42:	fa91 f1a1 	rbit	r1, r1
 8000f46:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000f4a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000f4e:	fab1 f181 	clz	r1, r1
 8000f52:	b2c9      	uxtb	r1, r1
 8000f54:	408b      	lsls	r3, r1
 8000f56:	4969      	ldr	r1, [pc, #420]	; (80010fc <HAL_RCC_OscConfig+0x5e8>)
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f5c:	e0fd      	b.n	800115a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	691b      	ldr	r3, [r3, #16]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	f000 8088 	beq.w	8001080 <HAL_RCC_OscConfig+0x56c>
 8000f70:	2301      	movs	r3, #1
 8000f72:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f76:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000f7a:	fa93 f3a3 	rbit	r3, r3
 8000f7e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000f82:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f86:	fab3 f383 	clz	r3, r3
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000f90:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	461a      	mov	r2, r3
 8000f98:	2301      	movs	r3, #1
 8000f9a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f9c:	f7ff fb26 	bl	80005ec <HAL_GetTick>
 8000fa0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fa4:	e00a      	b.n	8000fbc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fa6:	f7ff fb21 	bl	80005ec <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d902      	bls.n	8000fbc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	f000 bde2 	b.w	8001b80 <HAL_RCC_OscConfig+0x106c>
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fc2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000fc6:	fa93 f3a3 	rbit	r3, r3
 8000fca:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8000fce:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fd2:	fab3 f383 	clz	r3, r3
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	095b      	lsrs	r3, r3, #5
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d102      	bne.n	8000fec <HAL_RCC_OscConfig+0x4d8>
 8000fe6:	4b45      	ldr	r3, [pc, #276]	; (80010fc <HAL_RCC_OscConfig+0x5e8>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	e013      	b.n	8001014 <HAL_RCC_OscConfig+0x500>
 8000fec:	2302      	movs	r3, #2
 8000fee:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ff2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000ff6:	fa93 f3a3 	rbit	r3, r3
 8000ffa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000ffe:	2302      	movs	r3, #2
 8001000:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001004:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001008:	fa93 f3a3 	rbit	r3, r3
 800100c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001010:	4b3a      	ldr	r3, [pc, #232]	; (80010fc <HAL_RCC_OscConfig+0x5e8>)
 8001012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001014:	2202      	movs	r2, #2
 8001016:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800101a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800101e:	fa92 f2a2 	rbit	r2, r2
 8001022:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001026:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800102a:	fab2 f282 	clz	r2, r2
 800102e:	b2d2      	uxtb	r2, r2
 8001030:	f042 0220 	orr.w	r2, r2, #32
 8001034:	b2d2      	uxtb	r2, r2
 8001036:	f002 021f 	and.w	r2, r2, #31
 800103a:	2101      	movs	r1, #1
 800103c:	fa01 f202 	lsl.w	r2, r1, r2
 8001040:	4013      	ands	r3, r2
 8001042:	2b00      	cmp	r3, #0
 8001044:	d0af      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001046:	4b2d      	ldr	r3, [pc, #180]	; (80010fc <HAL_RCC_OscConfig+0x5e8>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800104e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001052:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	695b      	ldr	r3, [r3, #20]
 800105a:	21f8      	movs	r1, #248	; 0xf8
 800105c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001060:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001064:	fa91 f1a1 	rbit	r1, r1
 8001068:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800106c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001070:	fab1 f181 	clz	r1, r1
 8001074:	b2c9      	uxtb	r1, r1
 8001076:	408b      	lsls	r3, r1
 8001078:	4920      	ldr	r1, [pc, #128]	; (80010fc <HAL_RCC_OscConfig+0x5e8>)
 800107a:	4313      	orrs	r3, r2
 800107c:	600b      	str	r3, [r1, #0]
 800107e:	e06c      	b.n	800115a <HAL_RCC_OscConfig+0x646>
 8001080:	2301      	movs	r3, #1
 8001082:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001086:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800108a:	fa93 f3a3 	rbit	r3, r3
 800108e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001092:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001096:	fab3 f383 	clz	r3, r3
 800109a:	b2db      	uxtb	r3, r3
 800109c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	461a      	mov	r2, r3
 80010a8:	2300      	movs	r3, #0
 80010aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ac:	f7ff fa9e 	bl	80005ec <HAL_GetTick>
 80010b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010b4:	e00a      	b.n	80010cc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010b6:	f7ff fa99 	bl	80005ec <HAL_GetTick>
 80010ba:	4602      	mov	r2, r0
 80010bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	d902      	bls.n	80010cc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80010c6:	2303      	movs	r3, #3
 80010c8:	f000 bd5a 	b.w	8001b80 <HAL_RCC_OscConfig+0x106c>
 80010cc:	2302      	movs	r3, #2
 80010ce:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010d2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80010d6:	fa93 f3a3 	rbit	r3, r3
 80010da:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80010de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010e2:	fab3 f383 	clz	r3, r3
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	095b      	lsrs	r3, r3, #5
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d104      	bne.n	8001100 <HAL_RCC_OscConfig+0x5ec>
 80010f6:	4b01      	ldr	r3, [pc, #4]	; (80010fc <HAL_RCC_OscConfig+0x5e8>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	e015      	b.n	8001128 <HAL_RCC_OscConfig+0x614>
 80010fc:	40021000 	.word	0x40021000
 8001100:	2302      	movs	r3, #2
 8001102:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001106:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800110a:	fa93 f3a3 	rbit	r3, r3
 800110e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001112:	2302      	movs	r3, #2
 8001114:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001118:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800111c:	fa93 f3a3 	rbit	r3, r3
 8001120:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001124:	4bc8      	ldr	r3, [pc, #800]	; (8001448 <HAL_RCC_OscConfig+0x934>)
 8001126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001128:	2202      	movs	r2, #2
 800112a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800112e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001132:	fa92 f2a2 	rbit	r2, r2
 8001136:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800113a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800113e:	fab2 f282 	clz	r2, r2
 8001142:	b2d2      	uxtb	r2, r2
 8001144:	f042 0220 	orr.w	r2, r2, #32
 8001148:	b2d2      	uxtb	r2, r2
 800114a:	f002 021f 	and.w	r2, r2, #31
 800114e:	2101      	movs	r1, #1
 8001150:	fa01 f202 	lsl.w	r2, r1, r2
 8001154:	4013      	ands	r3, r2
 8001156:	2b00      	cmp	r3, #0
 8001158:	d1ad      	bne.n	80010b6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800115a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800115e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0308 	and.w	r3, r3, #8
 800116a:	2b00      	cmp	r3, #0
 800116c:	f000 8110 	beq.w	8001390 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001170:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001174:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d079      	beq.n	8001274 <HAL_RCC_OscConfig+0x760>
 8001180:	2301      	movs	r3, #1
 8001182:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001186:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800118a:	fa93 f3a3 	rbit	r3, r3
 800118e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001192:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001196:	fab3 f383 	clz	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	461a      	mov	r2, r3
 800119e:	4bab      	ldr	r3, [pc, #684]	; (800144c <HAL_RCC_OscConfig+0x938>)
 80011a0:	4413      	add	r3, r2
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	461a      	mov	r2, r3
 80011a6:	2301      	movs	r3, #1
 80011a8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011aa:	f7ff fa1f 	bl	80005ec <HAL_GetTick>
 80011ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011b2:	e00a      	b.n	80011ca <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011b4:	f7ff fa1a 	bl	80005ec <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	d902      	bls.n	80011ca <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80011c4:	2303      	movs	r3, #3
 80011c6:	f000 bcdb 	b.w	8001b80 <HAL_RCC_OscConfig+0x106c>
 80011ca:	2302      	movs	r3, #2
 80011cc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80011d4:	fa93 f3a3 	rbit	r3, r3
 80011d8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80011dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011e0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80011e4:	2202      	movs	r2, #2
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011ec:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	fa93 f2a3 	rbit	r2, r3
 80011f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001204:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001208:	2202      	movs	r2, #2
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001210:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	fa93 f2a3 	rbit	r2, r3
 800121a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800121e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001222:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001224:	4b88      	ldr	r3, [pc, #544]	; (8001448 <HAL_RCC_OscConfig+0x934>)
 8001226:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001228:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800122c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001230:	2102      	movs	r1, #2
 8001232:	6019      	str	r1, [r3, #0]
 8001234:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001238:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	fa93 f1a3 	rbit	r1, r3
 8001242:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001246:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800124a:	6019      	str	r1, [r3, #0]
  return result;
 800124c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001250:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	fab3 f383 	clz	r3, r3
 800125a:	b2db      	uxtb	r3, r3
 800125c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001260:	b2db      	uxtb	r3, r3
 8001262:	f003 031f 	and.w	r3, r3, #31
 8001266:	2101      	movs	r1, #1
 8001268:	fa01 f303 	lsl.w	r3, r1, r3
 800126c:	4013      	ands	r3, r2
 800126e:	2b00      	cmp	r3, #0
 8001270:	d0a0      	beq.n	80011b4 <HAL_RCC_OscConfig+0x6a0>
 8001272:	e08d      	b.n	8001390 <HAL_RCC_OscConfig+0x87c>
 8001274:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001278:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800127c:	2201      	movs	r2, #1
 800127e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001280:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001284:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	fa93 f2a3 	rbit	r2, r3
 800128e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001292:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001296:	601a      	str	r2, [r3, #0]
  return result;
 8001298:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800129c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80012a0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012a2:	fab3 f383 	clz	r3, r3
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	461a      	mov	r2, r3
 80012aa:	4b68      	ldr	r3, [pc, #416]	; (800144c <HAL_RCC_OscConfig+0x938>)
 80012ac:	4413      	add	r3, r2
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	461a      	mov	r2, r3
 80012b2:	2300      	movs	r3, #0
 80012b4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b6:	f7ff f999 	bl	80005ec <HAL_GetTick>
 80012ba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012be:	e00a      	b.n	80012d6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012c0:	f7ff f994 	bl	80005ec <HAL_GetTick>
 80012c4:	4602      	mov	r2, r0
 80012c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d902      	bls.n	80012d6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	f000 bc55 	b.w	8001b80 <HAL_RCC_OscConfig+0x106c>
 80012d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012da:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80012de:	2202      	movs	r2, #2
 80012e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012e6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	fa93 f2a3 	rbit	r2, r3
 80012f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012f4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80012f8:	601a      	str	r2, [r3, #0]
 80012fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012fe:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001302:	2202      	movs	r2, #2
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800130a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	fa93 f2a3 	rbit	r2, r3
 8001314:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001318:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001322:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001326:	2202      	movs	r2, #2
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800132e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	fa93 f2a3 	rbit	r2, r3
 8001338:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800133c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001340:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001342:	4b41      	ldr	r3, [pc, #260]	; (8001448 <HAL_RCC_OscConfig+0x934>)
 8001344:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001346:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800134a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800134e:	2102      	movs	r1, #2
 8001350:	6019      	str	r1, [r3, #0]
 8001352:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001356:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	fa93 f1a3 	rbit	r1, r3
 8001360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001364:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001368:	6019      	str	r1, [r3, #0]
  return result;
 800136a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800136e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	fab3 f383 	clz	r3, r3
 8001378:	b2db      	uxtb	r3, r3
 800137a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800137e:	b2db      	uxtb	r3, r3
 8001380:	f003 031f 	and.w	r3, r3, #31
 8001384:	2101      	movs	r1, #1
 8001386:	fa01 f303 	lsl.w	r3, r1, r3
 800138a:	4013      	ands	r3, r2
 800138c:	2b00      	cmp	r3, #0
 800138e:	d197      	bne.n	80012c0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001390:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001394:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0304 	and.w	r3, r3, #4
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	f000 81a1 	beq.w	80016e8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013a6:	2300      	movs	r3, #0
 80013a8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013ac:	4b26      	ldr	r3, [pc, #152]	; (8001448 <HAL_RCC_OscConfig+0x934>)
 80013ae:	69db      	ldr	r3, [r3, #28]
 80013b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d116      	bne.n	80013e6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013b8:	4b23      	ldr	r3, [pc, #140]	; (8001448 <HAL_RCC_OscConfig+0x934>)
 80013ba:	69db      	ldr	r3, [r3, #28]
 80013bc:	4a22      	ldr	r2, [pc, #136]	; (8001448 <HAL_RCC_OscConfig+0x934>)
 80013be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c2:	61d3      	str	r3, [r2, #28]
 80013c4:	4b20      	ldr	r3, [pc, #128]	; (8001448 <HAL_RCC_OscConfig+0x934>)
 80013c6:	69db      	ldr	r3, [r3, #28]
 80013c8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80013cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013d0:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013da:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80013de:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80013e0:	2301      	movs	r3, #1
 80013e2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e6:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <HAL_RCC_OscConfig+0x93c>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d11a      	bne.n	8001428 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013f2:	4b17      	ldr	r3, [pc, #92]	; (8001450 <HAL_RCC_OscConfig+0x93c>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a16      	ldr	r2, [pc, #88]	; (8001450 <HAL_RCC_OscConfig+0x93c>)
 80013f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013fc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013fe:	f7ff f8f5 	bl	80005ec <HAL_GetTick>
 8001402:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001406:	e009      	b.n	800141c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001408:	f7ff f8f0 	bl	80005ec <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	2b64      	cmp	r3, #100	; 0x64
 8001416:	d901      	bls.n	800141c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e3b1      	b.n	8001b80 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800141c:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <HAL_RCC_OscConfig+0x93c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0ef      	beq.n	8001408 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800142c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d10d      	bne.n	8001454 <HAL_RCC_OscConfig+0x940>
 8001438:	4b03      	ldr	r3, [pc, #12]	; (8001448 <HAL_RCC_OscConfig+0x934>)
 800143a:	6a1b      	ldr	r3, [r3, #32]
 800143c:	4a02      	ldr	r2, [pc, #8]	; (8001448 <HAL_RCC_OscConfig+0x934>)
 800143e:	f043 0301 	orr.w	r3, r3, #1
 8001442:	6213      	str	r3, [r2, #32]
 8001444:	e03c      	b.n	80014c0 <HAL_RCC_OscConfig+0x9ac>
 8001446:	bf00      	nop
 8001448:	40021000 	.word	0x40021000
 800144c:	10908120 	.word	0x10908120
 8001450:	40007000 	.word	0x40007000
 8001454:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001458:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d10c      	bne.n	800147e <HAL_RCC_OscConfig+0x96a>
 8001464:	4bc1      	ldr	r3, [pc, #772]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 8001466:	6a1b      	ldr	r3, [r3, #32]
 8001468:	4ac0      	ldr	r2, [pc, #768]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 800146a:	f023 0301 	bic.w	r3, r3, #1
 800146e:	6213      	str	r3, [r2, #32]
 8001470:	4bbe      	ldr	r3, [pc, #760]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	4abd      	ldr	r2, [pc, #756]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 8001476:	f023 0304 	bic.w	r3, r3, #4
 800147a:	6213      	str	r3, [r2, #32]
 800147c:	e020      	b.n	80014c0 <HAL_RCC_OscConfig+0x9ac>
 800147e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001482:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	68db      	ldr	r3, [r3, #12]
 800148a:	2b05      	cmp	r3, #5
 800148c:	d10c      	bne.n	80014a8 <HAL_RCC_OscConfig+0x994>
 800148e:	4bb7      	ldr	r3, [pc, #732]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 8001490:	6a1b      	ldr	r3, [r3, #32]
 8001492:	4ab6      	ldr	r2, [pc, #728]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 8001494:	f043 0304 	orr.w	r3, r3, #4
 8001498:	6213      	str	r3, [r2, #32]
 800149a:	4bb4      	ldr	r3, [pc, #720]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 800149c:	6a1b      	ldr	r3, [r3, #32]
 800149e:	4ab3      	ldr	r2, [pc, #716]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	6213      	str	r3, [r2, #32]
 80014a6:	e00b      	b.n	80014c0 <HAL_RCC_OscConfig+0x9ac>
 80014a8:	4bb0      	ldr	r3, [pc, #704]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 80014aa:	6a1b      	ldr	r3, [r3, #32]
 80014ac:	4aaf      	ldr	r2, [pc, #700]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 80014ae:	f023 0301 	bic.w	r3, r3, #1
 80014b2:	6213      	str	r3, [r2, #32]
 80014b4:	4bad      	ldr	r3, [pc, #692]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 80014b6:	6a1b      	ldr	r3, [r3, #32]
 80014b8:	4aac      	ldr	r2, [pc, #688]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 80014ba:	f023 0304 	bic.w	r3, r3, #4
 80014be:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	f000 8081 	beq.w	80015d4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d2:	f7ff f88b 	bl	80005ec <HAL_GetTick>
 80014d6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014da:	e00b      	b.n	80014f4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014dc:	f7ff f886 	bl	80005ec <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d901      	bls.n	80014f4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80014f0:	2303      	movs	r3, #3
 80014f2:	e345      	b.n	8001b80 <HAL_RCC_OscConfig+0x106c>
 80014f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014f8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80014fc:	2202      	movs	r2, #2
 80014fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001500:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001504:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	fa93 f2a3 	rbit	r2, r3
 800150e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001512:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800151c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001520:	2202      	movs	r2, #2
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001528:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	fa93 f2a3 	rbit	r2, r3
 8001532:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001536:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800153a:	601a      	str	r2, [r3, #0]
  return result;
 800153c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001540:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001544:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001546:	fab3 f383 	clz	r3, r3
 800154a:	b2db      	uxtb	r3, r3
 800154c:	095b      	lsrs	r3, r3, #5
 800154e:	b2db      	uxtb	r3, r3
 8001550:	f043 0302 	orr.w	r3, r3, #2
 8001554:	b2db      	uxtb	r3, r3
 8001556:	2b02      	cmp	r3, #2
 8001558:	d102      	bne.n	8001560 <HAL_RCC_OscConfig+0xa4c>
 800155a:	4b84      	ldr	r3, [pc, #528]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 800155c:	6a1b      	ldr	r3, [r3, #32]
 800155e:	e013      	b.n	8001588 <HAL_RCC_OscConfig+0xa74>
 8001560:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001564:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001568:	2202      	movs	r2, #2
 800156a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800156c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001570:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	fa93 f2a3 	rbit	r2, r3
 800157a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800157e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	4b79      	ldr	r3, [pc, #484]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 8001586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001588:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800158c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001590:	2102      	movs	r1, #2
 8001592:	6011      	str	r1, [r2, #0]
 8001594:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001598:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800159c:	6812      	ldr	r2, [r2, #0]
 800159e:	fa92 f1a2 	rbit	r1, r2
 80015a2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015a6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80015aa:	6011      	str	r1, [r2, #0]
  return result;
 80015ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015b0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80015b4:	6812      	ldr	r2, [r2, #0]
 80015b6:	fab2 f282 	clz	r2, r2
 80015ba:	b2d2      	uxtb	r2, r2
 80015bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015c0:	b2d2      	uxtb	r2, r2
 80015c2:	f002 021f 	and.w	r2, r2, #31
 80015c6:	2101      	movs	r1, #1
 80015c8:	fa01 f202 	lsl.w	r2, r1, r2
 80015cc:	4013      	ands	r3, r2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d084      	beq.n	80014dc <HAL_RCC_OscConfig+0x9c8>
 80015d2:	e07f      	b.n	80016d4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d4:	f7ff f80a 	bl	80005ec <HAL_GetTick>
 80015d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015dc:	e00b      	b.n	80015f6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015de:	f7ff f805 	bl	80005ec <HAL_GetTick>
 80015e2:	4602      	mov	r2, r0
 80015e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d901      	bls.n	80015f6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e2c4      	b.n	8001b80 <HAL_RCC_OscConfig+0x106c>
 80015f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015fa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80015fe:	2202      	movs	r2, #2
 8001600:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001602:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001606:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	fa93 f2a3 	rbit	r2, r3
 8001610:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001614:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800161e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001622:	2202      	movs	r2, #2
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800162a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	fa93 f2a3 	rbit	r2, r3
 8001634:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001638:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800163c:	601a      	str	r2, [r3, #0]
  return result;
 800163e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001642:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001646:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001648:	fab3 f383 	clz	r3, r3
 800164c:	b2db      	uxtb	r3, r3
 800164e:	095b      	lsrs	r3, r3, #5
 8001650:	b2db      	uxtb	r3, r3
 8001652:	f043 0302 	orr.w	r3, r3, #2
 8001656:	b2db      	uxtb	r3, r3
 8001658:	2b02      	cmp	r3, #2
 800165a:	d102      	bne.n	8001662 <HAL_RCC_OscConfig+0xb4e>
 800165c:	4b43      	ldr	r3, [pc, #268]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 800165e:	6a1b      	ldr	r3, [r3, #32]
 8001660:	e013      	b.n	800168a <HAL_RCC_OscConfig+0xb76>
 8001662:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001666:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800166a:	2202      	movs	r2, #2
 800166c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800166e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001672:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	fa93 f2a3 	rbit	r2, r3
 800167c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001680:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	4b39      	ldr	r3, [pc, #228]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 8001688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800168e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001692:	2102      	movs	r1, #2
 8001694:	6011      	str	r1, [r2, #0]
 8001696:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800169a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800169e:	6812      	ldr	r2, [r2, #0]
 80016a0:	fa92 f1a2 	rbit	r1, r2
 80016a4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80016a8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80016ac:	6011      	str	r1, [r2, #0]
  return result;
 80016ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80016b2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80016b6:	6812      	ldr	r2, [r2, #0]
 80016b8:	fab2 f282 	clz	r2, r2
 80016bc:	b2d2      	uxtb	r2, r2
 80016be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016c2:	b2d2      	uxtb	r2, r2
 80016c4:	f002 021f 	and.w	r2, r2, #31
 80016c8:	2101      	movs	r1, #1
 80016ca:	fa01 f202 	lsl.w	r2, r1, r2
 80016ce:	4013      	ands	r3, r2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d184      	bne.n	80015de <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016d4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d105      	bne.n	80016e8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016dc:	4b23      	ldr	r3, [pc, #140]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 80016de:	69db      	ldr	r3, [r3, #28]
 80016e0:	4a22      	ldr	r2, [pc, #136]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 80016e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016e6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016ec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	69db      	ldr	r3, [r3, #28]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	f000 8242 	beq.w	8001b7e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016fa:	4b1c      	ldr	r3, [pc, #112]	; (800176c <HAL_RCC_OscConfig+0xc58>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	f003 030c 	and.w	r3, r3, #12
 8001702:	2b08      	cmp	r3, #8
 8001704:	f000 8213 	beq.w	8001b2e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001708:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800170c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	69db      	ldr	r3, [r3, #28]
 8001714:	2b02      	cmp	r3, #2
 8001716:	f040 8162 	bne.w	80019de <HAL_RCC_OscConfig+0xeca>
 800171a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800171e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001722:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001726:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001728:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800172c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	fa93 f2a3 	rbit	r2, r3
 8001736:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800173a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800173e:	601a      	str	r2, [r3, #0]
  return result;
 8001740:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001744:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001748:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800174a:	fab3 f383 	clz	r3, r3
 800174e:	b2db      	uxtb	r3, r3
 8001750:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001754:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	461a      	mov	r2, r3
 800175c:	2300      	movs	r3, #0
 800175e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001760:	f7fe ff44 	bl	80005ec <HAL_GetTick>
 8001764:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001768:	e00c      	b.n	8001784 <HAL_RCC_OscConfig+0xc70>
 800176a:	bf00      	nop
 800176c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001770:	f7fe ff3c 	bl	80005ec <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	2b02      	cmp	r3, #2
 800177e:	d901      	bls.n	8001784 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e1fd      	b.n	8001b80 <HAL_RCC_OscConfig+0x106c>
 8001784:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001788:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800178c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001790:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001792:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001796:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	fa93 f2a3 	rbit	r2, r3
 80017a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017a4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80017a8:	601a      	str	r2, [r3, #0]
  return result;
 80017aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ae:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80017b2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017b4:	fab3 f383 	clz	r3, r3
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	095b      	lsrs	r3, r3, #5
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d102      	bne.n	80017ce <HAL_RCC_OscConfig+0xcba>
 80017c8:	4bb0      	ldr	r3, [pc, #704]	; (8001a8c <HAL_RCC_OscConfig+0xf78>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	e027      	b.n	800181e <HAL_RCC_OscConfig+0xd0a>
 80017ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017d2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80017d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017e0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	fa93 f2a3 	rbit	r2, r3
 80017ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ee:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017f8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80017fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001806:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	fa93 f2a3 	rbit	r2, r3
 8001810:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001814:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001818:	601a      	str	r2, [r3, #0]
 800181a:	4b9c      	ldr	r3, [pc, #624]	; (8001a8c <HAL_RCC_OscConfig+0xf78>)
 800181c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001822:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001826:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800182a:	6011      	str	r1, [r2, #0]
 800182c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001830:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001834:	6812      	ldr	r2, [r2, #0]
 8001836:	fa92 f1a2 	rbit	r1, r2
 800183a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800183e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001842:	6011      	str	r1, [r2, #0]
  return result;
 8001844:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001848:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800184c:	6812      	ldr	r2, [r2, #0]
 800184e:	fab2 f282 	clz	r2, r2
 8001852:	b2d2      	uxtb	r2, r2
 8001854:	f042 0220 	orr.w	r2, r2, #32
 8001858:	b2d2      	uxtb	r2, r2
 800185a:	f002 021f 	and.w	r2, r2, #31
 800185e:	2101      	movs	r1, #1
 8001860:	fa01 f202 	lsl.w	r2, r1, r2
 8001864:	4013      	ands	r3, r2
 8001866:	2b00      	cmp	r3, #0
 8001868:	d182      	bne.n	8001770 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800186a:	4b88      	ldr	r3, [pc, #544]	; (8001a8c <HAL_RCC_OscConfig+0xf78>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001872:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001876:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800187e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001882:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6a1b      	ldr	r3, [r3, #32]
 800188a:	430b      	orrs	r3, r1
 800188c:	497f      	ldr	r1, [pc, #508]	; (8001a8c <HAL_RCC_OscConfig+0xf78>)
 800188e:	4313      	orrs	r3, r2
 8001890:	604b      	str	r3, [r1, #4]
 8001892:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001896:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800189a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800189e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	fa93 f2a3 	rbit	r2, r3
 80018ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018b2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80018b6:	601a      	str	r2, [r3, #0]
  return result;
 80018b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018bc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80018c0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018c2:	fab3 f383 	clz	r3, r3
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	461a      	mov	r2, r3
 80018d4:	2301      	movs	r3, #1
 80018d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d8:	f7fe fe88 	bl	80005ec <HAL_GetTick>
 80018dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018e0:	e009      	b.n	80018f6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018e2:	f7fe fe83 	bl	80005ec <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e144      	b.n	8001b80 <HAL_RCC_OscConfig+0x106c>
 80018f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018fa:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80018fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001902:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001904:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001908:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	fa93 f2a3 	rbit	r2, r3
 8001912:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001916:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800191a:	601a      	str	r2, [r3, #0]
  return result;
 800191c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001920:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001924:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001926:	fab3 f383 	clz	r3, r3
 800192a:	b2db      	uxtb	r3, r3
 800192c:	095b      	lsrs	r3, r3, #5
 800192e:	b2db      	uxtb	r3, r3
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b01      	cmp	r3, #1
 8001938:	d102      	bne.n	8001940 <HAL_RCC_OscConfig+0xe2c>
 800193a:	4b54      	ldr	r3, [pc, #336]	; (8001a8c <HAL_RCC_OscConfig+0xf78>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	e027      	b.n	8001990 <HAL_RCC_OscConfig+0xe7c>
 8001940:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001944:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001948:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800194c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001952:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	fa93 f2a3 	rbit	r2, r3
 800195c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001960:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800196a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800196e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001978:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	fa93 f2a3 	rbit	r2, r3
 8001982:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001986:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	4b3f      	ldr	r3, [pc, #252]	; (8001a8c <HAL_RCC_OscConfig+0xf78>)
 800198e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001990:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001994:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001998:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800199c:	6011      	str	r1, [r2, #0]
 800199e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019a2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80019a6:	6812      	ldr	r2, [r2, #0]
 80019a8:	fa92 f1a2 	rbit	r1, r2
 80019ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019b0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80019b4:	6011      	str	r1, [r2, #0]
  return result;
 80019b6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019ba:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80019be:	6812      	ldr	r2, [r2, #0]
 80019c0:	fab2 f282 	clz	r2, r2
 80019c4:	b2d2      	uxtb	r2, r2
 80019c6:	f042 0220 	orr.w	r2, r2, #32
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	f002 021f 	and.w	r2, r2, #31
 80019d0:	2101      	movs	r1, #1
 80019d2:	fa01 f202 	lsl.w	r2, r1, r2
 80019d6:	4013      	ands	r3, r2
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d082      	beq.n	80018e2 <HAL_RCC_OscConfig+0xdce>
 80019dc:	e0cf      	b.n	8001b7e <HAL_RCC_OscConfig+0x106a>
 80019de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e2:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80019e6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80019ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f0:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	fa93 f2a3 	rbit	r2, r3
 80019fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019fe:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001a02:	601a      	str	r2, [r3, #0]
  return result;
 8001a04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a08:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001a0c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a0e:	fab3 f383 	clz	r3, r3
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a18:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	461a      	mov	r2, r3
 8001a20:	2300      	movs	r3, #0
 8001a22:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a24:	f7fe fde2 	bl	80005ec <HAL_GetTick>
 8001a28:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a2c:	e009      	b.n	8001a42 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a2e:	f7fe fddd 	bl	80005ec <HAL_GetTick>
 8001a32:	4602      	mov	r2, r0
 8001a34:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e09e      	b.n	8001b80 <HAL_RCC_OscConfig+0x106c>
 8001a42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a46:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001a4a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a54:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	fa93 f2a3 	rbit	r2, r3
 8001a5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a62:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001a66:	601a      	str	r2, [r3, #0]
  return result;
 8001a68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a6c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001a70:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a72:	fab3 f383 	clz	r3, r3
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	095b      	lsrs	r3, r3, #5
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d104      	bne.n	8001a90 <HAL_RCC_OscConfig+0xf7c>
 8001a86:	4b01      	ldr	r3, [pc, #4]	; (8001a8c <HAL_RCC_OscConfig+0xf78>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	e029      	b.n	8001ae0 <HAL_RCC_OscConfig+0xfcc>
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a94:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001a98:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aa2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	fa93 f2a3 	rbit	r2, r3
 8001aac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ab0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aba:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001abe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ac8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	fa93 f2a3 	rbit	r2, r3
 8001ad2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ad6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	4b2b      	ldr	r3, [pc, #172]	; (8001b8c <HAL_RCC_OscConfig+0x1078>)
 8001ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ae4:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001ae8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001aec:	6011      	str	r1, [r2, #0]
 8001aee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001af2:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	fa92 f1a2 	rbit	r1, r2
 8001afc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b00:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001b04:	6011      	str	r1, [r2, #0]
  return result;
 8001b06:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b0a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001b0e:	6812      	ldr	r2, [r2, #0]
 8001b10:	fab2 f282 	clz	r2, r2
 8001b14:	b2d2      	uxtb	r2, r2
 8001b16:	f042 0220 	orr.w	r2, r2, #32
 8001b1a:	b2d2      	uxtb	r2, r2
 8001b1c:	f002 021f 	and.w	r2, r2, #31
 8001b20:	2101      	movs	r1, #1
 8001b22:	fa01 f202 	lsl.w	r2, r1, r2
 8001b26:	4013      	ands	r3, r2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d180      	bne.n	8001a2e <HAL_RCC_OscConfig+0xf1a>
 8001b2c:	e027      	b.n	8001b7e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b32:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	69db      	ldr	r3, [r3, #28]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d101      	bne.n	8001b42 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e01e      	b.n	8001b80 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b42:	4b12      	ldr	r3, [pc, #72]	; (8001b8c <HAL_RCC_OscConfig+0x1078>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b4a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b4e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b56:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6a1b      	ldr	r3, [r3, #32]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d10b      	bne.n	8001b7a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001b62:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b66:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b6e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d001      	beq.n	8001b7e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e000      	b.n	8001b80 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40021000 	.word	0x40021000

08001b90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b09e      	sub	sp, #120	; 0x78
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d101      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e162      	b.n	8001e6e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ba8:	4b90      	ldr	r3, [pc, #576]	; (8001dec <HAL_RCC_ClockConfig+0x25c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d910      	bls.n	8001bd8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bb6:	4b8d      	ldr	r3, [pc, #564]	; (8001dec <HAL_RCC_ClockConfig+0x25c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f023 0207 	bic.w	r2, r3, #7
 8001bbe:	498b      	ldr	r1, [pc, #556]	; (8001dec <HAL_RCC_ClockConfig+0x25c>)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bc6:	4b89      	ldr	r3, [pc, #548]	; (8001dec <HAL_RCC_ClockConfig+0x25c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	683a      	ldr	r2, [r7, #0]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d001      	beq.n	8001bd8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e14a      	b.n	8001e6e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0302 	and.w	r3, r3, #2
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d008      	beq.n	8001bf6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001be4:	4b82      	ldr	r3, [pc, #520]	; (8001df0 <HAL_RCC_ClockConfig+0x260>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	497f      	ldr	r1, [pc, #508]	; (8001df0 <HAL_RCC_ClockConfig+0x260>)
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	f000 80dc 	beq.w	8001dbc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d13c      	bne.n	8001c86 <HAL_RCC_ClockConfig+0xf6>
 8001c0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c10:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c14:	fa93 f3a3 	rbit	r3, r3
 8001c18:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001c1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1c:	fab3 f383 	clz	r3, r3
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	095b      	lsrs	r3, r3, #5
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	f043 0301 	orr.w	r3, r3, #1
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d102      	bne.n	8001c36 <HAL_RCC_ClockConfig+0xa6>
 8001c30:	4b6f      	ldr	r3, [pc, #444]	; (8001df0 <HAL_RCC_ClockConfig+0x260>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	e00f      	b.n	8001c56 <HAL_RCC_ClockConfig+0xc6>
 8001c36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c3a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c3e:	fa93 f3a3 	rbit	r3, r3
 8001c42:	667b      	str	r3, [r7, #100]	; 0x64
 8001c44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c48:	663b      	str	r3, [r7, #96]	; 0x60
 8001c4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c4c:	fa93 f3a3 	rbit	r3, r3
 8001c50:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c52:	4b67      	ldr	r3, [pc, #412]	; (8001df0 <HAL_RCC_ClockConfig+0x260>)
 8001c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c56:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c5a:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c5c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c5e:	fa92 f2a2 	rbit	r2, r2
 8001c62:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001c64:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001c66:	fab2 f282 	clz	r2, r2
 8001c6a:	b2d2      	uxtb	r2, r2
 8001c6c:	f042 0220 	orr.w	r2, r2, #32
 8001c70:	b2d2      	uxtb	r2, r2
 8001c72:	f002 021f 	and.w	r2, r2, #31
 8001c76:	2101      	movs	r1, #1
 8001c78:	fa01 f202 	lsl.w	r2, r1, r2
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d17b      	bne.n	8001d7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e0f3      	b.n	8001e6e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d13c      	bne.n	8001d08 <HAL_RCC_ClockConfig+0x178>
 8001c8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c92:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c96:	fa93 f3a3 	rbit	r3, r3
 8001c9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c9e:	fab3 f383 	clz	r3, r3
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	095b      	lsrs	r3, r3, #5
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d102      	bne.n	8001cb8 <HAL_RCC_ClockConfig+0x128>
 8001cb2:	4b4f      	ldr	r3, [pc, #316]	; (8001df0 <HAL_RCC_ClockConfig+0x260>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	e00f      	b.n	8001cd8 <HAL_RCC_ClockConfig+0x148>
 8001cb8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cbc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001cc0:	fa93 f3a3 	rbit	r3, r3
 8001cc4:	647b      	str	r3, [r7, #68]	; 0x44
 8001cc6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cca:	643b      	str	r3, [r7, #64]	; 0x40
 8001ccc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cce:	fa93 f3a3 	rbit	r3, r3
 8001cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cd4:	4b46      	ldr	r3, [pc, #280]	; (8001df0 <HAL_RCC_ClockConfig+0x260>)
 8001cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cdc:	63ba      	str	r2, [r7, #56]	; 0x38
 8001cde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ce0:	fa92 f2a2 	rbit	r2, r2
 8001ce4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001ce6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ce8:	fab2 f282 	clz	r2, r2
 8001cec:	b2d2      	uxtb	r2, r2
 8001cee:	f042 0220 	orr.w	r2, r2, #32
 8001cf2:	b2d2      	uxtb	r2, r2
 8001cf4:	f002 021f 	and.w	r2, r2, #31
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	fa01 f202 	lsl.w	r2, r1, r2
 8001cfe:	4013      	ands	r3, r2
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d13a      	bne.n	8001d7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e0b2      	b.n	8001e6e <HAL_RCC_ClockConfig+0x2de>
 8001d08:	2302      	movs	r3, #2
 8001d0a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d0e:	fa93 f3a3 	rbit	r3, r3
 8001d12:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001d14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d16:	fab3 f383 	clz	r3, r3
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	095b      	lsrs	r3, r3, #5
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d102      	bne.n	8001d30 <HAL_RCC_ClockConfig+0x1a0>
 8001d2a:	4b31      	ldr	r3, [pc, #196]	; (8001df0 <HAL_RCC_ClockConfig+0x260>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	e00d      	b.n	8001d4c <HAL_RCC_ClockConfig+0x1bc>
 8001d30:	2302      	movs	r3, #2
 8001d32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d36:	fa93 f3a3 	rbit	r3, r3
 8001d3a:	627b      	str	r3, [r7, #36]	; 0x24
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	623b      	str	r3, [r7, #32]
 8001d40:	6a3b      	ldr	r3, [r7, #32]
 8001d42:	fa93 f3a3 	rbit	r3, r3
 8001d46:	61fb      	str	r3, [r7, #28]
 8001d48:	4b29      	ldr	r3, [pc, #164]	; (8001df0 <HAL_RCC_ClockConfig+0x260>)
 8001d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4c:	2202      	movs	r2, #2
 8001d4e:	61ba      	str	r2, [r7, #24]
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	fa92 f2a2 	rbit	r2, r2
 8001d56:	617a      	str	r2, [r7, #20]
  return result;
 8001d58:	697a      	ldr	r2, [r7, #20]
 8001d5a:	fab2 f282 	clz	r2, r2
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	f042 0220 	orr.w	r2, r2, #32
 8001d64:	b2d2      	uxtb	r2, r2
 8001d66:	f002 021f 	and.w	r2, r2, #31
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d70:	4013      	ands	r3, r2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d101      	bne.n	8001d7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e079      	b.n	8001e6e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d7a:	4b1d      	ldr	r3, [pc, #116]	; (8001df0 <HAL_RCC_ClockConfig+0x260>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f023 0203 	bic.w	r2, r3, #3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	491a      	ldr	r1, [pc, #104]	; (8001df0 <HAL_RCC_ClockConfig+0x260>)
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d8c:	f7fe fc2e 	bl	80005ec <HAL_GetTick>
 8001d90:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d92:	e00a      	b.n	8001daa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d94:	f7fe fc2a 	bl	80005ec <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d901      	bls.n	8001daa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001da6:	2303      	movs	r3, #3
 8001da8:	e061      	b.n	8001e6e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001daa:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <HAL_RCC_ClockConfig+0x260>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f003 020c 	and.w	r2, r3, #12
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d1eb      	bne.n	8001d94 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dbc:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <HAL_RCC_ClockConfig+0x25c>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0307 	and.w	r3, r3, #7
 8001dc4:	683a      	ldr	r2, [r7, #0]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d214      	bcs.n	8001df4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dca:	4b08      	ldr	r3, [pc, #32]	; (8001dec <HAL_RCC_ClockConfig+0x25c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f023 0207 	bic.w	r2, r3, #7
 8001dd2:	4906      	ldr	r1, [pc, #24]	; (8001dec <HAL_RCC_ClockConfig+0x25c>)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dda:	4b04      	ldr	r3, [pc, #16]	; (8001dec <HAL_RCC_ClockConfig+0x25c>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	683a      	ldr	r2, [r7, #0]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d005      	beq.n	8001df4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e040      	b.n	8001e6e <HAL_RCC_ClockConfig+0x2de>
 8001dec:	40022000 	.word	0x40022000
 8001df0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0304 	and.w	r3, r3, #4
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d008      	beq.n	8001e12 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e00:	4b1d      	ldr	r3, [pc, #116]	; (8001e78 <HAL_RCC_ClockConfig+0x2e8>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	491a      	ldr	r1, [pc, #104]	; (8001e78 <HAL_RCC_ClockConfig+0x2e8>)
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0308 	and.w	r3, r3, #8
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d009      	beq.n	8001e32 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e1e:	4b16      	ldr	r3, [pc, #88]	; (8001e78 <HAL_RCC_ClockConfig+0x2e8>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	4912      	ldr	r1, [pc, #72]	; (8001e78 <HAL_RCC_ClockConfig+0x2e8>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001e32:	f000 f829 	bl	8001e88 <HAL_RCC_GetSysClockFreq>
 8001e36:	4601      	mov	r1, r0
 8001e38:	4b0f      	ldr	r3, [pc, #60]	; (8001e78 <HAL_RCC_ClockConfig+0x2e8>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e40:	22f0      	movs	r2, #240	; 0xf0
 8001e42:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	fa92 f2a2 	rbit	r2, r2
 8001e4a:	60fa      	str	r2, [r7, #12]
  return result;
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	fab2 f282 	clz	r2, r2
 8001e52:	b2d2      	uxtb	r2, r2
 8001e54:	40d3      	lsrs	r3, r2
 8001e56:	4a09      	ldr	r2, [pc, #36]	; (8001e7c <HAL_RCC_ClockConfig+0x2ec>)
 8001e58:	5cd3      	ldrb	r3, [r2, r3]
 8001e5a:	fa21 f303 	lsr.w	r3, r1, r3
 8001e5e:	4a08      	ldr	r2, [pc, #32]	; (8001e80 <HAL_RCC_ClockConfig+0x2f0>)
 8001e60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001e62:	4b08      	ldr	r3, [pc, #32]	; (8001e84 <HAL_RCC_ClockConfig+0x2f4>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7fe fb7c 	bl	8000564 <HAL_InitTick>
  
  return HAL_OK;
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3778      	adds	r7, #120	; 0x78
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	080027a0 	.word	0x080027a0
 8001e80:	20000000 	.word	0x20000000
 8001e84:	20000004 	.word	0x20000004

08001e88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b08b      	sub	sp, #44	; 0x2c
 8001e8c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61fb      	str	r3, [r7, #28]
 8001e92:	2300      	movs	r3, #0
 8001e94:	61bb      	str	r3, [r7, #24]
 8001e96:	2300      	movs	r3, #0
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001ea2:	4b29      	ldr	r3, [pc, #164]	; (8001f48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	f003 030c 	and.w	r3, r3, #12
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	d002      	beq.n	8001eb8 <HAL_RCC_GetSysClockFreq+0x30>
 8001eb2:	2b08      	cmp	r3, #8
 8001eb4:	d003      	beq.n	8001ebe <HAL_RCC_GetSysClockFreq+0x36>
 8001eb6:	e03c      	b.n	8001f32 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001eb8:	4b24      	ldr	r3, [pc, #144]	; (8001f4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001eba:	623b      	str	r3, [r7, #32]
      break;
 8001ebc:	e03c      	b.n	8001f38 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001ec4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001ec8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	fa92 f2a2 	rbit	r2, r2
 8001ed0:	607a      	str	r2, [r7, #4]
  return result;
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	fab2 f282 	clz	r2, r2
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	40d3      	lsrs	r3, r2
 8001edc:	4a1c      	ldr	r2, [pc, #112]	; (8001f50 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ede:	5cd3      	ldrb	r3, [r2, r3]
 8001ee0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001ee2:	4b19      	ldr	r3, [pc, #100]	; (8001f48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee6:	f003 030f 	and.w	r3, r3, #15
 8001eea:	220f      	movs	r2, #15
 8001eec:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	fa92 f2a2 	rbit	r2, r2
 8001ef4:	60fa      	str	r2, [r7, #12]
  return result;
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	fab2 f282 	clz	r2, r2
 8001efc:	b2d2      	uxtb	r2, r2
 8001efe:	40d3      	lsrs	r3, r2
 8001f00:	4a14      	ldr	r2, [pc, #80]	; (8001f54 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001f02:	5cd3      	ldrb	r3, [r2, r3]
 8001f04:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d008      	beq.n	8001f22 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f10:	4a0e      	ldr	r2, [pc, #56]	; (8001f4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	fb02 f303 	mul.w	r3, r2, r3
 8001f1e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f20:	e004      	b.n	8001f2c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	4a0c      	ldr	r2, [pc, #48]	; (8001f58 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f26:	fb02 f303 	mul.w	r3, r2, r3
 8001f2a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2e:	623b      	str	r3, [r7, #32]
      break;
 8001f30:	e002      	b.n	8001f38 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f32:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f34:	623b      	str	r3, [r7, #32]
      break;
 8001f36:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f38:	6a3b      	ldr	r3, [r7, #32]
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	372c      	adds	r7, #44	; 0x2c
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	007a1200 	.word	0x007a1200
 8001f50:	080027b8 	.word	0x080027b8
 8001f54:	080027c8 	.word	0x080027c8
 8001f58:	003d0900 	.word	0x003d0900

08001f5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f60:	4b03      	ldr	r3, [pc, #12]	; (8001f70 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f62:	681b      	ldr	r3, [r3, #0]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	20000000 	.word	0x20000000

08001f74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001f7a:	f7ff ffef 	bl	8001f5c <HAL_RCC_GetHCLKFreq>
 8001f7e:	4601      	mov	r1, r0
 8001f80:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f88:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001f8c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	fa92 f2a2 	rbit	r2, r2
 8001f94:	603a      	str	r2, [r7, #0]
  return result;
 8001f96:	683a      	ldr	r2, [r7, #0]
 8001f98:	fab2 f282 	clz	r2, r2
 8001f9c:	b2d2      	uxtb	r2, r2
 8001f9e:	40d3      	lsrs	r3, r2
 8001fa0:	4a04      	ldr	r2, [pc, #16]	; (8001fb4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001fa2:	5cd3      	ldrb	r3, [r2, r3]
 8001fa4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	080027b0 	.word	0x080027b0

08001fb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001fbe:	f7ff ffcd 	bl	8001f5c <HAL_RCC_GetHCLKFreq>
 8001fc2:	4601      	mov	r1, r0
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001fcc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001fd0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	fa92 f2a2 	rbit	r2, r2
 8001fd8:	603a      	str	r2, [r7, #0]
  return result;
 8001fda:	683a      	ldr	r2, [r7, #0]
 8001fdc:	fab2 f282 	clz	r2, r2
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	40d3      	lsrs	r3, r2
 8001fe4:	4a04      	ldr	r2, [pc, #16]	; (8001ff8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001fe6:	5cd3      	ldrb	r3, [r2, r3]
 8001fe8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001fec:	4618      	mov	r0, r3
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	080027b0 	.word	0x080027b0

08001ffc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d101      	bne.n	800200e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e040      	b.n	8002090 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002012:	2b00      	cmp	r3, #0
 8002014:	d106      	bne.n	8002024 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7fe f9e0 	bl	80003e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2224      	movs	r2, #36	; 0x24
 8002028:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f022 0201 	bic.w	r2, r2, #1
 8002038:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f000 f82c 	bl	8002098 <UART_SetConfig>
 8002040:	4603      	mov	r3, r0
 8002042:	2b01      	cmp	r3, #1
 8002044:	d101      	bne.n	800204a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e022      	b.n	8002090 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800204e:	2b00      	cmp	r3, #0
 8002050:	d002      	beq.n	8002058 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f956 	bl	8002304 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	685a      	ldr	r2, [r3, #4]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002066:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002076:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f042 0201 	orr.w	r2, r2, #1
 8002086:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f000 f9dd 	bl	8002448 <UART_CheckIdleState>
 800208e:	4603      	mov	r3, r0
}
 8002090:	4618      	mov	r0, r3
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b088      	sub	sp, #32
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80020a0:	2300      	movs	r3, #0
 80020a2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	689a      	ldr	r2, [r3, #8]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	691b      	ldr	r3, [r3, #16]
 80020ac:	431a      	orrs	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	431a      	orrs	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	69db      	ldr	r3, [r3, #28]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	4b8a      	ldr	r3, [pc, #552]	; (80022ec <UART_SetConfig+0x254>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	6812      	ldr	r2, [r2, #0]
 80020ca:	6979      	ldr	r1, [r7, #20]
 80020cc:	430b      	orrs	r3, r1
 80020ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	68da      	ldr	r2, [r3, #12]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	430a      	orrs	r2, r1
 80020e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	697a      	ldr	r2, [r7, #20]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	697a      	ldr	r2, [r7, #20]
 8002106:	430a      	orrs	r2, r1
 8002108:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a78      	ldr	r2, [pc, #480]	; (80022f0 <UART_SetConfig+0x258>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d120      	bne.n	8002156 <UART_SetConfig+0xbe>
 8002114:	4b77      	ldr	r3, [pc, #476]	; (80022f4 <UART_SetConfig+0x25c>)
 8002116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002118:	f003 0303 	and.w	r3, r3, #3
 800211c:	2b03      	cmp	r3, #3
 800211e:	d817      	bhi.n	8002150 <UART_SetConfig+0xb8>
 8002120:	a201      	add	r2, pc, #4	; (adr r2, 8002128 <UART_SetConfig+0x90>)
 8002122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002126:	bf00      	nop
 8002128:	08002139 	.word	0x08002139
 800212c:	08002145 	.word	0x08002145
 8002130:	0800214b 	.word	0x0800214b
 8002134:	0800213f 	.word	0x0800213f
 8002138:	2300      	movs	r3, #0
 800213a:	77fb      	strb	r3, [r7, #31]
 800213c:	e01d      	b.n	800217a <UART_SetConfig+0xe2>
 800213e:	2302      	movs	r3, #2
 8002140:	77fb      	strb	r3, [r7, #31]
 8002142:	e01a      	b.n	800217a <UART_SetConfig+0xe2>
 8002144:	2304      	movs	r3, #4
 8002146:	77fb      	strb	r3, [r7, #31]
 8002148:	e017      	b.n	800217a <UART_SetConfig+0xe2>
 800214a:	2308      	movs	r3, #8
 800214c:	77fb      	strb	r3, [r7, #31]
 800214e:	e014      	b.n	800217a <UART_SetConfig+0xe2>
 8002150:	2310      	movs	r3, #16
 8002152:	77fb      	strb	r3, [r7, #31]
 8002154:	e011      	b.n	800217a <UART_SetConfig+0xe2>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a67      	ldr	r2, [pc, #412]	; (80022f8 <UART_SetConfig+0x260>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d102      	bne.n	8002166 <UART_SetConfig+0xce>
 8002160:	2300      	movs	r3, #0
 8002162:	77fb      	strb	r3, [r7, #31]
 8002164:	e009      	b.n	800217a <UART_SetConfig+0xe2>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a64      	ldr	r2, [pc, #400]	; (80022fc <UART_SetConfig+0x264>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d102      	bne.n	8002176 <UART_SetConfig+0xde>
 8002170:	2300      	movs	r3, #0
 8002172:	77fb      	strb	r3, [r7, #31]
 8002174:	e001      	b.n	800217a <UART_SetConfig+0xe2>
 8002176:	2310      	movs	r3, #16
 8002178:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	69db      	ldr	r3, [r3, #28]
 800217e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002182:	d15a      	bne.n	800223a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8002184:	7ffb      	ldrb	r3, [r7, #31]
 8002186:	2b08      	cmp	r3, #8
 8002188:	d827      	bhi.n	80021da <UART_SetConfig+0x142>
 800218a:	a201      	add	r2, pc, #4	; (adr r2, 8002190 <UART_SetConfig+0xf8>)
 800218c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002190:	080021b5 	.word	0x080021b5
 8002194:	080021bd 	.word	0x080021bd
 8002198:	080021c5 	.word	0x080021c5
 800219c:	080021db 	.word	0x080021db
 80021a0:	080021cb 	.word	0x080021cb
 80021a4:	080021db 	.word	0x080021db
 80021a8:	080021db 	.word	0x080021db
 80021ac:	080021db 	.word	0x080021db
 80021b0:	080021d3 	.word	0x080021d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80021b4:	f7ff fede 	bl	8001f74 <HAL_RCC_GetPCLK1Freq>
 80021b8:	61b8      	str	r0, [r7, #24]
        break;
 80021ba:	e013      	b.n	80021e4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80021bc:	f7ff fefc 	bl	8001fb8 <HAL_RCC_GetPCLK2Freq>
 80021c0:	61b8      	str	r0, [r7, #24]
        break;
 80021c2:	e00f      	b.n	80021e4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80021c4:	4b4e      	ldr	r3, [pc, #312]	; (8002300 <UART_SetConfig+0x268>)
 80021c6:	61bb      	str	r3, [r7, #24]
        break;
 80021c8:	e00c      	b.n	80021e4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80021ca:	f7ff fe5d 	bl	8001e88 <HAL_RCC_GetSysClockFreq>
 80021ce:	61b8      	str	r0, [r7, #24]
        break;
 80021d0:	e008      	b.n	80021e4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80021d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021d6:	61bb      	str	r3, [r7, #24]
        break;
 80021d8:	e004      	b.n	80021e4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80021da:	2300      	movs	r3, #0
 80021dc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	77bb      	strb	r3, [r7, #30]
        break;
 80021e2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d074      	beq.n	80022d4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	005a      	lsls	r2, r3, #1
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	085b      	lsrs	r3, r3, #1
 80021f4:	441a      	add	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80021fe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	2b0f      	cmp	r3, #15
 8002204:	d916      	bls.n	8002234 <UART_SetConfig+0x19c>
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800220c:	d212      	bcs.n	8002234 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	b29b      	uxth	r3, r3
 8002212:	f023 030f 	bic.w	r3, r3, #15
 8002216:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	085b      	lsrs	r3, r3, #1
 800221c:	b29b      	uxth	r3, r3
 800221e:	f003 0307 	and.w	r3, r3, #7
 8002222:	b29a      	uxth	r2, r3
 8002224:	89fb      	ldrh	r3, [r7, #14]
 8002226:	4313      	orrs	r3, r2
 8002228:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	89fa      	ldrh	r2, [r7, #14]
 8002230:	60da      	str	r2, [r3, #12]
 8002232:	e04f      	b.n	80022d4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	77bb      	strb	r3, [r7, #30]
 8002238:	e04c      	b.n	80022d4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800223a:	7ffb      	ldrb	r3, [r7, #31]
 800223c:	2b08      	cmp	r3, #8
 800223e:	d828      	bhi.n	8002292 <UART_SetConfig+0x1fa>
 8002240:	a201      	add	r2, pc, #4	; (adr r2, 8002248 <UART_SetConfig+0x1b0>)
 8002242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002246:	bf00      	nop
 8002248:	0800226d 	.word	0x0800226d
 800224c:	08002275 	.word	0x08002275
 8002250:	0800227d 	.word	0x0800227d
 8002254:	08002293 	.word	0x08002293
 8002258:	08002283 	.word	0x08002283
 800225c:	08002293 	.word	0x08002293
 8002260:	08002293 	.word	0x08002293
 8002264:	08002293 	.word	0x08002293
 8002268:	0800228b 	.word	0x0800228b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800226c:	f7ff fe82 	bl	8001f74 <HAL_RCC_GetPCLK1Freq>
 8002270:	61b8      	str	r0, [r7, #24]
        break;
 8002272:	e013      	b.n	800229c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002274:	f7ff fea0 	bl	8001fb8 <HAL_RCC_GetPCLK2Freq>
 8002278:	61b8      	str	r0, [r7, #24]
        break;
 800227a:	e00f      	b.n	800229c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800227c:	4b20      	ldr	r3, [pc, #128]	; (8002300 <UART_SetConfig+0x268>)
 800227e:	61bb      	str	r3, [r7, #24]
        break;
 8002280:	e00c      	b.n	800229c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002282:	f7ff fe01 	bl	8001e88 <HAL_RCC_GetSysClockFreq>
 8002286:	61b8      	str	r0, [r7, #24]
        break;
 8002288:	e008      	b.n	800229c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800228a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800228e:	61bb      	str	r3, [r7, #24]
        break;
 8002290:	e004      	b.n	800229c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002292:	2300      	movs	r3, #0
 8002294:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	77bb      	strb	r3, [r7, #30]
        break;
 800229a:	bf00      	nop
    }

    if (pclk != 0U)
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d018      	beq.n	80022d4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	085a      	lsrs	r2, r3, #1
 80022a8:	69bb      	ldr	r3, [r7, #24]
 80022aa:	441a      	add	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	2b0f      	cmp	r3, #15
 80022ba:	d909      	bls.n	80022d0 <UART_SetConfig+0x238>
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022c2:	d205      	bcs.n	80022d0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	60da      	str	r2, [r3, #12]
 80022ce:	e001      	b.n	80022d4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80022e0:	7fbb      	ldrb	r3, [r7, #30]
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3720      	adds	r7, #32
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	efff69f3 	.word	0xefff69f3
 80022f0:	40013800 	.word	0x40013800
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40004400 	.word	0x40004400
 80022fc:	40004800 	.word	0x40004800
 8002300:	007a1200 	.word	0x007a1200

08002304 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002310:	f003 0301 	and.w	r3, r3, #1
 8002314:	2b00      	cmp	r3, #0
 8002316:	d00a      	beq.n	800232e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	430a      	orrs	r2, r1
 800232c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d00a      	beq.n	8002350 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	430a      	orrs	r2, r1
 800234e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	2b00      	cmp	r3, #0
 800235a:	d00a      	beq.n	8002372 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	430a      	orrs	r2, r1
 8002370:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002376:	f003 0308 	and.w	r3, r3, #8
 800237a:	2b00      	cmp	r3, #0
 800237c:	d00a      	beq.n	8002394 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	430a      	orrs	r2, r1
 8002392:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002398:	f003 0310 	and.w	r3, r3, #16
 800239c:	2b00      	cmp	r3, #0
 800239e:	d00a      	beq.n	80023b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ba:	f003 0320 	and.w	r3, r3, #32
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d00a      	beq.n	80023d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	430a      	orrs	r2, r1
 80023d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d01a      	beq.n	800241a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002402:	d10a      	bne.n	800241a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	430a      	orrs	r2, r1
 8002418:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00a      	beq.n	800243c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	605a      	str	r2, [r3, #4]
  }
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b098      	sub	sp, #96	; 0x60
 800244c:	af02      	add	r7, sp, #8
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002458:	f7fe f8c8 	bl	80005ec <HAL_GetTick>
 800245c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0308 	and.w	r3, r3, #8
 8002468:	2b08      	cmp	r3, #8
 800246a:	d12e      	bne.n	80024ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800246c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002470:	9300      	str	r3, [sp, #0]
 8002472:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002474:	2200      	movs	r2, #0
 8002476:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f000 f88c 	bl	8002598 <UART_WaitOnFlagUntilTimeout>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d021      	beq.n	80024ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800248c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800248e:	e853 3f00 	ldrex	r3, [r3]
 8002492:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002496:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800249a:	653b      	str	r3, [r7, #80]	; 0x50
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	461a      	mov	r2, r3
 80024a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80024a4:	647b      	str	r3, [r7, #68]	; 0x44
 80024a6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024a8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80024aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80024ac:	e841 2300 	strex	r3, r2, [r1]
 80024b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80024b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d1e6      	bne.n	8002486 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2220      	movs	r2, #32
 80024bc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e062      	b.n	8002590 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0304 	and.w	r3, r3, #4
 80024d4:	2b04      	cmp	r3, #4
 80024d6:	d149      	bne.n	800256c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80024dc:	9300      	str	r3, [sp, #0]
 80024de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80024e0:	2200      	movs	r2, #0
 80024e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 f856 	bl	8002598 <UART_WaitOnFlagUntilTimeout>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d03c      	beq.n	800256c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fa:	e853 3f00 	ldrex	r3, [r3]
 80024fe:	623b      	str	r3, [r7, #32]
   return(result);
 8002500:	6a3b      	ldr	r3, [r7, #32]
 8002502:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002506:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	461a      	mov	r2, r3
 800250e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002510:	633b      	str	r3, [r7, #48]	; 0x30
 8002512:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002514:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002516:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002518:	e841 2300 	strex	r3, r2, [r1]
 800251c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800251e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002520:	2b00      	cmp	r3, #0
 8002522:	d1e6      	bne.n	80024f2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	3308      	adds	r3, #8
 800252a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	e853 3f00 	ldrex	r3, [r3]
 8002532:	60fb      	str	r3, [r7, #12]
   return(result);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f023 0301 	bic.w	r3, r3, #1
 800253a:	64bb      	str	r3, [r7, #72]	; 0x48
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	3308      	adds	r3, #8
 8002542:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002544:	61fa      	str	r2, [r7, #28]
 8002546:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002548:	69b9      	ldr	r1, [r7, #24]
 800254a:	69fa      	ldr	r2, [r7, #28]
 800254c:	e841 2300 	strex	r3, r2, [r1]
 8002550:	617b      	str	r3, [r7, #20]
   return(result);
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d1e5      	bne.n	8002524 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2220      	movs	r2, #32
 800255c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e011      	b.n	8002590 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2220      	movs	r2, #32
 8002570:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2220      	movs	r2, #32
 8002576:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	3758      	adds	r7, #88	; 0x58
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	603b      	str	r3, [r7, #0]
 80025a4:	4613      	mov	r3, r2
 80025a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025a8:	e049      	b.n	800263e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025b0:	d045      	beq.n	800263e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025b2:	f7fe f81b 	bl	80005ec <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d302      	bcc.n	80025c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80025c2:	69bb      	ldr	r3, [r7, #24]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d101      	bne.n	80025cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e048      	b.n	800265e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0304 	and.w	r3, r3, #4
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d031      	beq.n	800263e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	69db      	ldr	r3, [r3, #28]
 80025e0:	f003 0308 	and.w	r3, r3, #8
 80025e4:	2b08      	cmp	r3, #8
 80025e6:	d110      	bne.n	800260a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2208      	movs	r2, #8
 80025ee:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 f838 	bl	8002666 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2208      	movs	r2, #8
 80025fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e029      	b.n	800265e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	69db      	ldr	r3, [r3, #28]
 8002610:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002614:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002618:	d111      	bne.n	800263e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002622:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 f81e 	bl	8002666 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2220      	movs	r2, #32
 800262e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e00f      	b.n	800265e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	69da      	ldr	r2, [r3, #28]
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	4013      	ands	r3, r2
 8002648:	68ba      	ldr	r2, [r7, #8]
 800264a:	429a      	cmp	r2, r3
 800264c:	bf0c      	ite	eq
 800264e:	2301      	moveq	r3, #1
 8002650:	2300      	movne	r3, #0
 8002652:	b2db      	uxtb	r3, r3
 8002654:	461a      	mov	r2, r3
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	429a      	cmp	r2, r3
 800265a:	d0a6      	beq.n	80025aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002666:	b480      	push	{r7}
 8002668:	b095      	sub	sp, #84	; 0x54
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002674:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002676:	e853 3f00 	ldrex	r3, [r3]
 800267a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800267c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800267e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002682:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	461a      	mov	r2, r3
 800268a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800268c:	643b      	str	r3, [r7, #64]	; 0x40
 800268e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002690:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002692:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002694:	e841 2300 	strex	r3, r2, [r1]
 8002698:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800269a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800269c:	2b00      	cmp	r3, #0
 800269e:	d1e6      	bne.n	800266e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	3308      	adds	r3, #8
 80026a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026a8:	6a3b      	ldr	r3, [r7, #32]
 80026aa:	e853 3f00 	ldrex	r3, [r3]
 80026ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	f023 0301 	bic.w	r3, r3, #1
 80026b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	3308      	adds	r3, #8
 80026be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80026c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80026c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80026c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026c8:	e841 2300 	strex	r3, r2, [r1]
 80026cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80026ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1e5      	bne.n	80026a0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d118      	bne.n	800270e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	e853 3f00 	ldrex	r3, [r3]
 80026e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	f023 0310 	bic.w	r3, r3, #16
 80026f0:	647b      	str	r3, [r7, #68]	; 0x44
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	461a      	mov	r2, r3
 80026f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026fa:	61bb      	str	r3, [r7, #24]
 80026fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026fe:	6979      	ldr	r1, [r7, #20]
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	e841 2300 	strex	r3, r2, [r1]
 8002706:	613b      	str	r3, [r7, #16]
   return(result);
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1e6      	bne.n	80026dc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2220      	movs	r2, #32
 8002712:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002722:	bf00      	nop
 8002724:	3754      	adds	r7, #84	; 0x54
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
	...

08002730 <__libc_init_array>:
 8002730:	b570      	push	{r4, r5, r6, lr}
 8002732:	4d0d      	ldr	r5, [pc, #52]	; (8002768 <__libc_init_array+0x38>)
 8002734:	4c0d      	ldr	r4, [pc, #52]	; (800276c <__libc_init_array+0x3c>)
 8002736:	1b64      	subs	r4, r4, r5
 8002738:	10a4      	asrs	r4, r4, #2
 800273a:	2600      	movs	r6, #0
 800273c:	42a6      	cmp	r6, r4
 800273e:	d109      	bne.n	8002754 <__libc_init_array+0x24>
 8002740:	4d0b      	ldr	r5, [pc, #44]	; (8002770 <__libc_init_array+0x40>)
 8002742:	4c0c      	ldr	r4, [pc, #48]	; (8002774 <__libc_init_array+0x44>)
 8002744:	f000 f820 	bl	8002788 <_init>
 8002748:	1b64      	subs	r4, r4, r5
 800274a:	10a4      	asrs	r4, r4, #2
 800274c:	2600      	movs	r6, #0
 800274e:	42a6      	cmp	r6, r4
 8002750:	d105      	bne.n	800275e <__libc_init_array+0x2e>
 8002752:	bd70      	pop	{r4, r5, r6, pc}
 8002754:	f855 3b04 	ldr.w	r3, [r5], #4
 8002758:	4798      	blx	r3
 800275a:	3601      	adds	r6, #1
 800275c:	e7ee      	b.n	800273c <__libc_init_array+0xc>
 800275e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002762:	4798      	blx	r3
 8002764:	3601      	adds	r6, #1
 8002766:	e7f2      	b.n	800274e <__libc_init_array+0x1e>
 8002768:	080027d8 	.word	0x080027d8
 800276c:	080027d8 	.word	0x080027d8
 8002770:	080027d8 	.word	0x080027d8
 8002774:	080027dc 	.word	0x080027dc

08002778 <memset>:
 8002778:	4402      	add	r2, r0
 800277a:	4603      	mov	r3, r0
 800277c:	4293      	cmp	r3, r2
 800277e:	d100      	bne.n	8002782 <memset+0xa>
 8002780:	4770      	bx	lr
 8002782:	f803 1b01 	strb.w	r1, [r3], #1
 8002786:	e7f9      	b.n	800277c <memset+0x4>

08002788 <_init>:
 8002788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800278a:	bf00      	nop
 800278c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800278e:	bc08      	pop	{r3}
 8002790:	469e      	mov	lr, r3
 8002792:	4770      	bx	lr

08002794 <_fini>:
 8002794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002796:	bf00      	nop
 8002798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800279a:	bc08      	pop	{r3}
 800279c:	469e      	mov	lr, r3
 800279e:	4770      	bx	lr
