{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 15:08:24 2017 " "Info: Processing started: Mon Jun 12 15:08:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off time_shower_vhdl -c time_shower_vhdl " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off time_shower_vhdl -c time_shower_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 40 56 224 56 "clk" "" } { 32 224 312 48 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register led_shower:inst\|74163:inst\|f74163:sub\|34 register led_shower:inst\|74163:inst\|f74163:sub\|111 200.36 MHz 4.991 ns Internal " "Info: Clock \"clk\" has Internal fmax of 200.36 MHz between source register \"led_shower:inst\|74163:inst\|f74163:sub\|34\" and destination register \"led_shower:inst\|74163:inst\|f74163:sub\|111\" (period= 4.991 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.282 ns + Longest register register " "Info: + Longest register to register delay is 4.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_shower:inst\|74163:inst\|f74163:sub\|34 1 REG LC_X12_Y7_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N5; Fanout = 10; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_shower:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.740 ns) 2.054 ns led_shower:inst\|7408:inst6\|4~1 2 COMB LC_X11_Y7_N2 2 " "Info: 2: + IC(1.314 ns) + CELL(0.740 ns) = 2.054 ns; Loc. = LC_X11_Y7_N2; Fanout = 2; COMB Node = 'led_shower:inst\|7408:inst6\|4~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { led_shower:inst|74163:inst|f74163:sub|34 led_shower:inst|7408:inst6|4~1 } "NODE_NAME" } } { "7408.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(1.061 ns) 4.282 ns led_shower:inst\|74163:inst\|f74163:sub\|111 3 REG LC_X12_Y7_N6 9 " "Info: 3: + IC(1.167 ns) + CELL(1.061 ns) = 4.282 ns; Loc. = LC_X12_Y7_N6; Fanout = 9; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|111'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { led_shower:inst|7408:inst6|4~1 led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.801 ns ( 42.06 % ) " "Info: Total cell delay = 1.801 ns ( 42.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.481 ns ( 57.94 % ) " "Info: Total interconnect delay = 2.481 ns ( 57.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { led_shower:inst|74163:inst|f74163:sub|34 led_shower:inst|7408:inst6|4~1 led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.282 ns" { led_shower:inst|74163:inst|f74163:sub|34 {} led_shower:inst|7408:inst6|4~1 {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 1.314ns 1.167ns } { 0.000ns 0.740ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 40 56 224 56 "clk" "" } { 32 224 312 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns led_shower:inst\|74163:inst\|f74163:sub\|111 2 REG LC_X12_Y7_N6 9 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N6; Fanout = 9; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|111'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 40 56 224 56 "clk" "" } { 32 224 312 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns led_shower:inst\|74163:inst\|f74163:sub\|34 2 REG LC_X12_Y7_N5 10 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N5; Fanout = 10; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk led_shower:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { led_shower:inst|74163:inst|f74163:sub|34 led_shower:inst|7408:inst6|4~1 led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.282 ns" { led_shower:inst|74163:inst|f74163:sub|34 {} led_shower:inst|7408:inst6|4~1 {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 1.314ns 1.167ns } { 0.000ns 0.740ns 1.061ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[2\] led_shower:inst\|74163:inst\|f74163:sub\|111 17.524 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[2\]\" through register \"led_shower:inst\|74163:inst\|f74163:sub\|111\" is 17.524 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 40 56 224 56 "clk" "" } { 32 224 312 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns led_shower:inst\|74163:inst\|f74163:sub\|111 2 REG LC_X12_Y7_N6 9 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N6; Fanout = 9; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|111'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.467 ns + Longest register pin " "Info: + Longest register to pin delay is 13.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_shower:inst\|74163:inst\|f74163:sub\|111 1 REG LC_X12_Y7_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N6; Fanout = 9; REG Node = 'led_shower:inst\|74163:inst\|f74163:sub\|111'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.914 ns) 1.967 ns led_shower:inst\|74138:inst2\|15~0 2 COMB LC_X12_Y7_N9 5 " "Info: 2: + IC(1.053 ns) + CELL(0.914 ns) = 1.967 ns; Loc. = LC_X12_Y7_N9; Fanout = 5; COMB Node = 'led_shower:inst\|74138:inst2\|15~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { led_shower:inst|74163:inst|f74163:sub|111 led_shower:inst|74138:inst2|15~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.740 ns) 4.506 ns led_shower:inst\|B~0 3 COMB LC_X9_Y7_N1 1 " "Info: 3: + IC(1.799 ns) + CELL(0.740 ns) = 4.506 ns; Loc. = LC_X9_Y7_N1; Fanout = 1; COMB Node = 'led_shower:inst\|B~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { led_shower:inst|74138:inst2|15~0 led_shower:inst|B~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.740 ns) 5.957 ns led_shower:inst\|B~3 4 COMB LC_X9_Y7_N8 7 " "Info: 4: + IC(0.711 ns) + CELL(0.740 ns) = 5.957 ns; Loc. = LC_X9_Y7_N8; Fanout = 7; COMB Node = 'led_shower:inst\|B~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { led_shower:inst|B~0 led_shower:inst|B~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.030 ns) + CELL(0.511 ns) 8.498 ns led_shower:inst\|74247:inst5\|82~0 5 COMB LC_X9_Y7_N4 1 " "Info: 5: + IC(2.030 ns) + CELL(0.511 ns) = 8.498 ns; Loc. = LC_X9_Y7_N4; Fanout = 1; COMB Node = 'led_shower:inst\|74247:inst5\|82~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.541 ns" { led_shower:inst|B~3 led_shower:inst|74247:inst5|82~0 } "NODE_NAME" } } { "74247.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74247.bdf" { { 416 848 912 456 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.647 ns) + CELL(2.322 ns) 13.467 ns d\[2\] 6 PIN PIN_61 0 " "Info: 6: + IC(2.647 ns) + CELL(2.322 ns) = 13.467 ns; Loc. = PIN_61; Fanout = 0; PIN Node = 'd\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.969 ns" { led_shower:inst|74247:inst5|82~0 d[2] } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 568 744 136 "d\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.227 ns ( 38.81 % ) " "Info: Total cell delay = 5.227 ns ( 38.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.240 ns ( 61.19 % ) " "Info: Total interconnect delay = 8.240 ns ( 61.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.467 ns" { led_shower:inst|74163:inst|f74163:sub|111 led_shower:inst|74138:inst2|15~0 led_shower:inst|B~0 led_shower:inst|B~3 led_shower:inst|74247:inst5|82~0 d[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.467 ns" { led_shower:inst|74163:inst|f74163:sub|111 {} led_shower:inst|74138:inst2|15~0 {} led_shower:inst|B~0 {} led_shower:inst|B~3 {} led_shower:inst|74247:inst5|82~0 {} d[2] {} } { 0.000ns 1.053ns 1.799ns 0.711ns 2.030ns 2.647ns } { 0.000ns 0.914ns 0.740ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk led_shower:inst|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} led_shower:inst|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.467 ns" { led_shower:inst|74163:inst|f74163:sub|111 led_shower:inst|74138:inst2|15~0 led_shower:inst|B~0 led_shower:inst|B~3 led_shower:inst|74247:inst5|82~0 d[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.467 ns" { led_shower:inst|74163:inst|f74163:sub|111 {} led_shower:inst|74138:inst2|15~0 {} led_shower:inst|B~0 {} led_shower:inst|B~3 {} led_shower:inst|74247:inst5|82~0 {} d[2] {} } { 0.000ns 1.053ns 1.799ns 0.711ns 2.030ns 2.647ns } { 0.000ns 0.914ns 0.740ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "q1\[0\] d\[1\] 13.864 ns Longest " "Info: Longest tpd from source pin \"q1\[0\]\" to destination pin \"d\[1\]\" is 13.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns q1\[0\] 1 PIN PIN_52 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_52; Fanout = 1; PIN Node = 'q1\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q1[0] } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 80 56 224 96 "q1\[3..0\]" "" } { 72 224 312 88 "q1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(0.511 ns) 4.929 ns led_shower:inst\|A~0 2 COMB LC_X9_Y7_N5 1 " "Info: 2: + IC(3.286 ns) + CELL(0.511 ns) = 4.929 ns; Loc. = LC_X9_Y7_N5; Fanout = 1; COMB Node = 'led_shower:inst\|A~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.797 ns" { q1[0] led_shower:inst|A~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.914 ns) 6.548 ns led_shower:inst\|A~3 3 COMB LC_X9_Y7_N3 7 " "Info: 3: + IC(0.705 ns) + CELL(0.914 ns) = 6.548 ns; Loc. = LC_X9_Y7_N3; Fanout = 7; COMB Node = 'led_shower:inst\|A~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { led_shower:inst|A~0 led_shower:inst|A~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.914 ns) 9.247 ns led_shower:inst\|74247:inst5\|81~0 4 COMB LC_X6_Y7_N2 1 " "Info: 4: + IC(1.785 ns) + CELL(0.914 ns) = 9.247 ns; Loc. = LC_X6_Y7_N2; Fanout = 1; COMB Node = 'led_shower:inst\|74247:inst5\|81~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { led_shower:inst|A~3 led_shower:inst|74247:inst5|81~0 } "NODE_NAME" } } { "74247.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74247.bdf" { { 256 848 912 328 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.295 ns) + CELL(2.322 ns) 13.864 ns d\[1\] 5 PIN PIN_7 0 " "Info: 5: + IC(2.295 ns) + CELL(2.322 ns) = 13.864 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'd\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { led_shower:inst|74247:inst5|81~0 d[1] } "NODE_NAME" } } { "time_shower_vhdl.bdf" "" { Schematic "F:/quartus/time_shower_vhdl/time_shower_vhdl.bdf" { { 120 568 744 136 "d\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.793 ns ( 41.78 % ) " "Info: Total cell delay = 5.793 ns ( 41.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.071 ns ( 58.22 % ) " "Info: Total interconnect delay = 8.071 ns ( 58.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.864 ns" { q1[0] led_shower:inst|A~0 led_shower:inst|A~3 led_shower:inst|74247:inst5|81~0 d[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.864 ns" { q1[0] {} q1[0]~combout {} led_shower:inst|A~0 {} led_shower:inst|A~3 {} led_shower:inst|74247:inst5|81~0 {} d[1] {} } { 0.000ns 0.000ns 3.286ns 0.705ns 1.785ns 2.295ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 15:08:24 2017 " "Info: Processing ended: Mon Jun 12 15:08:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
