/* Copyright (c) 2013-2014, Hisilicon Tech. Co., Ltd. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	See the
* GNU General Public License for more details.
*
*/
#include "dp_aux.h"
#include "core.h"
#include "../hisi_fb_def.h"
/*lint -save -e* */
static void dptx_aux_clear_data(struct dp_ctrl *dptx)
{
	outp32(dptx->base + DPTX_AUX_DATA0, 0);
	outp32(dptx->base + DPTX_AUX_DATA1, 0);
	outp32(dptx->base + DPTX_AUX_DATA2, 0);
	outp32(dptx->base + DPTX_AUX_DATA3, 0);
}

static int dptx_aux_read_data(struct dp_ctrl *dptx, uint8_t *bytes, uint32_t len)
{
	uint32_t i;
	uint32_t *data = dptx->aux.data;

	for (i = 0; i < len; i++)
		bytes[i] = (data[i / 4] >> ((i % 4) * 8)) & 0xff;

	return len;
}

static int dptx_aux_write_data(struct dp_ctrl *dptx, uint8_t const *bytes,
			       uint32_t len)
{
	uint32_t i;
	uint32_t data[4];
	memset(data, 0, sizeof(uint32_t) * 4);

	for (i = 0; i < len; i++)
		data[i / 4] |= (bytes[i] << ((i % 4) * 8));

	outp32(dptx->base + DPTX_AUX_DATA0, data[0]);
	outp32(dptx->base + DPTX_AUX_DATA1, data[1]);
	outp32(dptx->base + DPTX_AUX_DATA2, data[2]);
	outp32(dptx->base + DPTX_AUX_DATA3, data[3]);

	return len;
}

static int dptx_aux_rw(struct dp_ctrl *dptx,
		       bool rw,
		       bool i2c,
		       bool mot,
		       bool addr_only,
		       uint32_t addr,
		       uint8_t *bytes,
		       uint32_t len)
{
	int retval;
	int tries = 0;
	uint32_t auxcmd;
	uint32_t type;
	uint32_t status;
	uint32_t br;

again:
	mdelay(1);
	tries++;
	if (tries > 20) {
		HISI_FB_ERR("AUX exceeded retries\n");
		return -EINVAL;
	}

	HISI_FB_DEBUG("addr=0x%08x, len=%d, try=%d\n",
					addr, len, tries);

	if (WARN((len > 16) || (len == 0),
		 "AUX read/write len must be 1-15, len=%d\n", len))
		return -EINVAL;

	type = rw ? DPTX_AUX_CMD_TYPE_READ : DPTX_AUX_CMD_TYPE_WRITE;

	if (!i2c)
		type |= DPTX_AUX_CMD_TYPE_NATIVE;

	if (i2c && mot)
		type |= DPTX_AUX_CMD_TYPE_MOT;

	dptx_aux_clear_data(dptx);

	if (!rw)
		dptx_aux_write_data(dptx, bytes, len);

	auxcmd = ((type << DPTX_AUX_CMD_TYPE_SHIFT) |
		  (addr << DPTX_AUX_CMD_ADDR_SHIFT) |
		  ((len - 1) << DPTX_AUX_CMD_REQ_LEN_SHIFT));

	if (addr_only)
		auxcmd |= DPTX_AUX_CMD_I2C_ADDR_ONLY;

	outp32(dptx->base + DPTX_AUX_CMD, auxcmd);

	retval = dptx_wait(dptx,
			   (atomic_read(&dptx->aux.event) ||
			    atomic_read(&dptx->aux.abort)),
			   DPTX_AUX_TIMEOUT);

	atomic_set(&dptx->aux.event, 0);

	if (retval == -ETIMEDOUT) {
		HISI_FB_ERR("AUX timed out\n");
		return retval;
	}

	if (retval == -ESHUTDOWN) {
		HISI_FB_INFO("AUX aborted on driver shutdown\n");
		return retval;
	}

	if (atomic_read(&dptx->aux.abort)) {
		HISI_FB_INFO("AUX aborted\n");
		return -ETIMEDOUT;
	}

	status = (dptx->aux.sts & DPTX_AUX_STS_STATUS_MASK) >>
		DPTX_AUX_STS_STATUS_SHIFT;

	br = (dptx->aux.sts & DPTX_AUX_STS_BYTES_READ_MASK) >>
		DPTX_AUX_STS_BYTES_READ_SHIFT;

	switch (status) {
	case DPTX_AUX_STS_STATUS_ACK:
		HISI_FB_DEBUG("AUX Success\n");
		if (br == 0) {
			HISI_FB_DEBUG("BR=0, Retry\n");
			dptx_soft_reset(dptx, DPTX_SRST_CTRL_AUX);
			goto again;
		}
		break;
	case DPTX_AUX_STS_STATUS_NACK:
	case DPTX_AUX_STS_STATUS_I2C_NACK:
		HISI_FB_INFO("AUX Nack\n");
		return -EINVAL;
	case DPTX_AUX_STS_STATUS_I2C_DEFER:
	case DPTX_AUX_STS_STATUS_DEFER:
		HISI_FB_INFO("AUX Defer\n");
		goto again;
	default:
		HISI_FB_ERR("AUX Status Invalid\n");
		dptx_soft_reset(dptx, DPTX_SRST_CTRL_AUX);
		goto again;
	}

	if (rw)
		dptx_aux_read_data(dptx, bytes, len);

	return 0;
}

int dptx_aux_rw_bytes(struct dp_ctrl *dptx,
		      bool rw,
		      bool i2c,
		      uint32_t addr,
		      uint8_t *bytes,
		      uint32_t len)
{
	int retval;
	uint32_t i;

	for (i = 0; i < len; ) {
		uint32_t curlen;

		curlen = min_t(uint32_t, len - i, 16);

		if (!i2c)
			retval = dptx_aux_rw(dptx, rw, i2c, true, false,
					addr + i, &bytes[i], curlen);
		else
			retval = dptx_aux_rw(dptx, rw, i2c, true, false,
					addr, &bytes[i], curlen);

		if (retval)
			return retval;

		i += curlen;
	}

	return 0;
}

int dptx_read_bytes_from_i2c(struct dp_ctrl *dptx,
			     uint32_t device_addr,
			     uint8_t *bytes,
			     uint32_t len)
{
	return dptx_aux_rw_bytes(dptx, true, true,
				 device_addr, bytes, len);
}

int dptx_write_bytes_to_i2c(struct dp_ctrl *dptx,
			    uint32_t device_addr,
			    uint8_t *bytes,
			    uint32_t len)
{
	return dptx_aux_rw_bytes(dptx, false, true,
				 device_addr, bytes, len);
}

int __dptx_read_bytes_from_dpcd(struct dp_ctrl *dptx,
				uint32_t reg_addr,
				uint8_t *bytes,
				uint32_t len)
{
	return dptx_aux_rw_bytes(dptx, true, false,
				 reg_addr, bytes, len);
}

int __dptx_write_bytes_to_dpcd(struct dp_ctrl *dptx,
			       uint32_t reg_addr,
			       uint8_t *bytes,
			       uint32_t len)
{
	return dptx_aux_rw_bytes(dptx, false, false,
				 reg_addr, bytes, len);
}

int __dptx_read_dpcd(struct dp_ctrl *dptx, uint32_t addr, uint8_t *byte)
{
	return __dptx_read_bytes_from_dpcd(dptx, addr, byte, 1);
}

int __dptx_write_dpcd(struct dp_ctrl *dptx, uint32_t addr, uint8_t byte)
{
	return __dptx_write_bytes_to_dpcd(dptx, addr, &byte, 1);
}

int dptx_read_dpcd(struct dp_ctrl *dptx, uint32_t addr, uint8_t *byte)
{
	return __dptx_read_dpcd(dptx, addr, byte);
}

int dptx_write_dpcd(struct dp_ctrl *dptx, uint32_t addr, uint8_t byte)
{
	return __dptx_write_dpcd(dptx, addr, byte);
}
/*lint -restore*/