

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_4'
================================================================
* Date:           Mon Sep  6 00:44:16 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.170 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|      643| 0.115 us | 3.215 us |   23|  643|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |       20|      640|         2|          1|          1| 20 ~ 640 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      2|        0|       82|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      105|    -|
|Register             |        -|      -|       94|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|       94|      187|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln216_fu_91_p2                |     *    |      2|  0|  20|          32|          19|
    |i_fu_101_p2                       |     +    |      0|  0|  32|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln216_fu_96_p2               |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0|  82|         102|          58|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_i_reg_80             |   9|          2|   32|         64|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |numReps_blk_n            |   9|          2|    1|          2|
    |numReps_out_blk_n        |   9|          2|    1|          2|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         22|   40|         84|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_i_reg_80             |  32|   0|   32|          0|
    |icmp_ln216_reg_117       |   1|   0|    1|          0|
    |mul_ln216_reg_112        |  21|   0|   32|         11|
    |numReps_read_reg_107     |  32|   0|   32|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  94|   0|  105|         11|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.4 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.4 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.4 | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.4 | return value |
|ap_done             | out |    1| ap_ctrl_hs | StreamingDataWidthCo.4 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.4 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | StreamingDataWidthCo.4 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | StreamingDataWidthCo.4 | return value |
|start_out           | out |    1| ap_ctrl_hs | StreamingDataWidthCo.4 | return value |
|start_write         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.4 | return value |
|in_V_V_dout         |  in |   64|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n      |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read         | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din         | out |   64|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n      |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write       | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|numReps_dout        |  in |   32|   ap_fifo  |         numReps        |    pointer   |
|numReps_empty_n     |  in |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_read        | out |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_out_din     | out |   32|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_full_n  |  in |    1|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_write   | out |    1|   ap_fifo  |       numReps_out      |    pointer   |
+--------------------+-----+-----+------------+------------------------+--------------+

