// Seed: 902236988
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd20
) (
    input  tri1 id_0,
    input  wor  id_1,
    output wor  id_2,
    input  tri  id_3,
    input  wire _id_4,
    input  wor  id_5
);
  wire id_7;
  logic [7:0] id_8;
  parameter id_9 = 1;
  assign id_8[id_4] = 1 & "" ? 1'b0 : 1 | 1 | id_3;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7
  );
endmodule
