

================================================================
== Synthesis Summary Report of 'filter2'
================================================================
+ General Information: 
    * Date:           Sun Jun 29 19:59:48 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        filter2_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |  Modules  | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |  & Loops  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ filter2  |     -|  0.44|       12|  120.000|         -|       13|     -|        no|     -|  15 (6%)|  1750 (1%)|  1366 (2%)|    -|
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| input_r   | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | int      |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| input    | input_r      | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+----------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------+-----+--------+----------+-----+--------+---------+
| + filter2                | 15  |        |          |     |        |         |
|   mul_32s_25ns_56_2_1_U1 | 2   |        | temp     | mul | auto   | 1       |
|   temp_1_fu_110_p2       | -   |        | temp_1   | sub | fabric | 0       |
|   mul_32s_32ns_63_2_1_U2 | 3   |        | temp_2   | mul | auto   | 1       |
|   temp_3_fu_171_p2       | -   |        | temp_3   | sub | fabric | 0       |
|   temp_4_fu_194_p2       | -   |        | temp_4   | sub | fabric | 0       |
|   y_fu_210_p2            | -   |        | y        | add | fabric | 0       |
|   mul_32s_25ns_56_2_1_U3 | 2   |        | temp_5   | mul | auto   | 1       |
|   temp_6_fu_261_p2       | -   |        | temp_6   | sub | fabric | 0       |
|   mul_32s_32ns_63_2_1_U4 | 3   |        | temp_7   | mul | auto   | 1       |
|   temp_8_fu_322_p2       | -   |        | temp_8   | sub | fabric | 0       |
|   temp_9_fu_345_p2       | -   |        | temp_9   | sub | fabric | 0       |
|   y_1_fu_361_p2          | -   |        | y_1      | add | fabric | 0       |
|   mul_32s_25ns_56_2_1_U5 | 2   |        | temp_10  | mul | auto   | 1       |
|   temp_11_fu_412_p2      | -   |        | temp_11  | sub | fabric | 0       |
|   mul_32s_32ns_63_2_1_U6 | 3   |        | temp_12  | mul | auto   | 1       |
|   temp_13_fu_473_p2      | -   |        | temp_13  | sub | fabric | 0       |
|   temp_14_fu_496_p2      | -   |        | temp_14  | sub | fabric | 0       |
|   y_2_fu_512_p2          | -   |        | y_2      | add | fabric | 0       |
|   temp_15_fu_528_p2      | -   |        | temp_15  | sub | fabric | 0       |
+--------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

