Analysis & Synthesis report for lab5
Tue Dec 05 18:51:14 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Dependent File Changes for Partition Top
  8. Partition for Top-Level Resource Utilization by Entity
  9. State Machine - |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state
 10. User-Specified and Inferred Latches
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: LPM_DFF:inst4
 13. Parameter Settings for User Entity Instance: LPM_DFF:inst3
 14. Partition Dependent Files
 15. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 16. SignalTap II Logic Analyzer Settings
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 05 18:51:14 2017            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; lab5                                             ;
; Top-level Entity Name              ; g27_decision_maker_FSM_schematic                 ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                      ;
+----------------------------------------------------------------------------+----------------------------------+--------------------+
; Option                                                                     ; Setting                          ; Default Value      ;
+----------------------------------------------------------------------------+----------------------------------+--------------------+
; Device                                                                     ; EP2C20F484C7                     ;                    ;
; Top-level entity name                                                      ; g27_decision_maker_FSM_schematic ; lab5               ;
; Family name                                                                ; Cyclone II                       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                              ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                               ; On                 ;
; Enable compact report table                                                ; Off                              ; Off                ;
; Restructure Multiplexers                                                   ; Auto                             ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                              ; Off                ;
; Preserve fewer node names                                                  ; On                               ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                              ; Off                ;
; Verilog Version                                                            ; Verilog_2001                     ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993                        ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                             ; Auto               ;
; Safe State Machine                                                         ; Off                              ; Off                ;
; Extract Verilog State Machines                                             ; On                               ; On                 ;
; Extract VHDL State Machines                                                ; On                               ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                              ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                             ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                              ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                               ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                               ; On                 ;
; Parallel Synthesis                                                         ; On                               ; On                 ;
; DSP Block Balancing                                                        ; Auto                             ; Auto               ;
; NOT Gate Push-Back                                                         ; On                               ; On                 ;
; Power-Up Don't Care                                                        ; On                               ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                              ; Off                ;
; Remove Duplicate Registers                                                 ; On                               ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                              ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                              ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                              ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                              ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                              ; Off                ;
; Ignore SOFT Buffers                                                        ; On                               ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                              ; Off                ;
; Optimization Technique                                                     ; Balanced                         ; Balanced           ;
; Carry Chain Length                                                         ; 70                               ; 70                 ;
; Auto Carry Chains                                                          ; On                               ; On                 ;
; Auto Open-Drain Pins                                                       ; On                               ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                              ; Off                ;
; Auto ROM Replacement                                                       ; On                               ; On                 ;
; Auto RAM Replacement                                                       ; On                               ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                             ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                             ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                               ; On                 ;
; Strict RAM Replacement                                                     ; Off                              ; Off                ;
; Allow Synchronous Control Signals                                          ; On                               ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                              ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                              ; Off                ;
; Auto Resource Sharing                                                      ; Off                              ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                              ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                              ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                              ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                               ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                              ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                              ; Off                ;
; Report Parameter Settings                                                  ; On                               ; On                 ;
; Report Source Assignments                                                  ; On                               ; On                 ;
; Report Connectivity Checks                                                 ; On                               ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                              ; Off                ;
; Synchronization Register Chain Length                                      ; 2                                ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation               ; Normal compilation ;
; HDL message level                                                          ; Level2                           ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                              ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                             ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                             ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                              ; 100                ;
; Clock MUX Protection                                                       ; On                               ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                              ; Off                ;
; Block Design Naming                                                        ; Auto                             ; Auto               ;
; SDC constraint protection                                                  ; Off                              ; Off                ;
; Synthesis Effort                                                           ; Auto                             ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                               ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                              ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                           ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                             ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                               ; On                 ;
; Synthesis Seed                                                             ; 1                                ; 1                  ;
+----------------------------------------------------------------------------+----------------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+--------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                   ; Library ;
+--------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; g27_decision_maker_FSM.vhd           ; yes             ; User VHDL File                     ; P:/DSD/DSD-Labs-and-Project/Lab5/g27_decision_maker_FSM.vhd                    ;         ;
; g27_decision_maker_FSM_schematic.bdf ; yes             ; User Block Diagram/Schematic File  ; P:/DSD/DSD-Labs-and-Project/Lab5/g27_decision_maker_FSM_schematic.bdf          ;         ;
; lpm_dff.tdf                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_dff.tdf                  ;         ;
; lpm_constant.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; lpm_constant.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.tdf             ;         ;
; sld_signaltap.vhd                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd               ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                  ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; sld_mbpmg.vhd                        ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd         ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd               ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_2q14.tdf               ; yes             ; Auto-Generated Megafunction        ; P:/DSD/DSD-Labs-and-Project/Lab5/db/altsyncram_2q14.tdf                        ;         ;
; altdpram.tdf                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                       ; yes             ; Auto-Generated Megafunction        ; P:/DSD/DSD-Labs-and-Project/Lab5/db/mux_aoc.tdf                                ;         ;
; lpm_decode.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                    ; yes             ; Auto-Generated Megafunction        ; P:/DSD/DSD-Labs-and-Project/Lab5/db/decode_rqf.tdf                             ;         ;
; lpm_counter.tdf                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_2ci.tdf                      ; yes             ; Auto-Generated Megafunction        ; P:/DSD/DSD-Labs-and-Project/Lab5/db/cntr_2ci.tdf                               ;         ;
; db/cmpr_acc.tdf                      ; yes             ; Auto-Generated Megafunction        ; P:/DSD/DSD-Labs-and-Project/Lab5/db/cmpr_acc.tdf                               ;         ;
; db/cntr_02j.tdf                      ; yes             ; Auto-Generated Megafunction        ; P:/DSD/DSD-Labs-and-Project/Lab5/db/cntr_02j.tdf                               ;         ;
; db/cntr_sbi.tdf                      ; yes             ; Auto-Generated Megafunction        ; P:/DSD/DSD-Labs-and-Project/Lab5/db/cntr_sbi.tdf                               ;         ;
; db/cmpr_8cc.tdf                      ; yes             ; Auto-Generated Megafunction        ; P:/DSD/DSD-Labs-and-Project/Lab5/db/cmpr_8cc.tdf                               ;         ;
; db/cntr_gui.tdf                      ; yes             ; Auto-Generated Megafunction        ; P:/DSD/DSD-Labs-and-Project/Lab5/db/cntr_gui.tdf                               ;         ;
; db/cmpr_5cc.tdf                      ; yes             ; Auto-Generated Megafunction        ; P:/DSD/DSD-Labs-and-Project/Lab5/db/cmpr_5cc.tdf                               ;         ;
; sld_rom_sr.vhd                       ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                          ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                     ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+--------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; yes         ; Dependent files changed ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes     ;
; sld_hub:auto_hub               ; yes         ; Parameters changed      ;
+--------------------------------+-------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                              ;
+-----------+--------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy ; File Name                            ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------+--------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; |         ; g27_decision_maker_FSM_schematic.bdf ; Project Directory ; Checksum ; 1a7ba9fabeb3dcda1e62b73b731496b3 ; 0cd4518ae52d1c42fe7c99afaf2e227e ;
+-----------+--------------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                       ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                           ; Library Name ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; |g27_decision_maker_FSM_schematic ; 39 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |g27_decision_maker_FSM_schematic                             ; work         ;
;    |g27_decision_maker_FSM:inst|  ; 39 (39)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst ; work         ;
;    |lpm_dff:inst3|                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |g27_decision_maker_FSM_schematic|lpm_dff:inst3               ; work         ;
;    |lpm_dff:inst4|                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |g27_decision_maker_FSM_schematic|lpm_dff:inst4               ; work         ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state ;
+----------+----------+----------+----------+----------+----------+-------------------+
; Name     ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0          ;
+----------+----------+----------+----------+----------+----------+-------------------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0                 ;
; state.s1 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1                 ;
; state.s2 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1                 ;
; state.s3 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1                 ;
; state.s4 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1                 ;
; state.s5 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1                 ;
+----------+----------+----------+----------+----------+----------+-------------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; g27_decision_maker_FSM:inst|end_game_out            ; g27_decision_maker_FSM:inst|WideOr1  ; yes                    ;
; g27_decision_maker_FSM:inst|computer_hand_buffer[4] ; g27_decision_maker_FSM:inst|state.s4 ; yes                    ;
; g27_decision_maker_FSM:inst|player_hand_buffer[4]   ; g27_decision_maker_FSM:inst|state.s4 ; yes                    ;
; g27_decision_maker_FSM:inst|computer_hand_buffer[3] ; g27_decision_maker_FSM:inst|state.s4 ; yes                    ;
; g27_decision_maker_FSM:inst|player_hand_buffer[3]   ; g27_decision_maker_FSM:inst|state.s4 ; yes                    ;
; g27_decision_maker_FSM:inst|computer_hand_buffer[2] ; g27_decision_maker_FSM:inst|state.s4 ; yes                    ;
; g27_decision_maker_FSM:inst|player_hand_buffer[2]   ; g27_decision_maker_FSM:inst|state.s4 ; yes                    ;
; g27_decision_maker_FSM:inst|player_hand_buffer[1]   ; g27_decision_maker_FSM:inst|state.s4 ; yes                    ;
; g27_decision_maker_FSM:inst|computer_hand_buffer[1] ; g27_decision_maker_FSM:inst|state.s4 ; yes                    ;
; g27_decision_maker_FSM:inst|player_hand_buffer[0]   ; g27_decision_maker_FSM:inst|state.s4 ; yes                    ;
; g27_decision_maker_FSM:inst|computer_hand_buffer[0] ; g27_decision_maker_FSM:inst|state.s4 ; yes                    ;
; Number of user-specified and inferred latches = 11  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector2 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector4 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_DFF:inst4 ;
+------------------------+------------+----------------------+
; Parameter Name         ; Value      ; Type                 ;
+------------------------+------------+----------------------+
; LPM_WIDTH              ; 2          ; Signed Integer       ;
; LPM_AVALUE             ; 0          ; Signed Integer       ;
; LPM_SVALUE             ; 0          ; Signed Integer       ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped              ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE       ;
+------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_DFF:inst3 ;
+------------------------+------------+----------------------+
; Parameter Name         ; Value      ; Type                 ;
+------------------------+------------+----------------------+
; LPM_WIDTH              ; 2          ; Signed Integer       ;
; LPM_AVALUE             ; 0          ; Signed Integer       ;
; LPM_SVALUE             ; 0          ; Signed Integer       ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped              ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE       ;
+------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                  ;
+------------------------------------------+--------------------+---------+----------------------------------+
; File                                     ; Location           ; Library ; Checksum                         ;
+------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/aglobal130.inc   ; Quartus II Install ; work    ; 6fc5170a475a9c6f00c3fd7627b30d31 ;
; libraries/megafunctions/dffeea.inc       ; Quartus II Install ; work    ; 0f11711657cd42ee78437f4349496034 ;
; libraries/megafunctions/lpm_constant.inc ; Quartus II Install ; work    ; 97ffb7e3fef9ce9fce4eff08455d5da5 ;
; libraries/megafunctions/lpm_constant.tdf ; Quartus II Install ; work    ; ee42671da306591070b6c6f0e28e354a ;
; libraries/megafunctions/lpm_dff.tdf      ; Quartus II Install ; work    ; 41da6d69e5594d19ff685a100eeffbae ;
; g27_decision_maker_FSM.vhd               ; Project Directory  ; work    ; 08268b17675dddd74eea838ea0dc16ea ;
; g27_decision_maker_FSM_schematic.bdf     ; Project Directory  ; work    ; 0cd4518ae52d1c42fe7c99afaf2e227e ;
+------------------------------------------+--------------------+---------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                       ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 46                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 46                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                              ; Signed Integer ;
; sld_node_crc_hiword                             ; 47125                                                                                                                                                           ; Untyped        ;
; sld_node_crc_loword                             ; 13527                                                                                                                                                           ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                               ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                             ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                            ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 159                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 46                  ; 46               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:03     ;
; Top              ; 00:00:03     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 05 18:50:49 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5
Warning (125092): Tcl Script File lpm_counter_player.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_counter_player.qip
Warning (125092): Tcl Script File output_files/lpm_mux0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE output_files/lpm_mux0.qip
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab3/lpm_counter1.vhd
    Info (12022): Found design unit 1: lpm_counter1-SYN
    Info (12023): Found entity 1: lpm_counter1
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab3/lpm_compare4.vhd
    Info (12022): Found design unit 1: lpm_compare4-SYN
    Info (12023): Found entity 1: lpm_compare4
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab3/lpm_compare2.vhd
    Info (12022): Found design unit 1: lpm_compare2-SYN
    Info (12023): Found entity 1: lpm_compare2
Info (12021): Found 1 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab3/g27_single_pulse_generator.bdf
    Info (12023): Found entity 1: g27_single_pulse_generator
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab3/g27_7_segment_decoder.vhd
    Info (12022): Found design unit 1: g27_7_segment_decoder-architecture_7_segment_decoder
    Info (12023): Found entity 1: g27_7_segment_decoder
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab3/p_en.vhd
    Info (12022): Found design unit 1: p_enable-p_enable_arch
    Info (12023): Found entity 1: p_enable
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab3/lpm_mux1.vhd
    Info (12022): Found design unit 1: lpm_mux1-SYN
    Info (12023): Found entity 1: lpm_mux1
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab3/lpm_mux0.vhd
    Info (12022): Found design unit 1: lpm_mux0-SYN
    Info (12023): Found entity 1: lpm_mux0
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab3/lpm_counter0.vhd
    Info (12022): Found design unit 1: lpm_counter0-SYN
    Info (12023): Found entity 1: lpm_counter0
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab3/lpm_compare1.vhd
    Info (12022): Found design unit 1: lpm_compare1-SYN
    Info (12023): Found entity 1: lpm_compare1
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab3/lpm_compare0.vhd
    Info (12022): Found design unit 1: lpm_compare0-SYN
    Info (12023): Found entity 1: lpm_compare0
Info (12021): Found 1 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab3/g27_stack52.bdf
    Info (12023): Found entity 1: g27_stack52
Info (12021): Found 2 design units, including 1 entities, in source file g27_system_controller_fsm.vhd
    Info (12022): Found design unit 1: g27_system_controller_FSM-architecture_g27_system_controller_FSM
    Info (12023): Found entity 1: g27_system_controller_FSM
Info (12021): Found 2 design units, including 1 entities, in source file g27_decision_maker_fsm.vhd
    Info (12022): Found design unit 1: g27_decision_maker_FSM-architecture_g27_decision_maker_FSM
    Info (12023): Found entity 1: g27_decision_maker_FSM
Info (12021): Found 2 design units, including 1 entities, in source file g27_value_suit_extract.vhd
    Info (12022): Found design unit 1: g27_value_suit_extract-architecture_value_suit_extract
    Info (12023): Found entity 1: g27_value_suit_extract
Info (12021): Found 1 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/modulo 13/g27_modulo_13.bdf
    Info (12023): Found entity 1: g27_Modulo_13
Info (12021): Found 1 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/modulo 13/g27_adder.bdf
    Info (12023): Found entity 1: g27_adder
Info (12021): Found 1 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/modulo 13/g27_8bit_adder.bdf
    Info (12023): Found entity 1: g27_8bit_adder
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab2/g27_randu.vhd
    Info (12022): Found design unit 1: g27_RANDU-architecture_RANDU
    Info (12023): Found entity 1: g27_RANDU
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab2/g27_pop_enable.vhd
    Info (12022): Found design unit 1: g27_pop_enable-architecture_pop_enable
    Info (12023): Found entity 1: g27_pop_enable
Warning (12019): Can't analyze file -- file ../Lab4/output_files/lpm_mux10.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file g27_computer_player_fsm.vhd
    Info (12022): Found design unit 1: g27_computer_player_FSM-architecture_computer_player_FSM
    Info (12023): Found entity 1: g27_computer_player_FSM
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab4/lpm_compare5.vhd
    Info (12022): Found design unit 1: lpm_compare5-SYN
    Info (12023): Found entity 1: lpm_compare5
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab4/lpm_add_sub0.vhd
    Info (12022): Found design unit 1: lpm_add_sub0-SYN
    Info (12023): Found entity 1: lpm_add_sub0
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab4/g27_rules.vhd
    Info (12022): Found design unit 1: g27_rules-architecture_rules
    Info (12023): Found entity 1: g27_rules
Info (12021): Found 2 design units, including 1 entities, in source file /dsd/dsd-labs-and-project/lab4/g27_dealer.vhd
    Info (12022): Found design unit 1: g27_dealer-architecture_dealer
    Info (12023): Found entity 1: g27_dealer
Info (12021): Found 2 design units, including 1 entities, in source file g27_modulo.vhd
    Info (12022): Found design unit 1: g27_modulo-modulo_architecture
    Info (12023): Found entity 1: g27_modulo
Info (12021): Found 1 design units, including 1 entities, in source file g27_modulo_schematic.bdf
    Info (12023): Found entity 1: g27_modulo_schematic
Info (12021): Found 1 design units, including 1 entities, in source file g27_21game.bdf
    Info (12023): Found entity 1: g27_21game
Info (12021): Found 1 design units, including 1 entities, in source file rand_modulo_test.bdf
    Info (12023): Found entity 1: rand_modulo_test
Info (12021): Found 1 design units, including 1 entities, in source file g27_21game_backup.bdf
    Info (12023): Found entity 1: g27_21game_backup
Info (12021): Found 1 design units, including 1 entities, in source file g27_decision_maker_fsm_schematic.bdf
    Info (12023): Found entity 1: g27_decision_maker_FSM_schematic
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lpm_mux_deck_init.vhd
    Info (12022): Found design unit 1: lpm_mux_deck_init-SYN
    Info (12023): Found entity 1: lpm_mux_deck_init
Info (12021): Found 2 design units, including 1 entities, in source file g27_player_controller_fsm.vhd
    Info (12022): Found design unit 1: g27_player_controller_FSM-architecture_g27_player_controller_FSM
    Info (12023): Found entity 1: g27_player_controller_FSM
Info (12021): Found 1 design units, including 1 entities, in source file g27_player_controller_schematic.bdf
    Info (12023): Found entity 1: g27_player_controller_schematic
Info (12021): Found 1 design units, including 1 entities, in source file g27_system_controller_schematic.bdf
    Info (12023): Found entity 1: g27_system_controller_schematic
Info (12127): Elaborating entity "g27_decision_maker_FSM_schematic" for the top level hierarchy
Info (12128): Elaborating entity "g27_decision_maker_FSM" for hierarchy "g27_decision_maker_FSM:inst"
Warning (10492): VHDL Process Statement warning at g27_decision_maker_FSM.vhd(99): signal "player_wins_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g27_decision_maker_FSM.vhd(100): signal "computer_wins_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g27_decision_maker_FSM.vhd(102): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g27_decision_maker_FSM.vhd(137): signal "player_hand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g27_decision_maker_FSM.vhd(138): signal "computer_hand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g27_decision_maker_FSM.vhd(140): signal "player_hand_buffer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g27_decision_maker_FSM.vhd(140): signal "computer_hand_buffer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g27_decision_maker_FSM.vhd(142): signal "player_hand_buffer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g27_decision_maker_FSM.vhd(142): signal "computer_hand_buffer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at g27_decision_maker_FSM.vhd(95): inferring latch(es) for signal or variable "end_game_out", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at g27_decision_maker_FSM.vhd(95): inferring latch(es) for signal or variable "player_hand_buffer", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at g27_decision_maker_FSM.vhd(95): inferring latch(es) for signal or variable "computer_hand_buffer", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "computer_hand_buffer[0]" at g27_decision_maker_FSM.vhd(95)
Info (10041): Inferred latch for "computer_hand_buffer[1]" at g27_decision_maker_FSM.vhd(95)
Info (10041): Inferred latch for "computer_hand_buffer[2]" at g27_decision_maker_FSM.vhd(95)
Info (10041): Inferred latch for "computer_hand_buffer[3]" at g27_decision_maker_FSM.vhd(95)
Info (10041): Inferred latch for "computer_hand_buffer[4]" at g27_decision_maker_FSM.vhd(95)
Info (10041): Inferred latch for "player_hand_buffer[0]" at g27_decision_maker_FSM.vhd(95)
Info (10041): Inferred latch for "player_hand_buffer[1]" at g27_decision_maker_FSM.vhd(95)
Info (10041): Inferred latch for "player_hand_buffer[2]" at g27_decision_maker_FSM.vhd(95)
Info (10041): Inferred latch for "player_hand_buffer[3]" at g27_decision_maker_FSM.vhd(95)
Info (10041): Inferred latch for "player_hand_buffer[4]" at g27_decision_maker_FSM.vhd(95)
Info (10041): Inferred latch for "end_game_out" at g27_decision_maker_FSM.vhd(95)
Info (12128): Elaborating entity "LPM_DFF" for hierarchy "LPM_DFF:inst4"
Warning (287001): Assertion warning: Ignored LPM_SVALUE parameter because neither the sconst or sset port is used
Info (12130): Elaborated megafunction instantiation "LPM_DFF:inst4"
Info (12133): Instantiated megafunction "LPM_DFF:inst4" with the following parameter:
    Info (12134): Parameter "LPM_AVALUE" = "0"
    Info (12134): Parameter "LPM_SVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "2"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "LPM_DFF:inst4|lpm_constant:ac"
Info (12131): Elaborated megafunction instantiation "LPM_DFF:inst4|lpm_constant:ac", which is child of megafunction instantiation "LPM_DFF:inst4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2q14.tdf
    Info (12023): Found entity 1: altsyncram_2q14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ci.tdf
    Info (12023): Found entity 1: cntr_2ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 2 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12217): Partition "sld_hub:auto_hub" requires synthesis because there were changes made to the parameters on the partition's root instance
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Info (281037): Using 4 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 05 18:51:10 2017
Info: Command: quartus_map --parallel=1 --helper=0 --partition=Top lab5 -c lab5
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (21057): Implemented 64 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 44 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 472 megabytes
    Info: Processing ended: Tue Dec 05 18:51:13 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 05 18:51:10 2017
Info: Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub lab5 -c lab5
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (21057): Implemented 201 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 145 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 472 megabytes
    Info: Processing ended: Tue Dec 05 18:51:13 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 565 megabytes
    Info: Processing ended: Tue Dec 05 18:51:15 2017
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:09


