

================================================================
== Vitis HLS Report for 'global_mean_pooling'
================================================================
* Date:           Mon Apr 12 19:27:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.917 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_342_1   |        ?|        ?|         ?|          -|          -|   300|        no|
        | + VITIS_LOOP_344_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      203|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      394|      238|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      227|    -|
|Register             |        -|     -|      183|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      577|      668|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+----+-----+-----+-----+
    |             Instance            |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------+----------------------------+---------+----+-----+-----+-----+
    |sdiv_32ns_32ns_32_36_seq_1_U623  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|  238|    0|
    +---------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                            |                            |        0|   0|  394|  238|    0|
    +---------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln342_fu_131_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln344_fu_151_p2      |         +|   0|  0|  39|          32|           1|
    |add_ln703_5_fu_166_p2    |         +|   0|  0|  48|          41|           9|
    |add_ln703_fu_172_p2      |         +|   0|  0|  26|          19|          19|
    |sum_V_1_fu_182_p2        |         +|   0|  0|  39|          32|          32|
    |icmp_ln342_fu_137_p2     |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln344_fu_161_p2     |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 203|         177|         106|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  177|         40|    1|         40|
    |ap_enable_reg_pp0_iter1  |   14|          3|    1|          3|
    |dim_reg_86               |    9|          2|    9|         18|
    |nd_reg_97                |    9|          2|   32|         64|
    |phi_mul_reg_120          |    9|          2|   41|         82|
    |sum_V_reg_108            |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  227|         51|  116|        271|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln342_reg_200        |   9|   0|    9|          0|
    |ap_CS_fsm                |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |dim_reg_86               |   9|   0|    9|          0|
    |icmp_ln344_reg_224       |   1|   0|    1|          0|
    |nd_reg_97                |  32|   0|   32|          0|
    |phi_mul_reg_120          |  41|   0|   41|          0|
    |sum_V_reg_108            |  32|   0|   32|          0|
    |zext_ln342_1_reg_214     |   9|   0|   19|         10|
    |zext_ln342_reg_209       |   9|   0|   64|         55|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 183|   0|  248|         65|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  global_mean_pooling|  return value|
|num_of_nodes                |   in|   32|     ap_none|         num_of_nodes|        scalar|
|node_embedding_V_address0   |  out|   19|   ap_memory|     node_embedding_V|         array|
|node_embedding_V_ce0        |  out|    1|   ap_memory|     node_embedding_V|         array|
|node_embedding_V_q0         |   in|   32|   ap_memory|     node_embedding_V|         array|
|graph_embedding_V_address1  |  out|    9|   ap_memory|    graph_embedding_V|         array|
|graph_embedding_V_ce1       |  out|    1|   ap_memory|    graph_embedding_V|         array|
|graph_embedding_V_we1       |  out|    1|   ap_memory|    graph_embedding_V|         array|
|graph_embedding_V_d1        |  out|   32|   ap_memory|    graph_embedding_V|         array|
+----------------------------+-----+-----+------------+---------------------+--------------+

