Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /share/instsww/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto cfe9c6d3be2a4c81bcc80f679f3e70a7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_display_behav xil_defaultlib.simu_display xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=42,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.REGISTER(N=4)
Compiling module xil_defaultlib.synchronizer(WIDTH=4)
Compiling module xil_defaultlib.REGISTER_R(N=16)
Compiling module xil_defaultlib.REGISTER_CE(N=4)
Compiling module xil_defaultlib.REGISTER_R_CE(N=9)
Compiling module xil_defaultlib.debouncer(WIDTH=4,SAMPLE_CNT_MAX...
Compiling module xil_defaultlib.REGISTER_R_CE_default
Compiling module xil_defaultlib.edge_detector(WIDTH=4)
Compiling module xil_defaultlib.button_parser(WIDTH=4,SAMPLE_CNT...
Compiling module xil_defaultlib.SYNC_ROM(AWIDTH=19,DEPTH=480000,...
Compiling module xil_defaultlib.REGISTER_R_CE(N=19,INIT=0)
Compiling module xil_defaultlib.REGISTER_R(INIT=0)
Compiling module xil_defaultlib.pixel_stream
Compiling module xil_defaultlib.XILINX_ASYNC_RAM_DP(AWIDTH=10,DE...
Compiling module xil_defaultlib.REGISTER_R_CE(N=10)
Compiling module xil_defaultlib.REGISTER_R_CE(N=4,INIT=0)
Compiling module xil_defaultlib.fifo(WIDTH=8,LOGDEPTH=10)
Compiling module xil_defaultlib.REGISTER_R_CE(N=32,INIT=0)
Compiling module xil_defaultlib.display_controller_default
Compiling module xil_defaultlib.z1top_fifo_display
Compiling module xil_defaultlib.simu_display
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_display_behav
