Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Jul 13 19:17:24 2024
| Host         : cadence30 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           
TIMING-20  Warning   Non-clocked latch              26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (300)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (23)

1. checking no_clock (300)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_MouseCtl/left_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_MouseCtl/right_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[16]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[17]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[18]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[19]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[21]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_obstacle_ctl/cycle_counter_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (23)
-----------------------------
 There are 23 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.554        0.000                      0                  625        0.122        0.000                      0                  625        3.000        0.000                       0                   492  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        5.152        0.000                      0                  376        0.122        0.000                      0                  376        4.500        0.000                       0                   247  
  clk40MHz_clk_wiz_0        18.549        0.000                      0                  249        0.135        0.000                      0                  249       11.520        0.000                       0                   241  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         0.554        0.000                      0                    6        0.156        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.372ns (28.723%)  route 3.405ns (71.277%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.634    -0.878    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X6Y42          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/Q
                         net (fo=2, routed)           1.058     0.659    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[7]
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.318     0.977 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[19]_i_3/O
                         net (fo=4, routed)           0.618     1.595    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[19]_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.328     1.923 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2/O
                         net (fo=2, routed)           0.913     2.836    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_2_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124     2.960 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_2/O
                         net (fo=1, routed)           0.815     3.775    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_2_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     3.899 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.899    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_39
    SLICE_X5Y40          FDPE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.515     8.520    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y40          FDPE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.577     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X5Y40          FDPE (Setup_fdpe_C_D)        0.029     9.051    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.272ns (27.558%)  route 3.344ns (72.442%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.636    -0.876    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y39          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/Q
                         net (fo=2, routed)           1.108     0.689    u_top_vga/u_MouseCtl/periodic_check_cnt_reg_n_0_[18]
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.124     0.813 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.697     1.510    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     1.634 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.563     2.196    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.670     2.990    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[30]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.118     3.108 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[29]_i_2/O
                         net (fo=1, routed)           0.306     3.414    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[29]_i_2_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.326     3.740 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000     3.740    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_10
    SLICE_X4Y40          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.515     8.520    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y40          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.564     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y40          FDCE (Setup_fdce_C_D)        0.029     9.038    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.981ns (24.079%)  route 3.093ns (75.921%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.634    -0.878    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y41          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=5, routed)           0.668     0.247    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[2]
    SLICE_X5Y41          LUT2 (Prop_lut2_I0_O)        0.124     0.371 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_4/O
                         net (fo=1, routed)           0.807     1.178    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I2_O)        0.124     1.302 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.609     1.911    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_3_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I2_O)        0.124     2.035 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[36]_i_3/O
                         net (fo=16, routed)          0.626     2.661    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[36]_i_3_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I3_O)        0.153     2.814 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.382     3.197    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_37
    SLICE_X6Y41          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.516     8.521    u_top_vga/u_MouseCtl/CLK
    SLICE_X6Y41          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.577     9.097    
                         clock uncertainty           -0.074     9.023    
    SLICE_X6Y41          FDCE (Setup_fdce_C_D)       -0.223     8.800    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -3.197    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/periodic_check_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.952ns (22.457%)  route 3.287ns (77.543%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.636    -0.876    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y39          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/Q
                         net (fo=2, routed)           1.108     0.689    u_top_vga/u_MouseCtl/periodic_check_cnt_reg_n_0_[18]
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.124     0.813 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.697     1.510    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     1.634 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.563     2.196    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.919     3.240    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124     3.364 r  u_top_vga/u_MouseCtl/periodic_check_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.364    u_top_vga/u_MouseCtl/periodic_check_cnt[19]
    SLICE_X0Y39          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.517     8.522    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y39          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[19]/C
                         clock pessimism              0.603     9.124    
                         clock uncertainty           -0.074     9.050    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.031     9.081    u_top_vga/u_MouseCtl/periodic_check_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/periodic_check_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.982ns (23.002%)  route 3.287ns (76.998%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.636    -0.876    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y39          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/Q
                         net (fo=2, routed)           1.108     0.689    u_top_vga/u_MouseCtl/periodic_check_cnt_reg_n_0_[18]
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.124     0.813 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.697     1.510    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     1.634 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.563     2.196    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.919     3.240    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.154     3.394 r  u_top_vga/u_MouseCtl/periodic_check_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     3.394    u_top_vga/u_MouseCtl/periodic_check_cnt[20]
    SLICE_X0Y39          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.517     8.522    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y39          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[20]/C
                         clock pessimism              0.603     9.124    
                         clock uncertainty           -0.074     9.050    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.075     9.125    u_top_vga/u_MouseCtl/periodic_check_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.980ns (23.202%)  route 3.244ns (76.798%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.634    -0.878    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y41          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=5, routed)           0.668     0.247    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[2]
    SLICE_X5Y41          LUT2 (Prop_lut2_I0_O)        0.124     0.371 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_4/O
                         net (fo=1, routed)           0.807     1.178    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I2_O)        0.124     1.302 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.609     1.911    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_3_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I2_O)        0.124     2.035 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[36]_i_3/O
                         net (fo=16, routed)          1.159     3.194    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[36]_i_3_n_0
    SLICE_X5Y43          LUT2 (Prop_lut2_I1_O)        0.152     3.346 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     3.346    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_27
    SLICE_X5Y43          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.517     8.522    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y43          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.577     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)        0.075     9.099    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -3.346    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/periodic_check_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.952ns (22.946%)  route 3.197ns (77.054%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.636    -0.876    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y39          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/Q
                         net (fo=2, routed)           1.108     0.689    u_top_vga/u_MouseCtl/periodic_check_cnt_reg_n_0_[18]
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.124     0.813 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.697     1.510    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     1.634 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.563     2.196    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.829     3.149    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     3.273 r  u_top_vga/u_MouseCtl/periodic_check_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.273    u_top_vga/u_MouseCtl/periodic_check_cnt[2]
    SLICE_X0Y35          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514     8.519    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y35          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[2]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.029     9.051    u_top_vga/u_MouseCtl/periodic_check_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.952ns (23.075%)  route 3.174ns (76.925%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.636    -0.876    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y39          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/Q
                         net (fo=2, routed)           1.108     0.689    u_top_vga/u_MouseCtl/periodic_check_cnt_reg_n_0_[18]
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.124     0.813 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.697     1.510    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     1.634 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.563     2.196    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.806     3.126    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[30]
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     3.250 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000     3.250    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_7
    SLICE_X4Y40          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.515     8.520    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y40          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[32]/C
                         clock pessimism              0.564     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y40          FDCE (Setup_fdce_C_D)        0.031     9.040    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/periodic_check_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.978ns (23.426%)  route 3.197ns (76.574%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.636    -0.876    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y39          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[18]/Q
                         net (fo=2, routed)           1.108     0.689    u_top_vga/u_MouseCtl/periodic_check_cnt_reg_n_0_[18]
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.124     0.813 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.697     1.510    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_6_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     1.634 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.563     2.196    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.829     3.149    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.150     3.299 r  u_top_vga/u_MouseCtl/periodic_check_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.299    u_top_vga/u_MouseCtl/periodic_check_cnt[3]
    SLICE_X0Y35          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.514     8.519    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y35          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[3]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.075     9.097    u_top_vga/u_MouseCtl/periodic_check_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.982ns (23.862%)  route 3.133ns (76.138%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.634    -0.878    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y41          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=5, routed)           0.668     0.247    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[2]
    SLICE_X5Y41          LUT2 (Prop_lut2_I0_O)        0.124     0.371 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_4/O
                         net (fo=1, routed)           0.807     1.178    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I2_O)        0.124     1.302 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.609     1.911    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_3_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I2_O)        0.124     2.035 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[36]_i_3/O
                         net (fo=16, routed)          1.049     3.084    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[36]_i_3_n_0
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.154     3.238 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     3.238    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_31
    SLICE_X4Y42          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.516     8.521    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y42          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.577     9.097    
                         clock uncertainty           -0.074     9.023    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.075     9.098    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -3.238    
  -------------------------------------------------------------------
                         slack                                  5.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  my_clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  my_clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    my_clk_wiz_0/inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  my_clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  my_clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    my_clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.588    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_MouseCtl/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.099    -0.348    u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[8]_0[2]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.048    -0.300 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    u_top_vga/u_MouseCtl/Inst_Ps2Interface/p_1_in[3]
    SLICE_X6Y43          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.864    -0.826    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X6Y43          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[3]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.131    -0.444    u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.588    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X7Y44          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.099    -0.348    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X6Y44          LUT5 (Prop_lut5_I1_O)        0.045    -0.303 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.303    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.864    -0.826    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X6Y44          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism              0.250    -0.575    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.120    -0.455    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.095%)  route 0.114ns (37.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.565    -0.616    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X15Y41         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.114    -0.362    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]
    SLICE_X14Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    u_top_vga/u_MouseCtl/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X14Y41         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.835    -0.855    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X14Y41         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.120    -0.483    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.565    -0.616    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X15Y40         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/Q
                         net (fo=7, routed)           0.132    -0.344    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]
    SLICE_X14Y40         LUT5 (Prop_lut5_I1_O)        0.048    -0.296 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    u_top_vga/u_MouseCtl/Inst_Ps2Interface/plusOp__0[9]
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.835    -0.855    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[9]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.131    -0.472    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.588    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y43          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.098    -0.350    u_top_vga/u_MouseCtl/Inst_Ps2Interface/Q[10]
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.045    -0.305 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_28
    SLICE_X5Y43          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.864    -0.826    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y43          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.091    -0.484    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.565    -0.616    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X15Y40         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/Q
                         net (fo=7, routed)           0.132    -0.344    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]
    SLICE_X14Y40         LUT4 (Prop_lut4_I2_O)        0.045    -0.299 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_top_vga/u_MouseCtl/Inst_Ps2Interface/plusOp__0[8]
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.835    -0.855    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.120    -0.483    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.564    -0.617    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X13Y38         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/Q
                         net (fo=5, routed)           0.133    -0.344    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.045    -0.299 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.834    -0.856    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X12Y38         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.120    -0.484    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.565    -0.616    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X15Y40         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/Q
                         net (fo=7, routed)           0.136    -0.340    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]
    SLICE_X14Y40         LUT6 (Prop_lut6_I3_O)        0.045    -0.295 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.295    u_top_vga/u_MouseCtl/Inst_Ps2Interface/plusOp__0[10]
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.835    -0.855    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X14Y40         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.121    -0.482    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.564    -0.617    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X13Y38         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.340    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.834    -0.856    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X12Y38         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.121    -0.483    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    my_clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      my_clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     my_clk_wiz_0/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.549ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle/out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 2.686ns (42.223%)  route 3.675ns (57.777%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 23.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.624    -0.888    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/Q
                         net (fo=7, routed)           1.141     0.710    u_top_vga/u_draw_obstacle_ctl/Q[6]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.367 r  u_top_vga/u_draw_obstacle_ctl/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.367    u_top_vga/u_draw_obstacle_ctl/i__carry_i_9_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.690 r  u_top_vga/u_draw_obstacle_ctl/i__carry__0_i_5/O[1]
                         net (fo=2, routed)           0.848     2.538    u_top_vga/u_draw_obstacle_ctl/u_draw_obstacle/rgb_nxt4[10]
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.306     2.844 r  u_top_vga/u_draw_obstacle_ctl/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     2.844    u_top_vga/u_draw_obstacle/out\\.rgb[11]_i_3__0_2[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.335 r  u_top_vga/u_draw_obstacle/rgb_nxt3_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.827     4.162    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_8[0]
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.329     4.491 f  u_top_vga/u_draw_rect/out\\.rgb[11]_i_3__0/O
                         net (fo=6, routed)           0.859     5.350    u_top_vga/u_draw_rect/out\\.rgb[11]_i_3__0_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.124     5.474 r  u_top_vga/u_draw_rect/out\\.rgb[7]_i_1__1/O
                         net (fo=1, routed)           0.000     5.474    u_top_vga/u_draw_obstacle/D[3]
    SLICE_X4Y33          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.510    23.515    u_top_vga/u_draw_obstacle/clk40MHz
    SLICE_X4Y33          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[7]/C
                         clock pessimism              0.564    24.078    
                         clock uncertainty           -0.087    23.991    
    SLICE_X4Y33          FDCE (Setup_fdce_C_D)        0.032    24.023    u_top_vga/u_draw_obstacle/out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         24.023    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                 18.549    

Slack (MET) :             18.550ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle/out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 2.686ns (42.232%)  route 3.674ns (57.768%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 23.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.624    -0.888    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/Q
                         net (fo=7, routed)           1.141     0.710    u_top_vga/u_draw_obstacle_ctl/Q[6]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.367 r  u_top_vga/u_draw_obstacle_ctl/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.367    u_top_vga/u_draw_obstacle_ctl/i__carry_i_9_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.690 r  u_top_vga/u_draw_obstacle_ctl/i__carry__0_i_5/O[1]
                         net (fo=2, routed)           0.848     2.538    u_top_vga/u_draw_obstacle_ctl/u_draw_obstacle/rgb_nxt4[10]
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.306     2.844 r  u_top_vga/u_draw_obstacle_ctl/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     2.844    u_top_vga/u_draw_obstacle/out\\.rgb[11]_i_3__0_2[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.335 r  u_top_vga/u_draw_obstacle/rgb_nxt3_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.827     4.162    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_8[0]
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.329     4.491 f  u_top_vga/u_draw_rect/out\\.rgb[11]_i_3__0/O
                         net (fo=6, routed)           0.858     5.349    u_top_vga/u_draw_rect/out\\.rgb[11]_i_3__0_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.124     5.473 r  u_top_vga/u_draw_rect/out\\.rgb[6]_i_1__1/O
                         net (fo=1, routed)           0.000     5.473    u_top_vga/u_draw_obstacle/D[2]
    SLICE_X4Y33          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.510    23.515    u_top_vga/u_draw_obstacle/clk40MHz
    SLICE_X4Y33          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[6]/C
                         clock pessimism              0.564    24.078    
                         clock uncertainty           -0.087    23.991    
    SLICE_X4Y33          FDCE (Setup_fdce_C_D)        0.031    24.022    u_top_vga/u_draw_obstacle/out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         24.022    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                 18.550    

Slack (MET) :             18.812ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle/out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 2.686ns (43.954%)  route 3.425ns (56.046%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.624    -0.888    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/Q
                         net (fo=7, routed)           1.141     0.710    u_top_vga/u_draw_obstacle_ctl/Q[6]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.367 r  u_top_vga/u_draw_obstacle_ctl/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.367    u_top_vga/u_draw_obstacle_ctl/i__carry_i_9_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.690 r  u_top_vga/u_draw_obstacle_ctl/i__carry__0_i_5/O[1]
                         net (fo=2, routed)           0.848     2.538    u_top_vga/u_draw_obstacle_ctl/u_draw_obstacle/rgb_nxt4[10]
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.306     2.844 r  u_top_vga/u_draw_obstacle_ctl/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     2.844    u_top_vga/u_draw_obstacle/out\\.rgb[11]_i_3__0_2[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.335 r  u_top_vga/u_draw_obstacle/rgb_nxt3_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.827     4.162    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_8[0]
    SLICE_X6Y32          LUT6 (Prop_lut6_I2_O)        0.329     4.491 f  u_top_vga/u_draw_rect/out\\.rgb[11]_i_3__0/O
                         net (fo=6, routed)           0.608     5.099    u_top_vga/u_draw_rect/out\\.rgb[11]_i_3__0_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.124     5.223 r  u_top_vga/u_draw_rect/out\\.rgb[10]_i_1__1/O
                         net (fo=1, routed)           0.000     5.223    u_top_vga/u_draw_obstacle/D[4]
    SLICE_X3Y32          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.511    23.516    u_top_vga/u_draw_obstacle/clk40MHz
    SLICE_X3Y32          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[10]/C
                         clock pessimism              0.578    24.093    
                         clock uncertainty           -0.087    24.006    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.029    24.035    u_top_vga/u_draw_obstacle/out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         24.035    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                 18.812    

Slack (MET) :             18.888ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/out\\.hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 1.368ns (22.752%)  route 4.645ns (77.248%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 23.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.633    -0.879    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X2Y36          FDRE                                         r  u_top_vga/u_vga_timing/out\\.hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518    -0.361 f  u_top_vga/u_vga_timing/out\\.hcount_reg[10]/Q
                         net (fo=11, routed)          0.984     0.623    u_top_vga/u_vga_timing/Q[10]
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.150     0.773 f  u_top_vga/u_vga_timing/out\\.rgb[10]_i_16/O
                         net (fo=7, routed)           0.992     1.765    u_top_vga/u_vga_timing/out\\.rgb[10]_i_16_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.328     2.093 r  u_top_vga/u_vga_timing/out\\.rgb[10]_i_7/O
                         net (fo=2, routed)           1.238     3.331    u_top_vga/u_vga_timing/out\\.rgb[10]_i_7_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.124     3.455 f  u_top_vga/u_vga_timing/out\\.rgb[7]_i_7/O
                         net (fo=2, routed)           0.422     3.877    u_top_vga/u_vga_timing/out\\.rgb[7]_i_7_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I3_O)        0.124     4.001 r  u_top_vga/u_vga_timing/out\\.rgb[7]_i_2/O
                         net (fo=2, routed)           1.009     5.010    u_top_vga/u_vga_timing/out\\.rgb[7]_i_2_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.124     5.134 r  u_top_vga/u_vga_timing/out\\.rgb[6]_i_1/O
                         net (fo=1, routed)           0.000     5.134    u_top_vga/u_draw_bg/D[2]
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.510    23.515    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[6]/C
                         clock pessimism              0.564    24.078    
                         clock uncertainty           -0.087    23.991    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.031    24.022    u_top_vga/u_draw_bg/out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         24.022    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                 18.888    

Slack (MET) :             18.891ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/out\\.hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 1.368ns (22.759%)  route 4.643ns (77.241%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.633    -0.879    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X2Y36          FDRE                                         r  u_top_vga/u_vga_timing/out\\.hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518    -0.361 f  u_top_vga/u_vga_timing/out\\.hcount_reg[10]/Q
                         net (fo=11, routed)          0.984     0.623    u_top_vga/u_vga_timing/Q[10]
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.150     0.773 f  u_top_vga/u_vga_timing/out\\.rgb[10]_i_16/O
                         net (fo=7, routed)           0.992     1.765    u_top_vga/u_vga_timing/out\\.rgb[10]_i_16_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.328     2.093 r  u_top_vga/u_vga_timing/out\\.rgb[10]_i_7/O
                         net (fo=2, routed)           1.238     3.331    u_top_vga/u_vga_timing/out\\.rgb[10]_i_7_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.124     3.455 f  u_top_vga/u_vga_timing/out\\.rgb[7]_i_7/O
                         net (fo=2, routed)           0.834     4.289    u_top_vga/u_vga_timing/out\\.rgb[7]_i_7_n_0
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.124     4.413 f  u_top_vga/u_vga_timing/out\\.rgb[3]_i_5/O
                         net (fo=1, routed)           0.595     5.008    u_top_vga/u_vga_timing/out\\.rgb[3]_i_5_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.124     5.132 r  u_top_vga/u_vga_timing/out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     5.132    u_top_vga/u_draw_bg/D[1]
    SLICE_X4Y34          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.511    23.516    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X4Y34          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[3]/C
                         clock pessimism              0.564    24.079    
                         clock uncertainty           -0.087    23.992    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.031    24.023    u_top_vga/u_draw_bg/out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         24.023    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                 18.891    

Slack (MET) :             18.904ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/out\\.hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 1.396ns (23.110%)  route 4.645ns (76.890%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 23.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.633    -0.879    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X2Y36          FDRE                                         r  u_top_vga/u_vga_timing/out\\.hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518    -0.361 f  u_top_vga/u_vga_timing/out\\.hcount_reg[10]/Q
                         net (fo=11, routed)          0.984     0.623    u_top_vga/u_vga_timing/Q[10]
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.150     0.773 f  u_top_vga/u_vga_timing/out\\.rgb[10]_i_16/O
                         net (fo=7, routed)           0.992     1.765    u_top_vga/u_vga_timing/out\\.rgb[10]_i_16_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.328     2.093 r  u_top_vga/u_vga_timing/out\\.rgb[10]_i_7/O
                         net (fo=2, routed)           1.238     3.331    u_top_vga/u_vga_timing/out\\.rgb[10]_i_7_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.124     3.455 f  u_top_vga/u_vga_timing/out\\.rgb[7]_i_7/O
                         net (fo=2, routed)           0.422     3.877    u_top_vga/u_vga_timing/out\\.rgb[7]_i_7_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I3_O)        0.124     4.001 r  u_top_vga/u_vga_timing/out\\.rgb[7]_i_2/O
                         net (fo=2, routed)           1.009     5.010    u_top_vga/u_vga_timing/out\\.rgb[7]_i_2_n_0
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.152     5.162 r  u_top_vga/u_vga_timing/out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     5.162    u_top_vga/u_draw_bg/D[3]
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.510    23.515    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[7]/C
                         clock pessimism              0.564    24.078    
                         clock uncertainty           -0.087    23.991    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.075    24.066    u_top_vga/u_draw_bg/out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         24.066    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                 18.904    

Slack (MET) :             18.905ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle/out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.686ns (44.746%)  route 3.317ns (55.254%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 23.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.624    -0.888    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/Q
                         net (fo=7, routed)           1.141     0.710    u_top_vga/u_draw_obstacle_ctl/Q[6]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.367 r  u_top_vga/u_draw_obstacle_ctl/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.367    u_top_vga/u_draw_obstacle_ctl/i__carry_i_9_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.690 r  u_top_vga/u_draw_obstacle_ctl/i__carry__0_i_5/O[1]
                         net (fo=2, routed)           0.848     2.538    u_top_vga/u_draw_obstacle_ctl/u_draw_obstacle/rgb_nxt4[10]
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.306     2.844 r  u_top_vga/u_draw_obstacle_ctl/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     2.844    u_top_vga/u_draw_obstacle/out\\.rgb[11]_i_3__0_2[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.335 f  u_top_vga/u_draw_obstacle/rgb_nxt3_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.976     4.311    u_top_vga/u_draw_obstacle/out\\.hcount_reg[10]_0[0]
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.329     4.640 f  u_top_vga/u_draw_obstacle/out\\.rgb[11]_i_2__1/O
                         net (fo=6, routed)           0.351     4.991    u_top_vga/u_draw_rect/out\\.rgb_reg[2]_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.124     5.115 r  u_top_vga/u_draw_rect/out\\.rgb[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.115    u_top_vga/u_draw_obstacle/D[0]
    SLICE_X4Y33          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.510    23.515    u_top_vga/u_draw_obstacle/clk40MHz
    SLICE_X4Y33          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[2]/C
                         clock pessimism              0.564    24.078    
                         clock uncertainty           -0.087    23.991    
    SLICE_X4Y33          FDCE (Setup_fdce_C_D)        0.029    24.020    u_top_vga/u_draw_obstacle/out\\.rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         24.020    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                 18.905    

Slack (MET) :             18.910ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle/out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.686ns (44.769%)  route 3.314ns (55.231%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 23.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.624    -0.888    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/Q
                         net (fo=7, routed)           1.141     0.710    u_top_vga/u_draw_obstacle_ctl/Q[6]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.367 r  u_top_vga/u_draw_obstacle_ctl/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.367    u_top_vga/u_draw_obstacle_ctl/i__carry_i_9_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.690 r  u_top_vga/u_draw_obstacle_ctl/i__carry__0_i_5/O[1]
                         net (fo=2, routed)           0.848     2.538    u_top_vga/u_draw_obstacle_ctl/u_draw_obstacle/rgb_nxt4[10]
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.306     2.844 r  u_top_vga/u_draw_obstacle_ctl/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     2.844    u_top_vga/u_draw_obstacle/out\\.rgb[11]_i_3__0_2[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.335 f  u_top_vga/u_draw_obstacle/rgb_nxt3_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.976     4.311    u_top_vga/u_draw_obstacle/out\\.hcount_reg[10]_0[0]
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.329     4.640 f  u_top_vga/u_draw_obstacle/out\\.rgb[11]_i_2__1/O
                         net (fo=6, routed)           0.348     4.988    u_top_vga/u_draw_rect/out\\.rgb_reg[2]_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.124     5.112 r  u_top_vga/u_draw_rect/out\\.rgb[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.112    u_top_vga/u_draw_obstacle/D[1]
    SLICE_X4Y33          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.510    23.515    u_top_vga/u_draw_obstacle/clk40MHz
    SLICE_X4Y33          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[3]/C
                         clock pessimism              0.564    24.078    
                         clock uncertainty           -0.087    23.991    
    SLICE_X4Y33          FDCE (Setup_fdce_C_D)        0.031    24.022    u_top_vga/u_draw_obstacle/out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         24.022    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 18.910    

Slack (MET) :             18.949ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle/out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 2.686ns (44.947%)  route 3.290ns (55.053%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.624    -0.888    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[6]/Q
                         net (fo=7, routed)           1.141     0.710    u_top_vga/u_draw_obstacle_ctl/Q[6]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.367 r  u_top_vga/u_draw_obstacle_ctl/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.367    u_top_vga/u_draw_obstacle_ctl/i__carry_i_9_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.690 r  u_top_vga/u_draw_obstacle_ctl/i__carry__0_i_5/O[1]
                         net (fo=2, routed)           0.848     2.538    u_top_vga/u_draw_obstacle_ctl/u_draw_obstacle/rgb_nxt4[10]
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.306     2.844 r  u_top_vga/u_draw_obstacle_ctl/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     2.844    u_top_vga/u_draw_obstacle/out\\.rgb[11]_i_3__0_2[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.335 r  u_top_vga/u_draw_obstacle/rgb_nxt3_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.976     4.311    u_top_vga/u_draw_obstacle/out\\.hcount_reg[10]_0[0]
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.329     4.640 r  u_top_vga/u_draw_obstacle/out\\.rgb[11]_i_2__1/O
                         net (fo=6, routed)           0.324     4.964    u_top_vga/u_draw_rect/out\\.rgb_reg[2]_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I3_O)        0.124     5.088 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_1__1/O
                         net (fo=1, routed)           0.000     5.088    u_top_vga/u_draw_obstacle/D[5]
    SLICE_X3Y32          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.511    23.516    u_top_vga/u_draw_obstacle/clk40MHz
    SLICE_X3Y32          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[11]/C
                         clock pessimism              0.578    24.093    
                         clock uncertainty           -0.087    24.006    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.031    24.037    u_top_vga/u_draw_obstacle/out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         24.037    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                 18.949    

Slack (MET) :             19.104ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.309ns (22.126%)  route 4.607ns (77.874%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 23.517 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.562    -0.950    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X11Y34         FDRE                                         r  u_top_vga/u_vga_timing/out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.494 f  u_top_vga/u_vga_timing/out\\.vcount_reg[4]/Q
                         net (fo=28, routed)          2.147     1.653    u_top_vga/u_vga_timing/out\\.vcount_reg[10]_0[4]
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.154     1.807 r  u_top_vga/u_vga_timing/out\\.vsync_i_3/O
                         net (fo=2, routed)           0.852     2.660    u_top_vga/u_vga_timing/out\\.vsync_i_3_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.327     2.987 f  u_top_vga/u_vga_timing/out\\.rgb[10]_i_13/O
                         net (fo=1, routed)           0.891     3.878    u_top_vga/u_vga_timing/out\\.rgb[10]_i_13_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     4.002 r  u_top_vga/u_vga_timing/out\\.rgb[10]_i_4/O
                         net (fo=1, routed)           0.287     4.289    u_top_vga/u_vga_timing/out\\.rgb[10]_i_4_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.124     4.413 f  u_top_vga/u_vga_timing/out\\.rgb[10]_i_2/O
                         net (fo=2, routed)           0.430     4.843    u_top_vga/u_vga_timing/out\\.rgb[10]_i_2_n_0
    SLICE_X6Y35          LUT5 (Prop_lut5_I4_O)        0.124     4.967 r  u_top_vga/u_vga_timing/out\\.rgb[10]_i_1/O
                         net (fo=1, routed)           0.000     4.967    u_top_vga/u_draw_bg/D[4]
    SLICE_X6Y35          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.512    23.517    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X6Y35          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[10]/C
                         clock pessimism              0.564    24.080    
                         clock uncertainty           -0.087    23.993    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)        0.077    24.070    u_top_vga/u_draw_bg/out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         24.070    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                 19.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vsync_nxt_reg_srl2___u_top_vga_u_draw_bg_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.562    -0.619    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X11Y35         FDRE                                         r  u_top_vga/u_vga_timing/out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_vga_timing/out\\.vsync_reg/Q
                         net (fo=2, routed)           0.124    -0.354    u_top_vga/u_draw_rect/tim_dbg_if\\.vsync
    SLICE_X10Y35         SRL16E                                       r  u_top_vga/u_draw_rect/vsync_nxt_reg_srl2___u_top_vga_u_draw_bg_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.831    -0.859    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X10Y35         SRL16E                                       r  u_top_vga/u_draw_rect/vsync_nxt_reg_srl2___u_top_vga_u_draw_bg_out\\.hsync_reg_r/CLK
                         clock pessimism              0.252    -0.606    
    SLICE_X10Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.489    u_top_vga/u_draw_rect/vsync_nxt_reg_srl2___u_top_vga_u_draw_bg_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_obstacle/out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.589    -0.592    u_top_vga/u_draw_obstacle/clk40MHz
    SLICE_X3Y32          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.364    u_top_vga/u_draw_obstacle/do_dmouse_if\\.rgb[10]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.045    -0.319 r  u_top_vga/u_draw_obstacle/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]_0
    SLICE_X2Y32          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.858    -0.832    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X2Y32          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y32          FDSE (Hold_fdse_C_D)         0.120    -0.459    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 my_clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  my_clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    my_clk_wiz_0/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    my_clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/hcount_nxt2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.585    -0.596    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y30          FDRE                                         r  u_top_vga/u_draw_rect/hcount_nxt2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_top_vga/u_draw_rect/hcount_nxt2_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.345    u_top_vga/u_draw_rect/hcount_nxt2[5]
    SLICE_X5Y29          FDRE                                         r  u_top_vga/u_draw_rect/out\\.hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.853    -0.837    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y29          FDRE                                         r  u_top_vga/u_draw_rect/out\\.hcount_reg[5]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.070    -0.513    u_top_vga/u_draw_rect/out\\.hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle/out\\.vcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.587    -0.594    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_top_vga/u_draw_rect/out\\.vcount_reg[4]/Q
                         net (fo=5, routed)           0.120    -0.333    u_top_vga/u_draw_obstacle/Q[4]
    SLICE_X5Y31          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.855    -0.835    u_top_vga/u_draw_obstacle/clk40MHz
    SLICE_X5Y31          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.vcount_reg[4]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.070    -0.511    u_top_vga/u_draw_obstacle/out\\.vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  my_clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    my_clk_wiz_0/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    my_clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/hcount_nxt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.590    -0.591    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X1Y33          FDRE                                         r  u_top_vga/u_draw_bg/out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_bg/out\\.hcount_reg[2]/Q
                         net (fo=4, routed)           0.124    -0.326    u_top_vga/u_draw_rect/D[2]
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_draw_rect/hcount_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.858    -0.832    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_draw_rect/hcount_nxt_reg[2]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.070    -0.508    u_top_vga/u_draw_rect/hcount_nxt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_obstacle/out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.589    -0.592    u_top_vga/u_draw_obstacle/clk40MHz
    SLICE_X3Y32          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_obstacle/out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           0.140    -0.311    u_top_vga/u_draw_obstacle/do_dmouse_if\\.rgb[11]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.046    -0.265 r  u_top_vga/u_draw_obstacle/rgb_out[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.265    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_1
    SLICE_X2Y32          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.858    -0.832    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X2Y32          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y32          FDSE (Hold_fdse_C_D)         0.131    -0.448    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/out\\.vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle/out\\.vcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.587    -0.594    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_top_vga/u_draw_rect/out\\.vcount_reg[7]/Q
                         net (fo=5, routed)           0.128    -0.325    u_top_vga/u_draw_obstacle/Q[7]
    SLICE_X5Y31          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.855    -0.835    u_top_vga/u_draw_obstacle/clk40MHz
    SLICE_X5Y31          FDCE                                         r  u_top_vga/u_draw_obstacle/out\\.vcount_reg[7]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.072    -0.509    u_top_vga/u_draw_obstacle/out\\.vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/out\\.hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/hcount_nxt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.590    -0.591    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X1Y33          FDRE                                         r  u_top_vga/u_draw_bg/out\\.hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_bg/out\\.hcount_reg[3]/Q
                         net (fo=4, routed)           0.128    -0.322    u_top_vga/u_draw_rect/D[3]
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_draw_rect/hcount_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.858    -0.832    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_draw_rect/hcount_nxt_reg[3]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.072    -0.506    u_top_vga/u_draw_rect/hcount_nxt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    my_clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      my_clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y35      u_top_vga/u_draw_rect/hsync_nxt_reg_srl3___u_top_vga_u_draw_rect_hsync_nxt_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y35      u_top_vga/u_draw_rect/hsync_nxt_reg_srl3___u_top_vga_u_draw_rect_hsync_nxt_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y35     u_top_vga/u_draw_rect/vsync_nxt_reg_srl2___u_top_vga_u_draw_bg_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y35     u_top_vga/u_draw_rect/vsync_nxt_reg_srl2___u_top_vga_u_draw_bg_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y35      u_top_vga/u_draw_rect/hsync_nxt_reg_srl3___u_top_vga_u_draw_rect_hsync_nxt_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y35      u_top_vga/u_draw_rect/hsync_nxt_reg_srl3___u_top_vga_u_draw_rect_hsync_nxt_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y35     u_top_vga/u_draw_rect/vsync_nxt_reg_srl2___u_top_vga_u_draw_bg_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y35     u_top_vga/u_draw_rect/vsync_nxt_reg_srl2___u_top_vga_u_draw_bg_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     my_clk_wiz_0/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.068ns  (logic 2.600ns (63.916%)  route 1.468ns (36.084%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 19.044 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    19.044    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X8Y29          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.518    19.562 r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/Q
                         net (fo=10, routed)          0.568    20.130    u_top_vga/u_draw_rect_ctl/Q[2]
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.637 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.637    u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.751 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.751    u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_9_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.085 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.571    21.656    u_top_vga/u_draw_bg/rgb_out3[9]
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.303    21.959 r  u_top_vga/u_draw_bg/rgb_out2_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.959    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_4[1]
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.451 f  u_top_vga/u_draw_rect/rgb_out2_carry__0/CO[1]
                         net (fo=6, routed)           0.329    22.780    u_top_vga/u_draw_rect/rgb_out2_carry__0_n_2
    SLICE_X11Y31         LUT5 (Prop_lut5_I4_O)        0.332    23.112 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_2__0/O
                         net (fo=1, routed)           0.000    23.112    u_top_vga/u_draw_rect/p_1_in[11]
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.441    23.446    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[11]/C
                         clock pessimism              0.398    23.844    
                         clock uncertainty           -0.207    23.637    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.029    23.666    u_top_vga/u_draw_rect/out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.666    
                         arrival time                         -23.112    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.065ns  (logic 2.600ns (63.963%)  route 1.465ns (36.037%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 19.044 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    19.044    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X8Y29          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.518    19.562 r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/Q
                         net (fo=10, routed)          0.568    20.130    u_top_vga/u_draw_rect_ctl/Q[2]
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.637 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.637    u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.751 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.751    u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_9_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.085 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.571    21.656    u_top_vga/u_draw_bg/rgb_out3[9]
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.303    21.959 r  u_top_vga/u_draw_bg/rgb_out2_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.959    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_4[1]
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.451 f  u_top_vga/u_draw_rect/rgb_out2_carry__0/CO[1]
                         net (fo=6, routed)           0.326    22.777    u_top_vga/u_draw_rect/rgb_out2_carry__0_n_2
    SLICE_X11Y31         LUT5 (Prop_lut5_I4_O)        0.332    23.109 r  u_top_vga/u_draw_rect/out\\.rgb[2]_i_1__0/O
                         net (fo=1, routed)           0.000    23.109    u_top_vga/u_draw_rect/p_1_in[2]
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.441    23.446    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[2]/C
                         clock pessimism              0.398    23.844    
                         clock uncertainty           -0.207    23.637    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.031    23.668    u_top_vga/u_draw_rect/out\\.rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         23.668    
                         arrival time                         -23.109    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.098ns  (logic 2.600ns (63.439%)  route 1.498ns (36.561%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 19.044 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    19.044    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X8Y29          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.518    19.562 r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/Q
                         net (fo=10, routed)          0.568    20.130    u_top_vga/u_draw_rect_ctl/Q[2]
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.637 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.637    u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.751 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.751    u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_9_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.085 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.571    21.656    u_top_vga/u_draw_bg/rgb_out3[9]
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.303    21.959 r  u_top_vga/u_draw_bg/rgb_out2_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.959    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_4[1]
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.451 f  u_top_vga/u_draw_rect/rgb_out2_carry__0/CO[1]
                         net (fo=6, routed)           0.359    22.811    u_top_vga/u_draw_rect/rgb_out2_carry__0_n_2
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.332    23.143 r  u_top_vga/u_draw_rect/out\\.rgb[10]_i_1__0/O
                         net (fo=1, routed)           0.000    23.143    u_top_vga/u_draw_rect/p_1_in[10]
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.442    23.447    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[10]/C
                         clock pessimism              0.398    23.845    
                         clock uncertainty           -0.207    23.638    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.079    23.717    u_top_vga/u_draw_rect/out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         23.717    
                         arrival time                         -23.143    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.092ns  (logic 2.600ns (63.532%)  route 1.492ns (36.468%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 19.044 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    19.044    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X8Y29          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.518    19.562 r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/Q
                         net (fo=10, routed)          0.568    20.130    u_top_vga/u_draw_rect_ctl/Q[2]
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.637 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.637    u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.751 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.751    u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_9_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.085 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.571    21.656    u_top_vga/u_draw_bg/rgb_out3[9]
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.303    21.959 r  u_top_vga/u_draw_bg/rgb_out2_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.959    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_4[1]
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.451 f  u_top_vga/u_draw_rect/rgb_out2_carry__0/CO[1]
                         net (fo=6, routed)           0.353    22.805    u_top_vga/u_draw_rect/rgb_out2_carry__0_n_2
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.332    23.137 r  u_top_vga/u_draw_rect/out\\.rgb[3]_i_1__0/O
                         net (fo=1, routed)           0.000    23.137    u_top_vga/u_draw_rect/p_1_in[3]
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.442    23.447    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[3]/C
                         clock pessimism              0.398    23.845    
                         clock uncertainty           -0.207    23.638    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.077    23.715    u_top_vga/u_draw_rect/out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                         -23.137    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.088ns  (logic 2.600ns (63.594%)  route 1.488ns (36.406%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 19.044 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    19.044    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X8Y29          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.518    19.562 r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/Q
                         net (fo=10, routed)          0.568    20.130    u_top_vga/u_draw_rect_ctl/Q[2]
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.637 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.637    u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.751 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.751    u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_9_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.085 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.571    21.656    u_top_vga/u_draw_bg/rgb_out3[9]
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.303    21.959 r  u_top_vga/u_draw_bg/rgb_out2_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.959    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_4[1]
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.451 f  u_top_vga/u_draw_rect/rgb_out2_carry__0/CO[1]
                         net (fo=6, routed)           0.349    22.801    u_top_vga/u_draw_rect/rgb_out2_carry__0_n_2
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.332    23.133 r  u_top_vga/u_draw_rect/out\\.rgb[7]_i_1__0/O
                         net (fo=1, routed)           0.000    23.133    u_top_vga/u_draw_rect/p_1_in[7]
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.442    23.447    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[7]/C
                         clock pessimism              0.398    23.845    
                         clock uncertainty           -0.207    23.638    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.079    23.717    u_top_vga/u_draw_rect/out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.717    
                         arrival time                         -23.133    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.089ns  (logic 2.600ns (63.579%)  route 1.489ns (36.421%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 19.044 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.556    19.044    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X8Y29          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.518    19.562 r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/Q
                         net (fo=10, routed)          0.568    20.130    u_top_vga/u_draw_rect_ctl/Q[2]
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.637 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.637    u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.751 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.751    u_top_vga/u_draw_rect_ctl/rgb_out2_carry_i_9_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.085 r  u_top_vga/u_draw_rect_ctl/rgb_out2_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.571    21.656    u_top_vga/u_draw_bg/rgb_out3[9]
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.303    21.959 r  u_top_vga/u_draw_bg/rgb_out2_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.959    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_4[1]
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.451 f  u_top_vga/u_draw_rect/rgb_out2_carry__0/CO[1]
                         net (fo=6, routed)           0.350    22.802    u_top_vga/u_draw_rect/rgb_out2_carry__0_n_2
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.332    23.134 r  u_top_vga/u_draw_rect/out\\.rgb[6]_i_1__0/O
                         net (fo=1, routed)           0.000    23.134    u_top_vga/u_draw_rect/p_1_in[6]
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.442    23.447    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[6]/C
                         clock pessimism              0.398    23.845    
                         clock uncertainty           -0.207    23.638    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.081    23.719    u_top_vga/u_draw_rect/out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         23.719    
                         arrival time                         -23.134    
  -------------------------------------------------------------------
                         slack                                  0.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.417ns (52.226%)  route 0.381ns (47.774%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559    -0.622    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X10Y31         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/Q
                         net (fo=5, routed)           0.187    -0.271    u_top_vga/u_draw_bg/rgb_out3_carry__0[10]
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.043    -0.228 r  u_top_vga/u_draw_bg/rgb_out3_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_1[1]
    SLICE_X10Y31         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094    -0.134 f  u_top_vga/u_draw_rect/rgb_out3_carry__0/CO[1]
                         net (fo=6, routed)           0.194     0.060    u_top_vga/u_draw_rect/rgb_out3_carry__0_n_2
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.116     0.176 r  u_top_vga/u_draw_rect/out\\.rgb[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.176    u_top_vga/u_draw_rect/p_1_in[3]
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.828    -0.862    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.099    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.120     0.021    u_top_vga/u_draw_rect/out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.417ns (51.966%)  route 0.385ns (48.034%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559    -0.622    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X10Y31         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/Q
                         net (fo=5, routed)           0.187    -0.271    u_top_vga/u_draw_bg/rgb_out3_carry__0[10]
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.043    -0.228 r  u_top_vga/u_draw_bg/rgb_out3_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_1[1]
    SLICE_X10Y31         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094    -0.134 f  u_top_vga/u_draw_rect/rgb_out3_carry__0/CO[1]
                         net (fo=6, routed)           0.198     0.064    u_top_vga/u_draw_rect/rgb_out3_carry__0_n_2
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.116     0.180 r  u_top_vga/u_draw_rect/out\\.rgb[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.180    u_top_vga/u_draw_rect/p_1_in[6]
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.828    -0.862    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.099    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.121     0.022    u_top_vga/u_draw_rect/out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.417ns (52.924%)  route 0.371ns (47.076%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559    -0.622    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X10Y31         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/Q
                         net (fo=5, routed)           0.187    -0.271    u_top_vga/u_draw_bg/rgb_out3_carry__0[10]
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.043    -0.228 r  u_top_vga/u_draw_bg/rgb_out3_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_1[1]
    SLICE_X10Y31         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094    -0.134 f  u_top_vga/u_draw_rect/rgb_out3_carry__0/CO[1]
                         net (fo=6, routed)           0.183     0.050    u_top_vga/u_draw_rect/rgb_out3_carry__0_n_2
    SLICE_X11Y31         LUT5 (Prop_lut5_I1_O)        0.116     0.166 r  u_top_vga/u_draw_rect/out\\.rgb[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.166    u_top_vga/u_draw_rect/p_1_in[11]
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.827    -0.863    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[11]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.207    -0.100    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.091    -0.009    u_top_vga/u_draw_rect/out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.417ns (52.857%)  route 0.372ns (47.143%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559    -0.622    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X10Y31         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/Q
                         net (fo=5, routed)           0.187    -0.271    u_top_vga/u_draw_bg/rgb_out3_carry__0[10]
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.043    -0.228 r  u_top_vga/u_draw_bg/rgb_out3_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_1[1]
    SLICE_X10Y31         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094    -0.134 f  u_top_vga/u_draw_rect/rgb_out3_carry__0/CO[1]
                         net (fo=6, routed)           0.184     0.051    u_top_vga/u_draw_rect/rgb_out3_carry__0_n_2
    SLICE_X11Y31         LUT5 (Prop_lut5_I1_O)        0.116     0.167 r  u_top_vga/u_draw_rect/out\\.rgb[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.167    u_top_vga/u_draw_rect/p_1_in[2]
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.827    -0.863    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.207    -0.100    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.092    -0.008    u_top_vga/u_draw_rect/out\\.rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.417ns (49.213%)  route 0.430ns (50.787%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559    -0.622    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X10Y31         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/Q
                         net (fo=5, routed)           0.187    -0.271    u_top_vga/u_draw_bg/rgb_out3_carry__0[10]
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.043    -0.228 r  u_top_vga/u_draw_bg/rgb_out3_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_1[1]
    SLICE_X10Y31         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094    -0.134 f  u_top_vga/u_draw_rect/rgb_out3_carry__0/CO[1]
                         net (fo=6, routed)           0.243     0.109    u_top_vga/u_draw_rect/rgb_out3_carry__0_n_2
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.116     0.225 r  u_top_vga/u_draw_rect/out\\.rgb[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.225    u_top_vga/u_draw_rect/p_1_in[10]
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.828    -0.862    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[10]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.099    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.121     0.022    u_top_vga/u_draw_rect/out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.417ns (48.696%)  route 0.439ns (51.304%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559    -0.622    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X10Y31         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 f  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/Q
                         net (fo=5, routed)           0.187    -0.271    u_top_vga/u_draw_bg/rgb_out3_carry__0[10]
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.043    -0.228 r  u_top_vga/u_draw_bg/rgb_out3_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u_top_vga/u_draw_rect/out\\.rgb_reg[11]_1[1]
    SLICE_X10Y31         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094    -0.134 f  u_top_vga/u_draw_rect/rgb_out3_carry__0/CO[1]
                         net (fo=6, routed)           0.252     0.118    u_top_vga/u_draw_rect/rgb_out3_carry__0_n_2
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.116     0.234 r  u_top_vga/u_draw_rect/out\\.rgb[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.234    u_top_vga/u_draw_rect/p_1_in[7]
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.828    -0.862    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.207    -0.099    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.121     0.022    u_top_vga/u_draw_rect/out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.212    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.731ns  (logic 1.083ns (18.899%)  route 4.648ns (81.101%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/Q
                         net (fo=2, routed)           1.487     2.046    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[9]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.124     2.170 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_9/O
                         net (fo=1, routed)           0.484     2.654    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_9_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.778 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4/O
                         net (fo=4, routed)           0.881     3.659    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4_n_0
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.783 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]_i_2/O
                         net (fo=7, routed)           1.168     4.951    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]_i_2_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.152     5.103 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]_i_1/O
                         net (fo=1, routed)           0.628     5.731    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]_i_1_n_0
    SLICE_X5Y28          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.541ns  (logic 1.055ns (19.040%)  route 4.486ns (80.960%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/Q
                         net (fo=2, routed)           1.487     2.046    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[9]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.124     2.170 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_9/O
                         net (fo=1, routed)           0.484     2.654    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_9_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.778 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4/O
                         net (fo=4, routed)           0.881     3.659    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4_n_0
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.783 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]_i_2/O
                         net (fo=7, routed)           0.837     4.621    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]_i_2_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I1_O)        0.124     4.745 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[6]_i_1/O
                         net (fo=1, routed)           0.796     5.541    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[6]_i_1_n_0
    SLICE_X2Y28          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.492ns  (logic 1.055ns (19.208%)  route 4.437ns (80.792%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/Q
                         net (fo=2, routed)           1.487     2.046    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[9]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.124     2.170 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_9/O
                         net (fo=1, routed)           0.484     2.654    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_9_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.778 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4/O
                         net (fo=4, routed)           0.881     3.659    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4_n_0
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.783 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]_i_2/O
                         net (fo=7, routed)           0.990     4.773    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]_i_2_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     4.897 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]_i_1/O
                         net (fo=1, routed)           0.595     5.492    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]_i_1_n_0
    SLICE_X4Y27          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.445ns  (logic 1.083ns (19.890%)  route 4.362ns (80.110%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/Q
                         net (fo=2, routed)           1.487     2.046    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[9]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.124     2.170 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_9/O
                         net (fo=1, routed)           0.484     2.654    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_9_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.778 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4/O
                         net (fo=4, routed)           0.881     3.659    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4_n_0
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.783 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]_i_2/O
                         net (fo=7, routed)           0.837     4.621    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]_i_2_n_0
    SLICE_X3Y28          LUT5 (Prop_lut5_I1_O)        0.152     4.773 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[7]_i_1/O
                         net (fo=1, routed)           0.672     5.445    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[7]_i_1_n_0
    SLICE_X2Y28          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 1.317ns (24.591%)  route 4.039ns (75.409%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/G
    SLICE_X10Y29         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/Q
                         net (fo=3, routed)           0.966     1.591    u_top_vga/u_draw_rect_ctl/ypos_nxt[6]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     1.715 f  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_3/O
                         net (fo=1, routed)           0.580     2.295    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_3_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.419 f  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2/O
                         net (fo=3, routed)           0.587     3.006    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I1_O)        0.116     3.122 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_1/O
                         net (fo=13, routed)          1.036     4.158    u_top_vga/u_draw_rect_ctl/state_nxt__1[2]
    SLICE_X11Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.486 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[4]_i_1/O
                         net (fo=1, routed)           0.870     5.356    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[4]
    SLICE_X10Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.289ns  (logic 1.317ns (24.898%)  route 3.972ns (75.102%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/G
    SLICE_X10Y29         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/Q
                         net (fo=3, routed)           0.966     1.591    u_top_vga/u_draw_rect_ctl/ypos_nxt[6]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     1.715 f  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_3/O
                         net (fo=1, routed)           0.580     2.295    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_3_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.419 f  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2/O
                         net (fo=3, routed)           0.587     3.006    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I1_O)        0.116     3.122 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_1/O
                         net (fo=13, routed)          1.031     4.153    u_top_vga/u_draw_rect_ctl/state_nxt__1[2]
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.328     4.481 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[0]_i_1/O
                         net (fo=1, routed)           0.809     5.289    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[0]
    SLICE_X10Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.242ns  (logic 1.121ns (21.385%)  route 4.121ns (78.615%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/G
    SLICE_X10Y29         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/Q
                         net (fo=3, routed)           0.966     1.591    u_top_vga/u_draw_rect_ctl/ypos_nxt[6]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     1.715 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_3/O
                         net (fo=1, routed)           0.580     2.295    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_3_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.419 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2/O
                         net (fo=3, routed)           0.587     3.006    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2_n_0
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.130 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]_i_4/O
                         net (fo=12, routed)          1.187     4.317    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]_i_4_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.441 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[2]_i_1/O
                         net (fo=1, routed)           0.801     5.242    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[2]
    SLICE_X9Y29          LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.209ns  (logic 1.317ns (25.283%)  route 3.892ns (74.717%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/G
    SLICE_X10Y29         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/Q
                         net (fo=3, routed)           0.966     1.591    u_top_vga/u_draw_rect_ctl/ypos_nxt[6]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     1.715 f  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_3/O
                         net (fo=1, routed)           0.580     2.295    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_3_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.419 f  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2/O
                         net (fo=3, routed)           0.587     3.006    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I1_O)        0.116     3.122 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_1/O
                         net (fo=13, routed)          0.779     3.901    u_top_vga/u_draw_rect_ctl/state_nxt__1[2]
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.328     4.229 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]_i_1/O
                         net (fo=1, routed)           0.980     5.209    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[6]
    SLICE_X10Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.164ns  (logic 1.317ns (25.503%)  route 3.847ns (74.497%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/G
    SLICE_X10Y29         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/Q
                         net (fo=3, routed)           0.966     1.591    u_top_vga/u_draw_rect_ctl/ypos_nxt[6]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     1.715 f  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_3/O
                         net (fo=1, routed)           0.580     2.295    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_3_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.419 f  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2/O
                         net (fo=3, routed)           0.587     3.006    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I1_O)        0.116     3.122 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_1/O
                         net (fo=13, routed)          1.174     4.296    u_top_vga/u_draw_rect_ctl/state_nxt__1[2]
    SLICE_X11Y29         LUT6 (Prop_lut6_I4_O)        0.328     4.624 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]_i_1/O
                         net (fo=1, routed)           0.540     5.164    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[10]
    SLICE_X11Y30         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.142ns  (logic 1.289ns (25.066%)  route 3.853ns (74.934%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/Q
                         net (fo=2, routed)           1.487     2.046    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[9]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.124     2.170 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_9/O
                         net (fo=1, routed)           0.484     2.654    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_9_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.778 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4/O
                         net (fo=4, routed)           0.881     3.659    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4_n_0
    SLICE_X5Y28          LUT2 (Prop_lut2_I1_O)        0.150     3.809 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_5/O
                         net (fo=5, routed)           0.348     4.157    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_5_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.332     4.489 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[4]_i_1/O
                         net (fo=1, routed)           0.653     5.142    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[4]_i_1_n_0
    SLICE_X2Y28          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/stop_reg/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.223ns (41.811%)  route 0.310ns (58.189%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/stop_reg/G
    SLICE_X12Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  u_top_vga/u_draw_rect_ctl/stop_reg/Q
                         net (fo=5, routed)           0.194     0.372    u_top_vga/u_draw_rect_ctl/stop
    SLICE_X12Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.417 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     0.533    u_top_vga/u_draw_rect_ctl/state_nxt__1[1]
    SLICE_X12Y30         LDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/stop_reg/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/stop_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.223ns (39.874%)  route 0.336ns (60.126%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/stop_reg/G
    SLICE_X12Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  u_top_vga/u_draw_rect_ctl/stop_reg/Q
                         net (fo=5, routed)           0.224     0.402    u_top_vga/u_draw_rect_ctl/stop
    SLICE_X12Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.447 r  u_top_vga/u_draw_rect_ctl/stop_reg_i_1/O
                         net (fo=1, routed)           0.112     0.559    u_top_vga/u_draw_rect_ctl/stop__0
    SLICE_X12Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/stop_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/stop_reg/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.223ns (31.463%)  route 0.486ns (68.537%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/stop_reg/G
    SLICE_X12Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_rect_ctl/stop_reg/Q
                         net (fo=5, routed)           0.370     0.548    u_top_vga/u_draw_rect_ctl/stop
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.593 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     0.709    u_top_vga/u_draw_rect_ctl/state_nxt__1[0]
    SLICE_X12Y30         LDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.245ns (32.470%)  route 0.510ns (67.530%))
  Logic Levels:           3  (LDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/G
    SLICE_X4Y27          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/Q
                         net (fo=2, routed)           0.235     0.393    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[3]
    SLICE_X4Y28          LUT5 (Prop_lut5_I2_O)        0.045     0.438 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4/O
                         net (fo=4, routed)           0.155     0.593    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.042     0.635 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_1/O
                         net (fo=1, routed)           0.119     0.755    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_1_n_0
    SLICE_X5Y28          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.899ns  (logic 0.293ns (32.609%)  route 0.606ns (67.391%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/G
    SLICE_X11Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/Q
                         net (fo=3, routed)           0.168     0.326    u_top_vga/u_draw_rect_ctl/ypos_nxt[7]
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.371 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2/O
                         net (fo=3, routed)           0.209     0.579    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2_n_0
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.624 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]_i_4/O
                         net (fo=12, routed)          0.229     0.854    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]_i_4_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I4_O)        0.045     0.899 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.899    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[9]
    SLICE_X11Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.901ns  (logic 0.251ns (27.844%)  route 0.650ns (72.156%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/G
    SLICE_X11Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/Q
                         net (fo=3, routed)           0.168     0.326    u_top_vga/u_draw_rect_ctl/ypos_nxt[7]
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.371 f  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2/O
                         net (fo=3, routed)           0.209     0.579    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I1_O)        0.048     0.627 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_1/O
                         net (fo=13, routed)          0.274     0.901    u_top_vga/u_draw_rect_ctl/state_nxt__1[2]
    SLICE_X12Y30         LDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.293ns (30.979%)  route 0.653ns (69.021%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/G
    SLICE_X4Y27          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/Q
                         net (fo=2, routed)           0.235     0.393    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[3]
    SLICE_X4Y28          LUT5 (Prop_lut5_I2_O)        0.045     0.438 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4/O
                         net (fo=4, routed)           0.155     0.593    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4_n_0
    SLICE_X5Y28          LUT2 (Prop_lut2_I1_O)        0.045     0.638 r  u_top_vga/u_draw_obstacle_ctl/FSM_sequential_state_i_1/O
                         net (fo=7, routed)           0.263     0.901    u_top_vga/u_draw_obstacle_ctl/state_nxt
    SLICE_X4Y27          LUT4 (Prop_lut4_I0_O)        0.045     0.946 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.946    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[1]_i_1_n_0
    SLICE_X4Y27          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.062ns  (logic 0.290ns (27.302%)  route 0.772ns (72.698%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/G
    SLICE_X4Y27          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/Q
                         net (fo=2, routed)           0.235     0.393    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[3]
    SLICE_X4Y28          LUT5 (Prop_lut5_I2_O)        0.045     0.438 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4/O
                         net (fo=4, routed)           0.155     0.593    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4_n_0
    SLICE_X5Y28          LUT2 (Prop_lut2_I1_O)        0.045     0.638 r  u_top_vga/u_draw_obstacle_ctl/FSM_sequential_state_i_1/O
                         net (fo=7, routed)           0.263     0.901    u_top_vga/u_draw_obstacle_ctl/state_nxt
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.042     0.943 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[2]_i_1/O
                         net (fo=1, routed)           0.119     1.062    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[2]_i_1_n_0
    SLICE_X4Y27          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 0.293ns (27.339%)  route 0.779ns (72.661%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/G
    SLICE_X4Y27          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/Q
                         net (fo=2, routed)           0.235     0.393    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[3]
    SLICE_X4Y28          LUT5 (Prop_lut5_I2_O)        0.045     0.438 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4/O
                         net (fo=4, routed)           0.155     0.593    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_4_n_0
    SLICE_X5Y28          LUT2 (Prop_lut2_I1_O)        0.045     0.638 r  u_top_vga/u_draw_obstacle_ctl/FSM_sequential_state_i_1/O
                         net (fo=7, routed)           0.192     0.830    u_top_vga/u_draw_obstacle_ctl/state_nxt
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.045     0.875 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]_i_1/O
                         net (fo=1, routed)           0.197     1.072    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]_i_1_n_0
    SLICE_X4Y27          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.085ns  (logic 0.362ns (33.353%)  route 0.723ns (66.647%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/G
    SLICE_X11Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/Q
                         net (fo=3, routed)           0.168     0.326    u_top_vga/u_draw_rect_ctl/ypos_nxt[7]
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.371 f  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2/O
                         net (fo=3, routed)           0.209     0.579    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_2_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I1_O)        0.048     0.627 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_1/O
                         net (fo=13, routed)          0.213     0.841    u_top_vga/u_draw_rect_ctl/state_nxt__1[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I0_O)        0.111     0.952 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]_i_1/O
                         net (fo=1, routed)           0.134     1.085    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[7]
    SLICE_X11Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.630ns  (logic 3.975ns (46.056%)  route 4.655ns (53.944%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.569    -0.943    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X9Y43          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           4.655     4.169    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.687 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.687    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.511ns  (logic 3.978ns (46.741%)  route 4.533ns (53.259%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.569    -0.943    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X9Y43          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           4.533     4.046    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     7.568 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.568    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.941ns  (logic 1.881ns (27.098%)  route 5.060ns (72.902%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.617    -0.895    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/Q
                         net (fo=4, routed)           0.829     0.391    u_top_vga/u_draw_rect_ctl/cycle_counter[10]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.124     0.515 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11/O
                         net (fo=1, routed)           1.123     1.638    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6/O
                         net (fo=1, routed)           1.148     2.910    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.034 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     3.034    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.547 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.786 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.980     4.766    u_top_vga/u_draw_rect_ctl/ypos_nxt__1[6]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.301     5.067 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]_i_1/O
                         net (fo=1, routed)           0.980     6.047    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[6]
    SLICE_X10Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 1.972ns (29.959%)  route 4.610ns (70.041%))
  Logic Levels:           7  (CARRY4=3 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.617    -0.895    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/Q
                         net (fo=4, routed)           0.829     0.391    u_top_vga/u_draw_rect_ctl/cycle_counter[10]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.124     0.515 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11/O
                         net (fo=1, routed)           1.123     1.638    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6/O
                         net (fo=1, routed)           1.148     2.910    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.034 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     3.034    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.547 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.664 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]_i_3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.883 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]_i_5/O[0]
                         net (fo=1, routed)           0.820     4.702    u_top_vga/u_draw_rect_ctl/ypos_nxt__1[8]
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.295     4.997 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[8]_i_1/O
                         net (fo=1, routed)           0.690     5.688    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[8]
    SLICE_X11Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.449ns  (logic 1.855ns (28.765%)  route 4.594ns (71.235%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.617    -0.895    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/Q
                         net (fo=4, routed)           0.829     0.391    u_top_vga/u_draw_rect_ctl/cycle_counter[10]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.124     0.515 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11/O
                         net (fo=1, routed)           1.123     1.638    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6/O
                         net (fo=1, routed)           1.148     2.910    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.034 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     3.034    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.547 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.766 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.623     4.389    u_top_vga/u_draw_rect_ctl/ypos_nxt__1[4]
    SLICE_X11Y28         LUT6 (Prop_lut6_I2_O)        0.295     4.684 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[4]_i_1/O
                         net (fo=1, routed)           0.870     5.554    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[4]
    SLICE_X10Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.388ns  (logic 1.963ns (30.730%)  route 4.425ns (69.270%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.617    -0.895    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/Q
                         net (fo=4, routed)           0.829     0.391    u_top_vga/u_draw_rect_ctl/cycle_counter[10]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.124     0.515 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11/O
                         net (fo=1, routed)           1.123     1.638    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6/O
                         net (fo=1, routed)           1.148     2.910    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.034 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     3.034    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.547 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.862 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.966     4.828    u_top_vga/u_draw_rect_ctl/ypos_nxt__1[7]
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.307     5.135 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]_i_1/O
                         net (fo=1, routed)           0.359     5.493    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[7]
    SLICE_X11Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 1.743ns (27.807%)  route 4.525ns (72.193%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.617    -0.895    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/Q
                         net (fo=4, routed)           0.829     0.391    u_top_vga/u_draw_rect_ctl/cycle_counter[10]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.124     0.515 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11/O
                         net (fo=1, routed)           1.123     1.638    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6/O
                         net (fo=1, routed)           1.148     2.910    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.034 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     3.034    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.642 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.859     4.501    u_top_vga/u_draw_rect_ctl/ypos_nxt__1[3]
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.307     4.808 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_1/O
                         net (fo=1, routed)           0.566     5.374    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[3]
    SLICE_X10Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.115ns  (logic 1.970ns (32.218%)  route 4.145ns (67.782%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.617    -0.895    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/Q
                         net (fo=4, routed)           0.829     0.391    u_top_vga/u_draw_rect_ctl/cycle_counter[10]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.124     0.515 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11/O
                         net (fo=1, routed)           1.123     1.638    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6/O
                         net (fo=1, routed)           1.148     2.910    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.034 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     3.034    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.547 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.870 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.504     4.374    u_top_vga/u_draw_rect_ctl/ypos_nxt__1[5]
    SLICE_X11Y28         LUT6 (Prop_lut6_I5_O)        0.306     4.680 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[5]_i_1/O
                         net (fo=1, routed)           0.540     5.220    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[5]
    SLICE_X11Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.076ns  (logic 1.673ns (27.536%)  route 4.403ns (72.464%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.617    -0.895    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/Q
                         net (fo=4, routed)           0.829     0.391    u_top_vga/u_draw_rect_ctl/cycle_counter[10]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.124     0.515 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11/O
                         net (fo=1, routed)           1.123     1.638    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6/O
                         net (fo=1, routed)           1.148     2.910    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.034 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     3.034    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     3.578 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.501     4.079    u_top_vga/u_draw_rect_ctl/ypos_nxt__1[2]
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.301     4.380 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[2]_i_1/O
                         net (fo=1, routed)           0.801     5.181    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[2]
    SLICE_X9Y29          LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.046ns  (logic 1.998ns (33.045%)  route 4.048ns (66.955%))
  Logic Levels:           7  (CARRY4=3 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.617    -0.895    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  u_top_vga/u_draw_rect_ctl/cycle_counter_reg[10]/Q
                         net (fo=4, routed)           0.829     0.391    u_top_vga/u_draw_rect_ctl/cycle_counter[10]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.124     0.515 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11/O
                         net (fo=1, routed)           1.123     1.638    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_11_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     1.762 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6/O
                         net (fo=1, routed)           1.148     2.910    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_6_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.034 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     3.034    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_4_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.547 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.547    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[3]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.664 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]_i_3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.903 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]_i_5/O[2]
                         net (fo=1, routed)           0.408     4.310    u_top_vga/u_draw_rect_ctl/ypos_nxt__1[10]
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.301     4.611 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]_i_1/O
                         net (fo=1, routed)           0.540     5.152    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[10]
    SLICE_X11Y30         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.810ns  (logic 0.518ns (63.944%)  route 0.292ns (36.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441    -1.554    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X10Y31         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.418    -1.136 r  u_top_vga/u_draw_rect_ctl/ypos_reg[9]/Q
                         net (fo=6, routed)           0.292    -0.844    u_top_vga/u_draw_rect_ctl/Q[9]
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.100    -0.744 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.744    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[9]
    SLICE_X11Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.173ns  (logic 0.467ns (39.801%)  route 0.706ns (60.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    -1.556    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X13Y30         FDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.189 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.389    -0.800    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg_n_0_[1]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.100    -0.700 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[0]_i_1/O
                         net (fo=1, routed)           0.317    -0.383    u_top_vga/u_draw_rect_ctl/state_nxt__1[0]
    SLICE_X12Y30         LDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.174ns  (logic 0.467ns (39.768%)  route 0.707ns (60.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    -1.556    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X13Y30         FDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.189 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/Q
                         net (fo=15, routed)          0.390    -0.799    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.100    -0.699 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[1]_i_1/O
                         net (fo=1, routed)           0.317    -0.382    u_top_vga/u_draw_rect_ctl/state_nxt__1[1]
    SLICE_X12Y30         LDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/stop_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.228ns  (logic 0.467ns (38.032%)  route 0.761ns (61.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    -1.556    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X13Y30         FDPE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDPE (Prop_fdpe_C_Q)         0.367    -1.189 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.483    -0.706    u_top_vga/u_draw_rect_ctl/state[0]
    SLICE_X12Y29         LUT5 (Prop_lut5_I3_O)        0.100    -0.606 r  u_top_vga/u_draw_rect_ctl/stop_reg_i_1/O
                         net (fo=1, routed)           0.278    -0.328    u_top_vga/u_draw_rect_ctl/stop__0
    SLICE_X12Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/stop_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.440ns  (logic 0.488ns (33.899%)  route 0.952ns (66.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    -1.556    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X13Y30         FDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.189 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.391    -0.798    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg_n_0_[1]
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.121    -0.677 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]_i_1/O
                         net (fo=13, routed)          0.560    -0.117    u_top_vga/u_draw_rect_ctl/state_nxt__1[2]
    SLICE_X12Y30         LDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.529ns  (logic 0.467ns (30.547%)  route 1.062ns (69.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    -1.556    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X13Y30         FDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.189 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/Q
                         net (fo=15, routed)          0.614    -0.575    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.100    -0.475 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]_i_1/O
                         net (fo=1, routed)           0.447    -0.027    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[10]
    SLICE_X11Y30         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.615ns  (logic 0.518ns (32.074%)  route 1.097ns (67.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    -1.556    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X8Y30          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDCE (Prop_fdce_C_Q)         0.418    -1.138 r  u_top_vga/u_draw_rect_ctl/ypos_reg[8]/Q
                         net (fo=7, routed)           0.519    -0.619    u_top_vga/u_draw_rect_ctl/Q[8]
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.100    -0.519 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[8]_i_1/O
                         net (fo=1, routed)           0.578     0.059    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[8]
    SLICE_X11Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.643ns  (logic 0.467ns (28.425%)  route 1.176ns (71.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.439    -1.556    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X13Y30         FDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.189 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/Q
                         net (fo=15, routed)          0.729    -0.461    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X11Y28         LUT6 (Prop_lut6_I1_O)        0.100    -0.361 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[5]_i_1/O
                         net (fo=1, routed)           0.447     0.087    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[5]
    SLICE_X11Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.716ns  (logic 0.186ns (25.987%)  route 0.530ns (74.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.558    -0.623    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X13Y30         FDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[2]/Q
                         net (fo=15, routed)          0.396    -0.086    u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.041 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]_i_1/O
                         net (fo=1, routed)           0.134     0.092    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[7]
    SLICE_X11Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.186ns (25.891%)  route 0.532ns (74.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.556    -0.625    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X9Y28          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  u_top_vga/u_draw_rect_ctl/ypos_reg[1]/Q
                         net (fo=11, routed)          0.356    -0.128    u_top_vga/u_draw_rect_ctl/Q[1]
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.045    -0.083 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[1]_i_1/O
                         net (fo=1, routed)           0.176     0.093    u_top_vga/u_draw_rect_ctl/ypos_nxt__0[1]
    SLICE_X13Y29         LDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.666    11.654    clk40MHz
    OLOGIC_X1Y93         ODDR                                         f  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.152ns  (logic 4.015ns (65.252%)  route 2.138ns (34.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.562    -0.950    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X8Y34          FDRE                                         r  u_top_vga/u_draw_mouse/out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518    -0.432 r  u_top_vga/u_draw_mouse/out\\.hsync_reg/Q
                         net (fo=1, routed)           2.138     1.706    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.203 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.203    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.143ns  (logic 4.021ns (65.460%)  route 2.122ns (34.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.561    -0.951    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X10Y33         FDRE                                         r  u_top_vga/u_draw_mouse/out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  u_top_vga/u_draw_mouse/out\\.vsync_reg/Q
                         net (fo=1, routed)           2.122     1.689    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.193 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.193    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.986ns (65.883%)  route 2.064ns (34.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.636    -0.876    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X1Y39          FDRE                                         r  u_top_vga/u_draw_mouse/out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/u_draw_mouse/out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           2.064     1.645    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.175 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.175    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/out\\.rgb_reg[6]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.825ns  (logic 3.961ns (68.009%)  route 1.863ns (31.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.633    -0.879    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X1Y36          FDRE                                         r  u_top_vga/u_draw_mouse/out\\.rgb_reg[6]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  u_top_vga/u_draw_mouse/out\\.rgb_reg[6]_lopt_replica_2/Q
                         net (fo=1, routed)           1.863     1.441    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.946 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.946    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/out\\.rgb_reg[10]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.800ns  (logic 3.975ns (68.539%)  route 1.825ns (31.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.636    -0.876    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X1Y39          FDRE                                         r  u_top_vga/u_draw_mouse/out\\.rgb_reg[10]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/u_draw_mouse/out\\.rgb_reg[10]_lopt_replica_2/Q
                         net (fo=1, routed)           1.825     1.405    lopt_7
    H19                  OBUF (Prop_obuf_I_O)         3.519     4.925 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.925    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.698ns  (logic 3.985ns (69.942%)  route 1.713ns (30.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.633    -0.879    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X1Y36          FDRE                                         r  u_top_vga/u_draw_mouse/out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  u_top_vga/u_draw_mouse/out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           1.713     1.290    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     4.819 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.819    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/out\\.rgb_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.977ns (70.258%)  route 1.683ns (29.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.631    -0.881    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X0Y34          FDRE                                         r  u_top_vga/u_draw_mouse/out\\.rgb_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  u_top_vga/u_draw_mouse/out\\.rgb_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.683     1.259    lopt_3
    J17                  OBUF (Prop_obuf_I_O)         3.521     4.780 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.780    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/out\\.rgb_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 3.980ns (70.416%)  route 1.672ns (29.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.636    -0.876    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X1Y39          FDRE                                         r  u_top_vga/u_draw_mouse/out\\.rgb_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/u_draw_mouse/out\\.rgb_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.672     1.252    lopt_6
    G19                  OBUF (Prop_obuf_I_O)         3.524     4.776 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.776    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.981ns (70.421%)  route 1.672ns (29.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.631    -0.881    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X0Y34          FDRE                                         r  u_top_vga/u_draw_mouse/out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  u_top_vga/u_draw_mouse/out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           1.672     1.247    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     4.772 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.772    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.857ns  (logic 0.490ns (57.166%)  route 0.367ns (42.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.505    -1.490    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X4Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.367    -1.123 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[8]/Q
                         net (fo=5, routed)           0.367    -0.756    u_top_vga/u_draw_obstacle_ctl/Q[8]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.123    -0.633 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.633    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[8]_i_1_n_0
    SLICE_X5Y28          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.868ns  (logic 0.467ns (53.826%)  route 0.401ns (46.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.503    -1.492    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X5Y27          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.367    -1.125 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/Q
                         net (fo=12, routed)          0.401    -0.724    u_top_vga/u_draw_obstacle_ctl/Q[0]
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.100    -0.624 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.624    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[1]_i_1_n_0
    SLICE_X4Y27          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.209ns  (logic 0.488ns (40.363%)  route 0.721ns (59.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.503    -1.492    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X5Y27          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.367    -1.125 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/Q
                         net (fo=12, routed)          0.401    -0.724    u_top_vga/u_draw_obstacle_ctl/Q[0]
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.121    -0.603 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[2]_i_1/O
                         net (fo=1, routed)           0.320    -0.283    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[2]_i_1_n_0
    SLICE_X4Y27          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.350ns  (logic 0.467ns (34.580%)  route 0.883ns (65.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.503    -1.492    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X5Y27          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.367    -1.125 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/Q
                         net (fo=12, routed)          0.390    -0.735    u_top_vga/u_draw_obstacle_ctl/Q[0]
    SLICE_X4Y27          LUT6 (Prop_lut6_I3_O)        0.100    -0.635 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]_i_1/O
                         net (fo=1, routed)           0.493    -0.142    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]_i_1_n_0
    SLICE_X4Y27          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.351ns  (logic 0.467ns (34.577%)  route 0.884ns (65.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.503    -1.492    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X5Y27          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.367    -1.125 f  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/Q
                         net (fo=12, routed)          0.567    -0.558    u_top_vga/u_draw_obstacle_ctl/Q[0]
    SLICE_X5Y28          LUT2 (Prop_lut2_I1_O)        0.100    -0.458 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[0]_i_1/O
                         net (fo=1, routed)           0.317    -0.141    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[0]_i_1_n_0
    SLICE_X5Y28          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.377ns  (logic 0.489ns (35.523%)  route 0.888ns (64.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.505    -1.490    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X4Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.367    -1.123 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[9]/Q
                         net (fo=5, routed)           0.567    -0.556    u_top_vga/u_draw_obstacle_ctl/Q[9]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.122    -0.434 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_1/O
                         net (fo=1, routed)           0.320    -0.113    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_1_n_0
    SLICE_X5Y28          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.407ns  (logic 0.488ns (34.687%)  route 0.919ns (65.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.507    -1.488    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.367    -1.121 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[7]/Q
                         net (fo=6, routed)           0.497    -0.624    u_top_vga/u_draw_obstacle_ctl/Q[7]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.121    -0.503 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[7]_i_1/O
                         net (fo=1, routed)           0.421    -0.081    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[7]_i_1_n_0
    SLICE_X2Y28          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.410ns  (logic 0.467ns (33.123%)  route 0.943ns (66.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.507    -1.488    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.367    -1.121 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[4]/Q
                         net (fo=7, routed)           0.412    -0.709    u_top_vga/u_draw_obstacle_ctl/Q[4]
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.100    -0.609 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[4]_i_1/O
                         net (fo=1, routed)           0.531    -0.078    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[4]_i_1_n_0
    SLICE_X2Y28          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.231ns (34.942%)  route 0.430ns (65.058%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.583    -0.598    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X4Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[3]/Q
                         net (fo=7, routed)           0.174    -0.283    u_top_vga/u_draw_obstacle_ctl/Q[3]
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.045    -0.238 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[5]_i_2/O
                         net (fo=1, routed)           0.059    -0.179    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[5]_i_2_n_0
    SLICE_X4Y28          LUT4 (Prop_lut4_I3_O)        0.045    -0.134 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[5]_i_1/O
                         net (fo=1, routed)           0.197     0.063    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[5]_i_1_n_0
    SLICE_X4Y27          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.186ns (28.056%)  route 0.477ns (71.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.583    -0.598    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X4Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[9]/Q
                         net (fo=5, routed)           0.246    -0.211    u_top_vga/u_draw_obstacle_ctl/Q[9]
    SLICE_X5Y28          LUT4 (Prop_lut4_I1_O)        0.045    -0.166 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]_i_1/O
                         net (fo=1, routed)           0.231     0.065    u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]_i_1_n_0
    SLICE_X5Y28          LDCE                                         r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    my_clk_wiz_0/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    my_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  my_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    my_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    my_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  my_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    my_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.406ns  (logic 1.565ns (21.135%)  route 5.841ns (78.865%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         5.141     6.583    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.707 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.699     7.406    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.517    -1.478    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.406ns  (logic 1.565ns (21.135%)  route 5.841ns (78.865%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         5.141     6.583    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.707 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.699     7.406    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.517    -1.478    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.406ns  (logic 1.565ns (21.135%)  route 5.841ns (78.865%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         5.141     6.583    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.707 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.699     7.406    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.517    -1.478    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.406ns  (logic 1.565ns (21.135%)  route 5.841ns (78.865%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         5.141     6.583    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.707 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.699     7.406    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.517    -1.478    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.406ns  (logic 1.565ns (21.135%)  route 5.841ns (78.865%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         5.141     6.583    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.707 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.699     7.406    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.517    -1.478    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.406ns  (logic 1.565ns (21.135%)  route 5.841ns (78.865%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         5.141     6.583    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.707 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.699     7.406    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.517    -1.478    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y43          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.086ns  (logic 1.565ns (22.091%)  route 5.520ns (77.909%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         5.141     6.583    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.707 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.379     7.086    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.516    -1.479    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y42          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.086ns  (logic 1.565ns (22.091%)  route 5.520ns (77.909%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         5.141     6.583    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     6.707 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.379     7.086    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.516    -1.479    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y42          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.027ns  (logic 1.441ns (20.512%)  route 5.585ns (79.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         5.585     7.027    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y42          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.518    -1.477    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y42          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.027ns  (logic 1.441ns (20.512%)  route 5.585ns (79.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         5.585     7.027    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y42          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         1.518    -1.477    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y42          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.158ns (53.918%)  route 0.135ns (46.082%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]/G
    SLICE_X11Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[10]/Q
                         net (fo=3, routed)           0.135     0.293    u_top_vga/u_draw_rect_ctl/ypos_nxt[10]
    SLICE_X10Y31         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.827    -0.863    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X10Y31         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[10]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.158ns (53.243%)  route 0.139ns (46.757%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[2]/G
    SLICE_X9Y29          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[2]/Q
                         net (fo=3, routed)           0.139     0.297    u_top_vga/u_draw_rect_ctl/ypos_nxt[2]
    SLICE_X8Y29          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X8Y29          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[2]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.178ns (58.234%)  route 0.128ns (41.766%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[4]/G
    SLICE_X10Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[4]/Q
                         net (fo=3, routed)           0.128     0.306    u_top_vga/u_draw_rect_ctl/ypos_nxt[4]
    SLICE_X8Y29          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X8Y29          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[4]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.158ns (45.809%)  route 0.187ns (54.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/G
    SLICE_X11Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[7]/Q
                         net (fo=3, routed)           0.187     0.345    u_top_vga/u_draw_rect_ctl/ypos_nxt[7]
    SLICE_X10Y30         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.826    -0.864    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X10Y30         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[7]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.158ns (45.809%)  route 0.187ns (54.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[9]/G
    SLICE_X11Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[9]/Q
                         net (fo=3, routed)           0.187     0.345    u_top_vga/u_draw_rect_ctl/ypos_nxt[9]
    SLICE_X10Y31         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.827    -0.863    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X10Y31         FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[9]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.109%)  route 0.170ns (48.891%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[1]/G
    SLICE_X12Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[1]/Q
                         net (fo=1, routed)           0.170     0.348    u_top_vga/u_draw_rect_ctl/state_nxt__0[1]
    SLICE_X13Y30         FDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.826    -0.864    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X13Y30         FDCE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.178ns (50.566%)  route 0.174ns (49.434%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/G
    SLICE_X10Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[6]/Q
                         net (fo=3, routed)           0.174     0.352    u_top_vga/u_draw_rect_ctl/ypos_nxt[6]
    SLICE_X8Y30          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.826    -0.864    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X8Y30          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[6]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.158ns (43.023%)  route 0.209ns (56.977%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[5]/G
    SLICE_X11Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[5]/Q
                         net (fo=4, routed)           0.209     0.367    u_top_vga/u_draw_rect_ctl/ypos_nxt[5]
    SLICE_X8Y29          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.825    -0.865    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X8Y29          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[5]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.178ns (47.754%)  route 0.195ns (52.246%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[0]/G
    SLICE_X10Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_rect_ctl/ypos_nxt_reg[0]/Q
                         net (fo=3, routed)           0.195     0.373    u_top_vga/u_draw_rect_ctl/ypos_nxt[0]
    SLICE_X9Y28          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824    -0.866    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X9Y28          FDCE                                         r  u_top_vga/u_draw_rect_ctl/ypos_reg[0]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.178ns (44.058%)  route 0.226ns (55.942%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         LDCE                         0.000     0.000 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[0]/G
    SLICE_X12Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_nxt_reg[0]/Q
                         net (fo=1, routed)           0.226     0.404    u_top_vga/u_draw_rect_ctl/state_nxt__0[0]
    SLICE_X13Y30         FDPE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=236, routed)         0.826    -0.864    u_top_vga/u_draw_rect_ctl/CLK
    SLICE_X13Y30         FDPE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_state_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.923ns  (logic 2.069ns (26.117%)  route 5.854ns (73.883%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         3.839     5.280    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.148     5.428 r  u_top_vga/u_vga_timing/out\\.rgb[7]_i_6/O
                         net (fo=1, routed)           1.006     6.434    u_top_vga/u_vga_timing/out\\.rgb[7]_i_6_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I2_O)        0.328     6.762 r  u_top_vga/u_vga_timing/out\\.rgb[7]_i_2/O
                         net (fo=2, routed)           1.009     7.771    u_top_vga/u_vga_timing/out\\.rgb[7]_i_2_n_0
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.152     7.923 r  u_top_vga/u_vga_timing/out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     7.923    u_top_vga/u_draw_bg/D[3]
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.510    -1.485    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.895ns  (logic 2.041ns (25.855%)  route 5.854ns (74.145%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         3.839     5.280    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.148     5.428 r  u_top_vga/u_vga_timing/out\\.rgb[7]_i_6/O
                         net (fo=1, routed)           1.006     6.434    u_top_vga/u_vga_timing/out\\.rgb[7]_i_6_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I2_O)        0.328     6.762 r  u_top_vga/u_vga_timing/out\\.rgb[7]_i_2/O
                         net (fo=2, routed)           1.009     7.771    u_top_vga/u_vga_timing/out\\.rgb[7]_i_2_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.124     7.895 r  u_top_vga/u_vga_timing/out\\.rgb[6]_i_1/O
                         net (fo=1, routed)           0.000     7.895    u_top_vga/u_draw_bg/D[2]
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.510    -1.485    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.237ns  (logic 1.565ns (25.095%)  route 4.672ns (74.905%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=309, routed)         3.734     5.175    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.124     5.299 r  u_top_vga/u_draw_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=6, routed)           0.938     6.237    u_top_vga/u_draw_rect/SR[0]
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.442    -1.553    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.237ns  (logic 1.565ns (25.095%)  route 4.672ns (74.905%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=309, routed)         3.734     5.175    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.124     5.299 r  u_top_vga/u_draw_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=6, routed)           0.938     6.237    u_top_vga/u_draw_rect/SR[0]
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.442    -1.553    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.237ns  (logic 1.565ns (25.095%)  route 4.672ns (74.905%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=309, routed)         3.734     5.175    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.124     5.299 r  u_top_vga/u_draw_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=6, routed)           0.938     6.237    u_top_vga/u_draw_rect/SR[0]
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.442    -1.553    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.237ns  (logic 1.565ns (25.095%)  route 4.672ns (74.905%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=309, routed)         3.734     5.175    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.124     5.299 r  u_top_vga/u_draw_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=6, routed)           0.938     6.237    u_top_vga/u_draw_rect/SR[0]
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.442    -1.553    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y32          FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.209ns  (logic 1.689ns (27.208%)  route 4.519ns (72.792%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=309, routed)         3.695     5.137    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.124     5.261 f  u_top_vga/u_vga_timing/out\\.rgb[3]_i_2/O
                         net (fo=2, routed)           0.824     6.085    u_top_vga/u_vga_timing/out\\.rgb[3]_i_2_n_0
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.124     6.209 r  u_top_vga/u_vga_timing/out\\.rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     6.209    u_top_vga/u_draw_bg/D[0]
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.510    -1.485    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_draw_bg/out\\.rgb_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 1.565ns (25.494%)  route 4.575ns (74.506%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=309, routed)         3.734     5.175    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.124     5.299 r  u_top_vga/u_draw_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=6, routed)           0.841     6.140    u_top_vga/u_draw_rect/SR[0]
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.441    -1.554    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/out\\.rgb_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 1.565ns (25.494%)  route 4.575ns (74.506%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=309, routed)         3.734     5.175    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.124     5.299 r  u_top_vga/u_draw_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=6, routed)           0.841     6.140    u_top_vga/u_draw_rect/SR[0]
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.441    -1.554    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X11Y31         FDRE                                         r  u_top_vga/u_draw_rect/out\\.rgb_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/out\\.hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 1.441ns (24.956%)  route 4.334ns (75.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=309, routed)         4.334     5.775    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X8Y34          FDRE                                         r  u_top_vga/u_draw_mouse/out\\.hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         1.444    -1.551    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X8Y34          FDRE                                         r  u_top_vga/u_draw_mouse/out\\.hsync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[8]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[8]/Q
                         net (fo=2, routed)           0.116     0.274    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[8]
    SLICE_X4Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.852    -0.838    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X4Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[8]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.158ns (56.206%)  route 0.123ns (43.794%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]/Q
                         net (fo=2, routed)           0.123     0.281    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[10]
    SLICE_X4Y29          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.853    -0.837    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X4Y29          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[10]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.158ns (55.988%)  route 0.124ns (44.012%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[0]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[0]/Q
                         net (fo=2, routed)           0.124     0.282    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[0]
    SLICE_X5Y27          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.851    -0.839    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X5Y27          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[0]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.158ns (55.293%)  route 0.128ns (44.707%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/G
    SLICE_X4Y27          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[3]/Q
                         net (fo=2, routed)           0.128     0.286    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[3]
    SLICE_X4Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.852    -0.838    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X4Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[3]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.158ns (47.994%)  route 0.171ns (52.006%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[2]/G
    SLICE_X4Y27          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[2]/Q
                         net (fo=2, routed)           0.171     0.329    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[2]
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.854    -0.836    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[2]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.158ns (46.120%)  route 0.185ns (53.880%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[5]/G
    SLICE_X4Y27          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[5]/Q
                         net (fo=2, routed)           0.185     0.343    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[5]
    SLICE_X4Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.852    -0.838    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X4Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[5]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.178ns (42.674%)  route 0.239ns (57.326%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[4]/G
    SLICE_X2Y28          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[4]/Q
                         net (fo=2, routed)           0.239     0.417    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[4]
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.854    -0.836    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[4]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.178ns (42.670%)  route 0.239ns (57.330%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[7]/G
    SLICE_X2Y28          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[7]/Q
                         net (fo=2, routed)           0.239     0.417    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[7]
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.854    -0.836    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X3Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[7]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.158ns (36.444%)  route 0.276ns (63.556%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[9]/Q
                         net (fo=2, routed)           0.276     0.434    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[9]
    SLICE_X4Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.852    -0.838    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X4Y28          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[9]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.158ns (34.343%)  route 0.302ns (65.657%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          LDCE                         0.000     0.000 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[1]/G
    SLICE_X4Y27          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[1]/Q
                         net (fo=2, routed)           0.302     0.460    u_top_vga/u_draw_obstacle_ctl/xpos_nxt[1]
    SLICE_X3Y27          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=230, routed)         0.853    -0.837    u_top_vga/u_draw_obstacle_ctl/clk40MHz
    SLICE_X3Y27          FDCE                                         r  u_top_vga/u_draw_obstacle_ctl/obstacle_xpos_1_reg[1]/C





