set NETLIST_CACHE(Adder_8bits,cells) {{schematic Adder_4bits}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Adder_8bits,version) MMI_SUE4.4.0
set NETLIST_CACHE(Adder_8bits) {{module Adder_8bits (A, B, Cin, Cout, S);} {	input		Cin;} {	input	[7:0]	A;} {	input	[7:0]	B;} {	output		Cout;} {	output	[7:0]	S;} { } {	wire		net_1;} { } {	Adder_4bits Adder_4bits(.Cout(net_1), .A(A[3:0]), .B(B[3:0]), } {		.Cin(Cin), .S(S[3:0]));} {	Adder_4bits Adder_4bits_1(.Cin(net_1), .A(A[7:4]), .B(B[7:4]), } {		.S(S[7:4]), .Cout(Cout));} {} {endmodule		// Adder_8bits} {}}
set NETLIST_CACHE(Adder_8bits,names) {{370 150 {0 A[3:0]}} {370 330 {0 A[7:4]}} {370 170 {0 B[3:0]}} {570 150 {0 net_1}} {370 350 {0 B[7:4]}} {570 330 {0 Cout} {2 Cout}} {370 190 {0 Cin} {2 Cin}} {570 170 {0 S[3:0]} {2 S[3:0]}} {370 370 {0 net_1}} {570 350 {0 S[7:4]} {2 S[7:4]}} {320 170 {1 B[3:0]}} {320 350 {1 B[7:4]}} {280 150 {1 A[3:0]}} {280 330 {1 A[7:4]}} {470 340 {0 Adder_4bits_1}} {470 160 {0 Adder_4bits}}}
set NETLIST_CACHE(Adder_8bits,wires) {{280 150 370 150 A[3:0]} {280 330 370 330 A[7:4]} {320 170 370 170 B[3:0]} {320 350 370 350 B[7:4]} {570 150 640 150 net_1} {640 150 640 270 net_1} {330 270 640 270 net_1} {330 270 330 370 net_1} {330 370 370 370 net_1}}
