
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Tue Mar 14 15:45:22 2023
Host:		ieng6-ece-12.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat fullchip
#% Begin load design ... (date=03/14 15:57:37, mem=489.3M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'fullchip' saved by 'Innovus' '19.17-s077_1' on 'Tue Mar 14 15:23:51 2023'.
% Begin Load MMMC data ... (date=03/14 15:57:37, mem=491.1M)
% End Load MMMC data ... (date=03/14 15:57:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=491.3M, current mem=491.3M)
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Tue Mar 14 15:57:37 2023
viaInitial ends at Tue Mar 14 15:57:37 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=25.0M, fe_cpu=2.49min, fe_real=12.30min, fe_mem=747.4M) ***
% Begin Load netlist data ... (date=03/14 15:57:40, mem=516.6M)
*** Begin netlist parsing (mem=747.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#1 (Current mem = 761.363M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=761.4M) ***
% End Load netlist data ... (date=03/14 15:57:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=538.3M, current mem=538.3M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 26161 stdCell insts.

*** Memory Usage v#1 (Current mem = 833.289M, initial mem = 283.785M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/gui.pref.tcl ...
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Stripe will break at block ring.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:02:31, real=0:12:20, peak res=774.2M, current mem=774.2M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=793.5M, current mem=793.5M)
Current (total cpu=0:02:31, real=0:12:20, peak res=793.5M, current mem=793.5M)
Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of usable buffers: 27
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
Total number of usable inverters: 27
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=03/14 15:57:42, mem=816.3M)
% End Load MMMC data post ... (date=03/14 15:57:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=816.3M, current mem=814.9M)
Reading floorplan file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.fp.gz (mem = 1052.5M).
% Begin Load floorplan data ... (date=03/14 15:57:42, mem=815.0M)
*info: reset 27437 existing net BottomPreferredLayer and AvoidDetour
net ignore based on current view = 0
Deleting old partition specification.
Set FPlanBox to (0 0 940000 932800)
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.fp.spr.gz (Created by Innovus v19.17-s077_1 on Tue Mar 14 15:23:47 2023, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=816.4M, current mem=816.4M)
Set (core_instance) in guide (20000 14400 878000 842400)
There are 172 nets with weight being set
There are 200 nets with bottomPreferredRoutingLayer being set
There are 172 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=03/14 15:57:43, total cpu=0:00:00.2, real=0:00:01.0, peak res=818.5M, current mem=818.5M)
Reading congestion map file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.route.congmap.gz ...
% Begin Load SymbolTable ... (date=03/14 15:57:43, mem=818.8M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=03/14 15:57:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=824.8M, current mem=824.8M)
Loading place ...
% Begin Load placement data ... (date=03/14 15:57:43, mem=824.8M)
Reading placement file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Tue Mar 14 15:23:47 2023, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1062.7M) ***
Total net length = 3.667e+05 (1.721e+05 1.946e+05) (ext = 7.709e+03)
% End Load placement data ... (date=03/14 15:57:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=830.2M, current mem=829.5M)
Reading PG file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.pg.gz
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1059.7M) ***
% Begin Load routing data ... (date=03/14 15:57:43, mem=829.9M)
Reading routing file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Tue Mar 14 15:23:47 2023 Format: 19.1) ...
*** Total 27324 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1090.7M) ***
% End Load routing data ... (date=03/14 15:57:44, total cpu=0:00:00.3, real=0:00:01.0, peak res=862.2M, current mem=861.3M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.prop
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1096.7M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.congmap.gz ...
Start generating vias ...
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=03/14 15:57:45, mem=899.8M)
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=03/14 15:57:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=900.0M, current mem=900.0M)
% Begin load AAE data ... (date=03/14 15:57:45, mem=900.0M)
AAE DB initialization (MEM=1151.62 CPU=0:00:00.5 REAL=0:00:01.0) 
% End load AAE data ... (date=03/14 15:57:46, total cpu=0:00:00.9, real=0:00:01.0, peak res=907.9M, current mem=907.9M)
Restoring CCOpt config...
  Extracting original clock gating for clk...
    clock_tree clk contains 6512 sinks and 0 clock gates.
    Extraction for clk complete.
  Extracting original clock gating for clk done.
  The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
  The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=03/14 15:57:46, total cpu=0:00:08.4, real=0:00:09.0, peak res=924.5M, current mem=921.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
*** Message Summary: 1636 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/14 15:59:11, mem=939.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.80 (MB), peak = 942.77 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1193.7M, init mem=1203.8M)
*info: Placed = 26161          (Fixed = 64)
*info: Unplaced = 0           
Placement Density:61.19%(122910/200880)
Placement Density (including fixed std cells):61.19%(122910/200880)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1206.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (77) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1206.7M) ***
#Start route 172 clock and analog nets...
% Begin globalDetailRoute (date=03/14 15:59:11, mem=944.3M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Mar 14 15:59:11 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=27265
#need_extraction net=27265 (total=27437)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Mar 14 15:59:13 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27435 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Restoring pin access data from file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/fullchip.apa ...
#Done restoring pin access data
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1049.14 (MB), peak = 1072.77 (MB)
#Merging special wires: starts on Tue Mar 14 15:59:20 2023 with memory = 1049.69 (MB), peak = 1072.77 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
#
#Finished routing data preparation on Tue Mar 14 15:59:20 2023
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 46.01 (MB)
#Total memory = 1049.83 (MB)
#Peak memory = 1072.77 (MB)
#
#
#Start global routing on Tue Mar 14 15:59:20 2023
#
#
#Start global routing initialization on Tue Mar 14 15:59:20 2023
#
#Number of eco nets is 68
#
#Start global routing data preparation on Tue Mar 14 15:59:20 2023
#
#Start routing resource analysis on Tue Mar 14 15:59:20 2023
#
#Routing resource analysis is done on Tue Mar 14 15:59:21 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2252          79       24335    66.83%
#  M2             V        2266          84       24335     0.65%
#  M3             H        2331           0       24335     0.01%
#  M4             V        2286          64       24335     0.00%
#  M5             H        2331           0       24335     0.00%
#  M6             V        2350           0       24335     0.00%
#  M7             H         583           0       24335     0.00%
#  M8             V         587           0       24335     0.00%
#  --------------------------------------------------------------
#  Total                  14986       1.21%      194680     8.44%
#
#  172 nets (0.63%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Mar 14 15:59:21 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.69 (MB), peak = 1072.77 (MB)
#
#
#Global routing initialization is done on Tue Mar 14 15:59:21 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1058.28 (MB), peak = 1072.77 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.11 (MB), peak = 1086.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.16 (MB), peak = 1087.16 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.16 (MB), peak = 1087.16 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 115 (skipped).
#Total number of nets with skipped attribute = 27150 (skipped).
#Total number of routable nets = 172.
#Total number of nets in the design = 27437.
#
#163 routable nets have only global wires.
#9 routable nets have only detail routed wires.
#27150 skipped nets have only detail routed wires.
#163 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#9 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                163               0  
#------------------------------------------------
#        Total                163               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                172           28                25           27122  
#-------------------------------------------------------------------------------
#        Total                172           28                25           27122  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 27643 um.
#Total half perimeter of net bounding box = 10116 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 333 um.
#Total wire length on LAYER M3 = 13785 um.
#Total wire length on LAYER M4 = 13069 um.
#Total wire length on LAYER M5 = 386 um.
#Total wire length on LAYER M6 = 69 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 20221
#Total number of multi-cut vias = 49 (  0.2%)
#Total number of single cut vias = 20172 ( 99.8%)
#Up-Via Summary (total 20221):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6631 ( 99.3%)        49 (  0.7%)       6680
# M2              6585 (100.0%)         0 (  0.0%)       6585
# M3              6862 (100.0%)         0 (  0.0%)       6862
# M4                79 (100.0%)         0 (  0.0%)         79
# M5                15 (100.0%)         0 (  0.0%)         15
#-----------------------------------------------------------
#                20172 ( 99.8%)        49 (  0.2%)      20221 
#
#Total number of involved priority nets 163
#Maximum src to sink distance for priority net 232.2
#Average of max src_to_sink distance for priority net 46.1
#Average of ave src_to_sink distance for priority net 28.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 37.35 (MB)
#Total memory = 1087.27 (MB)
#Peak memory = 1087.27 (MB)
#
#Finished global routing on Tue Mar 14 15:59:22 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.54 (MB), peak = 1087.27 (MB)
#Start Track Assignment.
#Done with 398 horizontal wires in 2 hboxes and 127 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 28709 um.
#Total half perimeter of net bounding box = 10116 um.
#Total wire length on LAYER M1 = 257 um.
#Total wire length on LAYER M2 = 339 um.
#Total wire length on LAYER M3 = 14509 um.
#Total wire length on LAYER M4 = 13148 um.
#Total wire length on LAYER M5 = 386 um.
#Total wire length on LAYER M6 = 69 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 20221
#Total number of multi-cut vias = 49 (  0.2%)
#Total number of single cut vias = 20172 ( 99.8%)
#Up-Via Summary (total 20221):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6631 ( 99.3%)        49 (  0.7%)       6680
# M2              6585 (100.0%)         0 (  0.0%)       6585
# M3              6862 (100.0%)         0 (  0.0%)       6862
# M4                79 (100.0%)         0 (  0.0%)         79
# M5                15 (100.0%)         0 (  0.0%)         15
#-----------------------------------------------------------
#                20172 ( 99.8%)        49 (  0.2%)      20221 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1072.64 (MB), peak = 1087.27 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 69.20 (MB)
#Total memory = 1072.88 (MB)
#Peak memory = 1087.27 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 22.6% of the total area was rechecked for DRC, and 45.3% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            2        2
#	Totals        2        2
#26097 out of 26161 instances (99.8%) need to be verified(marked ipoed), dirty area = 66.0%.
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1105.99 (MB), peak = 1107.51 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.98 (MB), peak = 1110.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 28507 um.
#Total half perimeter of net bounding box = 10116 um.
#Total wire length on LAYER M1 = 118 um.
#Total wire length on LAYER M2 = 3841 um.
#Total wire length on LAYER M3 = 13372 um.
#Total wire length on LAYER M4 = 10887 um.
#Total wire length on LAYER M5 = 220 um.
#Total wire length on LAYER M6 = 69 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17696
#Total number of multi-cut vias = 120 (  0.7%)
#Total number of single cut vias = 17576 ( 99.3%)
#Up-Via Summary (total 17696):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6671 ( 98.2%)       120 (  1.8%)       6791
# M2              5959 (100.0%)         0 (  0.0%)       5959
# M3              4888 (100.0%)         0 (  0.0%)       4888
# M4                43 (100.0%)         0 (  0.0%)         43
# M5                15 (100.0%)         0 (  0.0%)         15
#-----------------------------------------------------------
#                17576 ( 99.3%)       120 (  0.7%)      17696 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = -8.05 (MB)
#Total memory = 1064.83 (MB)
#Peak memory = 1110.02 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1066.38 (MB), peak = 1110.02 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 28507 um.
#Total half perimeter of net bounding box = 10116 um.
#Total wire length on LAYER M1 = 118 um.
#Total wire length on LAYER M2 = 3841 um.
#Total wire length on LAYER M3 = 13372 um.
#Total wire length on LAYER M4 = 10887 um.
#Total wire length on LAYER M5 = 220 um.
#Total wire length on LAYER M6 = 69 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17696
#Total number of multi-cut vias = 120 (  0.7%)
#Total number of single cut vias = 17576 ( 99.3%)
#Up-Via Summary (total 17696):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6671 ( 98.2%)       120 (  1.8%)       6791
# M2              5959 (100.0%)         0 (  0.0%)       5959
# M3              4888 (100.0%)         0 (  0.0%)       4888
# M4                43 (100.0%)         0 (  0.0%)         43
# M5                15 (100.0%)         0 (  0.0%)         15
#-----------------------------------------------------------
#                17576 ( 99.3%)       120 (  0.7%)      17696 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 28507 um.
#Total half perimeter of net bounding box = 10116 um.
#Total wire length on LAYER M1 = 118 um.
#Total wire length on LAYER M2 = 3841 um.
#Total wire length on LAYER M3 = 13372 um.
#Total wire length on LAYER M4 = 10887 um.
#Total wire length on LAYER M5 = 220 um.
#Total wire length on LAYER M6 = 69 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17696
#Total number of multi-cut vias = 120 (  0.7%)
#Total number of single cut vias = 17576 ( 99.3%)
#Up-Via Summary (total 17696):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6671 ( 98.2%)       120 (  1.8%)       6791
# M2              5959 (100.0%)         0 (  0.0%)       5959
# M3              4888 (100.0%)         0 (  0.0%)       4888
# M4                43 (100.0%)         0 (  0.0%)         43
# M5                15 (100.0%)         0 (  0.0%)         15
#-----------------------------------------------------------
#                17576 ( 99.3%)       120 (  0.7%)      17696 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:45
#Elapsed time = 00:00:45
#Increased memory = -6.04 (MB)
#Total memory = 1066.84 (MB)
#Peak memory = 1110.02 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:00:56
#Increased memory = 96.69 (MB)
#Total memory = 1041.00 (MB)
#Peak memory = 1110.02 (MB)
#Number of warnings = 1
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 14 16:00:07 2023
#
% End globalDetailRoute (date=03/14 16:00:07, total cpu=0:00:56.5, real=0:00:57.0, peak res=1110.0M, current mem=1040.6M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/14 16:00:08, mem=1040.6M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Mar 14 16:00:08 2023
#
#Generating timing data, please wait...
#27322 total nets, 172 already routed, 172 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 27344
End delay calculation. (MEM=1492.33 CPU=0:00:03.5 REAL=0:00:04.0)
#Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1107.60 (MB), peak = 1118.31 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=27437)
#Start reading timing information from file .timing_file_9026.tif.gz ...
#Read in timing information for 195 ports, 26161 instances from timing file .timing_file_9026.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Tue Mar 14 16:00:19 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27435 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1128.90 (MB), peak = 1129.09 (MB)
#Merging special wires: starts on Tue Mar 14 16:00:20 2023 with memory = 1129.36 (MB), peak = 1129.36 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
#
#Finished routing data preparation on Tue Mar 14 16:00:21 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.68 (MB)
#Total memory = 1129.45 (MB)
#Peak memory = 1129.46 (MB)
#
#
#Start global routing on Tue Mar 14 16:00:21 2023
#
#
#Start global routing initialization on Tue Mar 14 16:00:21 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Mar 14 16:00:21 2023
#
#Start routing resource analysis on Tue Mar 14 16:00:21 2023
#
#Routing resource analysis is done on Tue Mar 14 16:00:21 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2252          79       24335    66.83%
#  M2             V        2266          84       24335     0.65%
#  M3             H        2331           0       24335     0.01%
#  M4             V        2286          64       24335     0.00%
#  M5             H        2331           0       24335     0.00%
#  M6             V        2350           0       24335     0.00%
#  M7             H         583           0       24335     0.00%
#  M8             V         587           0       24335     0.00%
#  --------------------------------------------------------------
#  Total                  14986       1.21%      194680     8.44%
#
#  172 nets (0.63%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Mar 14 16:00:21 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1133.83 (MB), peak = 1133.83 (MB)
#
#
#Global routing initialization is done on Tue Mar 14 16:00:21 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1133.83 (MB), peak = 1133.83 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1212.47 (MB), peak = 1212.47 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1222.12 (MB), peak = 1222.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 115 (skipped).
#Total number of routable nets = 27322.
#Total number of nets in the design = 27437.
#
#27150 routable nets have only global wires.
#172 routable nets have only detail routed wires.
#28 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#172 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           28                25           27122  
#------------------------------------------------------------
#        Total           28                25           27122  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                172           28                25           27122  
#-------------------------------------------------------------------------------
#        Total                172           28                25           27122  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           35(0.14%)     11(0.05%)      6(0.02%)      1(0.00%)   (0.22%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     35(0.02%)     11(0.01%)      6(0.00%)      1(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.03% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.44 |          0.89 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     0.44 | (M2)     0.89 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 423602 um.
#Total half perimeter of net bounding box = 400668 um.
#Total wire length on LAYER M1 = 550 um.
#Total wire length on LAYER M2 = 147127 um.
#Total wire length on LAYER M3 = 186109 um.
#Total wire length on LAYER M4 = 69432 um.
#Total wire length on LAYER M5 = 13930 um.
#Total wire length on LAYER M6 = 219 um.
#Total wire length on LAYER M7 = 1995 um.
#Total wire length on LAYER M8 = 4239 um.
#Total number of vias = 154039
#Total number of multi-cut vias = 120 (  0.1%)
#Total number of single cut vias = 153919 ( 99.9%)
#Up-Via Summary (total 154039):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             88734 ( 99.9%)       120 (  0.1%)      88854
# M2             53839 (100.0%)         0 (  0.0%)      53839
# M3              9106 (100.0%)         0 (  0.0%)       9106
# M4               959 (100.0%)         0 (  0.0%)        959
# M5               464 (100.0%)         0 (  0.0%)        464
# M6               443 (100.0%)         0 (  0.0%)        443
# M7               374 (100.0%)         0 (  0.0%)        374
#-----------------------------------------------------------
#               153919 ( 99.9%)       120 (  0.1%)     154039 
#
#Max overcon = 4 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 95.44 (MB)
#Total memory = 1224.91 (MB)
#Peak memory = 1224.91 (MB)
#
#Finished global routing on Tue Mar 14 16:00:33 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.55 (MB), peak = 1224.91 (MB)
#Start Track Assignment.
#Done with 32963 horizontal wires in 2 hboxes and 35320 vertical wires in 2 hboxes.
#Done with 7125 horizontal wires in 2 hboxes and 6948 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           435.48 	  0.00%  	  0.00% 	  0.00%
# M2        143485.34 	  0.03%  	  0.00% 	  0.00%
# M3        171130.57 	  0.04%  	  0.00% 	  0.01%
# M4         58607.40 	  0.01%  	  0.00% 	  0.00%
# M5         13707.10 	  0.00%  	  0.00% 	  0.00%
# M6           150.30 	  0.00%  	  0.00% 	  0.00%
# M7          2075.60 	  0.00%  	  0.00% 	  0.00%
# M8          4316.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      393907.79  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 444981 um.
#Total half perimeter of net bounding box = 400668 um.
#Total wire length on LAYER M1 = 15699 um.
#Total wire length on LAYER M2 = 146725 um.
#Total wire length on LAYER M3 = 192220 um.
#Total wire length on LAYER M4 = 69770 um.
#Total wire length on LAYER M5 = 14060 um.
#Total wire length on LAYER M6 = 221 um.
#Total wire length on LAYER M7 = 2019 um.
#Total wire length on LAYER M8 = 4267 um.
#Total number of vias = 154039
#Total number of multi-cut vias = 120 (  0.1%)
#Total number of single cut vias = 153919 ( 99.9%)
#Up-Via Summary (total 154039):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             88734 ( 99.9%)       120 (  0.1%)      88854
# M2             53839 (100.0%)         0 (  0.0%)      53839
# M3              9106 (100.0%)         0 (  0.0%)       9106
# M4               959 (100.0%)         0 (  0.0%)        959
# M5               464 (100.0%)         0 (  0.0%)        464
# M6               443 (100.0%)         0 (  0.0%)        443
# M7               374 (100.0%)         0 (  0.0%)        374
#-----------------------------------------------------------
#               153919 ( 99.9%)       120 (  0.1%)     154039 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1190.88 (MB), peak = 1224.91 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	216       186       402       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 73.81 (MB)
#Total memory = 1191.57 (MB)
#Peak memory = 1224.91 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 169
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0       13        0       13
#	M2           14       10      127        0        5      156
#	Totals       14       10      127       13        5      169
#cpu time = 00:02:44, elapsed time = 00:02:44, memory = 1237.30 (MB), peak = 1240.99 (MB)
#start 1st optimization iteration ...
#   number of violations = 161
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           31        6       96       14       14      161
#	Totals       31        6       96       14       14      161
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1248.16 (MB), peak = 1249.05 (MB)
#start 2nd optimization iteration ...
#   number of violations = 173
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           41        2       92       25       13      173
#	Totals       41        2       92       25       13      173
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1247.55 (MB), peak = 1249.24 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1246.36 (MB), peak = 1249.24 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 457600 um.
#Total half perimeter of net bounding box = 400668 um.
#Total wire length on LAYER M1 = 6039 um.
#Total wire length on LAYER M2 = 151296 um.
#Total wire length on LAYER M3 = 184188 um.
#Total wire length on LAYER M4 = 95162 um.
#Total wire length on LAYER M5 = 15470 um.
#Total wire length on LAYER M6 = 407 um.
#Total wire length on LAYER M7 = 1309 um.
#Total wire length on LAYER M8 = 3729 um.
#Total number of vias = 174030
#Total number of multi-cut vias = 876 (  0.5%)
#Total number of single cut vias = 173154 ( 99.5%)
#Up-Via Summary (total 174030):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91423 ( 99.2%)       751 (  0.8%)      92174
# M2             65477 (100.0%)         0 (  0.0%)      65477
# M3             15108 (100.0%)         0 (  0.0%)      15108
# M4               850 (100.0%)         0 (  0.0%)        850
# M5                43 ( 25.6%)       125 ( 74.4%)        168
# M6               132 (100.0%)         0 (  0.0%)        132
# M7               121 (100.0%)         0 (  0.0%)        121
#-----------------------------------------------------------
#               173154 ( 99.5%)       876 (  0.5%)     174030 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:04
#Elapsed time = 00:03:03
#Increased memory = -32.57 (MB)
#Total memory = 1159.12 (MB)
#Peak memory = 1249.24 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1160.93 (MB), peak = 1249.24 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 457600 um.
#Total half perimeter of net bounding box = 400668 um.
#Total wire length on LAYER M1 = 6039 um.
#Total wire length on LAYER M2 = 151296 um.
#Total wire length on LAYER M3 = 184188 um.
#Total wire length on LAYER M4 = 95162 um.
#Total wire length on LAYER M5 = 15470 um.
#Total wire length on LAYER M6 = 407 um.
#Total wire length on LAYER M7 = 1309 um.
#Total wire length on LAYER M8 = 3729 um.
#Total number of vias = 174030
#Total number of multi-cut vias = 876 (  0.5%)
#Total number of single cut vias = 173154 ( 99.5%)
#Up-Via Summary (total 174030):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91423 ( 99.2%)       751 (  0.8%)      92174
# M2             65477 (100.0%)         0 (  0.0%)      65477
# M3             15108 (100.0%)         0 (  0.0%)      15108
# M4               850 (100.0%)         0 (  0.0%)        850
# M5                43 ( 25.6%)       125 ( 74.4%)        168
# M6               132 (100.0%)         0 (  0.0%)        132
# M7               121 (100.0%)         0 (  0.0%)        121
#-----------------------------------------------------------
#               173154 ( 99.5%)       876 (  0.5%)     174030 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 457600 um.
#Total half perimeter of net bounding box = 400668 um.
#Total wire length on LAYER M1 = 6039 um.
#Total wire length on LAYER M2 = 151296 um.
#Total wire length on LAYER M3 = 184188 um.
#Total wire length on LAYER M4 = 95162 um.
#Total wire length on LAYER M5 = 15470 um.
#Total wire length on LAYER M6 = 407 um.
#Total wire length on LAYER M7 = 1309 um.
#Total wire length on LAYER M8 = 3729 um.
#Total number of vias = 174030
#Total number of multi-cut vias = 876 (  0.5%)
#Total number of single cut vias = 173154 ( 99.5%)
#Up-Via Summary (total 174030):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91423 ( 99.2%)       751 (  0.8%)      92174
# M2             65477 (100.0%)         0 (  0.0%)      65477
# M3             15108 (100.0%)         0 (  0.0%)      15108
# M4               850 (100.0%)         0 (  0.0%)        850
# M5                43 ( 25.6%)       125 ( 74.4%)        168
# M6               132 (100.0%)         0 (  0.0%)        132
# M7               121 (100.0%)         0 (  0.0%)        121
#-----------------------------------------------------------
#               173154 ( 99.5%)       876 (  0.5%)     174030 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#86.10% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1175.42 (MB), peak = 1249.24 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 457600 um.
#Total half perimeter of net bounding box = 400668 um.
#Total wire length on LAYER M1 = 6039 um.
#Total wire length on LAYER M2 = 151296 um.
#Total wire length on LAYER M3 = 184188 um.
#Total wire length on LAYER M4 = 95162 um.
#Total wire length on LAYER M5 = 15470 um.
#Total wire length on LAYER M6 = 407 um.
#Total wire length on LAYER M7 = 1309 um.
#Total wire length on LAYER M8 = 3729 um.
#Total number of vias = 174030
#Total number of multi-cut vias = 113896 ( 65.4%)
#Total number of single cut vias = 60134 ( 34.6%)
#Up-Via Summary (total 174030):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             59917 ( 65.0%)     32257 ( 35.0%)      92174
# M2               210 (  0.3%)     65267 ( 99.7%)      65477
# M3                 4 (  0.0%)     15104 (100.0%)      15108
# M4                 1 (  0.1%)       849 ( 99.9%)        850
# M5                 1 (  0.6%)       167 ( 99.4%)        168
# M6                 0 (  0.0%)       132 (100.0%)        132
# M7                 1 (  0.8%)       120 ( 99.2%)        121
#-----------------------------------------------------------
#                60134 ( 34.6%)    113896 ( 65.4%)     174030 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1219.87 (MB), peak = 1249.24 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Mar 14 16:04:27 2023
#
#
#Start Post Route Wire Spread.
#Done with 5319 horizontal wires in 3 hboxes and 4455 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 461510 um.
#Total half perimeter of net bounding box = 400668 um.
#Total wire length on LAYER M1 = 6043 um.
#Total wire length on LAYER M2 = 152182 um.
#Total wire length on LAYER M3 = 186347 um.
#Total wire length on LAYER M4 = 95995 um.
#Total wire length on LAYER M5 = 15494 um.
#Total wire length on LAYER M6 = 408 um.
#Total wire length on LAYER M7 = 1311 um.
#Total wire length on LAYER M8 = 3730 um.
#Total number of vias = 174030
#Total number of multi-cut vias = 113896 ( 65.4%)
#Total number of single cut vias = 60134 ( 34.6%)
#Up-Via Summary (total 174030):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             59917 ( 65.0%)     32257 ( 35.0%)      92174
# M2               210 (  0.3%)     65267 ( 99.7%)      65477
# M3                 4 (  0.0%)     15104 (100.0%)      15108
# M4                 1 (  0.1%)       849 ( 99.9%)        850
# M5                 1 (  0.6%)       167 ( 99.4%)        168
# M6                 0 (  0.0%)       132 (100.0%)        132
# M7                 1 (  0.8%)       120 ( 99.2%)        121
#-----------------------------------------------------------
#                60134 ( 34.6%)    113896 ( 65.4%)     174030 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1250.32 (MB), peak = 1255.75 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1174.52 (MB), peak = 1255.75 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 172
#Total wire length = 461510 um.
#Total half perimeter of net bounding box = 400668 um.
#Total wire length on LAYER M1 = 6043 um.
#Total wire length on LAYER M2 = 152182 um.
#Total wire length on LAYER M3 = 186347 um.
#Total wire length on LAYER M4 = 95995 um.
#Total wire length on LAYER M5 = 15494 um.
#Total wire length on LAYER M6 = 408 um.
#Total wire length on LAYER M7 = 1311 um.
#Total wire length on LAYER M8 = 3730 um.
#Total number of vias = 174030
#Total number of multi-cut vias = 113896 ( 65.4%)
#Total number of single cut vias = 60134 ( 34.6%)
#Up-Via Summary (total 174030):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             59917 ( 65.0%)     32257 ( 35.0%)      92174
# M2               210 (  0.3%)     65267 ( 99.7%)      65477
# M3                 4 (  0.0%)     15104 (100.0%)      15108
# M4                 1 (  0.1%)       849 ( 99.9%)        850
# M5                 1 (  0.6%)       167 ( 99.4%)        168
# M6                 0 (  0.0%)       132 (100.0%)        132
# M7                 1 (  0.8%)       120 ( 99.2%)        121
#-----------------------------------------------------------
#                60134 ( 34.6%)    113896 ( 65.4%)     174030 
#
#detailRoute Statistics:
#Cpu time = 00:04:07
#Elapsed time = 00:04:07
#Increased memory = -18.91 (MB)
#Total memory = 1172.79 (MB)
#Peak memory = 1255.75 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:41
#Elapsed time = 00:04:41
#Increased memory = 71.97 (MB)
#Total memory = 1112.59 (MB)
#Peak memory = 1255.75 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 14 16:04:49 2023
#
% End globalDetailRoute (date=03/14 16:04:49, total cpu=0:04:41, real=0:04:41, peak res=1255.8M, current mem=1111.0M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:05:38, elapsed time = 00:05:38, memory = 1102.30 (MB), peak = 1255.75 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/14 16:04:49, total cpu=0:05:38, real=0:05:38, peak res=1255.8M, current mem=1102.3M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26161 and nets=27437 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1500.2M)
Extracted 10.0008% (CPU Time= 0:00:00.7  MEM= 1573.8M)
Extracted 20.0008% (CPU Time= 0:00:01.0  MEM= 1573.8M)
Extracted 30.0008% (CPU Time= 0:00:01.2  MEM= 1573.8M)
Extracted 40.0008% (CPU Time= 0:00:01.4  MEM= 1573.8M)
Extracted 50.0008% (CPU Time= 0:00:01.5  MEM= 1573.8M)
Extracted 60.0008% (CPU Time= 0:00:01.7  MEM= 1573.8M)
Extracted 70.0008% (CPU Time= 0:00:01.9  MEM= 1573.8M)
Extracted 80.0008% (CPU Time= 0:00:02.3  MEM= 1577.8M)
Extracted 90.0008% (CPU Time= 0:00:02.8  MEM= 1577.8M)
Extracted 100% (CPU Time= 0:00:03.9  MEM= 1577.8M)
Number of Extracted Resistors     : 444869
Number of Extracted Ground Cap.   : 442998
Number of Extracted Coupling Cap. : 698824
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1533.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.9  Real Time: 0:00:05.0  MEM: 1533.797M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1087.5M, totSessionCpu=0:08:35 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Estimated cell power/ground rail width = 0.365 um
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
AAE DB initialization (MEM=1536.61 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1536.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1536.6M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD
clk(1000MHz) 
Starting Levelizing
2023-Mar-14 16:05:01 (2023-Mar-14 23:05:01 GMT)
2023-Mar-14 16:05:01 (2023-Mar-14 23:05:01 GMT): 10%
2023-Mar-14 16:05:01 (2023-Mar-14 23:05:01 GMT): 20%
2023-Mar-14 16:05:01 (2023-Mar-14 23:05:01 GMT): 30%
2023-Mar-14 16:05:01 (2023-Mar-14 23:05:01 GMT): 40%
2023-Mar-14 16:05:01 (2023-Mar-14 23:05:01 GMT): 50%
2023-Mar-14 16:05:01 (2023-Mar-14 23:05:01 GMT): 60%
2023-Mar-14 16:05:01 (2023-Mar-14 23:05:01 GMT): 70%
2023-Mar-14 16:05:01 (2023-Mar-14 23:05:01 GMT): 80%
2023-Mar-14 16:05:02 (2023-Mar-14 23:05:02 GMT): 90%

Finished Levelizing
2023-Mar-14 16:05:02 (2023-Mar-14 23:05:02 GMT)

Starting Activity Propagation
2023-Mar-14 16:05:02 (2023-Mar-14 23:05:02 GMT)
2023-Mar-14 16:05:02 (2023-Mar-14 23:05:02 GMT): 10%
2023-Mar-14 16:05:02 (2023-Mar-14 23:05:02 GMT): 20%

Finished Activity Propagation
2023-Mar-14 16:05:02 (2023-Mar-14 23:05:02 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1190.5M, totSessionCpu=0:08:48 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1560.1M, init mem=1560.1M)
*info: Placed = 26161          (Fixed = 64)
*info: Unplaced = 0           
Placement Density:61.19%(122910/200880)
Placement Density (including fixed std cells):61.19%(122910/200880)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1557.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26161

Instance distribution across the VT partitions:

 LVT : inst = 10197 (39.0%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10197 (39.0%)

 HVT : inst = 15964 (61.0%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15964 (61.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26161 and nets=27437 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1552.1M)
Extracted 10.0008% (CPU Time= 0:00:00.9  MEM= 1625.7M)
Extracted 20.0008% (CPU Time= 0:00:01.1  MEM= 1625.7M)
Extracted 30.0008% (CPU Time= 0:00:01.3  MEM= 1625.7M)
Extracted 40.0008% (CPU Time= 0:00:01.4  MEM= 1625.7M)
Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1625.7M)
Extracted 60.0008% (CPU Time= 0:00:01.8  MEM= 1625.7M)
Extracted 70.0008% (CPU Time= 0:00:02.0  MEM= 1625.7M)
Extracted 80.0008% (CPU Time= 0:00:02.4  MEM= 1629.7M)
Extracted 90.0008% (CPU Time= 0:00:02.9  MEM= 1629.7M)
Extracted 100% (CPU Time= 0:00:04.0  MEM= 1629.7M)
Number of Extracted Resistors     : 444869
Number of Extracted Ground Cap.   : 442998
Number of Extracted Coupling Cap. : 698824
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1589.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.0  Real Time: 0:00:06.0  MEM: 1589.680M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.757812)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27344. 
Total number of fetched objects 27344
End delay calculation. (MEM=0 CPU=0:00:04.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:04.9 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:00:07.6 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:00:07.6 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:08.4/0:00:08.3 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1608.76)
Total number of fetched objects 27344
AAE_INFO-618: Total number of nets in the design is 27437,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1666.51 CPU=0:00:06.5 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1639.43 CPU=0:00:07.4 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1639.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1639.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1590.55)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27344. 
Total number of fetched objects 27344
AAE_INFO-618: Total number of nets in the design is 27437,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1596.7 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1596.7 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=0:09:18 mem=1596.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1596.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1596.7M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1596.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1612.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.316  | -0.171  | -0.316  |
|           TNS (ns):| -59.994 | -48.662 | -11.332 |
|    Violating Paths:|   852   |   756   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      1 (29)      |   -0.002   |      1 (29)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.186%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1301.6M, totSessionCpu=0:09:19 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       172 (unrouted=0, trialRouted=0, noStatus=0, routed=172, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27265 (unrouted=115, trialRouted=0, noStatus=0, routed=27150, fixed=0, [crossesIlmBoundary=0, tooFewTerms=115, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 171 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 200880.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       6512
      Delay constrained sinks:     6512
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 6512 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
    cell areas       : b=1224.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1224.360um^2
    cell capacitance : b=0.680pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.680pF
    sink capacitance : count=6512, total=6.051pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.480pF, leaf=3.888pF, total=4.369pF
    wire lengths     : top=0.000um, trunk=3708.250um, leaf=24832.750um, total=28541.000um
    hp wire lengths  : top=0.000um, trunk=2684.000um, leaf=6730.400um, total=9414.400um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=81 avg=0.034ns sd=0.022ns min=0.015ns max=0.087ns {66 <= 0.063ns, 14 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=91 avg=0.073ns sd=0.029ns min=0.018ns max=0.104ns {22 <= 0.063ns, 4 <= 0.084ns, 61 <= 0.094ns, 1 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 102 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 5 BUFFD2: 1 CKBD2: 8 BUFFD1: 10 CKBD1: 20 CKBD0: 7 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.370, max=1.050, avg=0.691, sd=0.177], skew [0.680 vs 0.057*], 29.6% {0.663, 0.720} (wid=0.039 ws=0.024) (gid=1.012 gs=0.665)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 172, tested: 172, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
    cell areas       : b=1224.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1224.360um^2
    cell capacitance : b=0.680pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.680pF
    sink capacitance : count=6512, total=6.051pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.480pF, leaf=3.888pF, total=4.369pF
    wire lengths     : top=0.000um, trunk=3708.250um, leaf=24832.750um, total=28541.000um
    hp wire lengths  : top=0.000um, trunk=2684.000um, leaf=6730.400um, total=9414.400um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=81 avg=0.034ns sd=0.022ns min=0.015ns max=0.087ns {66 <= 0.063ns, 14 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=91 avg=0.073ns sd=0.029ns min=0.018ns max=0.104ns {22 <= 0.063ns, 4 <= 0.084ns, 61 <= 0.094ns, 1 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 102 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 5 BUFFD2: 1 CKBD2: 8 BUFFD1: 10 CKBD1: 20 CKBD0: 7 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.370, max=1.050, avg=0.691, sd=0.177], skew [0.680 vs 0.057*], 29.6% {0.663, 0.720} (wid=0.039 ws=0.024) (gid=1.012 gs=0.665)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
    cell areas       : b=1224.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1224.360um^2
    cell capacitance : b=0.680pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.680pF
    sink capacitance : count=6512, total=6.051pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.480pF, leaf=3.888pF, total=4.369pF
    wire lengths     : top=0.000um, trunk=3708.250um, leaf=24832.750um, total=28541.000um
    hp wire lengths  : top=0.000um, trunk=2684.000um, leaf=6730.400um, total=9414.400um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=81 avg=0.034ns sd=0.022ns min=0.015ns max=0.087ns {66 <= 0.063ns, 14 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=91 avg=0.073ns sd=0.029ns min=0.018ns max=0.104ns {22 <= 0.063ns, 4 <= 0.084ns, 61 <= 0.094ns, 1 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 102 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 5 BUFFD2: 1 CKBD2: 8 BUFFD1: 10 CKBD1: 20 CKBD0: 7 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.370, max=1.050, avg=0.691, sd=0.177], skew [0.680 vs 0.057*], 29.6% {0.663, 0.720} (wid=0.039 ws=0.024) (gid=1.012 gs=0.665)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       172 (unrouted=0, trialRouted=0, noStatus=0, routed=172, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27265 (unrouted=115, trialRouted=0, noStatus=0, routed=27150, fixed=0, [crossesIlmBoundary=0, tooFewTerms=115, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:03.7 real=0:00:03.7)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
**INFO: Start fixing DRV (Mem = 1617.41M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 172 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:25.5/0:20:21.4 (0.5), mem = 1617.4M
(I,S,L,T): WC_VIEW: 78.4295, 22.7648, 1.04418, 102.238
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    57|    -0.04|     2|     2|    -0.00|     0|     0|     0|     0|     0|     0|    -0.32|   -60.00|       0|       0|       0|  61.19|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.32|   -60.00|       0|       0|       2|  61.19| 0:00:01.0|  1802.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.32|   -60.00|       0|       0|       0|  61.19| 0:00:00.0|  1802.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 28 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1802.8M) ***

(I,S,L,T): WC_VIEW: 78.4264, 22.7648, 1.04419, 102.235
*** DrvOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:09:32.8/0:20:28.7 (0.5), mem = 1783.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:09:33 mem=1783.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1783.7MB
Summary Report:
Instances move: 0 (out of 26097 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1783.7MB
*** Finished refinePlace (0:09:34 mem=1783.7M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 1452.0M, totSessionCpu=0:09:34 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 1733.74M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1733.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1733.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1743.8M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1743.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.14min real=0.13min mem=1733.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.317  | -0.172  | -0.317  |
|           TNS (ns):| -60.003 | -48.674 | -11.328 |
|    Violating Paths:|   855   |   759   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.186%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1743.8M
**optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1447.0M, totSessionCpu=0:09:35 **
*** Timing NOT met, worst failing slack is -0.317
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 172 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:35.3/0:20:31.2 (0.5), mem = 1724.2M
(I,S,L,T): WC_VIEW: 78.4264, 22.7648, 1.04419, 102.235
*info: 172 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.317 TNS Slack -60.002 Density 61.19
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.317|-11.328|
|reg2reg   |-0.172|-48.674|
|HEPG      |-0.172|-48.674|
|All Paths |-0.317|-60.002|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.172|   -0.317| -48.674|  -60.002|    61.19%|   0:00:00.0| 1774.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.166|   -0.317| -47.992|  -59.320|    61.18%|   0:00:02.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.164|   -0.317| -47.916|  -59.244|    61.19%|   0:00:00.0| 1838.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.160|   -0.317| -47.859|  -59.187|    61.19%|   0:00:01.0| 1838.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.160|   -0.317| -47.831|  -59.159|    61.19%|   0:00:00.0| 1838.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.160|   -0.317| -47.962|  -59.291|    61.20%|   0:00:01.0| 1838.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.158|   -0.317| -47.826|  -59.154|    61.21%|   0:00:00.0| 1838.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.158|   -0.317| -47.726|  -59.054|    61.22%|   0:00:01.0| 1839.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.158|   -0.317| -47.676|  -59.004|    61.22%|   0:00:00.0| 1839.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.158|   -0.317| -47.644|  -58.972|    61.25%|   0:00:04.0| 1842.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.097|   -0.330| -50.370|  -65.089|    61.26%|   0:00:06.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
|  -0.095|   -0.330| -50.309|  -65.028|    61.26%|   0:00:01.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
|  -0.095|   -0.330| -49.902|  -64.621|    61.25%|   0:00:01.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
|  -0.093|   -0.330| -49.646|  -64.365|    61.26%|   0:00:00.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -0.093|   -0.330| -49.621|  -64.339|    61.26%|   0:00:01.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.093|   -0.330| -49.578|  -64.297|    61.26%|   0:00:00.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.093|   -0.330| -49.444|  -64.163|    61.27%|   0:00:01.0| 1914.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 12 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.082|   -0.330| -53.551|  -69.099|    61.29%|   0:00:12.0| 1933.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_52_/E                             |
|  -0.079|   -0.330| -53.213|  -68.761|    61.29%|   0:00:02.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_52_/E                             |
|  -0.079|   -0.330| -52.427|  -67.975|    61.27%|   0:00:01.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_52_/E                             |
|  -0.075|   -0.330| -52.262|  -67.809|    61.27%|   0:00:01.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.075|   -0.330| -51.486|  -67.034|    61.25%|   0:00:03.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.073|   -0.330| -51.484|  -67.031|    61.27%|   0:00:01.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.073|   -0.330| -51.304|  -66.852|    61.27%|   0:00:03.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.073|   -0.330| -51.271|  -66.818|    61.27%|   0:00:00.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.072|   -0.330| -51.149|  -66.697|    61.27%|   0:00:00.0| 1950.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_59_/E                             |
|  -0.072|   -0.330| -50.814|  -66.362|    61.26%|   0:00:04.0| 1982.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_59_/E                             |
|  -0.072|   -0.330| -50.344|  -65.891|    61.29%|   0:00:01.0| 1982.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.072|   -0.330| -50.229|  -65.776|    61.29%|   0:00:00.0| 1982.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.074|   -0.330| -50.464|  -66.011|    61.40%|   0:00:06.0| 1982.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.074|   -0.330| -50.464|  -66.011|    61.40%|   0:00:00.0| 1982.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:53.2 real=0:00:53.0 mem=1982.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.330|   -0.330| -15.548|  -66.011|    61.40%|   0:00:00.0| 1982.4M|   WC_VIEW|  default| out[94]                                            |
|  -0.330|   -0.330| -15.548|  -66.011|    61.40%|   0:00:00.0| 1982.4M|   WC_VIEW|  default| out[94]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1982.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:53.4 real=0:00:53.0 mem=1982.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.330|-15.548|
|reg2reg   |-0.074|-50.464|
|HEPG      |-0.074|-50.464|
|All Paths |-0.330|-66.011|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.330 TNS Slack -66.011 Density 61.40
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 89 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.330|-15.548|
|reg2reg   |-0.074|-50.490|
|HEPG      |-0.074|-50.490|
|All Paths |-0.330|-66.037|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 190 constrained nets 
Layer 7 has 30 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:53.9 real=0:00:53.0 mem=1982.4M) ***
(I,S,L,T): WC_VIEW: 78.4817, 22.9742, 1.04479, 102.501
*** SetupOpt [finish] : cpu/real = 0:01:04.0/0:01:03.9 (1.0), totSession cpu/real = 0:10:39.2/0:21:35.1 (0.5), mem = 1963.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:10:39 mem=1963.3M) ***
Move report: Detail placement moves 1660 insts, mean move: 0.55 um, max move: 3.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2804_0): (301.60, 445.60) --> (303.60, 443.80)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1963.3MB
Summary Report:
Instances move: 1660 (out of 26156 movable)
Instances flipped: 0
Mean displacement: 0.55 um
Max displacement: 3.80 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2804_0) (301.6, 445.6) -> (303.6, 443.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1963.3MB
*** Finished refinePlace (0:10:40 mem=1963.3M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 190 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:40.7/0:21:36.5 (0.5), mem = 1868.3M
(I,S,L,T): WC_VIEW: 78.4817, 22.9742, 1.04479, 102.501
*info: 190 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.330 TNS Slack -66.037 Density 61.41
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.330|-15.548|
|reg2reg   |-0.074|-50.490|
|HEPG      |-0.074|-50.490|
|All Paths |-0.330|-66.037|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.074|   -0.330| -50.490|  -66.037|    61.41%|   0:00:00.0| 1889.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.074|   -0.330| -47.903|  -63.450|    61.38%|   0:00:05.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.074|   -0.330| -45.979|  -61.527|    61.37%|   0:00:02.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
|  -0.074|   -0.330| -45.804|  -61.351|    61.37%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
|  -0.074|   -0.330| -45.771|  -61.319|    61.37%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
|  -0.074|   -0.330| -45.738|  -61.286|    61.37%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
|  -0.074|   -0.330| -43.159|  -58.706|    61.38%|   0:00:02.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.074|   -0.330| -43.116|  -58.664|    61.38%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.074|   -0.330| -41.112|  -56.999|    61.38%|   0:00:04.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.074|   -0.330| -39.444|  -55.332|    61.38%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_27_/D                           |
|  -0.074|   -0.330| -39.289|  -55.177|    61.38%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_27_/D                           |
|  -0.074|   -0.330| -38.682|  -54.570|    61.38%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_6_/D                            |
|  -0.074|   -0.330| -38.608|  -54.496|    61.38%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_6_/D                            |
|  -0.074|   -0.330| -38.497|  -54.385|    61.39%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_7_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.074|   -0.298| -38.332|  -52.948|    61.39%|   0:00:05.0| 1971.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.074|   -0.298| -38.313|  -52.929|    61.39%|   0:00:00.0| 1971.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.074|   -0.298| -37.830|  -52.446|    61.40%|   0:00:01.0| 1971.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.074|   -0.298| -37.627|  -52.243|    61.40%|   0:00:00.0| 1971.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.074|   -0.298| -37.627|  -52.243|    61.40%|   0:00:00.0| 1971.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.3 real=0:00:23.0 mem=1971.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.298|   -0.298| -14.616|  -52.243|    61.40%|   0:00:00.0| 1971.8M|   WC_VIEW|  default| out[94]                                            |
|  -0.298|   -0.298| -14.480|  -52.108|    61.40%|   0:00:01.0| 1971.8M|   WC_VIEW|  default| out[51]                                            |
|  -0.298|   -0.298| -14.304|  -51.931|    61.41%|   0:00:00.0| 1971.8M|   WC_VIEW|  default| out[56]                                            |
|  -0.298|   -0.298| -13.430|  -51.057|    61.43%|   0:00:01.0| 1971.8M|   WC_VIEW|  default| out[54]                                            |
|  -0.298|   -0.298| -13.430|  -51.057|    61.43%|   0:00:00.0| 1971.8M|   WC_VIEW|  default| out[94]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:02.0 mem=1971.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.8 real=0:00:25.0 mem=1971.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.298|-13.430|
|reg2reg   |-0.074|-37.627|
|HEPG      |-0.074|-37.627|
|All Paths |-0.298|-51.057|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.298 TNS Slack -51.057 Density 61.43
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 19 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.298|-13.430|
|reg2reg   |-0.074|-37.695|
|HEPG      |-0.074|-37.695|
|All Paths |-0.298|-51.125|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 195 constrained nets 
Layer 7 has 30 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:25.3 real=0:00:25.0 mem=1971.8M) ***
(I,S,L,T): WC_VIEW: 78.5037, 23.0053, 1.0483, 102.557
*** SetupOpt [finish] : cpu/real = 0:00:35.0/0:00:35.0 (1.0), totSession cpu/real = 0:11:15.6/0:22:11.4 (0.5), mem = 1952.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:11:16 mem=1952.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1952.7MB
Summary Report:
Instances move: 0 (out of 26160 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1952.7MB
*** Finished refinePlace (0:11:16 mem=1952.7M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:02:42, real = 0:02:42, mem = 1534.6M, totSessionCpu=0:11:17 **
** Profile ** Start :  cpu=0:00:00.0, mem=1866.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1866.7M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1876.8M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1876.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.298  | -0.074  | -0.298  |
|           TNS (ns):| -51.124 | -37.694 | -13.430 |
|    Violating Paths:|  1235   |  1139   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.447%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1876.8M
Info: 195 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.77MB/3044.09MB/1632.36MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.78MB/3044.09MB/1632.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.79MB/3044.09MB/1632.36MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT)
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT): 10%
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT): 20%
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT): 30%
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT): 40%
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT): 50%
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT): 60%
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT): 70%
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT): 80%
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT): 90%

Finished Levelizing
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT)

Starting Activity Propagation
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT)
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT): 10%
2023-Mar-14 16:07:38 (2023-Mar-14 23:07:38 GMT): 20%

Finished Activity Propagation
2023-Mar-14 16:07:39 (2023-Mar-14 23:07:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1536.12MB/3044.09MB/1632.36MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-14 16:07:39 (2023-Mar-14 23:07:39 GMT)
 ... Calculating switching power
2023-Mar-14 16:07:39 (2023-Mar-14 23:07:39 GMT): 10%
2023-Mar-14 16:07:39 (2023-Mar-14 23:07:39 GMT): 20%
2023-Mar-14 16:07:39 (2023-Mar-14 23:07:39 GMT): 30%
2023-Mar-14 16:07:39 (2023-Mar-14 23:07:39 GMT): 40%
2023-Mar-14 16:07:39 (2023-Mar-14 23:07:39 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-14 16:07:39 (2023-Mar-14 23:07:39 GMT): 60%
2023-Mar-14 16:07:40 (2023-Mar-14 23:07:40 GMT): 70%
2023-Mar-14 16:07:40 (2023-Mar-14 23:07:40 GMT): 80%
2023-Mar-14 16:07:40 (2023-Mar-14 23:07:40 GMT): 90%

Finished Calculating power
2023-Mar-14 16:07:41 (2023-Mar-14 23:07:41 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1536.81MB/3044.09MB/1632.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1536.81MB/3044.09MB/1632.36MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=1536.87MB/3044.09MB/1632.36MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1536.88MB/3044.09MB/1632.36MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-14 16:07:41 (2023-Mar-14 23:07:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.04790847 	   71.2716%
Total Switching Power:      31.96730179 	   27.7687%
Total Leakage Power:         1.10485675 	    0.9597%
Total Power:               115.12006701
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          55.2       1.984       0.402       57.58       50.02
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.056e-05
Combinational                      22.77       21.02      0.6753       44.47       38.63
Clock (Combinational)              4.081        8.96     0.02749       13.07       11.35
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.05       31.97       1.105       115.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.05       31.97       1.105       115.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.081        8.96     0.02749       13.07       11.35
-----------------------------------------------------------------------------------------
Total                              4.081        8.96     0.02749       13.07       11.35
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/CTS_ccl_a_buf_00210 (CKBD16):           0.1719
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U20 (FA1D4):        0.0002678
*                Total Cap:      1.65378e-10 F
*                Total instances in design: 26224
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1543.78MB/3044.09MB/1632.36MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:22.0/0:22:17.9 (0.5), mem = 1895.8M
(I,S,L,T): WC_VIEW: 78.5049, 23.0069, 1.0483, 102.56
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.298  TNS Slack -51.125 Density 61.45
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.45%|        -|  -0.298| -51.125|   0:00:00.0| 1895.8M|
|    61.34%|      438|  -0.298| -51.039|   0:00:11.0| 1972.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.298  TNS Slack -51.084 Density 61.34
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 195 constrained nets 
Layer 7 has 30 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:12.7) (real = 0:00:13.0) **
(I,S,L,T): WC_VIEW: 78.2481, 22.8761, 1.0427, 102.167
*** PowerOpt [finish] : cpu/real = 0:00:13.0/0:00:12.9 (1.0), totSession cpu/real = 0:11:35.0/0:22:30.8 (0.5), mem = 1972.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:11:35 mem=1972.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1972.1MB
Summary Report:
Instances move: 0 (out of 26160 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1972.1MB
*** Finished refinePlace (0:11:36 mem=1972.1M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:03:01, real = 0:03:01, mem = 1548.7M, totSessionCpu=0:11:36 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=1965.14M, totSessionCpu=0:11:37).
**optDesign ... cpu = 0:03:02, real = 0:03:02, mem = 1549.5M, totSessionCpu=0:11:37 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.48MB/3132.48MB/1632.36MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.48MB/3132.48MB/1632.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.48MB/3132.48MB/1632.36MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 16:07:56 (2023-Mar-14 23:07:56 GMT)
2023-Mar-14 16:07:56 (2023-Mar-14 23:07:56 GMT): 10%
2023-Mar-14 16:07:56 (2023-Mar-14 23:07:56 GMT): 20%
2023-Mar-14 16:07:56 (2023-Mar-14 23:07:56 GMT): 30%
2023-Mar-14 16:07:56 (2023-Mar-14 23:07:56 GMT): 40%
2023-Mar-14 16:07:56 (2023-Mar-14 23:07:56 GMT): 50%
2023-Mar-14 16:07:56 (2023-Mar-14 23:07:56 GMT): 60%
2023-Mar-14 16:07:56 (2023-Mar-14 23:07:56 GMT): 70%
2023-Mar-14 16:07:56 (2023-Mar-14 23:07:56 GMT): 80%
2023-Mar-14 16:07:56 (2023-Mar-14 23:07:56 GMT): 90%

Finished Levelizing
2023-Mar-14 16:07:57 (2023-Mar-14 23:07:57 GMT)

Starting Activity Propagation
2023-Mar-14 16:07:57 (2023-Mar-14 23:07:57 GMT)
2023-Mar-14 16:07:57 (2023-Mar-14 23:07:57 GMT): 10%
2023-Mar-14 16:07:57 (2023-Mar-14 23:07:57 GMT): 20%

Finished Activity Propagation
2023-Mar-14 16:07:57 (2023-Mar-14 23:07:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1550.23MB/3132.48MB/1632.36MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-14 16:07:57 (2023-Mar-14 23:07:57 GMT)
 ... Calculating switching power
2023-Mar-14 16:07:58 (2023-Mar-14 23:07:58 GMT): 10%
2023-Mar-14 16:07:58 (2023-Mar-14 23:07:58 GMT): 20%
2023-Mar-14 16:07:58 (2023-Mar-14 23:07:58 GMT): 30%
2023-Mar-14 16:07:58 (2023-Mar-14 23:07:58 GMT): 40%
2023-Mar-14 16:07:58 (2023-Mar-14 23:07:58 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-14 16:07:58 (2023-Mar-14 23:07:58 GMT): 60%
2023-Mar-14 16:07:58 (2023-Mar-14 23:07:58 GMT): 70%
2023-Mar-14 16:07:59 (2023-Mar-14 23:07:59 GMT): 80%
2023-Mar-14 16:07:59 (2023-Mar-14 23:07:59 GMT): 90%

Finished Calculating power
2023-Mar-14 16:07:59 (2023-Mar-14 23:07:59 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1550.23MB/3132.48MB/1632.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1550.23MB/3132.48MB/1632.36MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1550.23MB/3132.48MB/1632.36MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1550.23MB/3132.48MB/1632.36MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-14 16:07:59 (2023-Mar-14 23:07:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       81.79425945 	   71.2946%
Total Switching Power:      31.83385206 	   27.7475%
Total Leakage Power:         1.09899398 	    0.9579%
Total Power:               114.72710546
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         55.19       1.977      0.4017       57.57       50.18
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05    1.06e-05
Combinational                      22.52        20.9      0.6698       44.09       38.43
Clock (Combinational)              4.081       8.958     0.02749       13.07       11.39
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              81.79       31.83       1.099       114.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      81.79       31.83       1.099       114.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.081       8.958     0.02749       13.07       11.39
-----------------------------------------------------------------------------------------
Total                              4.081       8.958     0.02749       13.07       11.39
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/CTS_ccl_a_buf_00210 (CKBD16):           0.1719
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U20 (FA1D4):        0.0002678
*                Total Cap:      1.6497e-10 F
*                Total instances in design: 26224
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1557.45MB/3135.98MB/1632.36MB)

** Power Reclaim End WNS Slack -0.298  TNS Slack -51.084 
End: Power Optimization (cpu=0:00:18, real=0:00:19, mem=1868.56M, totSessionCpu=0:11:40).
**optDesign ... cpu = 0:03:06, real = 0:03:06, mem = 1540.0M, totSessionCpu=0:11:40 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 630
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 630
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:42 mem=1870.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 27407
AAE_INFO-618: Total number of nets in the design is 27500,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:06.2 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:07.1 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27407. 
Total number of fetched objects 27407
AAE_INFO-618: Total number of nets in the design is 27500,  4.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:12.1 real=0:00:12.0 totSessionCpu=0:00:21.3 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=0:00:21.3 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/coe_eosdata_DsfV1y/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [64260 node(s), 79450 edge(s), 1 view(s)] (fixHold) cpu=0:00:16.0 real=0:00:15.0 totSessionCpu=0:00:24.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:16.1/0:00:16.0 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:15.1 real=0:00:16.0 totSessionCpu=0:11:57 mem=1870.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1870.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1880.6M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/coe_eosdata_DsfV1y/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1880.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1880.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1880.6M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.298  | -0.072  | -0.298  |
|           TNS (ns):| -51.084 | -37.654 | -13.430 |
|    Violating Paths:|  1237   |  1141   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.050  | -0.032  | -0.050  |
|           TNS (ns):| -11.261 | -2.089  | -9.178  |
|    Violating Paths:|   916   |   149   |   770   |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.344%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:24, real = 0:03:25, mem = 1551.3M, totSessionCpu=0:11:59 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:58.8/0:22:55.6 (0.5), mem = 1870.6M
(I,S,L,T): WC_VIEW: 78.2481, 22.8761, 1.0427, 102.167
*info: Run optDesign holdfix with 1 thread.
Info: 195 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:18.6 real=0:00:19.0 totSessionCpu=0:12:01 mem=1897.7M density=61.344% ***
** Profile ** Start :  cpu=0:00:00.0, mem=1897.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1897.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1907.7M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0503
      TNS :     -11.2657
      #VP :          915
  Density :      61.344%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:20.0 real=0:00:20.0 totSessionCpu=0:12:02 mem=1905.7M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0503
      TNS :     -11.2657
      #VP :          915
  Density :      61.344%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:01.0
 accumulated cpu=0:00:20.1 real=0:00:21.0 totSessionCpu=0:12:02 mem=1924.8M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0503
      TNS :     -11.2657
      #VP :          915
  Density :      61.344%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:20.2 real=0:00:21.0 totSessionCpu=0:12:02 mem=1924.8M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC3769_mem_in_4 (CKBD0)

    Added inst FE_PHC3770_mem_in_3 (CKBD0)

    Added inst FE_PHC3771_mem_in_5 (CKBD0)

    Added inst FE_PHC3772_mem_in_8 (CKBD0)

    Added inst FE_PHC3773_mem_in_0 (CKBD0)

    Added inst FE_PHC3774_mem_in_6 (CKBD0)

    Added inst core_instance/FE_PHC3775_mem_in_11 (CKBD0)

    Added inst FE_PHC3776_mem_in_2 (CKBD0)

    Added inst FE_PHC3777_mem_in_15 (CKBD0)

    Added inst FE_PHC3778_mem_in_14 (CKBD0)

    Added inst FE_PHC3779_mem_in_1 (CKBD0)

    Added inst FE_PHC3780_mem_in_20 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC3781_FE_OFN6_array_out_36 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC3782_FE_OCPN1377_array_out_49 (CKBD0)

    Added inst FE_PHC3783_inst_7 (CKBD0)

    Added inst core_instance/FE_PHC3784_inst_6 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3785_mem_in_21 (CKBD0)

    Added inst FE_PHC3786_mem_in_12 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3787_array_out_0 (CKBD0)

    Added inst FE_PHC3788_mem_in_10 (CKBD0)

    Added inst FE_PHC3789_mem_in_9 (CKBD0)

    Added inst FE_PHC3790_mem_in_24 (CKBD0)

    Added inst FE_PHC3791_mem_in_7 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC3792_FE_OFN3_array_out_72 (CKBD0)

    Added inst FE_PHC3793_mem_in_13 (CKBD0)

    Added inst core_instance/FE_PHC3794_mem_in_25 (CKBD0)

    Added inst FE_PHC3795_mem_in_17 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3796_FE_OFN1148_array_out_25 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3797_FE_OFN1157_array_out_1 (BUFFD1)

    Added inst FE_PHC3798_mem_in_16 (CKBD0)

    Added inst FE_PHC3799_mem_in_28 (CKBD0)

    Added inst core_instance/FE_PHC3800_inst_13 (CKBD0)

    Added inst FE_PHC3801_mem_in_18 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3802_N193 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3803_FE_OFN1163_array_out_2 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3804_n951 (CKBD0)

    Added inst core_instance/FE_PHC3805_FE_OCPN3002_array_out_51 (BUFFD1)

    Added inst FE_PHC3806_mem_in_22 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3807_FE_OFN1156_array_out_13 (CKBD0)

    Added inst FE_PHC3808_mem_in_23 (CKBD0)

    Added inst core_instance/FE_PHC3809_mem_in_19 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3810_FE_OFN1153_array_out_26 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC3811_FE_OFN1168_array_out_37 (BUFFD1)

    Added inst FE_PHC3812_inst_16 (CKBD0)

    Added inst FE_PHC3813_inst_14 (BUFFD1)

    Added inst core_instance/FE_PHC3814_inst_12 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3815_n941 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3816_n983 (BUFFD1)

    Added inst FE_PHC3817_inst_5 (CKBD0)

    Added inst core_instance/FE_PHC3818_reset (CKBD6)

    Added inst FE_PHC3819_inst_15 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3820_n1013 (CKBD1)
    Committed inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFC285_array_out_24, resized cell CKBD1 -> cell CKBD0
    Committed inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFC287_array_out_48, resized cell CKBD1 -> cell CKBD0
    Committed inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OCPC1209_array_out_50, resized cell CKBD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0206
      TNS :      -0.5107
      #VP :          109
      TNS+:      10.7550/55 improved (0.1955 per commit, 95.467%)
  Density :      61.384%
------------------------------------------------------------------------------------------
 52 buffer added (phase total 52, total 52)
 3 inst resized (phase total 3, total 3)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.1 real=0:00:02.0
 accumulated cpu=0:00:22.3 real=0:00:23.0 totSessionCpu=0:12:04 mem=2020.2M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 61 full evals passed out of 61 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst core_instance/FE_PHC3821_inst_6 (CKBD0)

    Added inst core_instance/FE_PHC3822_mem_in_11 (CKBD0)

    Added inst core_instance/FE_PHC3823_mem_in_25 (CKBD0)

    Added inst FE_PHC3824_inst_7 (CKBD0)

    Added inst FE_PHC3825_mem_in_8 (CKBD0)

    Added inst FE_PHC3826_mem_in_0 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC3827_N160 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3828_FE_OFN1163_array_out_2 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC3829_FE_OFN6_array_out_36 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3830_n987 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3831_FE_OFN1157_array_out_1 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3832_n951 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3833_FE_OFN1153_array_out_26 (BUFFD6)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3834_FE_OFN1156_array_out_13 (CKBD4)
    Committed inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3665_FE_OFN1148_array_out_25, resized cell BUFFD1 -> cell BUFFD0
    Committed inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3796_FE_OFN1148_array_out_25, resized cell BUFFD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0051
      TNS :      -0.0460
      #VP :           19
      TNS+:       0.4647/16 improved (0.0290 per commit, 90.993%)
  Density :      61.398%
------------------------------------------------------------------------------------------
 14 buffer added (phase total 66, total 66)
 2 inst resized (phase total 5, total 5)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.6 real=0:00:00.0
 accumulated cpu=0:00:22.9 real=0:00:23.0 totSessionCpu=0:12:05 mem=2020.2M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 19 full evals passed out of 19 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst core_instance/qmem_instance/FE_PHC3835_mem_in_25 (CKBD0)

    Added inst core_instance/FE_PHC3836_mem_in_11 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3837_FE_OFN1163_array_out_2 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0004
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0460/3 improved (0.0153 per commit, 100.000%)
  Density :      61.401%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 69, total 69)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:23.0 real=0:00:24.0 totSessionCpu=0:12:05 mem=2020.2M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 3 full evals passed out of 3 
===========================================================================================


*info:    Total 69 cells added for Phase I
*info:    Total 5 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=2020.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=2020.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2020.2M

*** Finished Core Fixing (fixHold) cpu=0:00:23.7 real=0:00:24.0 totSessionCpu=0:12:06 mem=2020.2M density=61.401% ***

*info:
*info: Added a total of 69 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           10 cells of type 'BUFFD1' used
*info:            1 cell  of type 'BUFFD3' used
*info:            1 cell  of type 'BUFFD6' used
*info:           51 cells of type 'CKBD0' used
*info:            1 cell  of type 'CKBD1' used
*info:            4 cells of type 'CKBD4' used
*info:            1 cell  of type 'CKBD6' used
*info:
*info: Total 5 instances resized
*info:       in which 0 FF resizing
*info:

*summary:      5 instances changed cell type
*	:      2 instances changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKBD1' to 'BUFFD0'
*	:      2 instances changed cell type from 'CKBD1' to 'CKBD0'
*** Finish Post Route Hold Fixing (cpu=0:00:23.7 real=0:00:24.0 totSessionCpu=0:12:06 mem=2020.2M density=61.401%) ***
(I,S,L,T): WC_VIEW: 78.312, 22.91, 1.04369, 102.266
*** HoldOpt [finish] : cpu/real = 0:00:07.2/0:00:07.2 (1.0), totSession cpu/real = 0:12:06.0/0:23:02.8 (0.5), mem = 2001.1M
**INFO: total 73 insts, 0 nets marked don't touch
**INFO: total 73 insts, 0 nets marked don't touch DB property
**INFO: total 73 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:12:06 mem=2001.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2001.1MB
Summary Report:
Instances move: 0 (out of 26229 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2001.1MB
*** Finished refinePlace (0:12:07 mem=2001.1M) ***
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:03:33, real = 0:03:33, mem = 1542.8M, totSessionCpu=0:12:07 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=1871.10M, totSessionCpu=0:12:09).
**optDesign ... cpu = 0:03:34, real = 0:03:35, mem = 1549.5M, totSessionCpu=0:12:09 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.072 ns

Start Layer Assignment ...
WNS(-0.072ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 7 cadidates out of 27569.
Total Assign Layers on 0 Nets (cpu 0:00:00.2).
GigaOpt: setting up router preferences
        design wns: -0.0724
        slack threshold: 1.3776
GigaOpt: 23 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 821 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.298 ns

Start Layer Assignment ...
WNS(-0.298ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 7 cadidates out of 27569.
Total Assign Layers on 0 Nets (cpu 0:00:00.3).
GigaOpt: setting up router preferences
        design wns: -0.2983
        slack threshold: 1.1517
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 821 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1967.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1967.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1967.4M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1967.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.298  | -0.072  | -0.298  |
|           TNS (ns):| -51.130 | -37.700 | -13.430 |
|    Violating Paths:|  1239   |  1143   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1967.4M
**optDesign ... cpu = 0:03:37, real = 0:03:38, mem = 1488.0M, totSessionCpu=0:12:11 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 268
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 268

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Tue Mar 14 16:08:32 2023
#
#num needed restored net=0
#need_extraction net=0 (total=27569)
#Processed 4680 dirty instances, 684 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(2910 insts marked dirty, reset pre-exisiting dirty flag on 2951 insts, 5540 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Mar 14 16:08:33 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27567 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1388.93 (MB), peak = 1676.98 (MB)
#Merging special wires: starts on Tue Mar 14 16:08:36 2023 with memory = 1389.18 (MB), peak = 1676.98 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 122.67500 311.31000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 123.07500 309.89000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 114.67500 309.89000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 109.47500 309.89000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 102.07500 309.89000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 125.12000 307.71000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 142.72000 72.10000 ) on M1 for NET core_instance/CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 154.52000 68.50000 ) on M1 for NET core_instance/CTS_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 361.40500 151.40000 ) on M1 for NET core_instance/CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 105.92000 188.91000 ) on M1 for NET core_instance/CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 114.87500 185.31000 ) on M1 for NET core_instance/CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 109.67500 185.31000 ) on M1 for NET core_instance/CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 104.47500 185.31000 ) on M1 for NET core_instance/CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 101.52000 185.31000 ) on M1 for NET core_instance/CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 103.67500 277.49000 ) on M1 for NET core_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 378.67500 167.49000 ) on M1 for NET core_instance/ofifo_inst/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 369.12000 165.71000 ) on M1 for NET core_instance/ofifo_inst/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 366.16500 167.50000 ) on M1 for NET core_instance/ofifo_inst/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 270.41000 149.50000 ) on M1 for NET core_instance/ofifo_inst/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 217.52000 187.31000 ) on M1 for NET core_instance/CTS_28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#5490 routed nets are extracted.
#    4301 (15.60%) extracted nets are partially routed.
#21916 routed net(s) are imported.
#48 (0.17%) nets are without wires.
#115 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 27569.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Mar 14 16:08:36 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.60 (MB)
#Total memory = 1389.91 (MB)
#Peak memory = 1676.98 (MB)
#
#
#Start global routing on Tue Mar 14 16:08:36 2023
#
#
#Start global routing initialization on Tue Mar 14 16:08:36 2023
#
#Number of eco nets is 4309
#
#Start global routing data preparation on Tue Mar 14 16:08:36 2023
#
#Start routing resource analysis on Tue Mar 14 16:08:36 2023
#
#Routing resource analysis is done on Tue Mar 14 16:08:37 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2252          79       24335    66.95%
#  M2             V        2266          84       24335     0.65%
#  M3             H        2331           0       24335     0.01%
#  M4             V        2286          64       24335     0.00%
#  M5             H        2331           0       24335     0.00%
#  M6             V        2350           0       24335     0.00%
#  M7             H         583           0       24335     0.00%
#  M8             V         587           0       24335     0.00%
#  --------------------------------------------------------------
#  Total                  14986       1.21%      194680     8.45%
#
#  218 nets (0.79%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Mar 14 16:08:37 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1393.98 (MB), peak = 1676.98 (MB)
#
#
#Global routing initialization is done on Tue Mar 14 16:08:38 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1396.88 (MB), peak = 1676.98 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.84 (MB), peak = 1676.98 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1448.42 (MB), peak = 1676.98 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1448.42 (MB), peak = 1676.98 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 115 (skipped).
#Total number of routable nets = 27454.
#Total number of nets in the design = 27569.
#
#4357 routable nets have only global wires.
#23097 routable nets have only detail routed wires.
#82 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#166 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 71           11                 8            4275  
#-------------------------------------------------------------------------------
#        Total                 71           11                 8            4275  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                218           30                25           27206  
#-------------------------------------------------------------------------------
#        Total                218           30                25           27206  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            1(0.01%)      0(0.00%)   (0.01%)
#  M2            6(0.02%)      1(0.00%)   (0.03%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      7(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 218
#Total wire length = 462111 um.
#Total half perimeter of net bounding box = 402288 um.
#Total wire length on LAYER M1 = 5916 um.
#Total wire length on LAYER M2 = 151802 um.
#Total wire length on LAYER M3 = 187382 um.
#Total wire length on LAYER M4 = 96054 um.
#Total wire length on LAYER M5 = 15490 um.
#Total wire length on LAYER M6 = 408 um.
#Total wire length on LAYER M7 = 1323 um.
#Total wire length on LAYER M8 = 3736 um.
#Total number of vias = 173262
#Total number of multi-cut vias = 112232 ( 64.8%)
#Total number of single cut vias = 61030 ( 35.2%)
#Up-Via Summary (total 173262):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             59753 ( 65.5%)     31481 ( 34.5%)      91234
# M2              1167 (  1.8%)     64412 ( 98.2%)      65579
# M3                77 (  0.5%)     15076 ( 99.5%)      15153
# M4                 9 (  1.1%)       846 ( 98.9%)        855
# M5                 9 (  5.1%)       166 ( 94.9%)        175
# M6                10 (  7.1%)       131 ( 92.9%)        141
# M7                 5 (  4.0%)       120 ( 96.0%)        125
#-----------------------------------------------------------
#                61030 ( 35.2%)    112232 ( 64.8%)     173262 
#
#Total number of involved priority nets 59
#Maximum src to sink distance for priority net 141.0
#Average of max src_to_sink distance for priority net 46.0
#Average of ave src_to_sink distance for priority net 27.2
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 61.90 (MB)
#Total memory = 1451.81 (MB)
#Peak memory = 1676.98 (MB)
#
#Finished global routing on Tue Mar 14 16:08:39 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1418.16 (MB), peak = 1676.98 (MB)
#Start Track Assignment.
#Done with 535 horizontal wires in 2 hboxes and 346 vertical wires in 2 hboxes.
#Done with 16 horizontal wires in 2 hboxes and 26 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 218
#Total wire length = 464357 um.
#Total half perimeter of net bounding box = 402288 um.
#Total wire length on LAYER M1 = 6175 um.
#Total wire length on LAYER M2 = 152822 um.
#Total wire length on LAYER M3 = 188314 um.
#Total wire length on LAYER M4 = 96079 um.
#Total wire length on LAYER M5 = 15490 um.
#Total wire length on LAYER M6 = 411 um.
#Total wire length on LAYER M7 = 1329 um.
#Total wire length on LAYER M8 = 3736 um.
#Total number of vias = 173262
#Total number of multi-cut vias = 112232 ( 64.8%)
#Total number of single cut vias = 61030 ( 35.2%)
#Up-Via Summary (total 173262):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             59753 ( 65.5%)     31481 ( 34.5%)      91234
# M2              1167 (  1.8%)     64412 ( 98.2%)      65579
# M3                77 (  0.5%)     15076 ( 99.5%)      15153
# M4                 9 (  1.1%)       846 ( 98.9%)        855
# M5                 9 (  5.1%)       166 ( 94.9%)        175
# M6                10 (  7.1%)       131 ( 92.9%)        141
# M7                 5 (  4.0%)       120 ( 96.0%)        125
#-----------------------------------------------------------
#                61030 ( 35.2%)    112232 ( 64.8%)     173262 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1489.77 (MB), peak = 1676.98 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	23        12        5         2         42        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 107.15 (MB)
#Total memory = 1490.46 (MB)
#Peak memory = 1676.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.8% of the total area was rechecked for DRC, and 46.4% required routing.
#   number of violations = 303
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1           74        5       21        1       15        0      116
#	M2           25       17      128        2        0       13      185
#	M3            1        1        0        0        0        0        2
#	Totals      100       23      149        3       15       13      303
#2910 out of 26293 instances (11.1%) need to be verified(marked ipoed), dirty area = 6.8%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 303
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1           74        5       21        1       15        0      116
#	M2           25       17      128        2        0       13      185
#	M3            1        1        0        0        0        0        2
#	Totals      100       23      149        3       15       13      303
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1521.52 (MB), peak = 1676.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 99
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop      Mar   Totals
#	M1           70        0       18        0        0       88
#	M2            2        2        5        1        1       11
#	Totals       72        2       23        1        1       99
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1553.32 (MB), peak = 1676.98 (MB)
#start 2nd optimization iteration ...
#   number of violations = 97
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop      Mar   Totals
#	M1           70        0       18        0        0       88
#	M2            1        2        4        1        1        9
#	Totals       71        2       22        1        1       97
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1552.93 (MB), peak = 1676.98 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1553.14 (MB), peak = 1676.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 218
#Total wire length = 463177 um.
#Total half perimeter of net bounding box = 402288 um.
#Total wire length on LAYER M1 = 5803 um.
#Total wire length on LAYER M2 = 150806 um.
#Total wire length on LAYER M3 = 188544 um.
#Total wire length on LAYER M4 = 97061 um.
#Total wire length on LAYER M5 = 15513 um.
#Total wire length on LAYER M6 = 411 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3727 um.
#Total number of vias = 178755
#Total number of multi-cut vias = 104469 ( 58.4%)
#Total number of single cut vias = 74286 ( 41.6%)
#Up-Via Summary (total 178755):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
# M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
# M3              1415 (  8.8%)     14584 ( 91.2%)      15999
# M4                59 (  6.8%)       811 ( 93.2%)        870
# M5                 3 (  1.7%)       170 ( 98.3%)        173
# M6                10 (  7.4%)       125 ( 92.6%)        135
# M7                 8 (  6.5%)       116 ( 93.5%)        124
#-----------------------------------------------------------
#                74286 ( 41.6%)    104469 ( 58.4%)     178755 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:06
#Elapsed time = 00:01:06
#Increased memory = -64.39 (MB)
#Total memory = 1426.19 (MB)
#Peak memory = 1676.98 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1427.73 (MB), peak = 1676.98 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 218
#Total wire length = 463177 um.
#Total half perimeter of net bounding box = 402288 um.
#Total wire length on LAYER M1 = 5803 um.
#Total wire length on LAYER M2 = 150806 um.
#Total wire length on LAYER M3 = 188544 um.
#Total wire length on LAYER M4 = 97061 um.
#Total wire length on LAYER M5 = 15513 um.
#Total wire length on LAYER M6 = 411 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3727 um.
#Total number of vias = 178755
#Total number of multi-cut vias = 104469 ( 58.4%)
#Total number of single cut vias = 74286 ( 41.6%)
#Up-Via Summary (total 178755):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
# M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
# M3              1415 (  8.8%)     14584 ( 91.2%)      15999
# M4                59 (  6.8%)       811 ( 93.2%)        870
# M5                 3 (  1.7%)       170 ( 98.3%)        173
# M6                10 (  7.4%)       125 ( 92.6%)        135
# M7                 8 (  6.5%)       116 ( 93.5%)        124
#-----------------------------------------------------------
#                74286 ( 41.6%)    104469 ( 58.4%)     178755 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 218
#Total wire length = 463177 um.
#Total half perimeter of net bounding box = 402288 um.
#Total wire length on LAYER M1 = 5803 um.
#Total wire length on LAYER M2 = 150806 um.
#Total wire length on LAYER M3 = 188544 um.
#Total wire length on LAYER M4 = 97061 um.
#Total wire length on LAYER M5 = 15513 um.
#Total wire length on LAYER M6 = 411 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3727 um.
#Total number of vias = 178755
#Total number of multi-cut vias = 104469 ( 58.4%)
#Total number of single cut vias = 74286 ( 41.6%)
#Up-Via Summary (total 178755):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
# M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
# M3              1415 (  8.8%)     14584 ( 91.2%)      15999
# M4                59 (  6.8%)       811 ( 93.2%)        870
# M5                 3 (  1.7%)       170 ( 98.3%)        173
# M6                10 (  7.4%)       125 ( 92.6%)        135
# M7                 8 (  6.5%)       116 ( 93.5%)        124
#-----------------------------------------------------------
#                74286 ( 41.6%)    104469 ( 58.4%)     178755 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Mar 14 16:09:53 2023
#
#
#Start Post Route Wire Spread.
#Done with 846 horizontal wires in 3 hboxes and 683 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 218
#Total wire length = 463590 um.
#Total half perimeter of net bounding box = 402288 um.
#Total wire length on LAYER M1 = 5803 um.
#Total wire length on LAYER M2 = 150908 um.
#Total wire length on LAYER M3 = 188767 um.
#Total wire length on LAYER M4 = 97150 um.
#Total wire length on LAYER M5 = 15513 um.
#Total wire length on LAYER M6 = 411 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3727 um.
#Total number of vias = 178755
#Total number of multi-cut vias = 104469 ( 58.4%)
#Total number of single cut vias = 74286 ( 41.6%)
#Up-Via Summary (total 178755):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
# M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
# M3              1415 (  8.8%)     14584 ( 91.2%)      15999
# M4                59 (  6.8%)       811 ( 93.2%)        870
# M5                 3 (  1.7%)       170 ( 98.3%)        173
# M6                10 (  7.4%)       125 ( 92.6%)        135
# M7                 8 (  6.5%)       116 ( 93.5%)        124
#-----------------------------------------------------------
#                74286 ( 41.6%)    104469 ( 58.4%)     178755 
#
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1483.18 (MB), peak = 1676.98 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 218
#Total wire length = 463590 um.
#Total half perimeter of net bounding box = 402288 um.
#Total wire length on LAYER M1 = 5803 um.
#Total wire length on LAYER M2 = 150908 um.
#Total wire length on LAYER M3 = 188767 um.
#Total wire length on LAYER M4 = 97150 um.
#Total wire length on LAYER M5 = 15513 um.
#Total wire length on LAYER M6 = 411 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3727 um.
#Total number of vias = 178755
#Total number of multi-cut vias = 104469 ( 58.4%)
#Total number of single cut vias = 74286 ( 41.6%)
#Up-Via Summary (total 178755):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
# M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
# M3              1415 (  8.8%)     14584 ( 91.2%)      15999
# M4                59 (  6.8%)       811 ( 93.2%)        870
# M5                 3 (  1.7%)       170 ( 98.3%)        173
# M6                10 (  7.4%)       125 ( 92.6%)        135
# M7                 8 (  6.5%)       116 ( 93.5%)        124
#-----------------------------------------------------------
#                74286 ( 41.6%)    104469 ( 58.4%)     178755 
#
#detailRoute Statistics:
#Cpu time = 00:01:15
#Elapsed time = 00:01:15
#Increased memory = -64.48 (MB)
#Total memory = 1426.09 (MB)
#Peak memory = 1676.98 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:27
#Elapsed time = 00:01:27
#Increased memory = -97.41 (MB)
#Total memory = 1390.57 (MB)
#Peak memory = 1676.98 (MB)
#Number of warnings = 21
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 14 16:09:59 2023
#
**optDesign ... cpu = 0:05:04, real = 0:05:05, mem = 1347.4M, totSessionCpu=0:13:39 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26293 and nets=27569 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1779.7M)
Extracted 10.0004% (CPU Time= 0:00:00.8  MEM= 1845.3M)
Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 1845.3M)
Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1845.3M)
Extracted 40.0006% (CPU Time= 0:00:01.4  MEM= 1845.3M)
Extracted 50.0006% (CPU Time= 0:00:01.6  MEM= 1845.3M)
Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 1845.3M)
Extracted 70.0007% (CPU Time= 0:00:02.1  MEM= 1845.3M)
Extracted 80.0007% (CPU Time= 0:00:02.5  MEM= 1849.3M)
Extracted 90.0008% (CPU Time= 0:00:02.9  MEM= 1849.3M)
Extracted 100% (CPU Time= 0:00:04.1  MEM= 1849.3M)
Number of Extracted Resistors     : 457409
Number of Extracted Ground Cap.   : 453627
Number of Extracted Coupling Cap. : 715624
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1818.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:06.0  MEM: 1818.020M)
**optDesign ... cpu = 0:05:11, real = 0:05:11, mem = 1345.0M, totSessionCpu=0:13:45 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1782.58)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 27476
AAE_INFO-618: Total number of nets in the design is 27569,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1841.88 CPU=0:00:06.7 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1841.88 CPU=0:00:08.0 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1841.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1841.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1802.99)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27476. 
Total number of fetched objects 27476
AAE_INFO-618: Total number of nets in the design is 27569,  11.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1809.14 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1809.14 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:15.0 totSessionCpu=0:14:01 mem=1809.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=1809.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1809.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1809.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1824.4M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.167 | -37.134 | -13.033 |
|    Violating Paths:|  1196   |  1100   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1824.4M
**optDesign ... cpu = 0:05:27, real = 0:05:28, mem = 1421.6M, totSessionCpu=0:14:02 **
**optDesign ... cpu = 0:05:27, real = 0:05:28, mem = 1421.6M, totSessionCpu=0:14:02 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.296
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 195 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:02.0/0:24:58.2 (0.6), mem = 1786.4M
(I,S,L,T): WC_VIEW: 78.3105, 22.8923, 1.04369, 102.247
*info: 195 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -50.165 Density 61.40
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.082|-37.132|
|HEPG      |-0.082|-37.132|
|All Paths |-0.296|-50.165|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.082|   -0.296| -37.132|  -50.165|    61.40%|   0:00:00.0| 1885.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.082|   -0.296| -37.132|  -50.165|    61.40%|   0:00:01.0| 1904.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1904.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=1904.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.082|-37.132|
|HEPG      |-0.082|-37.132|
|All Paths |-0.296|-50.165|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.082|-37.132|
|HEPG      |-0.082|-37.132|
|All Paths |-0.296|-50.165|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 195 constrained nets 
Layer 7 has 30 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=1904.9M) ***
(I,S,L,T): WC_VIEW: 78.3105, 22.8923, 1.04369, 102.247
*** SetupOpt [finish] : cpu/real = 0:00:10.7/0:00:10.6 (1.0), totSession cpu/real = 0:14:12.7/0:25:08.9 (0.6), mem = 1885.8M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:05:38, real = 0:05:38, mem = 1548.4M, totSessionCpu=0:14:13 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1850.80M, totSessionCpu=0:14:13).
**optDesign ... cpu = 0:05:39, real = 0:05:39, mem = 1548.5M, totSessionCpu=0:14:13 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1548.68MB/3018.59MB/1632.36MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1548.68MB/3018.59MB/1632.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1548.68MB/3018.59MB/1632.36MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 16:10:35 (2023-Mar-14 23:10:35 GMT)
2023-Mar-14 16:10:35 (2023-Mar-14 23:10:35 GMT): 10%
2023-Mar-14 16:10:35 (2023-Mar-14 23:10:35 GMT): 20%
2023-Mar-14 16:10:35 (2023-Mar-14 23:10:35 GMT): 30%
2023-Mar-14 16:10:35 (2023-Mar-14 23:10:35 GMT): 40%
2023-Mar-14 16:10:35 (2023-Mar-14 23:10:35 GMT): 50%
2023-Mar-14 16:10:35 (2023-Mar-14 23:10:35 GMT): 60%
2023-Mar-14 16:10:35 (2023-Mar-14 23:10:35 GMT): 70%
2023-Mar-14 16:10:35 (2023-Mar-14 23:10:35 GMT): 80%
2023-Mar-14 16:10:35 (2023-Mar-14 23:10:35 GMT): 90%

Finished Levelizing
2023-Mar-14 16:10:35 (2023-Mar-14 23:10:35 GMT)

Starting Activity Propagation
2023-Mar-14 16:10:35 (2023-Mar-14 23:10:35 GMT)
2023-Mar-14 16:10:36 (2023-Mar-14 23:10:36 GMT): 10%
2023-Mar-14 16:10:36 (2023-Mar-14 23:10:36 GMT): 20%

Finished Activity Propagation
2023-Mar-14 16:10:36 (2023-Mar-14 23:10:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1549.20MB/3018.59MB/1632.36MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-14 16:10:36 (2023-Mar-14 23:10:36 GMT)
 ... Calculating switching power
2023-Mar-14 16:10:36 (2023-Mar-14 23:10:36 GMT): 10%
2023-Mar-14 16:10:36 (2023-Mar-14 23:10:36 GMT): 20%
2023-Mar-14 16:10:36 (2023-Mar-14 23:10:36 GMT): 30%
2023-Mar-14 16:10:36 (2023-Mar-14 23:10:36 GMT): 40%
2023-Mar-14 16:10:36 (2023-Mar-14 23:10:36 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-14 16:10:37 (2023-Mar-14 23:10:37 GMT): 60%
2023-Mar-14 16:10:37 (2023-Mar-14 23:10:37 GMT): 70%
2023-Mar-14 16:10:37 (2023-Mar-14 23:10:37 GMT): 80%
2023-Mar-14 16:10:38 (2023-Mar-14 23:10:38 GMT): 90%

Finished Calculating power
2023-Mar-14 16:10:38 (2023-Mar-14 23:10:38 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1549.55MB/3018.59MB/1632.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.55MB/3018.59MB/1632.36MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1549.55MB/3018.59MB/1632.36MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1549.55MB/3018.59MB/1632.36MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-14 16:10:38 (2023-Mar-14 23:10:38 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       81.85409693 	   71.3112%
Total Switching Power:      31.83022990 	   27.7305%
Total Leakage Power:         1.09998650 	    0.9583%
Total Power:               114.78431339
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         55.19       1.977      0.4017       57.57       50.15
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.059e-05
Combinational                      22.58       20.92      0.6708       44.17       38.48
Clock (Combinational)              4.081       8.938     0.02749       13.05       11.37
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              81.85       31.83         1.1       114.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      81.85       31.83         1.1       114.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.081       8.938     0.02749       13.05       11.37
-----------------------------------------------------------------------------------------
Total                              4.081       8.938     0.02749       13.05       11.37
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1556.67MB/3023.84MB/1632.36MB)


Output file is ./timingReports/fullchip_postRoute.power.
**optDesign ... cpu = 0:05:44, real = 0:05:44, mem = 1542.7M, totSessionCpu=0:14:19 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:44, real = 0:05:44, mem = 1533.1M, totSessionCpu=0:14:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=1853.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1853.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 27476
AAE_INFO-618: Total number of nets in the design is 27569,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:06.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:07.2 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27476. 
Total number of fetched objects 27476
AAE_INFO-618: Total number of nets in the design is 27569,  3.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:12.0 totSessionCpu=0:00:36.5 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:12.7, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:14.3/0:00:14.2 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:13.6, mem=1863.1M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1855.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1853.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.167 | -37.134 | -13.033 |
|    Violating Paths:|  1196   |  1100   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1853.1M
**optDesign ... cpu = 0:05:59, real = 0:06:02, mem = 1525.4M, totSessionCpu=0:14:34 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1387.5M, totSessionCpu=0:14:34 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-14 16:11:01 (2023-Mar-14 23:11:01 GMT)
2023-Mar-14 16:11:01 (2023-Mar-14 23:11:01 GMT): 10%
2023-Mar-14 16:11:01 (2023-Mar-14 23:11:01 GMT): 20%

Finished Activity Propagation
2023-Mar-14 16:11:01 (2023-Mar-14 23:11:01 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1459.3M, totSessionCpu=0:14:44 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1843.7M, init mem=1843.7M)
*info: Placed = 26293          (Fixed = 91)
*info: Unplaced = 0           
Placement Density:61.38%(123342/200962)
Placement Density (including fixed std cells):61.38%(123342/200962)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=1841.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26293

Instance distribution across the VT partitions:

 LVT : inst = 10244 (39.0%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10244 (39.0%)

 HVT : inst = 16049 (61.0%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 16049 (61.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26293 and nets=27569 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1835.7M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1901.3M)
Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 1901.3M)
Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1901.3M)
Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 1901.3M)
Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1901.3M)
Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1901.3M)
Extracted 70.0007% (CPU Time= 0:00:02.2  MEM= 1901.3M)
Extracted 80.0007% (CPU Time= 0:00:02.6  MEM= 1905.3M)
Extracted 90.0008% (CPU Time= 0:00:03.0  MEM= 1905.3M)
Extracted 100% (CPU Time= 0:00:04.2  MEM= 1905.3M)
Number of Extracted Resistors     : 457409
Number of Extracted Ground Cap.   : 453627
Number of Extracted Coupling Cap. : 715624
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1874.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:06.0  MEM: 1874.043M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1854.32)
Total number of fetched objects 27476
AAE_INFO-618: Total number of nets in the design is 27569,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1913.61 CPU=0:00:06.6 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1913.61 CPU=0:00:07.4 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1913.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1913.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1840.73)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27476. 
Total number of fetched objects 27476
AAE_INFO-618: Total number of nets in the design is 27569,  11.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1846.88 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1846.88 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:15.0 totSessionCpu=0:15:06 mem=1846.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=1846.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1846.9M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1846.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1862.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.167 | -37.134 | -13.033 |
|    Violating Paths:|  1196   |  1100   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1862.1M
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1453.9M, totSessionCpu=0:15:07 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       195 (unrouted=0, trialRouted=0, noStatus=0, routed=195, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27374 (unrouted=115, trialRouted=0, noStatus=0, routed=27259, fixed=0, [crossesIlmBoundary=0, tooFewTerms=115, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 194 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 200880.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       6512
      Delay constrained sinks:     6512
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 6512 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=190, i=4, icg=0, nicg=0, l=0, total=194
    cell areas       : b=1272.600um^2, i=19.800um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1292.400um^2
    cell capacitance : b=0.708pF, i=0.041pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.749pF
    sink capacitance : count=6512, total=5.965pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.898pF, total=4.387pF
    wire lengths     : top=0.000um, trunk=3766.220um, leaf=24950.325um, total=28716.545um
    hp wire lengths  : top=0.000um, trunk=2736.000um, leaf=6772.200um, total=9508.200um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=93 avg=0.032ns sd=0.020ns min=0.015ns max=0.087ns {79 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=102 avg=0.067ns sd=0.031ns min=0.018ns max=0.102ns {33 <= 0.063ns, 7 <= 0.084ns, 59 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 103 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 9 BUFFD2: 6 CKBD2: 14 BUFFD1: 10 CKBD1: 24 CKBD0: 6 
     Invs: INVD16: 2 INVD4: 1 CKND2: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.367, max=1.055, avg=0.716, sd=0.181], skew [0.688 vs 0.057*], 24.8% {0.719, 0.776} (wid=0.039 ws=0.024) (gid=1.024 gs=0.680)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 195, tested: 195, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=190, i=4, icg=0, nicg=0, l=0, total=194
    cell areas       : b=1272.600um^2, i=19.800um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1292.400um^2
    cell capacitance : b=0.708pF, i=0.041pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.749pF
    sink capacitance : count=6512, total=5.965pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.898pF, total=4.387pF
    wire lengths     : top=0.000um, trunk=3766.220um, leaf=24950.325um, total=28716.545um
    hp wire lengths  : top=0.000um, trunk=2736.000um, leaf=6772.200um, total=9508.200um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=93 avg=0.032ns sd=0.020ns min=0.015ns max=0.087ns {79 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=102 avg=0.067ns sd=0.031ns min=0.018ns max=0.102ns {33 <= 0.063ns, 7 <= 0.084ns, 59 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 103 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 9 BUFFD2: 6 CKBD2: 14 BUFFD1: 10 CKBD1: 24 CKBD0: 6 
     Invs: INVD16: 2 INVD4: 1 CKND2: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.367, max=1.055, avg=0.716, sd=0.181], skew [0.688 vs 0.057*], 24.8% {0.719, 0.776} (wid=0.039 ws=0.024) (gid=1.024 gs=0.680)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=190, i=4, icg=0, nicg=0, l=0, total=194
    cell areas       : b=1272.600um^2, i=19.800um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1292.400um^2
    cell capacitance : b=0.708pF, i=0.041pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.749pF
    sink capacitance : count=6512, total=5.965pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.898pF, total=4.387pF
    wire lengths     : top=0.000um, trunk=3766.220um, leaf=24950.325um, total=28716.545um
    hp wire lengths  : top=0.000um, trunk=2736.000um, leaf=6772.200um, total=9508.200um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=93 avg=0.032ns sd=0.020ns min=0.015ns max=0.087ns {79 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=102 avg=0.067ns sd=0.031ns min=0.018ns max=0.102ns {33 <= 0.063ns, 7 <= 0.084ns, 59 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 103 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 9 BUFFD2: 6 CKBD2: 14 BUFFD1: 10 CKBD1: 24 CKBD0: 6 
     Invs: INVD16: 2 INVD4: 1 CKND2: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.367, max=1.055, avg=0.716, sd=0.181], skew [0.688 vs 0.057*], 24.8% {0.719, 0.776} (wid=0.039 ws=0.024) (gid=1.024 gs=0.680)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       195 (unrouted=0, trialRouted=0, noStatus=0, routed=195, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27374 (unrouted=115, trialRouted=0, noStatus=0, routed=27259, fixed=0, [crossesIlmBoundary=0, tooFewTerms=115, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:03.8 real=0:00:03.8)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
**INFO: Start fixing DRV (Mem = 1834.33M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 195 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:14.1/0:26:12.0 (0.6), mem = 1834.3M
(I,S,L,T): WC_VIEW: 78.3088, 22.8921, 1.04369, 102.245
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    17|    -0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -50.30|       0|       0|       0|  61.40|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -50.30|       0|       0|       1|  61.40| 0:00:00.0|  1989.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -50.30|       0|       0|       0|  61.40| 0:00:00.0|  1989.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 195 constrained nets 
Layer 7 has 30 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1989.7M) ***

(I,S,L,T): WC_VIEW: 78.3078, 22.8921, 1.0437, 102.244
*** DrvOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:15:21.0/0:26:18.9 (0.6), mem = 1970.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:15:21 mem=1970.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1970.6MB
Summary Report:
Instances move: 0 (out of 26229 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1970.6MB
*** Finished refinePlace (0:15:22 mem=1970.6M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:48, real = 0:00:47, mem = 1578.7M, totSessionCpu=0:15:22 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 1908.65M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1908.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1908.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1918.7M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1918.7M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=1908.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.303 | -37.268 | -13.035 |
|    Violating Paths:|  1198   |  1102   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1918.7M
**optDesign ... cpu = 0:00:49, real = 0:00:48, mem = 1571.0M, totSessionCpu=0:15:23 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:50, real = 0:00:49, mem = 1558.0M, totSessionCpu=0:15:24 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1899.12M, totSessionCpu=0:15:24).
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1558.3M, totSessionCpu=0:15:24 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=1899.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1899.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1909.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1909.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.303 | -37.268 | -13.035 |
|    Violating Paths:|  1198   |  1102   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1909.1M
**optDesign ... cpu = 0:00:52, real = 0:00:51, mem = 1558.6M, totSessionCpu=0:15:26 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Tue Mar 14 16:11:47 2023
#
#num needed restored net=0
#need_extraction net=0 (total=27569)
#Processed 1 dirty instance, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 4 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Mar 14 16:11:49 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27567 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1519.20 (MB), peak = 1676.98 (MB)
#Merging special wires: starts on Tue Mar 14 16:11:50 2023 with memory = 1519.21 (MB), peak = 1676.98 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#
#Connectivity extraction summary:
#2 routed nets are extracted.
#27452 routed net(s) are imported.
#115 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 27569.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Mar 14 16:11:51 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.86 (MB)
#Total memory = 1519.21 (MB)
#Peak memory = 1676.98 (MB)
#
#
#Start global routing on Tue Mar 14 16:11:51 2023
#
#
#Start global routing initialization on Tue Mar 14 16:11:51 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.86 (MB)
#Total memory = 1519.21 (MB)
#Peak memory = 1676.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.6% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#1 out of 26293 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1543.96 (MB), peak = 1676.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 218
#Total wire length = 463590 um.
#Total half perimeter of net bounding box = 402288 um.
#Total wire length on LAYER M1 = 5803 um.
#Total wire length on LAYER M2 = 150908 um.
#Total wire length on LAYER M3 = 188767 um.
#Total wire length on LAYER M4 = 97150 um.
#Total wire length on LAYER M5 = 15513 um.
#Total wire length on LAYER M6 = 411 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3727 um.
#Total number of vias = 178755
#Total number of multi-cut vias = 104469 ( 58.4%)
#Total number of single cut vias = 74286 ( 41.6%)
#Up-Via Summary (total 178755):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
# M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
# M3              1415 (  8.8%)     14584 ( 91.2%)      15999
# M4                59 (  6.8%)       811 ( 93.2%)        870
# M5                 3 (  1.7%)       170 ( 98.3%)        173
# M6                10 (  7.4%)       125 ( 92.6%)        135
# M7                 8 (  6.5%)       116 ( 93.5%)        124
#-----------------------------------------------------------
#                74286 ( 41.6%)    104469 ( 58.4%)     178755 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 2.52 (MB)
#Total memory = 1521.73 (MB)
#Peak memory = 1676.98 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1524.56 (MB), peak = 1676.98 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 218
#Total wire length = 463590 um.
#Total half perimeter of net bounding box = 402288 um.
#Total wire length on LAYER M1 = 5803 um.
#Total wire length on LAYER M2 = 150908 um.
#Total wire length on LAYER M3 = 188767 um.
#Total wire length on LAYER M4 = 97150 um.
#Total wire length on LAYER M5 = 15513 um.
#Total wire length on LAYER M6 = 411 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3727 um.
#Total number of vias = 178755
#Total number of multi-cut vias = 104469 ( 58.4%)
#Total number of single cut vias = 74286 ( 41.6%)
#Up-Via Summary (total 178755):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
# M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
# M3              1415 (  8.8%)     14584 ( 91.2%)      15999
# M4                59 (  6.8%)       811 ( 93.2%)        870
# M5                 3 (  1.7%)       170 ( 98.3%)        173
# M6                10 (  7.4%)       125 ( 92.6%)        135
# M7                 8 (  6.5%)       116 ( 93.5%)        124
#-----------------------------------------------------------
#                74286 ( 41.6%)    104469 ( 58.4%)     178755 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 218
#Total wire length = 463590 um.
#Total half perimeter of net bounding box = 402288 um.
#Total wire length on LAYER M1 = 5803 um.
#Total wire length on LAYER M2 = 150908 um.
#Total wire length on LAYER M3 = 188767 um.
#Total wire length on LAYER M4 = 97150 um.
#Total wire length on LAYER M5 = 15513 um.
#Total wire length on LAYER M6 = 411 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3727 um.
#Total number of vias = 178755
#Total number of multi-cut vias = 104469 ( 58.4%)
#Total number of single cut vias = 74286 ( 41.6%)
#Up-Via Summary (total 178755):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             64065 ( 69.3%)     28429 ( 30.7%)      92494
# M2              8726 ( 12.7%)     60234 ( 87.3%)      68960
# M3              1415 (  8.8%)     14584 ( 91.2%)      15999
# M4                59 (  6.8%)       811 ( 93.2%)        870
# M5                 3 (  1.7%)       170 ( 98.3%)        173
# M6                10 (  7.4%)       125 ( 92.6%)        135
# M7                 8 (  6.5%)       116 ( 93.5%)        124
#-----------------------------------------------------------
#                74286 ( 41.6%)    104469 ( 58.4%)     178755 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 5.52 (MB)
#Total memory = 1524.73 (MB)
#Peak memory = 1676.98 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -71.99 (MB)
#Total memory = 1486.64 (MB)
#Peak memory = 1676.98 (MB)
#Number of warnings = 1
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 14 16:11:58 2023
#
**optDesign ... cpu = 0:01:03, real = 0:01:02, mem = 1452.7M, totSessionCpu=0:15:37 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26293 and nets=27569 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1868.5M)
Extracted 10.0007% (CPU Time= 0:00:00.9  MEM= 1934.1M)
Extracted 20.0006% (CPU Time= 0:00:01.1  MEM= 1934.1M)
Extracted 30.0006% (CPU Time= 0:00:01.3  MEM= 1934.1M)
Extracted 40.0005% (CPU Time= 0:00:01.5  MEM= 1934.1M)
Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1934.1M)
Extracted 60.0007% (CPU Time= 0:00:01.8  MEM= 1934.1M)
Extracted 70.0006% (CPU Time= 0:00:02.1  MEM= 1934.1M)
Extracted 80.0006% (CPU Time= 0:00:02.5  MEM= 1938.1M)
Extracted 90.0005% (CPU Time= 0:00:02.9  MEM= 1938.1M)
Extracted 100% (CPU Time= 0:00:04.1  MEM= 1938.1M)
Number of Extracted Resistors     : 456693
Number of Extracted Ground Cap.   : 452910
Number of Extracted Coupling Cap. : 713552
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1906.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:06.0  MEM: 1906.848M)
**optDesign ... cpu = 0:01:09, real = 0:01:08, mem = 1457.1M, totSessionCpu=0:15:43 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1883.41)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 27476
AAE_INFO-618: Total number of nets in the design is 27569,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1942.7 CPU=0:00:06.2 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1942.7 CPU=0:00:07.5 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1942.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1942.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1903.82)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27476. 
Total number of fetched objects 27476
AAE_INFO-618: Total number of nets in the design is 27569,  11.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1909.97 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1909.97 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=0:15:57 mem=1910.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1910.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1910.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1910.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1925.2M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.200 | -37.167 | -13.033 |
|    Violating Paths:|  1197   |  1101   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1925.2M
**optDesign ... cpu = 0:01:24, real = 0:01:23, mem = 1541.2M, totSessionCpu=0:15:58 **
**optDesign ... cpu = 0:01:24, real = 0:01:23, mem = 1541.2M, totSessionCpu=0:15:58 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:26, real = 0:01:25, mem = 1535.0M, totSessionCpu=0:16:00 **
** Profile ** Start :  cpu=0:00:00.0, mem=1887.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1887.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1897.3M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1889.3M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1887.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.200 | -37.167 | -13.033 |
|    Violating Paths:|  1197   |  1101   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1887.3M
**optDesign ... cpu = 0:01:28, real = 0:01:28, mem = 1529.3M, totSessionCpu=0:16:02 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1457.9M, totSessionCpu=0:16:02 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT)
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT): 10%
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT): 20%
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT): 30%
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT): 40%
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT): 50%
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT): 60%
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT): 70%
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT): 80%
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT): 90%

Finished Levelizing
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT)

Starting Activity Propagation
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT)
2023-Mar-14 16:12:28 (2023-Mar-14 23:12:28 GMT): 10%
2023-Mar-14 16:12:29 (2023-Mar-14 23:12:29 GMT): 20%

Finished Activity Propagation
2023-Mar-14 16:12:29 (2023-Mar-14 23:12:29 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1529.6M, totSessionCpu=0:16:12 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1890.9M, init mem=1890.9M)
*info: Placed = 26293          (Fixed = 91)
*info: Unplaced = 0           
Placement Density:61.38%(123342/200962)
Placement Density (including fixed std cells):61.38%(123342/200962)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1888.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26293

Instance distribution across the VT partitions:

 LVT : inst = 10245 (39.0%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10245 (39.0%)

 HVT : inst = 16048 (61.0%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 16048 (61.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26293 and nets=27569 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1880.9M)
Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 1946.5M)
Extracted 20.0006% (CPU Time= 0:00:01.1  MEM= 1946.5M)
Extracted 30.0006% (CPU Time= 0:00:01.2  MEM= 1946.5M)
Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1946.5M)
Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1946.5M)
Extracted 60.0007% (CPU Time= 0:00:01.8  MEM= 1946.5M)
Extracted 70.0006% (CPU Time= 0:00:02.0  MEM= 1946.5M)
Extracted 80.0006% (CPU Time= 0:00:02.4  MEM= 1950.5M)
Extracted 90.0005% (CPU Time= 0:00:02.8  MEM= 1950.5M)
Extracted 100% (CPU Time= 0:00:04.0  MEM= 1950.5M)
Number of Extracted Resistors     : 456693
Number of Extracted Ground Cap.   : 452910
Number of Extracted Coupling Cap. : 713552
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1919.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.1  Real Time: 0:00:06.0  MEM: 1919.238M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27476. 
Total number of fetched objects 27476
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:04.6 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:00:43.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:00:43.2 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:08.0/0:00:07.9 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1899.51)
Total number of fetched objects 27476
AAE_INFO-618: Total number of nets in the design is 27569,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1949.27 CPU=0:00:06.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1949.27 CPU=0:00:07.0 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1949.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1949.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1879.38)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27476. 
Total number of fetched objects 27476
AAE_INFO-618: Total number of nets in the design is 27569,  11.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1885.54 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1885.54 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:16:40 mem=1885.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1885.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1885.5M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1885.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1900.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.082  | -0.297  |
|           TNS (ns):| -50.200 | -37.167 | -13.033 |
|    Violating Paths:|  1197   |  1101   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.401%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1515.8M, totSessionCpu=0:16:41 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -0.296
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 195 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:43.3/0:27:42.0 (0.6), mem = 1862.8M
(I,S,L,T): WC_VIEW: 78.3079, 22.8941, 1.0437, 102.246
*info: 195 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -50.199 Density 61.40
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.082|-37.166|
|HEPG      |-0.082|-37.166|
|All Paths |-0.296|-50.199|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.082|   -0.296| -37.166|  -50.199|    61.40%|   0:00:01.0| 2018.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.078|   -0.296| -37.396|  -50.429|    61.44%|   0:00:06.0| 2050.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -0.078|   -0.296| -37.388|  -50.421|    61.46%|   0:00:01.0| 2053.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.070|   -0.296| -36.594|  -49.627|    61.45%|   0:00:07.0| 2085.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.070|   -0.296| -36.536|  -49.570|    61.45%|   0:00:01.0| 2085.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.066|   -0.296| -36.783|  -49.817|    61.53%|   0:00:15.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.065|   -0.296| -36.907|  -49.940|    61.54%|   0:00:01.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.065|   -0.296| -36.839|  -49.872|    61.54%|   0:00:01.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.065|   -0.296| -36.791|  -49.825|    61.55%|   0:00:00.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.065|   -0.296| -36.780|  -49.813|    61.55%|   0:00:01.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.065|   -0.296| -36.766|  -49.800|    61.55%|   0:00:00.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.065|   -0.296| -36.697|  -49.731|    61.60%|   0:00:05.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.065|   -0.296| -36.662|  -49.695|    61.63%|   0:00:01.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.066|   -0.296| -36.654|  -49.687|    61.63%|   0:00:00.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.066|   -0.296| -36.654|  -49.687|    61.63%|   0:00:00.0| 2134.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.9 real=0:00:40.0 mem=2134.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:40.0 real=0:00:40.0 mem=2134.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.066|-36.654|
|HEPG      |-0.066|-36.654|
|All Paths |-0.296|-49.687|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -49.687 Density 61.63
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 75 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.066|-36.647|
|HEPG      |-0.066|-36.647|
|All Paths |-0.296|-49.681|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:40.6 real=0:00:41.0 mem=2134.0M) ***
(I,S,L,T): WC_VIEW: 78.5392, 23.0136, 1.05144, 102.604
*** SetupOpt [finish] : cpu/real = 0:00:51.3/0:00:51.2 (1.0), totSession cpu/real = 0:17:34.6/0:28:33.2 (0.6), mem = 2114.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:17:35 mem=2114.9M) ***
Move report: Detail placement moves 375 insts, mean move: 0.44 um, max move: 2.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_4879_0): (315.20, 427.60) --> (314.20, 429.40)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2114.9MB
Summary Report:
Instances move: 375 (out of 26369 movable)
Instances flipped: 0
Mean displacement: 0.44 um
Max displacement: 2.80 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_4879_0) (315.2, 427.6) -> (314.2, 429.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2114.9MB
*** Finished refinePlace (0:17:36 mem=2114.9M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 206 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:35.9/0:28:34.6 (0.6), mem = 2009.9M
(I,S,L,T): WC_VIEW: 78.5392, 23.0136, 1.05144, 102.604
*info: 206 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -49.681 Density 61.64
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.066|-36.647|
|HEPG      |-0.066|-36.647|
|All Paths |-0.296|-49.681|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.066|   -0.296| -36.647|  -49.681|    61.64%|   0:00:00.0| 2031.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.066|   -0.296| -35.931|  -48.964|    61.62%|   0:00:04.0| 2110.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.066|   -0.296| -35.380|  -48.414|    61.62%|   0:00:02.0| 2110.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.066|   -0.296| -35.006|  -48.039|    61.62%|   0:00:02.0| 2110.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.066|   -0.296| -34.946|  -47.979|    61.62%|   0:00:00.0| 2110.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.066|   -0.296| -34.558|  -47.592|    61.62%|   0:00:03.0| 2115.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.066|   -0.296| -34.521|  -47.555|    61.62%|   0:00:01.0| 2115.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_22_/E                             |
|  -0.066|   -0.296| -34.506|  -47.539|    61.62%|   0:00:01.0| 2115.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.066|   -0.296| -34.506|  -47.539|    61.62%|   0:00:02.0| 2115.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.8 real=0:00:15.0 mem=2115.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.9 real=0:00:15.0 mem=2115.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.066|-34.506|
|HEPG      |-0.066|-34.506|
|All Paths |-0.296|-47.539|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -47.539 Density 61.62
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 15 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.296|-13.033|
|reg2reg   |-0.066|-34.506|
|HEPG      |-0.066|-34.506|
|All Paths |-0.296|-47.539|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 207 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:16.3 real=0:00:16.0 mem=2115.4M) ***
(I,S,L,T): WC_VIEW: 78.4951, 23.0139, 1.05041, 102.559
*** SetupOpt [finish] : cpu/real = 0:00:25.6/0:00:25.6 (1.0), totSession cpu/real = 0:18:01.5/0:29:00.1 (0.6), mem = 2096.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:18:02 mem=2096.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2096.3MB
Summary Report:
Instances move: 0 (out of 26364 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2096.3MB
*** Finished refinePlace (0:18:02 mem=2096.3M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.066 ns

Start Layer Assignment ...
WNS(-0.066ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 7 cadidates out of 27704.
Total Assign Layers on 2 Nets (cpu 0:00:00.2).
GigaOpt: setting up router preferences
        design wns: -0.0660
        slack threshold: 1.3840
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 824 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.296 ns

Start Layer Assignment ...
WNS(-0.296ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 5 cadidates out of 27704.
Total Assign Layers on 0 Nets (cpu 0:00:00.3).
GigaOpt: setting up router preferences
        design wns: -0.2965
        slack threshold: 1.1535
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 824 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2108.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=2108.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2108.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2108.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.066  | -0.297  |
|           TNS (ns):| -47.541 | -34.508 | -13.033 |
|    Violating Paths:|  1152   |  1056   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2108.6M
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1622.9M, totSessionCpu=0:18:05 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 272
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 272

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Tue Mar 14 16:14:27 2023
#
#num needed restored net=0
#need_extraction net=0 (total=27704)
#Processed 1307 dirty instances, 451 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(868 insts marked dirty, reset pre-exisiting dirty flag on 901 insts, 1851 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Mar 14 16:14:29 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27702 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1534.23 (MB), peak = 1776.64 (MB)
#Merging special wires: starts on Tue Mar 14 16:14:31 2023 with memory = 1534.46 (MB), peak = 1776.64 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 296.27500 183.71000 ) on M1 for NET core_instance/ofifo_inst/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 362.12000 180.10000 ) on M1 for NET core_instance/CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 201.87500 180.11000 ) on M1 for NET core_instance/CTS_28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 194.52000 180.11000 ) on M1 for NET core_instance/CTS_28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 187.52000 180.11000 ) on M1 for NET core_instance/CTS_28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 314.20500 160.20000 ) on M1 for NET core_instance/CTS_37. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 322.20500 158.60000 ) on M1 for NET core_instance/CTS_37. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 316.60500 153.00000 ) on M1 for NET core_instance/CTS_37. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 170.47500 183.71000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 163.12000 183.71000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 171.60500 180.20000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 178.92000 178.29000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 160.32000 178.29000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 179.40500 174.60000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 178.20500 174.60000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 167.20500 165.80000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 177.20500 153.00000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 175.80500 151.40000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 181.20500 145.80000 ) on M1 for NET core_instance/CTS_24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 169.72000 297.09000 ) on M1 for NET core_instance/mac_array_instance/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1837 routed nets are extracted.
#    1378 (4.97%) extracted nets are partially routed.
#25740 routed net(s) are imported.
#12 (0.04%) nets are without wires.
#115 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 27704.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Mar 14 16:14:31 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.90 (MB)
#Total memory = 1534.46 (MB)
#Peak memory = 1776.64 (MB)
#
#
#Start global routing on Tue Mar 14 16:14:31 2023
#
#
#Start global routing initialization on Tue Mar 14 16:14:31 2023
#
#Number of eco nets is 1380
#
#Start global routing data preparation on Tue Mar 14 16:14:31 2023
#
#Start routing resource analysis on Tue Mar 14 16:14:31 2023
#
#Routing resource analysis is done on Tue Mar 14 16:14:32 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2252          79       24335    67.01%
#  M2             V        2266          84       24335     0.65%
#  M3             H        2331           0       24335     0.01%
#  M4             V        2286          64       24335     0.00%
#  M5             H        2331           0       24335     0.00%
#  M6             V        2350           0       24335     0.00%
#  M7             H         583           0       24335     0.00%
#  M8             V         587           0       24335     0.00%
#  --------------------------------------------------------------
#  Total                  14986       1.21%      194680     8.46%
#
#  230 nets (0.83%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Mar 14 16:14:32 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1537.02 (MB), peak = 1776.64 (MB)
#
#
#Global routing initialization is done on Tue Mar 14 16:14:32 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1537.02 (MB), peak = 1776.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.97 (MB), peak = 1776.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.97 (MB), peak = 1776.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 115 (skipped).
#Total number of routable nets = 27589.
#Total number of nets in the design = 27704.
#
#1392 routable nets have only global wires.
#26197 routable nets have only detail routed wires.
#41 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#222 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 33            8                 7            1351  
#-------------------------------------------------------------------------------
#        Total                 33            8                 7            1351  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                230           33                28           27326  
#-------------------------------------------------------------------------------
#        Total                230           33                28           27326  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            4(0.02%)      2(0.01%)   (0.02%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      4(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 230
#Total wire length = 463997 um.
#Total half perimeter of net bounding box = 403297 um.
#Total wire length on LAYER M1 = 5774 um.
#Total wire length on LAYER M2 = 151001 um.
#Total wire length on LAYER M3 = 189072 um.
#Total wire length on LAYER M4 = 97180 um.
#Total wire length on LAYER M5 = 15512 um.
#Total wire length on LAYER M6 = 411 um.
#Total wire length on LAYER M7 = 1318 um.
#Total wire length on LAYER M8 = 3728 um.
#Total number of vias = 178751
#Total number of multi-cut vias = 104157 ( 58.3%)
#Total number of single cut vias = 74594 ( 41.7%)
#Up-Via Summary (total 178751):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             64124 ( 69.4%)     28285 ( 30.6%)      92409
# M2              8931 ( 12.9%)     60073 ( 87.1%)      69004
# M3              1441 (  9.0%)     14577 ( 91.0%)      16018
# M4                63 (  7.2%)       811 ( 92.8%)        874
# M5                 9 (  5.0%)       170 ( 95.0%)        179
# M6                16 ( 11.3%)       125 ( 88.7%)        141
# M7                10 (  7.9%)       116 ( 92.1%)        126
#-----------------------------------------------------------
#                74594 ( 41.7%)    104157 ( 58.3%)     178751 
#
#Total number of involved priority nets 25
#Maximum src to sink distance for priority net 141.0
#Average of max src_to_sink distance for priority net 50.5
#Average of ave src_to_sink distance for priority net 28.3
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 3.93 (MB)
#Total memory = 1538.40 (MB)
#Peak memory = 1776.64 (MB)
#
#Finished global routing on Tue Mar 14 16:14:33 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.93 (MB), peak = 1776.64 (MB)
#Start Track Assignment.
#Done with 165 horizontal wires in 2 hboxes and 161 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 2 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 230
#Total wire length = 464764 um.
#Total half perimeter of net bounding box = 403297 um.
#Total wire length on LAYER M1 = 5851 um.
#Total wire length on LAYER M2 = 151370 um.
#Total wire length on LAYER M3 = 189378 um.
#Total wire length on LAYER M4 = 97186 um.
#Total wire length on LAYER M5 = 15512 um.
#Total wire length on LAYER M6 = 411 um.
#Total wire length on LAYER M7 = 1323 um.
#Total wire length on LAYER M8 = 3732 um.
#Total number of vias = 178751
#Total number of multi-cut vias = 104157 ( 58.3%)
#Total number of single cut vias = 74594 ( 41.7%)
#Up-Via Summary (total 178751):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             64124 ( 69.4%)     28285 ( 30.6%)      92409
# M2              8931 ( 12.9%)     60073 ( 87.1%)      69004
# M3              1441 (  9.0%)     14577 ( 91.0%)      16018
# M4                63 (  7.2%)       811 ( 92.8%)        874
# M5                 9 (  5.0%)       170 ( 95.0%)        179
# M6                16 ( 11.3%)       125 ( 88.7%)        141
# M7                10 (  7.9%)       116 ( 92.1%)        126
#-----------------------------------------------------------
#                74594 ( 41.7%)    104157 ( 58.3%)     178751 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1609.62 (MB), peak = 1776.64 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	12        6         2         1         21        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 81.74 (MB)
#Total memory = 1610.30 (MB)
#Peak memory = 1776.64 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.1% of the total area was rechecked for DRC, and 20.4% required routing.
#   number of violations = 125
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           17        0        7        5        0       29
#	M2           12        9       69        1        4       95
#	M3            0        0        0        0        0        0
#	M4            0        0        1        0        0        1
#	Totals       29        9       77        6        4      125
#868 out of 26428 instances (3.3%) need to be verified(marked ipoed), dirty area = 1.8%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 125
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           17        0        7        5        0       29
#	M2           12        9       69        1        4       95
#	M3            0        0        0        0        0        0
#	M4            0        0        1        0        0        1
#	Totals       29        9       77        6        4      125
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1656.36 (MB), peak = 1776.64 (MB)
#start 1st optimization iteration ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop      Mar   Totals
#	M1           10        0        2        0        0       12
#	M2            1        1        3        1        1        7
#	M3            0        0        0        0        0        0
#	M4            0        0        1        0        0        1
#	Totals       11        1        6        1        1       20
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1704.06 (MB), peak = 1776.64 (MB)
#start 2nd optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1           10        0        2        0       12
#	M2            1        1        1        1        4
#	M3            0        0        0        0        0
#	M4            0        0        1        0        1
#	Totals       11        1        4        1       17
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1706.12 (MB), peak = 1776.64 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1706.86 (MB), peak = 1776.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 230
#Total wire length = 464194 um.
#Total half perimeter of net bounding box = 403297 um.
#Total wire length on LAYER M1 = 5685 um.
#Total wire length on LAYER M2 = 150673 um.
#Total wire length on LAYER M3 = 189408 um.
#Total wire length on LAYER M4 = 97473 um.
#Total wire length on LAYER M5 = 15509 um.
#Total wire length on LAYER M6 = 413 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3721 um.
#Total number of vias = 180294
#Total number of multi-cut vias = 102461 ( 56.8%)
#Total number of single cut vias = 77833 ( 43.2%)
#Up-Via Summary (total 180294):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             65154 ( 70.2%)     27623 ( 29.8%)      92777
# M2             10815 ( 15.5%)     59132 ( 84.5%)      69947
# M3              1768 ( 10.9%)     14484 ( 89.1%)      16252
# M4                69 (  7.9%)       806 ( 92.1%)        875
# M5                 3 (  1.7%)       175 ( 98.3%)        178
# M6                15 ( 10.7%)       125 ( 89.3%)        140
# M7                 9 (  7.2%)       116 ( 92.8%)        125
#-----------------------------------------------------------
#                77833 ( 43.2%)    102461 ( 56.8%)     180294 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = -63.69 (MB)
#Total memory = 1546.74 (MB)
#Peak memory = 1776.64 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1548.29 (MB), peak = 1776.64 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 230
#Total wire length = 464194 um.
#Total half perimeter of net bounding box = 403297 um.
#Total wire length on LAYER M1 = 5685 um.
#Total wire length on LAYER M2 = 150673 um.
#Total wire length on LAYER M3 = 189408 um.
#Total wire length on LAYER M4 = 97473 um.
#Total wire length on LAYER M5 = 15509 um.
#Total wire length on LAYER M6 = 413 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3721 um.
#Total number of vias = 180294
#Total number of multi-cut vias = 102461 ( 56.8%)
#Total number of single cut vias = 77833 ( 43.2%)
#Up-Via Summary (total 180294):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             65154 ( 70.2%)     27623 ( 29.8%)      92777
# M2             10815 ( 15.5%)     59132 ( 84.5%)      69947
# M3              1768 ( 10.9%)     14484 ( 89.1%)      16252
# M4                69 (  7.9%)       806 ( 92.1%)        875
# M5                 3 (  1.7%)       175 ( 98.3%)        178
# M6                15 ( 10.7%)       125 ( 89.3%)        140
# M7                 9 (  7.2%)       116 ( 92.8%)        125
#-----------------------------------------------------------
#                77833 ( 43.2%)    102461 ( 56.8%)     180294 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 230
#Total wire length = 464194 um.
#Total half perimeter of net bounding box = 403297 um.
#Total wire length on LAYER M1 = 5685 um.
#Total wire length on LAYER M2 = 150673 um.
#Total wire length on LAYER M3 = 189408 um.
#Total wire length on LAYER M4 = 97473 um.
#Total wire length on LAYER M5 = 15509 um.
#Total wire length on LAYER M6 = 413 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3721 um.
#Total number of vias = 180294
#Total number of multi-cut vias = 102461 ( 56.8%)
#Total number of single cut vias = 77833 ( 43.2%)
#Up-Via Summary (total 180294):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             65154 ( 70.2%)     27623 ( 29.8%)      92777
# M2             10815 ( 15.5%)     59132 ( 84.5%)      69947
# M3              1768 ( 10.9%)     14484 ( 89.1%)      16252
# M4                69 (  7.9%)       806 ( 92.1%)        875
# M5                 3 (  1.7%)       175 ( 98.3%)        178
# M6                15 ( 10.7%)       125 ( 89.3%)        140
# M7                 9 (  7.2%)       116 ( 92.8%)        125
#-----------------------------------------------------------
#                77833 ( 43.2%)    102461 ( 56.8%)     180294 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = -61.70 (MB)
#Total memory = 1548.73 (MB)
#Peak memory = 1776.64 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = -116.76 (MB)
#Total memory = 1506.15 (MB)
#Peak memory = 1776.64 (MB)
#Number of warnings = 21
#Total number of warnings = 46
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 14 16:15:10 2023
#
**optDesign ... cpu = 0:02:46, real = 0:02:46, mem = 1467.6M, totSessionCpu=0:18:48 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26428 and nets=27704 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1934.2M)
Extracted 10.0006% (CPU Time= 0:00:00.8  MEM= 1999.8M)
Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 1999.8M)
Extracted 30.0007% (CPU Time= 0:00:01.3  MEM= 1999.8M)
Extracted 40.0006% (CPU Time= 0:00:01.4  MEM= 1999.8M)
Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1999.8M)
Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 1999.8M)
Extracted 70.0005% (CPU Time= 0:00:02.0  MEM= 1999.8M)
Extracted 80.0007% (CPU Time= 0:00:02.4  MEM= 2003.8M)
Extracted 90.0006% (CPU Time= 0:00:02.9  MEM= 2003.8M)
Extracted 100% (CPU Time= 0:00:04.0  MEM= 2003.8M)
Number of Extracted Resistors     : 458817
Number of Extracted Ground Cap.   : 454613
Number of Extracted Coupling Cap. : 716700
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1972.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.1  Real Time: 0:00:06.0  MEM: 1972.527M)
**optDesign ... cpu = 0:02:52, real = 0:02:52, mem = 1472.9M, totSessionCpu=0:18:54 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1948.11)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 27611
AAE_INFO-618: Total number of nets in the design is 27704,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2007.41 CPU=0:00:06.6 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2007.41 CPU=0:00:07.8 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2007.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2007.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1968.52)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27611. 
Total number of fetched objects 27611
AAE_INFO-618: Total number of nets in the design is 27704,  11.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1974.68 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1974.68 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:19:09 mem=1974.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1974.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1974.7M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1974.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1989.9M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.179 | -35.134 | -13.045 |
|    Violating Paths:|  1154   |  1058   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1989.9M
**optDesign ... cpu = 0:03:09, real = 0:03:08, mem = 1552.3M, totSessionCpu=0:19:11 **
**optDesign ... cpu = 0:03:09, real = 0:03:08, mem = 1552.3M, totSessionCpu=0:19:11 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.297
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 207 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:10.7/0:30:08.7 (0.6), mem = 1951.9M
(I,S,L,T): WC_VIEW: 78.4954, 23.0133, 1.05041, 102.559
*info: 207 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.297 TNS Slack -48.180 Density 61.63
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.297|-13.045|
|reg2reg   |-0.072|-35.135|
|HEPG      |-0.072|-35.135|
|All Paths |-0.297|-48.180|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.072|   -0.297| -35.135|  -48.180|    61.63%|   0:00:00.0| 2051.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.072|   -0.297| -35.135|  -48.180|    61.63%|   0:00:01.0| 2070.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2070.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=2070.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.297|-13.045|
|reg2reg   |-0.072|-35.135|
|HEPG      |-0.072|-35.135|
|All Paths |-0.297|-48.180|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.297|-13.045|
|reg2reg   |-0.072|-35.135|
|HEPG      |-0.072|-35.135|
|All Paths |-0.297|-48.180|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 207 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2070.4M) ***
(I,S,L,T): WC_VIEW: 78.4954, 23.0133, 1.05041, 102.559
*** SetupOpt [finish] : cpu/real = 0:00:10.3/0:00:10.3 (1.0), totSession cpu/real = 0:19:21.0/0:30:19.0 (0.6), mem = 2051.3M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:03:19, real = 0:03:19, mem = 1681.1M, totSessionCpu=0:19:21 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2018.34M, totSessionCpu=0:19:22).
**optDesign ... cpu = 0:03:20, real = 0:03:19, mem = 1681.4M, totSessionCpu=0:19:22 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:21, real = 0:03:21, mem = 1667.5M, totSessionCpu=0:19:23 **
** Profile ** Start :  cpu=0:00:00.0, mem=2018.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2018.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2028.4M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2020.4M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2018.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.179 | -35.134 | -13.045 |
|    Violating Paths:|  1154   |  1058   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2018.4M
**optDesign ... cpu = 0:03:23, real = 0:03:24, mem = 1658.1M, totSessionCpu=0:19:25 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/14 16:15:48, mem=1582.7M)
% Begin Save ccopt configuration ... (date=03/14 16:15:48, mem=1585.7M)
% End Save ccopt configuration ... (date=03/14 16:15:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=1586.4M, current mem=1586.4M)
% Begin Save netlist data ... (date=03/14 16:15:48, mem=1586.4M)
Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 16:15:48, total cpu=0:00:00.1, real=0:00:01.0, peak res=1586.6M, current mem=1586.6M)
Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 16:15:49, mem=1587.5M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 16:15:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1587.5M, current mem=1587.5M)
Saving /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/scheduling_file.cts in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/14 16:15:49, mem=1592.4M)
% End Save clock tree data ... (date=03/14 16:15:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1592.4M, current mem=1592.4M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 16:15:50, mem=1592.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 16:15:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1592.9M, current mem=1592.9M)
Saving PG file route.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1962.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/14 16:15:50, mem=1593.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 16:15:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1593.0M, current mem=1593.0M)
% Begin Save routing data ... (date=03/14 16:15:50, mem=1593.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1962.2M) ***
% End Save routing data ... (date=03/14 16:15:51, total cpu=0:00:00.3, real=0:00:01.0, peak res=1593.2M, current mem=1593.2M)
Saving property file route.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1965.2M) ***
#Saving pin access data to file route.enc.dat/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/14 16:15:52, mem=1593.5M)
% End Save power constraints data ... (date=03/14 16:15:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1593.6M, current mem=1593.6M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/14 16:15:54, total cpu=0:00:03.9, real=0:00:06.0, peak res=1594.8M, current mem=1594.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1992.5) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 16.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 12
  Overlap     : 0
End Summary

  Verification Complete : 12 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:15.5  MEM: 189.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar 14 16:37:37 2023

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (470.0000, 466.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 16:37:37 **** Processed 5000 nets.
**** 16:37:37 **** Processed 10000 nets.
**** 16:37:37 **** Processed 15000 nets.
**** 16:37:38 **** Processed 20000 nets.
**** 16:37:38 **** Processed 25000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Mar 14 16:37:38 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.6  MEM: -0.523M)

<CMD> optDesign -postRoute - drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1587.6M, totSessionCpu=0:23:41 **

Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews]
                 [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>]
                 [-postCTS] [-postRoute] [-preCTS] [-prefix <fileNamePrefix>]
                 [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup]
                 [-targeted] [-timingDebugReport] [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]

**ERROR: (IMPTCM-48):	"-" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1587.6M, totSessionCpu=0:23:41 **

Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews]
                 [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>]
                 [-postCTS] [-postRoute] [-preCTS] [-prefix <fileNamePrefix>]
                 [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup]
                 [-targeted] [-timingDebugReport] [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]

-help                        # Prints out the command usage
-drv                         # DRV Fixing option  (bool, optional)
-excludeNets <fileName>      # List of Nets NOT to optimize  (string, optional)
-expandedViews               # expandedViews option  (bool, optional)
-hold                        # Hold Fixing option  (bool, optional)
-holdVioData <fileName>      # Dump remaining hold violations data
                             # (string, optional)
-idealClock                  # Ideal Clock option  (bool, optional)
-incr                        # Incremental optimization  (bool, optional)
-noEcoRoute                  # No Eco Route with -postRoute  (bool, optional)
-outDir <directoryName>      # Directory for report files  (string, optional)
-postCTS                     # postCTS option  (bool, optional)
-postRoute                   # postRoute option  (bool, optional)
-preCTS                      # preCTS option  (bool, optional)
-prefix <fileNamePrefix>     # File Name Prefix option  (string, optional)
-selectedNets <fileName>     # List of Nets to optimize  (string, optional)
-selectedTerms <fileName>    # List of Terms to optimize  (string, optional)
-setup                       # Setup/DRV Fixing option  (bool, optional)
-targeted                    # Target based optmization option (bool, optional)
-timingDebugReport           # generate machine readable timing report
                             # (bool, optional)
-useTransitionFiles          # Fix max_tran from external file (bool, optional)


**ERROR: (IMPSYC-194):	Incorrect usage for command 'optDesign'.
Type 'man IMPSYC-194' for more detail.

<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1587.7M, totSessionCpu=0:23:43 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT)
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT): 10%
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT): 20%
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT): 30%
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT): 40%
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT): 50%
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT): 60%
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT): 70%
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT): 80%
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT): 90%

Finished Levelizing
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT)

Starting Activity Propagation
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT)
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT): 10%
2023-Mar-14 16:38:08 (2023-Mar-14 23:38:08 GMT): 20%

Finished Activity Propagation
2023-Mar-14 16:38:09 (2023-Mar-14 23:38:09 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1660.1M, totSessionCpu=0:23:54 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2109.3M, init mem=2109.3M)
*info: Placed = 26428          (Fixed = 103)
*info: Unplaced = 0           
Placement Density:61.59%(123793/200988)
Placement Density (including fixed std cells):61.59%(123793/200988)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2107.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26428

Instance distribution across the VT partitions:

 LVT : inst = 10382 (39.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10382 (39.3%)

 HVT : inst = 16046 (60.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 16046 (60.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26428 and nets=27704 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2097.3M)
Extracted 10.0006% (CPU Time= 0:00:00.8  MEM= 2163.0M)
Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 2163.0M)
Extracted 30.0007% (CPU Time= 0:00:01.3  MEM= 2163.0M)
Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 2163.0M)
Extracted 50.0008% (CPU Time= 0:00:01.7  MEM= 2163.0M)
Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 2163.0M)
Extracted 70.0005% (CPU Time= 0:00:02.1  MEM= 2163.0M)
Extracted 80.0007% (CPU Time= 0:00:02.5  MEM= 2167.0M)
Extracted 90.0006% (CPU Time= 0:00:03.0  MEM= 2167.0M)
Extracted 100% (CPU Time= 0:00:04.2  MEM= 2167.0M)
Number of Extracted Resistors     : 458817
Number of Extracted Ground Cap.   : 454613
Number of Extracted Coupling Cap. : 716700
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2135.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:05.0  MEM: 2135.684M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2115.96)
Total number of fetched objects 27611
AAE_INFO-618: Total number of nets in the design is 27704,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2183.25 CPU=0:00:06.8 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2183.25 CPU=0:00:07.6 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2183.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2183.2M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2106.37)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27611. 
Total number of fetched objects 27611
AAE_INFO-618: Total number of nets in the design is 27704,  11.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2112.52 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2112.52 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:24:17 mem=2112.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=2112.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=2112.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2112.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2127.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.179 | -35.134 | -13.045 |
|    Violating Paths:|  1154   |  1058   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2127.8M
**optDesign ... cpu = 0:00:35, real = 0:00:34, mem = 1597.9M, totSessionCpu=0:24:18 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       207 (unrouted=0, trialRouted=0, noStatus=0, routed=207, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27497 (unrouted=115, trialRouted=0, noStatus=0, routed=27382, fixed=0, [crossesIlmBoundary=0, tooFewTerms=115, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 206 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 200880.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       6512
      Delay constrained sinks:     6512
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 6512 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO initial state:
    cell counts      : b=202, i=4, icg=0, nicg=0, l=0, total=206
    cell areas       : b=1297.800um^2, i=19.800um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1317.600um^2
    cell capacitance : b=0.722pF, i=0.041pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
    sink capacitance : count=6512, total=5.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.911pF, total=4.400pF
    wire lengths     : top=0.000um, trunk=3768.420um, leaf=25031.530um, total=28799.950um
    hp wire lengths  : top=0.000um, trunk=2737.600um, leaf=6823.000um, total=9560.600um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=94 avg=0.032ns sd=0.020ns min=0.015ns max=0.087ns {80 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=113 avg=0.063ns sd=0.033ns min=0.018ns max=0.102ns {44 <= 0.063ns, 7 <= 0.084ns, 58 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 103 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 9 BUFFD2: 7 CKBD2: 24 BUFFD1: 11 CKBD1: 24 CKBD0: 6 
     Invs: INVD16: 2 INVD4: 1 CKND2: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.367, max=1.055, avg=0.716, sd=0.181], skew [0.688 vs 0.057*], 24.6% {0.719, 0.777} (wid=0.039 ws=0.024) (gid=1.024 gs=0.680)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 207, tested: 207, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=202, i=4, icg=0, nicg=0, l=0, total=206
    cell areas       : b=1297.800um^2, i=19.800um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1317.600um^2
    cell capacitance : b=0.722pF, i=0.041pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
    sink capacitance : count=6512, total=5.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.911pF, total=4.400pF
    wire lengths     : top=0.000um, trunk=3768.420um, leaf=25031.530um, total=28799.950um
    hp wire lengths  : top=0.000um, trunk=2737.600um, leaf=6823.000um, total=9560.600um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=94 avg=0.032ns sd=0.020ns min=0.015ns max=0.087ns {80 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=113 avg=0.063ns sd=0.033ns min=0.018ns max=0.102ns {44 <= 0.063ns, 7 <= 0.084ns, 58 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 103 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 9 BUFFD2: 7 CKBD2: 24 BUFFD1: 11 CKBD1: 24 CKBD0: 6 
     Invs: INVD16: 2 INVD4: 1 CKND2: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.367, max=1.055, avg=0.716, sd=0.181], skew [0.688 vs 0.057*], 24.6% {0.719, 0.777} (wid=0.039 ws=0.024) (gid=1.024 gs=0.680)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=202, i=4, icg=0, nicg=0, l=0, total=206
    cell areas       : b=1297.800um^2, i=19.800um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1317.600um^2
    cell capacitance : b=0.722pF, i=0.041pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.763pF
    sink capacitance : count=6512, total=5.962pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.911pF, total=4.400pF
    wire lengths     : top=0.000um, trunk=3768.420um, leaf=25031.530um, total=28799.950um
    hp wire lengths  : top=0.000um, trunk=2737.600um, leaf=6823.000um, total=9560.600um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=94 avg=0.032ns sd=0.020ns min=0.015ns max=0.087ns {80 <= 0.063ns, 13 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=113 avg=0.063ns sd=0.033ns min=0.018ns max=0.102ns {44 <= 0.063ns, 7 <= 0.084ns, 58 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 103 BUFFD12: 1 CKBD12: 3 CKBD8: 2 BUFFD4: 7 CKBD4: 1 CKBD3: 9 BUFFD2: 7 CKBD2: 24 BUFFD1: 11 CKBD1: 24 CKBD0: 6 
     Invs: INVD16: 2 INVD4: 1 CKND2: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.367, max=1.055, avg=0.716, sd=0.181], skew [0.688 vs 0.057*], 24.6% {0.719, 0.777} (wid=0.039 ws=0.024) (gid=1.024 gs=0.680)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       207 (unrouted=0, trialRouted=0, noStatus=0, routed=207, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27497 (unrouted=115, trialRouted=0, noStatus=0, routed=27382, fixed=0, [crossesIlmBoundary=0, tooFewTerms=115, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:04.0 real=0:00:04.0)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
**INFO: Start fixing DRV (Mem = 2100.97M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 207 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:25.3/0:53:20.9 (0.5), mem = 2101.0M
(I,S,L,T): WC_VIEW: 78.4977, 23.0172, 1.05041, 102.565
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -48.23|       0|       0|       0|  61.63|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.30|   -48.23|       0|       0|       0|  61.63| 0:00:00.0|  2265.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 207 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 33 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2265.7M) ***

(I,S,L,T): WC_VIEW: 78.4977, 23.0172, 1.05041, 102.565
*** DrvOpt [finish] : cpu/real = 0:00:07.1/0:00:07.1 (1.0), totSession cpu/real = 0:24:32.5/0:53:28.0 (0.5), mem = 2246.7M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 1720.5M, totSessionCpu=0:24:32 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2184.66M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2184.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=2184.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2194.7M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2194.7M

------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.13min mem=2184.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.227 | -35.197 | -13.030 |
|    Violating Paths:|  1157   |  1061   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2194.7M
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1721.1M, totSessionCpu=0:24:33 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:51, real = 0:00:50, mem = 1700.9M, totSessionCpu=0:24:34 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2175.13M, totSessionCpu=0:24:35).
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1701.9M, totSessionCpu=0:24:35 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=2175.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=2175.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2185.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2185.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.227 | -35.197 | -13.030 |
|    Violating Paths:|  1157   |  1061   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2185.1M
**optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1702.2M, totSessionCpu=0:24:36 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:24:37 mem=2174.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2179.4MB
Summary Report:
Instances move: 0 (out of 26364 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2179.4MB
*** Finished refinePlace (0:24:37 mem=2179.4M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Tue Mar 14 16:38:56 2023
#
#num needed restored net=0
#need_extraction net=0 (total=27704)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Mar 14 16:38:58 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27702 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1679.11 (MB), peak = 1890.10 (MB)
#Merging special wires: starts on Tue Mar 14 16:39:00 2023 with memory = 1679.36 (MB), peak = 1890.10 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Mar 14 16:39:00 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.90 (MB)
#Total memory = 1679.36 (MB)
#Peak memory = 1890.10 (MB)
#
#
#Start global routing on Tue Mar 14 16:39:00 2023
#
#
#Start global routing initialization on Tue Mar 14 16:39:00 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.90 (MB)
#Total memory = 1679.36 (MB)
#Peak memory = 1890.10 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 12
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1           12       12
#	Totals       12       12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1681.19 (MB), peak = 1890.10 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1695.60 (MB), peak = 1890.10 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 230
#Total wire length = 464204 um.
#Total half perimeter of net bounding box = 403297 um.
#Total wire length on LAYER M1 = 5686 um.
#Total wire length on LAYER M2 = 150667 um.
#Total wire length on LAYER M3 = 189415 um.
#Total wire length on LAYER M4 = 97481 um.
#Total wire length on LAYER M5 = 15509 um.
#Total wire length on LAYER M6 = 413 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3721 um.
#Total number of vias = 180301
#Total number of multi-cut vias = 102441 ( 56.8%)
#Total number of single cut vias = 77860 ( 43.2%)
#Up-Via Summary (total 180301):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             65163 ( 70.2%)     27614 ( 29.8%)      92777
# M2             10826 ( 15.5%)     59122 ( 84.5%)      69948
# M3              1775 ( 10.9%)     14483 ( 89.1%)      16258
# M4                69 (  7.9%)       806 ( 92.1%)        875
# M5                 3 (  1.7%)       175 ( 98.3%)        178
# M6                15 ( 10.7%)       125 ( 89.3%)        140
# M7                 9 (  7.2%)       116 ( 92.8%)        125
#-----------------------------------------------------------
#                77860 ( 43.2%)    102441 ( 56.8%)     180301 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 3.00 (MB)
#Total memory = 1682.36 (MB)
#Peak memory = 1890.10 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1683.90 (MB), peak = 1890.10 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 230
#Total wire length = 464204 um.
#Total half perimeter of net bounding box = 403297 um.
#Total wire length on LAYER M1 = 5686 um.
#Total wire length on LAYER M2 = 150667 um.
#Total wire length on LAYER M3 = 189415 um.
#Total wire length on LAYER M4 = 97481 um.
#Total wire length on LAYER M5 = 15509 um.
#Total wire length on LAYER M6 = 413 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3721 um.
#Total number of vias = 180301
#Total number of multi-cut vias = 102441 ( 56.8%)
#Total number of single cut vias = 77860 ( 43.2%)
#Up-Via Summary (total 180301):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             65163 ( 70.2%)     27614 ( 29.8%)      92777
# M2             10826 ( 15.5%)     59122 ( 84.5%)      69948
# M3              1775 ( 10.9%)     14483 ( 89.1%)      16258
# M4                69 (  7.9%)       806 ( 92.1%)        875
# M5                 3 (  1.7%)       175 ( 98.3%)        178
# M6                15 ( 10.7%)       125 ( 89.3%)        140
# M7                 9 (  7.2%)       116 ( 92.8%)        125
#-----------------------------------------------------------
#                77860 ( 43.2%)    102441 ( 56.8%)     180301 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 230
#Total wire length = 464204 um.
#Total half perimeter of net bounding box = 403297 um.
#Total wire length on LAYER M1 = 5686 um.
#Total wire length on LAYER M2 = 150667 um.
#Total wire length on LAYER M3 = 189415 um.
#Total wire length on LAYER M4 = 97481 um.
#Total wire length on LAYER M5 = 15509 um.
#Total wire length on LAYER M6 = 413 um.
#Total wire length on LAYER M7 = 1312 um.
#Total wire length on LAYER M8 = 3721 um.
#Total number of vias = 180301
#Total number of multi-cut vias = 102441 ( 56.8%)
#Total number of single cut vias = 77860 ( 43.2%)
#Up-Via Summary (total 180301):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             65163 ( 70.2%)     27614 ( 29.8%)      92777
# M2             10826 ( 15.5%)     59122 ( 84.5%)      69948
# M3              1775 ( 10.9%)     14483 ( 89.1%)      16258
# M4                69 (  7.9%)       806 ( 92.1%)        875
# M5                 3 (  1.7%)       175 ( 98.3%)        178
# M6                15 ( 10.7%)       125 ( 89.3%)        140
# M7                 9 (  7.2%)       116 ( 92.8%)        125
#-----------------------------------------------------------
#                77860 ( 43.2%)    102441 ( 56.8%)     180301 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 4.99 (MB)
#Total memory = 1684.34 (MB)
#Peak memory = 1890.10 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -61.99 (MB)
#Total memory = 1650.13 (MB)
#Peak memory = 1890.10 (MB)
#Number of warnings = 1
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 14 16:39:08 2023
#
**optDesign ... cpu = 0:01:05, real = 0:01:05, mem = 1616.4M, totSessionCpu=0:24:49 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26428 and nets=27704 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2143.1M)
Extracted 10.0008% (CPU Time= 0:00:00.9  MEM= 2208.7M)
Extracted 20.0008% (CPU Time= 0:00:01.1  MEM= 2208.7M)
Extracted 30.0008% (CPU Time= 0:00:01.3  MEM= 2208.7M)
Extracted 40.0008% (CPU Time= 0:00:01.5  MEM= 2208.7M)
Extracted 50.0008% (CPU Time= 0:00:01.7  MEM= 2208.7M)
Extracted 60.0008% (CPU Time= 0:00:01.8  MEM= 2208.7M)
Extracted 70.0008% (CPU Time= 0:00:02.1  MEM= 2208.7M)
Extracted 80.0008% (CPU Time= 0:00:02.5  MEM= 2212.7M)
Extracted 90.0008% (CPU Time= 0:00:03.0  MEM= 2212.7M)
Extracted 100% (CPU Time= 0:00:04.1  MEM= 2212.7M)
Number of Extracted Resistors     : 458825
Number of Extracted Ground Cap.   : 454616
Number of Extracted Coupling Cap. : 716700
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2181.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:06.0  MEM: 2181.418M)
**optDesign ... cpu = 0:01:12, real = 0:01:11, mem = 1615.0M, totSessionCpu=0:24:55 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2157)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 27611
AAE_INFO-618: Total number of nets in the design is 27704,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2216.3 CPU=0:00:06.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2216.3 CPU=0:00:08.2 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2216.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2216.3M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2177.41)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27611. 
Total number of fetched objects 27611
AAE_INFO-618: Total number of nets in the design is 27704,  11.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2183.57 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2183.57 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:15.0 totSessionCpu=0:25:11 mem=2183.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=2183.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2183.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2183.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2198.8M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.256 | -35.211 | -13.045 |
|    Violating Paths:|  1154   |  1058   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2198.8M
**optDesign ... cpu = 0:01:29, real = 0:01:28, mem = 1692.0M, totSessionCpu=0:25:12 **
**optDesign ... cpu = 0:01:29, real = 0:01:28, mem = 1692.0M, totSessionCpu=0:25:12 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:30, real = 0:01:29, mem = 1680.6M, totSessionCpu=0:25:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=2160.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=2160.8M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2170.8M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2162.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2160.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.297  | -0.072  | -0.297  |
|           TNS (ns):| -48.256 | -35.211 | -13.045 |
|    Violating Paths:|  1154   |  1058   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.625%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2160.8M
**optDesign ... cpu = 0:01:32, real = 0:01:32, mem = 1678.4M, totSessionCpu=0:25:15 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar 14 17:50:27 2023

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (470.0000, 466.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 17:50:27 **** Processed 5000 nets.
**** 17:50:27 **** Processed 10000 nets.
**** 17:50:28 **** Processed 15000 nets.
**** 17:50:28 **** Processed 20000 nets.
**** 17:50:28 **** Processed 25000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Mar 14 17:50:28 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.6  MEM: -0.668M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2158.7) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 14.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:14.8  MEM: 22.9M)

<CMD> zoomBox 266.90700 167.62150 378.38250 268.62700
<CMD> zoomBox 278.51650 174.67350 373.27050 260.52800
<CMD> zoomBox -298.13200 -179.06650 623.87750 656.34550
<CMD> zoomBox -411.69750 -248.88400 673.01950 733.95350
<CMD> zoomBox -545.30400 -331.02200 730.83350 825.25750
<CMD> zoomBox -411.69750 -248.88400 673.01950 733.95350
<CMD> zoomBox -49.80650 -26.40200 516.42300 486.64550
<CMD> zoomBox 9.47550 10.04300 490.77050 446.13350
<CMD> zoomBox 59.86500 41.02150 468.96600 411.69850
<CMD> zoomBox 102.69600 67.35300 450.43200 382.42850
<CMD> zoomBox 59.86450 41.02100 468.96600 411.69850
<CMD> zoomBox 9.47450 10.04200 490.77050 446.13350
<CMD> zoomBox -49.80750 -26.40300 516.42300 486.64550
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2181.6) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 15.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:14.7  MEM: 0.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar 14 17:55:22 2023

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (470.0000, 466.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 17:55:22 **** Processed 5000 nets.
**** 17:55:22 **** Processed 10000 nets.
**** 17:55:22 **** Processed 15000 nets.
**** 17:55:23 **** Processed 20000 nets.
**** 17:55:23 **** Processed 25000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Mar 14 17:55:23 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.5  MEM: -0.566M)

can't read "design": no such variable
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2181.6) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 16.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:15.2  MEM: 0.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar 14 18:21:39 2023

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (470.0000, 466.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 18:21:39 **** Processed 5000 nets.
**** 18:21:39 **** Processed 10000 nets.
**** 18:21:39 **** Processed 15000 nets.
**** 18:21:39 **** Processed 20000 nets.
**** 18:21:40 **** Processed 25000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Mar 14 18:21:40 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.6  MEM: -0.566M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1891.05MB/3349.39MB/1892.98MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1891.05MB/3349.39MB/1892.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1891.05MB/3349.39MB/1892.98MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT)
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT): 10%
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT): 20%
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT): 30%
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT): 40%
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT): 50%
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT): 60%
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT): 70%
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT): 80%
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT): 90%

Finished Levelizing
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT)

Starting Activity Propagation
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT)
2023-Mar-14 18:21:42 (2023-Mar-15 01:21:42 GMT): 10%
2023-Mar-14 18:21:43 (2023-Mar-15 01:21:43 GMT): 20%

Finished Activity Propagation
2023-Mar-14 18:21:43 (2023-Mar-15 01:21:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1891.05MB/3349.39MB/1892.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-14 18:21:43 (2023-Mar-15 01:21:43 GMT)
 ... Calculating switching power
2023-Mar-14 18:21:43 (2023-Mar-15 01:21:43 GMT): 10%
2023-Mar-14 18:21:43 (2023-Mar-15 01:21:43 GMT): 20%
2023-Mar-14 18:21:43 (2023-Mar-15 01:21:43 GMT): 30%
2023-Mar-14 18:21:43 (2023-Mar-15 01:21:43 GMT): 40%
2023-Mar-14 18:21:43 (2023-Mar-15 01:21:43 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-14 18:21:44 (2023-Mar-15 01:21:44 GMT): 60%
2023-Mar-14 18:21:44 (2023-Mar-15 01:21:44 GMT): 70%
2023-Mar-14 18:21:44 (2023-Mar-15 01:21:44 GMT): 80%
2023-Mar-14 18:21:44 (2023-Mar-15 01:21:44 GMT): 90%

Finished Calculating power
2023-Mar-14 18:21:45 (2023-Mar-15 01:21:45 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1891.40MB/3349.39MB/1892.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1891.40MB/3349.39MB/1892.98MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1891.40MB/3349.39MB/1892.98MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1891.40MB/3349.39MB/1892.98MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.09723796 	   71.2773%
Total Switching Power:      31.97559590 	   27.7614%
Total Leakage Power:         1.10720519 	    0.9613%
Total Power:               115.18003909
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1891.40MB/3349.39MB/1892.98MB)


Output file is .//fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut ./outputGenerated//fullchip.gds2
** NOTE: Created directory path './outputGenerated/' for file './outputGenerated//fullchip.gds2'.
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          26428

Ports/Pins                           195
    metal layer M2                   112
    metal layer M3                    83

Nets                              277982
    metal layer M1                  7384
    metal layer M2                160508
    metal layer M3                 88318
    metal layer M4                 20613
    metal layer M5                   694
    metal layer M6                   177
    metal layer M7                   203
    metal layer M8                    85

    Via Instances                 180301

Special Nets                         759
    metal layer M1                   751
    metal layer M2                     4
    metal layer M4                     4

    Via Instances                   2024

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               27786
    metal layer M1                  1540
    metal layer M2                 19899
    metal layer M3                  5882
    metal layer M4                   438
    metal layer M5                    19
    metal layer M6                     6
    metal layer M7                     2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract ./outputGenerated//fullchip.lef
<CMD> defOut -netlist -routing ./outputGenerated//fullchip.def
Writing DEF file './outputGenerated//fullchip.def', current time is Tue Mar 14 18:23:23 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file './outputGenerated//fullchip.def' is written, current time is Tue Mar 14 18:23:24 2023 ...
<CMD> saveNetlist ./outputGenerated//fullchip.pnr.v
Writing Netlist "./outputGenerated//fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/fullchip_9026_5bsxUr.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/.mmmcr1jPsw/modes/CON/CON.sdc' ...
Current (total cpu=0:44:57, real=2:38:03, peak res=1893.7M, current mem=1482.3M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1493.0M, current mem=1493.0M)
Current (total cpu=0:44:57, real=2:38:04, peak res=1893.7M, current mem=1493.0M)
Reading latency file '/tmp/innovus_temp_9026_ieng6-ece-12.ucsd.edu_s1ding_VcTYLP/.mmmcr1jPsw/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${output_dir}/${design}_WC.lib
AAE DB initialization (MEM=2060.92 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2080.51)
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Stack trace:
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x12e84e86]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(syStackTrace+0xb7)[0x12e85308]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484ebc4]
/lib64/libpthread.so.0(+0xf630)[0x7f5064522630]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z19peIsRCSourceCoupledv+0x2c)[0xc85e06c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z10esiMain_MTP7dbsCellPvP25dcsFactorizedDelayCalcMgr+0xfef)[0xf46946f]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z6dcMainP7dbsCellP8_IO_FILEP25dcsFactorizedDelayCalcMgr+0x179)[0xcddf5a9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16cteComputeDelaysP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x5e1)[0x5dda911]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16esiUpdateSIDelayP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x206)[0xf4515f6]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z28cteComputeAndInsertDelayMainv+0x21d)[0x5ddaf9d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK19ctesDelayCalculator22computeAndInsertDelaysEP11TADbContext+0x1fb)[0x5e6376b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x5e722c8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0x15d4e6e9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0x8eb)[0x13044bab]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x1d0)[0x1304b260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0xf44f430]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xd05)[0xf4504e5]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x76d)[0xf46645d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0xaea)[0x13044daa]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0x7b)[0x1304866b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x3e4)[0x143f5a64]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x188)[0x151b45e8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xa7d)[0x151a39ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x80)[0x18b0c5b0]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf4)[0x18baf624]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x38)[0x18baf788]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x33d)[0x490d4ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc7)[0xf807d27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3c)[0x10920c3c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0x109291c1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0x10938a1b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0x1093873c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xe0)[0x1091d260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18c13cf7]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x87)[0x18bd5747]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x129)[0x18bd5a49]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x6a)[0x7f5068f8423a]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xea)[0x7f506812d0ca]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x84)[0x7f5068135954]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x177)[0x7f5068f83897]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x281)[0x48ef5e1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x177)[0x18bd0287]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x4a47df3]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(main+0x10b)[0x3fdb69b]
/lib64/libc.so.6(__libc_start_main+0xf5)[0x7f506393a555]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484b9c1]
========================================
               pstack
========================================
Thread 21 (Thread 0x7f505fccf700 (LWP 9103)):
#0  0x00007f5063a0db43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 20 (Thread 0x7f5058443700 (LWP 9104)):
#0  0x00007f50645219dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 19 (Thread 0x7f5057c42700 (LWP 9105)):
#0  0x00007f5063a0db43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 18 (Thread 0x7f5057441700 (LWP 9111)):
#0  0x00007f5064521e9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7f5056238700 (LWP 9114)):
#0  0x00007f50639dd9fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f50639dd894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7f505571f700 (LWP 9143)):
#0  0x00007f5063a0bddd in poll () from /lib64/libc.so.6
#1  0x00007f5065416022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f5065417c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f5055774a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f5067f5017a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7f504ef59700 (LWP 9144)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7f504e758700 (LWP 9145)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7f504df57700 (LWP 9146)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7f504d756700 (LWP 9147)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7f504cf55700 (LWP 9148)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7f504c754700 (LWP 9149)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7f504bf53700 (LWP 9150)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7f504b752700 (LWP 9151)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7f504a4c3700 (LWP 9179)):
#0  0x00007f50645223c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7f50331cf700 (LWP 9206)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f5067f50fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f5067b9ce22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f5067f5017a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7f5026e40700 (LWP 11363)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7f5027641700 (LWP 11364)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7f5027e42700 (LWP 11365)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7f50113f1700 (LWP 11366)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7f506d4e7400 (LWP 9026)):
#0  0x00007f50639dd659 in waitpid () from /lib64/libc.so.6
#1  0x00007f506395af62 in do_system () from /lib64/libc.so.6
#2  0x00007f506395b311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#35 0x0000000018baf788 in Tcl_RecordAndEval ()
#36 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#37 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#38 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#39 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#40 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#41 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#42 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#43 0x0000000018c13cf7 in FileHandlerEventProc ()
#44 0x0000000018bd5747 in Tcl_ServiceEvent ()
#45 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#46 0x00007f5068f8423a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#47 0x00007f506812d0ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#48 0x00007f5068135954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#49 0x00007f5068f83897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#50 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#51 0x0000000018bd0287 in Tcl_MainEx ()
#52 0x0000000004a47df3 in child_main(int, char**) ()
#53 0x0000000003fdb69b in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 11366]
[New LWP 11365]
[New LWP 11364]
[New LWP 11363]
[New LWP 9206]
[New LWP 9179]
[New LWP 9151]
[New LWP 9150]
[New LWP 9149]
[New LWP 9148]
[New LWP 9147]
[New LWP 9146]
[New LWP 9145]
[New LWP 9144]
[New LWP 9143]
[New LWP 9114]
[New LWP 9111]
[New LWP 9105]
[New LWP 9104]
[New LWP 9103]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00007f50639dd659 in waitpid () from /lib64/libc.so.6

Thread 21 (Thread 0x7f505fccf700 (LWP 9103)):
#0  0x00007f5063a0db43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 20 (Thread 0x7f5058443700 (LWP 9104)):
#0  0x00007f50645219dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 19 (Thread 0x7f5057c42700 (LWP 9105)):
#0  0x00007f5063a0db43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 18 (Thread 0x7f5057441700 (LWP 9111)):
#0  0x00007f5064521e9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7f5056238700 (LWP 9114)):
#0  0x00007f50639dd9fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f50639dd894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7f505571f700 (LWP 9143)):
#0  0x00007f5063a0bddd in poll () from /lib64/libc.so.6
#1  0x00007f5065416022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f5065417c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f5055774a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f5067f5017a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7f504ef59700 (LWP 9144)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7f504e758700 (LWP 9145)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7f504df57700 (LWP 9146)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7f504d756700 (LWP 9147)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7f504cf55700 (LWP 9148)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7f504c754700 (LWP 9149)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7f504bf53700 (LWP 9150)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7f504b752700 (LWP 9151)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f505298a0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f5052989c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7f504a4c3700 (LWP 9179)):
#0  0x00007f50645223c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7f50331cf700 (LWP 9206)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f5067f50fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f5067b9ce22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f5067f5017a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7f5026e40700 (LWP 11363)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7f5027641700 (LWP 11364)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7f5027e42700 (LWP 11365)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7f50113f1700 (LWP 11366)):
#0  0x00007f506451ea35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f506451aea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f5063a16b0d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7f506d4e7400 (LWP 9026)):
#0  0x00007f50639dd659 in waitpid () from /lib64/libc.so.6
#1  0x00007f506395af62 in do_system () from /lib64/libc.so.6
#2  0x00007f506395b311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#35 0x0000000018baf788 in Tcl_RecordAndEval ()
#36 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#37 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#38 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#39 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#40 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#41 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#42 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#43 0x0000000018c13cf7 in FileHandlerEventProc ()
#44 0x0000000018bd5747 in Tcl_ServiceEvent ()
#45 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#46 0x00007f5068f8423a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#47 0x00007f506812d0ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#48 0x00007f5068135954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#49 0x00007f5068f83897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#50 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#51 0x0000000018bd0287 in Tcl_MainEx ()
#52 0x0000000004a47df3 in child_main(int, char**) ()
#53 0x0000000003fdb69b in main ()
A debugging session is active.

	Inferior 1 [process 9026] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 9026) detached]

*** Memory Usage v#1 (Current mem = 2063.512M, initial mem = 283.785M) ***
*** Message Summary: 2226 warning(s), 5 error(s)

--- Ending "Innovus" (totcpu=0:45:00, real=2:38:54, mem=2063.5M) ---
