/*
 * Copyright (c) 2018 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Device Tree binding constants for Exynos9110 clock controller.
 */

#ifndef _DT_BINDINGS_CLOCK_S5E5515_H
#define _DT_BINDINGS_CLOCK_S5E5515_H

#define NONE							(0 + 0)
#define OSCCLK							(0 + 1)


	/*-----  CLK_APM  -----*/
#define CLK_APM_BASE		(10)
#define GATE_APBIF_GPIO_ALIVE_QCH		(CLK_APM_BASE + 0)
#define GATE_APBIF_PMU_ALIVE_QCH		(CLK_APM_BASE + 1)
#define GATE_APBIF_RTC_QCH		(CLK_APM_BASE + 2)
#define GATE_APBIF_RTC_CHUB_QCH		(CLK_APM_BASE + 3)
#define GATE_APBIF_RTC_TOP_QCH		(CLK_APM_BASE + 4)
#define GATE_APBIF_SYSREG_VGPIO2AP_QCH		(CLK_APM_BASE + 5)
#define GATE_APBIF_SYSREG_VGPIO2APM_QCH		(CLK_APM_BASE + 6)
#define GATE_APBIF_SYSREG_VGPIO2PMU_QCH		(CLK_APM_BASE + 7)
#define GATE_APM_CMU_APM_QCH		(CLK_APM_BASE + 8)
#define GATE_D_TZPC_ALIVE_0_QCH		(CLK_APM_BASE + 9)
#define GATE_GREBE_APM_QCH_GREBE		(CLK_APM_BASE + 10)
#define GATE_GREBE_APM_QCH_DBG		(CLK_APM_BASE + 11)
#define GATE_GREBE_DBGCORE_QCH_GREBE		(CLK_APM_BASE + 12)
#define GATE_GREBE_DBGCORE_QCH_DBG		(CLK_APM_BASE + 13)
#define GATE_HW_SCANDUMP_CLKSTOP_CTRL_QCH		(CLK_APM_BASE + 14)
#define GATE_I3C_PMIC_QCH_PCLK		(CLK_APM_BASE + 15)
#define GATE_I3C_PMIC_QCH_SCLK		(CLK_APM_BASE + 16)
#define GATE_INTMEM_ALIVE_QCH		(CLK_APM_BASE + 17)
#define GATE_MAILBOX_APM_AP_QCH		(CLK_APM_BASE + 18)
#define GATE_MAILBOX_APM_CHUB_QCH		(CLK_APM_BASE + 19)
#define GATE_MAILBOX_APM_CP_QCH		(CLK_APM_BASE + 20)
#define GATE_MAILBOX_APM_GNSS_QCH		(CLK_APM_BASE + 21)
#define GATE_MAILBOX_APM_VTS_QCH		(CLK_APM_BASE + 22)
#define GATE_MAILBOX_APM_WLBT_QCH		(CLK_APM_BASE + 23)
#define GATE_MAILBOX_AP_CHUB_QCH		(CLK_APM_BASE + 24)
#define GATE_MAILBOX_AP_CP_QCH		(CLK_APM_BASE + 25)
#define GATE_MAILBOX_AP_CP_S_QCH		(CLK_APM_BASE + 26)
#define GATE_MAILBOX_AP_DBGCORE_QCH		(CLK_APM_BASE + 27)
#define GATE_MAILBOX_AP_GNSS_QCH		(CLK_APM_BASE + 28)
#define GATE_MAILBOX_AP_WLAN_QCH		(CLK_APM_BASE + 29)
#define GATE_MAILBOX_AP_WPAN_QCH		(CLK_APM_BASE + 30)
#define GATE_MAILBOX_CP_CHUB_QCH		(CLK_APM_BASE + 31)
#define GATE_MAILBOX_CP_GNSS_QCH		(CLK_APM_BASE + 32)
#define GATE_MAILBOX_CP_WLAN_QCH		(CLK_APM_BASE + 33)
#define GATE_MAILBOX_CP_WPAN_QCH		(CLK_APM_BASE + 34)
#define GATE_MAILBOX_GNSS_CHUB_QCH		(CLK_APM_BASE + 35)
#define GATE_MAILBOX_GNSS_WLBT_QCH		(CLK_APM_BASE + 36)
#define GATE_MAILBOX_WLBT_ABOX_QCH		(CLK_APM_BASE + 37)
#define GATE_MAILBOX_WLBT_CHUB0_QCH		(CLK_APM_BASE + 38)
#define GATE_MAILBOX_WLBT_CHUB1_QCH		(CLK_APM_BASE + 39)
#define GATE_PMU_INTR_GEN_QCH		(CLK_APM_BASE + 40)
#define GATE_ROM_CRC32_HOST_QCH		(CLK_APM_BASE + 41)
#define GATE_RSTNSYNC_CLK_GREBE_APM_QCH		(CLK_APM_BASE + 42)
#define GATE_RSTNSYNC_CLK_GREBE_DBGCORE_QCH		(CLK_APM_BASE + 43)
#define GATE_SLH_AXI_MI_C_CHUB_QCH		(CLK_APM_BASE + 44)
#define GATE_SLH_AXI_MI_C_GNSS_QCH		(CLK_APM_BASE + 45)
#define GATE_SLH_AXI_MI_C_MODEM_QCH		(CLK_APM_BASE + 46)
#define GATE_SLH_AXI_MI_C_VTS_QCH		(CLK_APM_BASE + 47)
#define GATE_SLH_AXI_MI_C_WLBT_QCH		(CLK_APM_BASE + 48)
#define GATE_SLH_AXI_MI_P_ALIVE_QCH		(CLK_APM_BASE + 49)
#define GATE_SLH_AXI_SI_D_ALIVE_QCH		(CLK_APM_BASE + 50)
#define GATE_SLH_AXI_SI_G_DBGCORE_QCH		(CLK_APM_BASE + 51)
#define GATE_SLH_AXI_SI_G_SCAN2DRAM_QCH		(CLK_APM_BASE + 52)
#define GATE_SLH_AXI_SI_LP_CHUB_QCH		(CLK_APM_BASE + 53)
#define GATE_SLH_AXI_SI_LP_VTS_QCH		(CLK_APM_BASE + 54)
#define GATE_SYSREG_APM_QCH		(CLK_APM_BASE + 55)
#define GATE_UART_DBGCORE_QCH		(CLK_APM_BASE + 56)
#define GATE_WDT_APM_QCH		(CLK_APM_BASE + 57)
#define GATE_WDT_DBGCORE_QCH		(CLK_APM_BASE + 58)
#define APM_BUS		(CLK_APM_BASE + 59)

	/*-----  CLK_CHUB  -----*/
#define CLK_CHUB_BASE		(100)
#define GATE_BAAW_C_CHUB_QCH		(CLK_CHUB_BASE + 0)
#define GATE_BAAW_D_CHUB_QCH		(CLK_CHUB_BASE + 1)
#define GATE_CHUB_CMU_CHUB_QCH		(CLK_CHUB_BASE + 2)
#define GATE_CM4_CHUB_QCH		(CLK_CHUB_BASE + 3)
#define GATE_DMYDAPASYNC_CHUB_QCH		(CLK_CHUB_BASE + 4)
#define GATE_D_TZPC_CHUB_QCH		(CLK_CHUB_BASE + 5)
#define GATE_I2C_CHUB0_QCH		(CLK_CHUB_BASE + 6)
#define GATE_I2C_CHUB1_QCH		(CLK_CHUB_BASE + 7)
#define GATE_PDMA_CHUB_QCH		(CLK_CHUB_BASE + 8)
#define GATE_PPMU_CHUB_QCH		(CLK_CHUB_BASE + 9)
#define GATE_PWM_CHUB_QCH		(CLK_CHUB_BASE + 10)
#define GATE_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH		(CLK_CHUB_BASE + 11)
#define GATE_SLH_AXI_MI_LP_CHUB_QCH		(CLK_CHUB_BASE + 12)
#define GATE_SLH_AXI_MI_P_CHUB_QCH		(CLK_CHUB_BASE + 13)
#define GATE_SLH_AXI_SI_C_CHUB_QCH		(CLK_CHUB_BASE + 14)
#define GATE_SLH_AXI_SI_D_CHUB_QCH		(CLK_CHUB_BASE + 15)
#define GATE_SWEEPER_C_CHUB_QCH		(CLK_CHUB_BASE + 16)
#define GATE_SWEEPER_D_CHUB_QCH		(CLK_CHUB_BASE + 17)
#define GATE_SYSREG_CHUB_QCH		(CLK_CHUB_BASE + 18)
#define GATE_TIMER_CHUB_QCH		(CLK_CHUB_BASE + 19)
#define GATE_USI_CHUB_QCH		(CLK_CHUB_BASE + 20)
#define GATE_WDT_CHUB0_QCH		(CLK_CHUB_BASE + 21)
#define GATE_WDT_CHUB1_QCH		(CLK_CHUB_BASE + 22)
#define GATE_YAMIN_MCU_CHUB_QCH_CLKIN		(CLK_CHUB_BASE + 23)
#define GATE_YAMIN_MCU_CHUB_QCH_IWICCLK		(CLK_CHUB_BASE + 24)
#define GATE_YAMIN_MCU_CHUB_QCH_DBGCLK		(CLK_CHUB_BASE + 25)
#define GATE_YAMIN_MCU_CHUB_QCH_PWRDBG		(CLK_CHUB_BASE + 26)

	/*-----  CLK_CMGP  -----*/
#define CLK_CMGP_BASE		(150)
#define GATE_ADC_CMGP_S0		(CLK_CMGP_BASE + 0)
#define GATE_ADC_CMGP_S1		(CLK_CMGP_BASE + 1)
#define GATE_DMYADC_CMGP_ADC		(CLK_CMGP_BASE + 2)
#define GATE_APBIF_GPIO_CMGP		(CLK_CMGP_BASE + 3)
#define GATE_APBIF_SYSREG_CMGP2CHUB		(CLK_CMGP_BASE + 4)
#define GATE_APBIF_SYSREG_CMGP2CP		(CLK_CMGP_BASE + 5)
#define GATE_APBIF_SYSREG_CMGP2GNSS		(CLK_CMGP_BASE + 6)
#define GATE_APBIF_SYSREG_CMGP2PMU_AP		(CLK_CMGP_BASE + 7)
#define GATE_APBIF_SYSREG_CMGP2PMU_CHUB		(CLK_CMGP_BASE + 8)
#define GATE_APBIF_SYSREG_CMGP2WLBT		(CLK_CMGP_BASE + 9)
#define GATE_CMGP_CMU_CMGP		(CLK_CMGP_BASE + 10)
#define GATE_D_TZPC_ALIVE_1		(CLK_CMGP_BASE + 11)
#define GATE_I2C_CMGP0		(CLK_CMGP_BASE + 12)
#define GATE_I2C_CMGP1		(CLK_CMGP_BASE + 13)
#define GATE_I2C_CMGP2		(CLK_CMGP_BASE + 14)
#define GATE_I2C_CMGP3		(CLK_CMGP_BASE + 15)
#define GATE_I2C_CMGP4		(CLK_CMGP_BASE + 16)
#define GATE_I2C_CMGP5		(CLK_CMGP_BASE + 17)
#define GATE_I2C_CMGP6		(CLK_CMGP_BASE + 18)
#define GATE_SYSREG_CMGP		(CLK_CMGP_BASE + 19)
#define GATE_USI_CMGP0		(CLK_CMGP_BASE + 20)
#define GATE_USI_CMGP1		(CLK_CMGP_BASE + 21)
#define GATE_USI_CMGP2		(CLK_CMGP_BASE + 22)
#define GATE_USI_CMGP3		(CLK_CMGP_BASE + 23)
#define DOUT_CLK_CMGP_BUS		(CLK_CMGP_BASE + 24)
#define UMUX_CLK_CMGP_I2C0		(CLK_CMGP_BASE + 25)
#define UMUX_CLK_CMGP_I2C1		(CLK_CMGP_BASE + 26)
#define UMUX_CLK_CMGP_I2C2		(CLK_CMGP_BASE + 27)
#define UMUX_CLK_CMGP_I2C3		(CLK_CMGP_BASE + 28)
#define UMUX_CLK_CMGP_I2C4		(CLK_CMGP_BASE + 29)
#define UMUX_CLK_CMGP_I2C5		(CLK_CMGP_BASE + 30)
#define UMUX_CLK_CMGP_I2C6		(CLK_CMGP_BASE + 31)
#define UMUX_CLK_CMGP_USI0		(CLK_CMGP_BASE + 32)
#define UMUX_CLK_CMGP_USI1		(CLK_CMGP_BASE + 33)
#define UMUX_CLK_CMGP_USI2		(CLK_CMGP_BASE + 34)
#define UMUX_CLK_CMGP_USI3		(CLK_CMGP_BASE + 35)
#define CMGP_PERI		(CLK_CMGP_BASE + 36)
#define CMGP_ADC		(CLK_CMGP_BASE + 37)
#define CMGP_I2C0		(CLK_CMGP_BASE + 38)
#define CMGP_I2C1		(CLK_CMGP_BASE + 39)
#define CMGP_I2C2		(CLK_CMGP_BASE + 40)
#define CMGP_I2C3		(CLK_CMGP_BASE + 41)
#define CMGP_I2C4		(CLK_CMGP_BASE + 42)
#define CMGP_I2C5		(CLK_CMGP_BASE + 43)
#define CMGP_I2C6		(CLK_CMGP_BASE + 44)
#define CMGP_USI0		(CLK_CMGP_BASE + 45)
#define CMGP_USI1		(CLK_CMGP_BASE + 46)
#define CMGP_USI2		(CLK_CMGP_BASE + 47)
#define CMGP_USI3		(CLK_CMGP_BASE + 48)

	/*-----  CLK_TOP  -----*/
#define CLK_TOP_BASE		(200)
#define GATE_DMYCMU_TOP_CMUREF_QCH		(CLK_TOP_BASE + 0)
#define DOUT_CLKCMU_DPU_AUD_CPU		(CLK_TOP_BASE + 1)
#define DOUT_CLKCMU_DPU_AUD_BUS		(CLK_TOP_BASE + 2)

	/*-----  CLK_CORE  -----*/
#define CLK_CORE_BASE		(210)
#define GATE_DMYAD_DAP_CSSYS_CPUCL0_QCH		(CLK_CORE_BASE + 0)
#define GATE_BAAW_P_CHUB_QCH		(CLK_CORE_BASE + 1)
#define GATE_BAAW_P_GNSS_QCH		(CLK_CORE_BASE + 2)
#define GATE_BAAW_P_MODEM_QCH		(CLK_CORE_BASE + 3)
#define GATE_BAAW_P_VTS_QCH		(CLK_CORE_BASE + 4)
#define GATE_BAAW_P_WLBT_QCH		(CLK_CORE_BASE + 5)
#define GATE_DMYCMU_CORE_CMUREF_QCH		(CLK_CORE_BASE + 6)
#define GATE_CORE_CMU_CORE_QCH		(CLK_CORE_BASE + 7)
#define GATE_D_TZPC_CORE_QCH		(CLK_CORE_BASE + 8)
#define GATE_GIC400_AIHWACG_QCH		(CLK_CORE_BASE + 9)
#define GATE_LH_AXI_MI_D_CPUCL0_QCH		(CLK_CORE_BASE + 10)
#define GATE_LH_AXI_MI_D_DPU_QCH		(CLK_CORE_BASE + 11)
#define GATE_LH_AXI_MI_D_G3D_QCH		(CLK_CORE_BASE + 12)
#define GATE_LH_AXI_SI_D0_MIF_QCH		(CLK_CORE_BASE + 13)
#define GATE_LH_AXI_SI_D1_MIF_QCH		(CLK_CORE_BASE + 14)
#define GATE_LH_AXI_SI_D2_MIF_QCH		(CLK_CORE_BASE + 15)
#define GATE_LH_AXI_SI_D3_MIF_QCH		(CLK_CORE_BASE + 16)
#define GATE_PDMA_CORE_QCH		(CLK_CORE_BASE + 17)
#define GATE_RSTNSYNC_CLK_CORE_SSS_CPU_QCH		(CLK_CORE_BASE + 18)
#define GATE_RTIC_QCH		(CLK_CORE_BASE + 19)
#define GATE_SFR_APBIF_CMU_TOPC_QCH		(CLK_CORE_BASE + 20)
#define GATE_SIREX_QCH		(CLK_CORE_BASE + 21)
#define GATE_SLH_AXI_MI_D0_MODEM_QCH		(CLK_CORE_BASE + 22)
#define GATE_SLH_AXI_MI_D1_MODEM_QCH		(CLK_CORE_BASE + 23)
#define GATE_SLH_AXI_MI_D_ALIVE_QCH		(CLK_CORE_BASE + 24)
#define GATE_SLH_AXI_MI_D_CHUB_QCH		(CLK_CORE_BASE + 25)
#define GATE_SLH_AXI_MI_D_CSSYS_QCH		(CLK_CORE_BASE + 26)
#define GATE_SLH_AXI_MI_D_FSYS_QCH		(CLK_CORE_BASE + 27)
#define GATE_SLH_AXI_MI_D_GNSS_QCH		(CLK_CORE_BASE + 28)
#define GATE_SLH_AXI_MI_D_MFC_QCH		(CLK_CORE_BASE + 29)
#define GATE_SLH_AXI_MI_D_VTS_QCH		(CLK_CORE_BASE + 30)
#define GATE_SLH_AXI_MI_D_WLBT_QCH		(CLK_CORE_BASE + 31)
#define GATE_SLH_AXI_SI_P_ALIVE_QCH		(CLK_CORE_BASE + 32)
#define GATE_SLH_AXI_SI_P_CHUB_QCH		(CLK_CORE_BASE + 33)
#define GATE_SLH_AXI_SI_P_CPUCL0_QCH		(CLK_CORE_BASE + 34)
#define GATE_SLH_AXI_SI_P_DPU_QCH		(CLK_CORE_BASE + 35)
#define GATE_SLH_AXI_SI_P_FSYS_QCH		(CLK_CORE_BASE + 36)
#define GATE_SLH_AXI_SI_P_G3D_QCH		(CLK_CORE_BASE + 37)
#define GATE_SLH_AXI_SI_P_GNSS_QCH		(CLK_CORE_BASE + 38)
#define GATE_SLH_AXI_SI_P_MFC_QCH		(CLK_CORE_BASE + 39)
#define GATE_SLH_AXI_SI_P_MIF_QCH		(CLK_CORE_BASE + 40)
#define GATE_SLH_AXI_SI_P_MODEM_QCH		(CLK_CORE_BASE + 41)
#define GATE_SLH_AXI_SI_P_PERI_QCH		(CLK_CORE_BASE + 42)
#define GATE_SLH_AXI_SI_P_VTS_QCH		(CLK_CORE_BASE + 43)
#define GATE_SLH_AXI_SI_P_WLBT_QCH		(CLK_CORE_BASE + 44)
#define GATE_SPDMA_CORE_QCH		(CLK_CORE_BASE + 45)
#define GATE_SSS_QCH		(CLK_CORE_BASE + 46)
#define GATE_SYSREG_CORE_QCH		(CLK_CORE_BASE + 47)
#define GATE_TREX_D_CORE_QCH		(CLK_CORE_BASE + 48)
#define GATE_TREX_P_CORE_QCH		(CLK_CORE_BASE + 49)
#define UMUX_CLKCMU_CORE_BUS		(CLK_CORE_BASE + 50)

	/*-----  CLK_CPUCL0  -----*/
#define CLK_CPUCL0_BASE		(310)
#define GATE_DMYCLUSTER0_QCH_PERIPHCLK		(CLK_CPUCL0_BASE + 0)
#define GATE_CLUSTER0_QCH_SCLK		(CLK_CPUCL0_BASE + 1)
#define GATE_CLUSTER0_QCH_ATCLK		(CLK_CPUCL0_BASE + 2)
#define GATE_CLUSTER0_QCH_PDBGCLK		(CLK_CPUCL0_BASE + 3)
#define GATE_CLUSTER0_QCH_GICCLK		(CLK_CPUCL0_BASE + 4)
#define GATE_CLUSTER0_QCH_PCLK		(CLK_CPUCL0_BASE + 5)
#define GATE_CLUSTER0_QCH_DBG_PD		(CLK_CPUCL0_BASE + 6)
#define GATE_DMYCMU_CPUCL0_CMUREF_QCH		(CLK_CPUCL0_BASE + 7)
#define GATE_CMU_CPUCL0_SHORTSTOP_QCH		(CLK_CPUCL0_BASE + 8)
#define GATE_CPUCL0_CMU_CPUCL0_QCH		(CLK_CPUCL0_BASE + 9)
#define GATE_CSSYS_DBG_QCH		(CLK_CPUCL0_BASE + 10)
#define GATE_D_TZPC_CPUCL0_QCH		(CLK_CPUCL0_BASE + 11)
#define GATE_LH_AXI_MI_IG_DBGCORE_QCH		(CLK_CPUCL0_BASE + 12)
#define GATE_LH_AXI_SI_D_CPUCL0_QCH		(CLK_CPUCL0_BASE + 13)
#define GATE_LH_AXI_SI_IG_DBGCORE_QCH		(CLK_CPUCL0_BASE + 14)
#define GATE_PPMU_CPUCL0_QCH		(CLK_CPUCL0_BASE + 15)
#define GATE_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH		(CLK_CPUCL0_BASE + 16)
#define GATE_SECJTAG_QCH		(CLK_CPUCL0_BASE + 17)
#define GATE_SLH_AXI_MI_G_DBGCORE_QCH		(CLK_CPUCL0_BASE + 18)
#define GATE_SLH_AXI_MI_P_CPUCL0_QCH		(CLK_CPUCL0_BASE + 19)
#define GATE_SLH_AXI_SI_D_CSSYS_QCH		(CLK_CPUCL0_BASE + 20)
#define GATE_SYSREG_CPUCL0_QCH		(CLK_CPUCL0_BASE + 21)

	/*-----  CLK_DPU  -----*/
#define CLK_DPU_BASE		(360)
#define GATE_DMYAUD_QCH_CPU		(CLK_DPU_BASE + 0)
#define GATE_AUD_QCH_ACLK		(CLK_DPU_BASE + 1)
#define GATE_AUD_QCH_BCLK0		(CLK_DPU_BASE + 2)
#define GATE_AUD_QCH_BCLK1		(CLK_DPU_BASE + 3)
#define GATE_AUD_QCH_BCLK2		(CLK_DPU_BASE + 4)
#define GATE_AUD_QCH_CCLK_ASB		(CLK_DPU_BASE + 5)
#define GATE_AUD_QCH_CNT		(CLK_DPU_BASE + 6)
#define GATE_DMYDFTMUX_DPU_QCH		(CLK_DPU_BASE + 7)
#define GATE_DMYDMIC_QCH		(CLK_DPU_BASE + 8)
#define GATE_DPU_QCH_S_DPP		(CLK_DPU_BASE + 9)
#define GATE_DPU_QCH_S_DMA		(CLK_DPU_BASE + 10)
#define GATE_DPU_QCH_S_DECON		(CLK_DPU_BASE + 11)
#define GATE_DPU_CMU_DPU_QCH		(CLK_DPU_BASE + 12)
#define GATE_D_TZPC_DPU_QCH		(CLK_DPU_BASE + 13)
#define GATE_GPIO_DPU_QCH		(CLK_DPU_BASE + 14)
#define GATE_LH_AXI_SI_D_DPU_QCH		(CLK_DPU_BASE + 15)
#define GATE_PPMU_AUD_QCH		(CLK_DPU_BASE + 16)
#define GATE_PPMU_DPU_QCH		(CLK_DPU_BASE + 17)
#define GATE_QE_AUD_QCH		(CLK_DPU_BASE + 18)
#define GATE_QE_DPU_QCH		(CLK_DPU_BASE + 19)
#define GATE_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH		(CLK_DPU_BASE + 20)
#define GATE_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH		(CLK_DPU_BASE + 21)
#define GATE_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH		(CLK_DPU_BASE + 22)
#define GATE_SLH_AXI_MI_P_DPU_QCH		(CLK_DPU_BASE + 23)
#define GATE_SYSMMU_AUD_QCH		(CLK_DPU_BASE + 24)
#define GATE_SYSMMU_DPU_QCH		(CLK_DPU_BASE + 25)
#define GATE_SYSREG_DPU_QCH		(CLK_DPU_BASE + 26)
#define GATE_WDT_AUD_QCH		(CLK_DPU_BASE + 27)
#define UMUX_CLKCMU_DPU_AUD		(CLK_DPU_BASE + 28)
#define PLL_OUT_AUD		(CLK_DPU_BASE + 29)
#define DOUT_AUD_AUDIF		(CLK_DPU_BASE + 30)
#define DOUT_AUD_ACLK		(CLK_DPU_BASE + 31)
#define DOUT_AUD_UAIF0		(CLK_DPU_BASE + 32)
#define DOUT_AUD_UAIF1		(CLK_DPU_BASE + 33)
#define DOUT_AUD_UAIF2		(CLK_DPU_BASE + 34)

#define DOUT_CLK_DPU_AUD_DMIC	(CLK_DPU_BASE + 35)
#define DOUT_CLK_DPU_AUD_MCLK	(CLK_DPU_BASE + 36)
#define DOUT_CLK_DPU_AUD_CNT	(CLK_DPU_BASE + 37)
#define UMUX_CLKCMU_DPU_BUS	(CLK_DPU_BASE + 38)

	/*-----  CLK_FSYS  -----*/
#define CLK_FSYS_BASE		(410)
#define GATE_D_TZPC_FSYS_QCH		(CLK_FSYS_BASE + 0)
#define GATE_FSYS_CMU_FSYS_QCH		(CLK_FSYS_BASE + 1)
#define GATE_GPIO_FSYS_QCH		(CLK_FSYS_BASE + 2)
#define GATE_MMC_CARD_QCH		(CLK_FSYS_BASE + 3)
#define GATE_MMC_EMBD_QCH		(CLK_FSYS_BASE + 4)
#define GATE_PPMU_FSYS_QCH		(CLK_FSYS_BASE + 5)
#define GATE_SLH_AXI_MI_P_FSYS_QCH		(CLK_FSYS_BASE + 6)
#define GATE_SLH_AXI_SI_D_FSYS_QCH		(CLK_FSYS_BASE + 7)
#define GATE_SYSREG_FSYS_QCH		(CLK_FSYS_BASE + 8)
#define GATE_USB20DRD_TOP_QCH_LINK		(CLK_FSYS_BASE + 9)
#define GATE_USB20DRD_TOP_QCH_20CTRL		(CLK_FSYS_BASE + 10)
#define GATE_DMYUSB20DRD_TOP_QCH_REFCLK		(CLK_FSYS_BASE + 11)
#define UMUX_CLKCMU_FSYS_MMC_CARD		(CLK_FSYS_BASE + 12)
#define UMUX_CLKCMU_FSYS_MMC_EMBD		(CLK_FSYS_BASE + 13)
#define UMUX_CLKCMU_FSYS_USB20DRD		(CLK_FSYS_BASE + 14)
#define FSYS_BUS		(CLK_FSYS_BASE + 15)
#define FSYS_MMC_EMBD		(CLK_FSYS_BASE + 16)
#define FSYS_USB20DRD		(CLK_FSYS_BASE + 17)
#define FSYS_MMC_CARD		(CLK_FSYS_BASE + 18)

	/*-----  CLK_G3D  -----*/
#define CLK_G3D_BASE		(430)
#define GATE_D_TZPC_G3D_QCH		(CLK_G3D_BASE + 0)
#define GATE_G3D_QCH		(CLK_G3D_BASE + 1)
#define GATE_G3D_CMU_G3D_QCH		(CLK_G3D_BASE + 2)
#define GATE_LH_AXI_MI_IP_G3D_QCH		(CLK_G3D_BASE + 3)
#define GATE_LH_AXI_SI_D_G3D_QCH		(CLK_G3D_BASE + 4)
#define GATE_LH_AXI_SI_IP_G3D_QCH		(CLK_G3D_BASE + 5)
#define GATE_PPMU_G3D_QCH		(CLK_G3D_BASE + 6)
#define GATE_SLH_AXI_MI_P_G3D_QCH		(CLK_G3D_BASE + 7)
#define GATE_SYSREG_G3D_QCH		(CLK_G3D_BASE + 8)

	/*-----  CLK_MFC  -----*/
#define CLK_MFC_BASE		(450)
#define GATE_BL_QCH		(CLK_MFC_BASE + 0)
#define GATE_D_TZPC_MFC_QCH		(CLK_MFC_BASE + 1)
#define GATE_MFC_QCH		(CLK_MFC_BASE + 2)
#define GATE_MFC_CMU_MFC_QCH		(CLK_MFC_BASE + 3)
#define GATE_PPMU_MFC_QCH		(CLK_MFC_BASE + 4)
#define GATE_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH		(CLK_MFC_BASE + 5)
#define GATE_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH		(CLK_MFC_BASE + 6)
#define GATE_SLH_AXI_MI_P_MFC_QCH		(CLK_MFC_BASE + 7)
#define GATE_SLH_AXI_SI_D_MFC_QCH		(CLK_MFC_BASE + 8)
#define GATE_SYSMMU_MFC_QCH		(CLK_MFC_BASE + 9)
#define GATE_SYSREG_MFC_QCH		(CLK_MFC_BASE + 10)
#define UMUX_CLKCMU_MFC_BUSD		(CLK_MFC_BASE + 0)

	/*-----  CLK_MIF  -----*/
#define CLK_MIF_BASE		(470)
#define GATE_DMYCMU_MIF_CMUREF_QCH		(CLK_MIF_BASE + 0)
#define GATE_DMC_QCH		(CLK_MIF_BASE + 1)
#define GATE_D_TZPC_MIF_QCH		(CLK_MIF_BASE + 2)
#define GATE_LH_AXI_MI_D0_MIF_QCH		(CLK_MIF_BASE + 3)
#define GATE_LH_AXI_MI_D1_MIF_QCH		(CLK_MIF_BASE + 4)
#define GATE_LH_AXI_MI_D2_MIF_QCH		(CLK_MIF_BASE + 5)
#define GATE_LH_AXI_MI_D3_MIF_QCH		(CLK_MIF_BASE + 6)
#define GATE_MIF_CMU_MIF_QCH		(CLK_MIF_BASE + 7)
#define GATE_SLH_AXI_MI_P_MIF_QCH		(CLK_MIF_BASE + 8)
#define GATE_SYSREG_MIF_QCH		(CLK_MIF_BASE + 9)

	/*-----  CLK_MODEM  -----*/
#define CLK_MODEM_BASE		(490)
#define GATE_MODEM_CMU_MODEM_QCH		(CLK_MODEM_BASE + 0)

	/*-----  CLK_PERI  -----*/
#define CLK_PERI_BASE		(500)
#define GATE_BUSIF_TMU_QCH		(CLK_PERI_BASE + 0)
#define GATE_DMYDFTMUX_PERI_QCH		(CLK_PERI_BASE + 1)
#define GATE_D_TZPC_PERI_QCH		(CLK_PERI_BASE + 2)
#define GATE_GPIO_PERI_QCH		(CLK_PERI_BASE + 3)
#define GATE_I2C_0_QCH		(CLK_PERI_BASE + 4)
#define GATE_I2C_1_QCH		(CLK_PERI_BASE + 5)
#define GATE_I2C_2_QCH		(CLK_PERI_BASE + 6)
#define GATE_I2C_3_QCH		(CLK_PERI_BASE + 7)
#define GATE_MCT		(CLK_PERI_BASE + 8)
#define GATE_OTP_CON_TOP_QCH		(CLK_PERI_BASE + 9)
#define GATE_PERI_CMU_PERI_QCH		(CLK_PERI_BASE + 10)
#define GATE_PWM_MOTOR		(CLK_PERI_BASE + 11)
#define GATE_SLH_AXI_MI_P_PERI_QCH		(CLK_PERI_BASE + 12)
#define GATE_SYSREG_PERI_QCH		(CLK_PERI_BASE + 13)
#define GATE_USI00_I2C		(CLK_PERI_BASE + 14)
#define GATE_USI00_USI		(CLK_PERI_BASE + 15)
#define GATE_USI_SPI		(CLK_PERI_BASE + 16)
#define GATE_USI_UART		(CLK_PERI_BASE + 17)
#define GATE_WDT_CLUSTER0		(CLK_PERI_BASE + 18)
#define GATE_WDT_CLUSTER1		(CLK_PERI_BASE + 19)
#define UMUX_CLKCMU_PERI_BUS		(CLK_PERI_BASE + 20)
#define UMUX_CLKCMU_PERI_IP		(CLK_PERI_BASE + 21)
#define PERI_BUS		(CLK_PERI_BASE + 22)
#define PERI_UART		(CLK_PERI_BASE + 23)
#define PERI_I2C_0		(CLK_PERI_BASE + 24)
#define PERI_I2C_1		(CLK_PERI_BASE + 25)
#define PERI_I2C_2		(CLK_PERI_BASE + 26)
#define PERI_I2C_3		(CLK_PERI_BASE + 27)
#define PERI_SPI		(CLK_PERI_BASE + 28)
#define PERI_USI00_I2C		(CLK_PERI_BASE + 29)
#define PERI_USI00_USI		(CLK_PERI_BASE + 30)

	/*-----  CLK_S2D  -----*/
#define CLK_S2D_BASE		(540)
#define GATE_DMYBIS_S2D_QCH		(CLK_S2D_BASE + 0)
#define GATE_S2D_CMU_S2D_QCH		(CLK_S2D_BASE + 1)
#define GATE_SLH_AXI_MI_G_SCAN2DRAM_QCH		(CLK_S2D_BASE + 2)

	/*-----  CLK_VTS  -----*/
#define CLK_VTS_BASE		(550)
#define GATE_BAAW_C_VTS_QCH		(CLK_VTS_BASE + 0)
#define GATE_BAAW_D_VTS_QCH		(CLK_VTS_BASE + 1)
#define GATE_VTS_CPU		(CLK_VTS_BASE + 2)
#define GATE_DMIC_AHB0_QCH		(CLK_VTS_BASE + 3)
#define GATE_DMIC_AHB1_QCH		(CLK_VTS_BASE + 4)
#define GATE_DMIC_IF_QCH_PCLK		(CLK_VTS_BASE + 5)
#define GATE_DMYDMIC_IF_QCH_DMIC_CLK		(CLK_VTS_BASE + 6)
#define GATE_D_TZPC_VTS_QCH		(CLK_VTS_BASE + 7)
#define GATE_GPIO_VTS_QCH		(CLK_VTS_BASE + 8)
#define GATE_HWACG_SYS_DMIC0_QCH		(CLK_VTS_BASE + 9)
#define GATE_HWACG_SYS_DMIC1_QCH		(CLK_VTS_BASE + 10)
#define GATE_MAILBOX_AP_VTS_QCH		(CLK_VTS_BASE + 11)
#define GATE_MAILBOX_AUD_VTS_QCH		(CLK_VTS_BASE + 12)
#define GATE_PPMU_VTS_QCH		(CLK_VTS_BASE + 13)
#define GATE_SLH_AXI_MI_LP_VTS_QCH		(CLK_VTS_BASE + 14)
#define GATE_SLH_AXI_MI_P_VTS_QCH		(CLK_VTS_BASE + 15)
#define GATE_SLH_AXI_SI_C_VTS_QCH		(CLK_VTS_BASE + 16)
#define GATE_SLH_AXI_SI_D_VTS_QCH		(CLK_VTS_BASE + 17)
#define GATE_SWEEPER_C_VTS_QCH		(CLK_VTS_BASE + 18)
#define GATE_SWEEPER_D_VTS_QCH		(CLK_VTS_BASE + 19)
#define GATE_SYSREG_VTS_QCH		(CLK_VTS_BASE + 20)
#define GATE_TIMER_VTS_QCH		(CLK_VTS_BASE + 21)
#define GATE_VTS_CMU_VTS_QCH		(CLK_VTS_BASE + 22)
#define GATE_WDT_VTS_QCH		(CLK_VTS_BASE + 23)
#define GATE_DMYU_DMIC_CLK_MUX_QCH		(CLK_VTS_BASE + 24)
#define UMUX_CLKCMU_VTS_BUS		(CLK_VTS_BASE + 25)
#define DOUT_DIV_CLK_VTS_DMIC		(CLK_VTS_BASE + 26)
#define DOUT_DIV_CLK_VTS_DMIC_IF		(CLK_VTS_BASE + 27)
#define DOUT_DIV_CLK_VTS_DMIC_IF_DIV2		(CLK_VTS_BASE + 28)
#define DOUT_DIV_CLK_VTS_BUS		(CLK_VTS_BASE + 29)

	/*-----  CLK_OUT  -----*/
#define CLK_CLKOUT_BASE				(600)
#define	OSC_NFC		(CLK_CLKOUT_BASE + 0)
#define	OSC_AUD		(CLK_CLKOUT_BASE + 1)

/* must be greater than maximal clock id */
#define CLK_NR_CLKS				(700 + 1)

//@@@
#define ACPM_DVFS_MIF				(0x0B040000)
#define ACPM_DVFS_INT				(0x0B040001)
#define ACPM_DVFS_CPUCL0			(0x0B040002)
#define ACPM_DVFS_G3D				(0x0B040003)
#define ACPM_DVFS_AUD				(0x0B040004)
#define ACPM_DVFS_DISP				(0x0B040005)
#define ACPM_DVFS_CP				(0x0B040006)
#define ACPM_DVFS_GNSS				(0x0B040007)

#endif	/* _DT_BINDINGS_CLOCK_EXYNOS_9110_H */
