v 20150930 2
C 40200 50400 1 0 0 in-1.sym
{
T 40200 50700 5 10 0 0 0 0 1
device=INPUT
T 40200 50700 5 10 1 1 0 0 1
refdes=mcasp0_aclkx
}
C 40200 49900 1 0 0 in-1.sym
{
T 40200 50200 5 10 0 0 0 0 1
device=INPUT
T 40200 50200 5 10 1 1 0 0 1
refdes=mcasp0_fsx
}
C 40200 49400 1 0 0 in-1.sym
{
T 40200 49700 5 10 0 0 0 0 1
device=INPUT
T 40200 49700 5 10 1 1 0 0 1
refdes=mcasp0_axr0
}
C 42600 50400 1 0 0 out-1.sym
{
T 42600 50700 5 10 0 0 0 0 1
device=OUTPUT
T 42600 50700 5 10 1 1 0 0 1
refdes=pcm5102f_bck
}
C 42600 49900 1 0 0 out-1.sym
{
T 42600 50200 5 10 0 0 0 0 1
device=OUTPUT
T 42600 50200 5 10 1 1 0 0 1
refdes=pcm5102f_lrck
}
C 42600 49400 1 0 0 out-1.sym
{
T 42600 49700 5 10 0 0 0 0 1
device=OUTPUT
T 42600 49700 5 10 1 1 0 0 1
refdes=pcm5102f_din
}
C 40200 48900 1 0 0 in-1.sym
{
T 40200 49200 5 10 0 0 0 0 1
device=INPUT
T 40200 49200 5 10 1 1 0 0 1
refdes=mcasp0_axr1
}
N 40800 50500 42600 50500 4
N 40800 50000 42600 50000 4
N 40800 49500 42600 49500 4
C 42600 48900 1 0 0 out-1.sym
{
T 42600 49200 5 10 0 0 0 0 1
device=OUTPUT
T 42600 49200 5 10 1 1 0 0 1
refdes=pcm5102r_bck
}
C 42600 48400 1 0 0 out-1.sym
{
T 42600 48700 5 10 0 0 0 0 1
device=OUTPUT
T 42600 48700 5 10 1 1 0 0 1
refdes=pcm5102r_lrck
}
C 42600 47900 1 0 0 out-1.sym
{
T 42600 48200 5 10 0 0 0 0 1
device=OUTPUT
T 42600 48200 5 10 1 1 0 0 1
refdes=pcm5102r_din
}
N 41600 50500 41600 49000 4
N 41600 49000 42600 49000 4
N 41900 50000 41900 48500 4
N 41900 48500 42600 48500 4
N 40800 49000 41500 49000 4
N 41500 49000 41500 48000 4
N 41500 48000 42600 48000 4
