WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500132 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000132 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250133 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250133 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14291537 heartbeat IPC: 1.076 cumulative IPC: 0.6218 (Simulation time: 00 hr 01 min 30 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_14.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 30055176 heartbeat IPC: 0.6344 cumulative IPC: 0.6301 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 45872427 heartbeat IPC: 0.6322 cumulative IPC: 0.631 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 61739612 heartbeat IPC: 0.6302 cumulative IPC: 0.6308 (Simulation time: 00 hr 04 min 41 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_14.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 77501002 heartbeat IPC: 0.6345 cumulative IPC: 0.6316 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 93270262 heartbeat IPC: 0.6341 cumulative IPC: 0.632 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 109140436 heartbeat IPC: 0.6301 cumulative IPC: 0.6317 (Simulation time: 00 hr 07 min 52 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_14.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 124922127 heartbeat IPC: 0.6336 cumulative IPC: 0.632 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 140719567 heartbeat IPC: 0.633 cumulative IPC: 0.6321 (Simulation time: 00 hr 09 min 59 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 156557805 heartbeat IPC: 0.6314 cumulative IPC: 0.632 (Simulation time: 00 hr 11 min 03 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 158192823 cumulative IPC: 0.6321 (Simulation time: 00 hr 11 min 35 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 158192823 cumulative IPC: 0.6321 (Simulation time: 00 hr 11 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_14.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6321 instructions: 100000001 cycles: 158192823
CPU 0 Branch Prediction Accuracy: 71.78% MPKI: 50.65 Average ROB Occupancy at Mispredict: 3.635
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.636
BRANCH_INDIRECT: 35
BRANCH_CONDITIONAL: 9.67
BRANCH_DIRECT_CALL: 1.82
BRANCH_INDIRECT_CALL: 2.18
BRANCH_RETURN: 1.35

L1D TOTAL        ACCESS:   33764769 HIT:   29712042 MISS:    4052727
L1D LOAD         ACCESS:   20480492 HIT:   18016956 MISS:    2463536
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13270287 HIT:   11695071 MISS:    1575216
L1D TRANSLATION  ACCESS:      13990 HIT:         15 MISS:      13975
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 7.324 cycles
L1I TOTAL        ACCESS:   12662590 HIT:    4989466 MISS:    7673124
L1I LOAD         ACCESS:   12662590 HIT:    4989466 MISS:    7673124
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.47 cycles
L2C TOTAL        ACCESS:    9820348 HIT:    9354601 MISS:     465747
L2C LOAD         ACCESS:    8189084 HIT:    7760195 MISS:     428889
L2C RFO          ACCESS:     565555 HIT:     546553 MISS:      19002
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1051734 HIT:    1039586 MISS:      12148
L2C TRANSLATION  ACCESS:      13975 HIT:       8267 MISS:       5708
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 20.33 cycles
LLC TOTAL        ACCESS:     485081 HIT:     482817 MISS:       2264
LLC LOAD         ACCESS:     428889 HIT:     427133 MISS:       1756
LLC RFO          ACCESS:      19002 HIT:      18678 MISS:        324
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      31482 HIT:      31477 MISS:          5
LLC TRANSLATION  ACCESS:       5708 HIT:       5529 MISS:        179
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 173.3 cycles
cpu0_DTLB TOTAL        ACCESS:   26873170 HIT:   25699311 MISS:    1173859
cpu0_DTLB LOAD         ACCESS:   26873170 HIT:   25699311 MISS:    1173859
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.525 cycles
cpu0_ITLB TOTAL        ACCESS:   11239030 HIT:    9069490 MISS:    2169540
cpu0_ITLB LOAD         ACCESS:   11239030 HIT:    9069490 MISS:    2169540
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.013 cycles
cpu0_STLB TOTAL        ACCESS:    2017407 HIT:    2003722 MISS:      13685
cpu0_STLB LOAD         ACCESS:    2017407 HIT:    2003722 MISS:      13685
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 29.02 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        926
  ROW_BUFFER_MISS:       1333
 AVG DBUS CONGESTED CYCLE: 3.925
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          4
