#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55dc9aa49980 .scope module, "rc_adder_tb" "rc_adder_tb" 2 3;
 .timescale 0 0;
P_0x55dc9aa806a0 .param/l "SIZE" 0 2 4, +C4<00000000000000000000000000010000>;
v0x55dc9aaa8440_0 .var "add1", 15 0;
v0x55dc9aaa8520_0 .var "add2", 15 0;
v0x55dc9aaa85f0_0 .var "c_in", 0 0;
v0x55dc9aaa86f0_0 .net "c_out", 0 0, L_0x55dc9aab2e60;  1 drivers
v0x55dc9aaa87c0_0 .net "result", 15 0, L_0x55dc9aab2d50;  1 drivers
S_0x55dc9aa735b0 .scope module, "rc_adder_instance" "rc_adder" 2 11, 3 1 0, S_0x55dc9aa49980;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "input1";
    .port_info 1 /INPUT 16 "input2";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x55dc9aa787e0 .param/l "SIZE" 0 3 2, +C4<00000000000000000000000000010000>;
L_0x55dc9aab2c40 .functor BUFZ 1, v0x55dc9aaa85f0_0, C4<0>, C4<0>, C4<0>;
L_0x55dc9aab2d50 .functor BUFZ 16, L_0x55dc9aab1ed0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55dc9aaa7ce0_0 .net *"_ivl_117", 0 0, L_0x55dc9aab2c40;  1 drivers
v0x55dc9aaa7de0_0 .net "c_in", 0 0, v0x55dc9aaa85f0_0;  1 drivers
v0x55dc9aaa7ea0_0 .net "c_out", 0 0, L_0x55dc9aab2e60;  alias, 1 drivers
v0x55dc9aaa7f40_0 .net "input1", 15 0, v0x55dc9aaa8440_0;  1 drivers
v0x55dc9aaa8020_0 .net "input2", 15 0, v0x55dc9aaa8520_0;  1 drivers
v0x55dc9aaa8100_0 .net "result", 15 0, L_0x55dc9aab2d50;  alias, 1 drivers
v0x55dc9aaa81e0_0 .net "w_carry", 16 0, L_0x55dc9aab2460;  1 drivers
v0x55dc9aaa82c0_0 .net "w_sum", 15 0, L_0x55dc9aab1ed0;  1 drivers
L_0x55dc9aaa8ee0 .part v0x55dc9aaa8440_0, 0, 1;
L_0x55dc9aaa9010 .part v0x55dc9aaa8520_0, 0, 1;
L_0x55dc9aaa9140 .part L_0x55dc9aab2460, 0, 1;
L_0x55dc9aaa9720 .part v0x55dc9aaa8440_0, 1, 1;
L_0x55dc9aaa9880 .part v0x55dc9aaa8520_0, 1, 1;
L_0x55dc9aaa99b0 .part L_0x55dc9aab2460, 1, 1;
L_0x55dc9aaa9f80 .part v0x55dc9aaa8440_0, 2, 1;
L_0x55dc9aaaa140 .part v0x55dc9aaa8520_0, 2, 1;
L_0x55dc9aaaa350 .part L_0x55dc9aab2460, 2, 1;
L_0x55dc9aaaa7f0 .part v0x55dc9aaa8440_0, 3, 1;
L_0x55dc9aaaa980 .part v0x55dc9aaa8520_0, 3, 1;
L_0x55dc9aaaaab0 .part L_0x55dc9aab2460, 3, 1;
L_0x55dc9aaab080 .part v0x55dc9aaa8440_0, 4, 1;
L_0x55dc9aaab1b0 .part v0x55dc9aaa8520_0, 4, 1;
L_0x55dc9aaab360 .part L_0x55dc9aab2460, 4, 1;
L_0x55dc9aaab860 .part v0x55dc9aaa8440_0, 5, 1;
L_0x55dc9aaaba20 .part v0x55dc9aaa8520_0, 5, 1;
L_0x55dc9aaabb50 .part L_0x55dc9aab2460, 5, 1;
L_0x55dc9aaac160 .part v0x55dc9aaa8440_0, 6, 1;
L_0x55dc9aaac200 .part v0x55dc9aaa8520_0, 6, 1;
L_0x55dc9aaabbf0 .part L_0x55dc9aab2460, 6, 1;
L_0x55dc9aaac820 .part v0x55dc9aaa8440_0, 7, 1;
L_0x55dc9aaac980 .part v0x55dc9aaa8520_0, 7, 1;
L_0x55dc9aaacab0 .part L_0x55dc9aab2460, 7, 1;
L_0x55dc9aaad200 .part v0x55dc9aaa8440_0, 8, 1;
L_0x55dc9aaad2a0 .part v0x55dc9aaa8520_0, 8, 1;
L_0x55dc9aaad4b0 .part L_0x55dc9aab2460, 8, 1;
L_0x55dc9aaada20 .part v0x55dc9aaa8440_0, 9, 1;
L_0x55dc9aaadc40 .part v0x55dc9aaa8520_0, 9, 1;
L_0x55dc9aaadd70 .part L_0x55dc9aab2460, 9, 1;
L_0x55dc9aaae3e0 .part v0x55dc9aaa8440_0, 10, 1;
L_0x55dc9aaae510 .part v0x55dc9aaa8520_0, 10, 1;
L_0x55dc9aaae750 .part L_0x55dc9aab2460, 10, 1;
L_0x55dc9aaaecc0 .part v0x55dc9aaa8440_0, 11, 1;
L_0x55dc9aaaef10 .part v0x55dc9aaa8520_0, 11, 1;
L_0x55dc9aaaf040 .part L_0x55dc9aab2460, 11, 1;
L_0x55dc9aaaf590 .part v0x55dc9aaa8440_0, 12, 1;
L_0x55dc9aaaf6c0 .part v0x55dc9aaa8520_0, 12, 1;
L_0x55dc9aaaf930 .part L_0x55dc9aab2460, 12, 1;
L_0x55dc9aaafed0 .part v0x55dc9aaa8440_0, 13, 1;
L_0x55dc9aab0150 .part v0x55dc9aaa8520_0, 13, 1;
L_0x55dc9aab0280 .part L_0x55dc9aab2460, 13, 1;
L_0x55dc9aab0950 .part v0x55dc9aaa8440_0, 14, 1;
L_0x55dc9aab0c90 .part v0x55dc9aaa8520_0, 14, 1;
L_0x55dc9aab1140 .part L_0x55dc9aab2460, 14, 1;
L_0x55dc9aab16b0 .part v0x55dc9aaa8440_0, 15, 1;
L_0x55dc9aab1960 .part v0x55dc9aaa8520_0, 15, 1;
L_0x55dc9aab1a90 .part L_0x55dc9aab2460, 15, 1;
LS_0x55dc9aab1ed0_0_0 .concat8 [ 1 1 1 1], L_0x55dc9aaa89b0, L_0x55dc9aaa9250, L_0x55dc9aaa9b00, L_0x55dc9aaaa460;
LS_0x55dc9aab1ed0_0_4 .concat8 [ 1 1 1 1], L_0x55dc9aaaacc0, L_0x55dc9aaab400, L_0x55dc9aaabd00, L_0x55dc9aaac3c0;
LS_0x55dc9aab1ed0_0_8 .concat8 [ 1 1 1 1], L_0x55dc9aaacda0, L_0x55dc9aaad5c0, L_0x55dc9aaadf80, L_0x55dc9aaae860;
LS_0x55dc9aab1ed0_0_12 .concat8 [ 1 1 1 1], L_0x55dc9aaaee60, L_0x55dc9aaafa40, L_0x55dc9aab04f0, L_0x55dc9aab1250;
L_0x55dc9aab1ed0 .concat8 [ 4 4 4 4], LS_0x55dc9aab1ed0_0_0, LS_0x55dc9aab1ed0_0_4, LS_0x55dc9aab1ed0_0_8, LS_0x55dc9aab1ed0_0_12;
LS_0x55dc9aab2460_0_0 .concat8 [ 1 1 1 1], L_0x55dc9aab2c40, L_0x55dc9aaa8d90, L_0x55dc9aaa95d0, L_0x55dc9aaa9e30;
LS_0x55dc9aab2460_0_4 .concat8 [ 1 1 1 1], L_0x55dc9aaaa6a0, L_0x55dc9aaaaf30, L_0x55dc9aaab710, L_0x55dc9aaac010;
LS_0x55dc9aab2460_0_8 .concat8 [ 1 1 1 1], L_0x55dc9aaac6d0, L_0x55dc9aaad0b0, L_0x55dc9aaad8d0, L_0x55dc9aaae290;
LS_0x55dc9aab2460_0_12 .concat8 [ 1 1 1 1], L_0x55dc9aaaeb70, L_0x55dc9aaaf480, L_0x55dc9aaafd80, L_0x55dc9aab0800;
LS_0x55dc9aab2460_0_16 .concat8 [ 1 0 0 0], L_0x55dc9aab1560;
LS_0x55dc9aab2460_1_0 .concat8 [ 4 4 4 4], LS_0x55dc9aab2460_0_0, LS_0x55dc9aab2460_0_4, LS_0x55dc9aab2460_0_8, LS_0x55dc9aab2460_0_12;
LS_0x55dc9aab2460_1_4 .concat8 [ 1 0 0 0], LS_0x55dc9aab2460_0_16;
L_0x55dc9aab2460 .concat8 [ 16 1 0 0], LS_0x55dc9aab2460_1_0, LS_0x55dc9aab2460_1_4;
L_0x55dc9aab2e60 .part L_0x55dc9aab2460, 16, 1;
S_0x55dc9aa75ff0 .scope generate, "genblk1[0]" "genblk1[0]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aa70920 .param/l "i" 0 3 17, +C4<00>;
S_0x55dc9aa78a30 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aa75ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaa88b0 .functor XOR 1, L_0x55dc9aaa8ee0, L_0x55dc9aaa9010, C4<0>, C4<0>;
L_0x55dc9aaa89b0 .functor XOR 1, L_0x55dc9aaa88b0, L_0x55dc9aaa9140, C4<0>, C4<0>;
L_0x55dc9aaa8aa0 .functor XOR 1, L_0x55dc9aaa8ee0, L_0x55dc9aaa9010, C4<0>, C4<0>;
L_0x55dc9aaa8be0 .functor AND 1, L_0x55dc9aaa8aa0, L_0x55dc9aaa9140, C4<1>, C4<1>;
L_0x55dc9aaa8d20 .functor AND 1, L_0x55dc9aaa8ee0, L_0x55dc9aaa9010, C4<1>, C4<1>;
L_0x55dc9aaa8d90 .functor OR 1, L_0x55dc9aaa8be0, L_0x55dc9aaa8d20, C4<0>, C4<0>;
v0x55dc9aa6ee70_0 .net *"_ivl_0", 0 0, L_0x55dc9aaa88b0;  1 drivers
v0x55dc9aa6c0d0_0 .net *"_ivl_4", 0 0, L_0x55dc9aaa8aa0;  1 drivers
v0x55dc9aa69690_0 .net *"_ivl_6", 0 0, L_0x55dc9aaa8be0;  1 drivers
v0x55dc9aa66c50_0 .net *"_ivl_8", 0 0, L_0x55dc9aaa8d20;  1 drivers
v0x55dc9aa64210_0 .net "a", 0 0, L_0x55dc9aaa8ee0;  1 drivers
v0x55dc9aa617d0_0 .net "b", 0 0, L_0x55dc9aaa9010;  1 drivers
v0x55dc9aa5ed60_0 .net "c_in", 0 0, L_0x55dc9aaa9140;  1 drivers
v0x55dc9aa9b370_0 .net "c_out", 0 0, L_0x55dc9aaa8d90;  1 drivers
v0x55dc9aa9b430_0 .net "out", 0 0, L_0x55dc9aaa89b0;  1 drivers
S_0x55dc9aa7b470 .scope generate, "genblk1[1]" "genblk1[1]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aa9b5d0 .param/l "i" 0 3 17, +C4<01>;
S_0x55dc9aa7deb0 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aa7b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaa91e0 .functor XOR 1, L_0x55dc9aaa9720, L_0x55dc9aaa9880, C4<0>, C4<0>;
L_0x55dc9aaa9250 .functor XOR 1, L_0x55dc9aaa91e0, L_0x55dc9aaa99b0, C4<0>, C4<0>;
L_0x55dc9aaa9310 .functor XOR 1, L_0x55dc9aaa9720, L_0x55dc9aaa9880, C4<0>, C4<0>;
L_0x55dc9aaa9420 .functor AND 1, L_0x55dc9aaa9310, L_0x55dc9aaa99b0, C4<1>, C4<1>;
L_0x55dc9aaa9560 .functor AND 1, L_0x55dc9aaa9720, L_0x55dc9aaa9880, C4<1>, C4<1>;
L_0x55dc9aaa95d0 .functor OR 1, L_0x55dc9aaa9420, L_0x55dc9aaa9560, C4<0>, C4<0>;
v0x55dc9aa9b6e0_0 .net *"_ivl_0", 0 0, L_0x55dc9aaa91e0;  1 drivers
v0x55dc9aa9b7e0_0 .net *"_ivl_4", 0 0, L_0x55dc9aaa9310;  1 drivers
v0x55dc9aa9b8c0_0 .net *"_ivl_6", 0 0, L_0x55dc9aaa9420;  1 drivers
v0x55dc9aa9b9b0_0 .net *"_ivl_8", 0 0, L_0x55dc9aaa9560;  1 drivers
v0x55dc9aa9ba90_0 .net "a", 0 0, L_0x55dc9aaa9720;  1 drivers
v0x55dc9aa9bba0_0 .net "b", 0 0, L_0x55dc9aaa9880;  1 drivers
v0x55dc9aa9bc60_0 .net "c_in", 0 0, L_0x55dc9aaa99b0;  1 drivers
v0x55dc9aa9bd20_0 .net "c_out", 0 0, L_0x55dc9aaa95d0;  1 drivers
v0x55dc9aa9bde0_0 .net "out", 0 0, L_0x55dc9aaa9250;  1 drivers
S_0x55dc9aa808f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aa9bff0 .param/l "i" 0 3 17, +C4<010>;
S_0x55dc9aa83330 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aa808f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaa9a90 .functor XOR 1, L_0x55dc9aaa9f80, L_0x55dc9aaaa140, C4<0>, C4<0>;
L_0x55dc9aaa9b00 .functor XOR 1, L_0x55dc9aaa9a90, L_0x55dc9aaaa350, C4<0>, C4<0>;
L_0x55dc9aaa9b70 .functor XOR 1, L_0x55dc9aaa9f80, L_0x55dc9aaaa140, C4<0>, C4<0>;
L_0x55dc9aaa9c80 .functor AND 1, L_0x55dc9aaa9b70, L_0x55dc9aaaa350, C4<1>, C4<1>;
L_0x55dc9aaa9dc0 .functor AND 1, L_0x55dc9aaa9f80, L_0x55dc9aaaa140, C4<1>, C4<1>;
L_0x55dc9aaa9e30 .functor OR 1, L_0x55dc9aaa9c80, L_0x55dc9aaa9dc0, C4<0>, C4<0>;
v0x55dc9aa9c130_0 .net *"_ivl_0", 0 0, L_0x55dc9aaa9a90;  1 drivers
v0x55dc9aa9c230_0 .net *"_ivl_4", 0 0, L_0x55dc9aaa9b70;  1 drivers
v0x55dc9aa9c310_0 .net *"_ivl_6", 0 0, L_0x55dc9aaa9c80;  1 drivers
v0x55dc9aa9c400_0 .net *"_ivl_8", 0 0, L_0x55dc9aaa9dc0;  1 drivers
v0x55dc9aa9c4e0_0 .net "a", 0 0, L_0x55dc9aaa9f80;  1 drivers
v0x55dc9aa9c5f0_0 .net "b", 0 0, L_0x55dc9aaaa140;  1 drivers
v0x55dc9aa9c6b0_0 .net "c_in", 0 0, L_0x55dc9aaaa350;  1 drivers
v0x55dc9aa9c770_0 .net "c_out", 0 0, L_0x55dc9aaa9e30;  1 drivers
v0x55dc9aa9c830_0 .net "out", 0 0, L_0x55dc9aaa9b00;  1 drivers
S_0x55dc9aa9ca20 .scope generate, "genblk1[3]" "genblk1[3]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aa9cbd0 .param/l "i" 0 3 17, +C4<011>;
S_0x55dc9aa9ccb0 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aa9ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaaa3f0 .functor XOR 1, L_0x55dc9aaaa7f0, L_0x55dc9aaaa980, C4<0>, C4<0>;
L_0x55dc9aaaa460 .functor XOR 1, L_0x55dc9aaaa3f0, L_0x55dc9aaaaab0, C4<0>, C4<0>;
L_0x55dc9aaaa4d0 .functor XOR 1, L_0x55dc9aaaa7f0, L_0x55dc9aaaa980, C4<0>, C4<0>;
L_0x55dc9aaaa540 .functor AND 1, L_0x55dc9aaaa4d0, L_0x55dc9aaaaab0, C4<1>, C4<1>;
L_0x55dc9aaaa630 .functor AND 1, L_0x55dc9aaaa7f0, L_0x55dc9aaaa980, C4<1>, C4<1>;
L_0x55dc9aaaa6a0 .functor OR 1, L_0x55dc9aaaa540, L_0x55dc9aaaa630, C4<0>, C4<0>;
v0x55dc9aa9ce90_0 .net *"_ivl_0", 0 0, L_0x55dc9aaaa3f0;  1 drivers
v0x55dc9aa9cf90_0 .net *"_ivl_4", 0 0, L_0x55dc9aaaa4d0;  1 drivers
v0x55dc9aa9d070_0 .net *"_ivl_6", 0 0, L_0x55dc9aaaa540;  1 drivers
v0x55dc9aa9d160_0 .net *"_ivl_8", 0 0, L_0x55dc9aaaa630;  1 drivers
v0x55dc9aa9d240_0 .net "a", 0 0, L_0x55dc9aaaa7f0;  1 drivers
v0x55dc9aa9d350_0 .net "b", 0 0, L_0x55dc9aaaa980;  1 drivers
v0x55dc9aa9d410_0 .net "c_in", 0 0, L_0x55dc9aaaaab0;  1 drivers
v0x55dc9aa9d4d0_0 .net "c_out", 0 0, L_0x55dc9aaaa6a0;  1 drivers
v0x55dc9aa9d590_0 .net "out", 0 0, L_0x55dc9aaaa460;  1 drivers
S_0x55dc9aa9d780 .scope generate, "genblk1[4]" "genblk1[4]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aa9d980 .param/l "i" 0 3 17, +C4<0100>;
S_0x55dc9aa9da60 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aa9d780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaaac50 .functor XOR 1, L_0x55dc9aaab080, L_0x55dc9aaab1b0, C4<0>, C4<0>;
L_0x55dc9aaaacc0 .functor XOR 1, L_0x55dc9aaaac50, L_0x55dc9aaab360, C4<0>, C4<0>;
L_0x55dc9aaaad30 .functor XOR 1, L_0x55dc9aaab080, L_0x55dc9aaab1b0, C4<0>, C4<0>;
L_0x55dc9aaaadd0 .functor AND 1, L_0x55dc9aaaad30, L_0x55dc9aaab360, C4<1>, C4<1>;
L_0x55dc9aaaaec0 .functor AND 1, L_0x55dc9aaab080, L_0x55dc9aaab1b0, C4<1>, C4<1>;
L_0x55dc9aaaaf30 .functor OR 1, L_0x55dc9aaaadd0, L_0x55dc9aaaaec0, C4<0>, C4<0>;
v0x55dc9aa9dc40_0 .net *"_ivl_0", 0 0, L_0x55dc9aaaac50;  1 drivers
v0x55dc9aa9dd40_0 .net *"_ivl_4", 0 0, L_0x55dc9aaaad30;  1 drivers
v0x55dc9aa9de20_0 .net *"_ivl_6", 0 0, L_0x55dc9aaaadd0;  1 drivers
v0x55dc9aa9dee0_0 .net *"_ivl_8", 0 0, L_0x55dc9aaaaec0;  1 drivers
v0x55dc9aa9dfc0_0 .net "a", 0 0, L_0x55dc9aaab080;  1 drivers
v0x55dc9aa9e0d0_0 .net "b", 0 0, L_0x55dc9aaab1b0;  1 drivers
v0x55dc9aa9e190_0 .net "c_in", 0 0, L_0x55dc9aaab360;  1 drivers
v0x55dc9aa9e250_0 .net "c_out", 0 0, L_0x55dc9aaaaf30;  1 drivers
v0x55dc9aa9e310_0 .net "out", 0 0, L_0x55dc9aaaacc0;  1 drivers
S_0x55dc9aa9e500 .scope generate, "genblk1[5]" "genblk1[5]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aa9e6b0 .param/l "i" 0 3 17, +C4<0101>;
S_0x55dc9aa9e790 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aa9e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaaabe0 .functor XOR 1, L_0x55dc9aaab860, L_0x55dc9aaaba20, C4<0>, C4<0>;
L_0x55dc9aaab400 .functor XOR 1, L_0x55dc9aaaabe0, L_0x55dc9aaabb50, C4<0>, C4<0>;
L_0x55dc9aaab470 .functor XOR 1, L_0x55dc9aaab860, L_0x55dc9aaaba20, C4<0>, C4<0>;
L_0x55dc9aaab560 .functor AND 1, L_0x55dc9aaab470, L_0x55dc9aaabb50, C4<1>, C4<1>;
L_0x55dc9aaab6a0 .functor AND 1, L_0x55dc9aaab860, L_0x55dc9aaaba20, C4<1>, C4<1>;
L_0x55dc9aaab710 .functor OR 1, L_0x55dc9aaab560, L_0x55dc9aaab6a0, C4<0>, C4<0>;
v0x55dc9aa9e970_0 .net *"_ivl_0", 0 0, L_0x55dc9aaaabe0;  1 drivers
v0x55dc9aa9ea70_0 .net *"_ivl_4", 0 0, L_0x55dc9aaab470;  1 drivers
v0x55dc9aa9eb50_0 .net *"_ivl_6", 0 0, L_0x55dc9aaab560;  1 drivers
v0x55dc9aa9ec40_0 .net *"_ivl_8", 0 0, L_0x55dc9aaab6a0;  1 drivers
v0x55dc9aa9ed20_0 .net "a", 0 0, L_0x55dc9aaab860;  1 drivers
v0x55dc9aa9ee30_0 .net "b", 0 0, L_0x55dc9aaaba20;  1 drivers
v0x55dc9aa9eef0_0 .net "c_in", 0 0, L_0x55dc9aaabb50;  1 drivers
v0x55dc9aa9efb0_0 .net "c_out", 0 0, L_0x55dc9aaab710;  1 drivers
v0x55dc9aa9f070_0 .net "out", 0 0, L_0x55dc9aaab400;  1 drivers
S_0x55dc9aa9f260 .scope generate, "genblk1[6]" "genblk1[6]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aa9f410 .param/l "i" 0 3 17, +C4<0110>;
S_0x55dc9aa9f4f0 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aa9f260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaabc90 .functor XOR 1, L_0x55dc9aaac160, L_0x55dc9aaac200, C4<0>, C4<0>;
L_0x55dc9aaabd00 .functor XOR 1, L_0x55dc9aaabc90, L_0x55dc9aaabbf0, C4<0>, C4<0>;
L_0x55dc9aaabd70 .functor XOR 1, L_0x55dc9aaac160, L_0x55dc9aaac200, C4<0>, C4<0>;
L_0x55dc9aaabe60 .functor AND 1, L_0x55dc9aaabd70, L_0x55dc9aaabbf0, C4<1>, C4<1>;
L_0x55dc9aaabfa0 .functor AND 1, L_0x55dc9aaac160, L_0x55dc9aaac200, C4<1>, C4<1>;
L_0x55dc9aaac010 .functor OR 1, L_0x55dc9aaabe60, L_0x55dc9aaabfa0, C4<0>, C4<0>;
v0x55dc9aa9f6d0_0 .net *"_ivl_0", 0 0, L_0x55dc9aaabc90;  1 drivers
v0x55dc9aa9f7d0_0 .net *"_ivl_4", 0 0, L_0x55dc9aaabd70;  1 drivers
v0x55dc9aa9f8b0_0 .net *"_ivl_6", 0 0, L_0x55dc9aaabe60;  1 drivers
v0x55dc9aa9f9a0_0 .net *"_ivl_8", 0 0, L_0x55dc9aaabfa0;  1 drivers
v0x55dc9aa9fa80_0 .net "a", 0 0, L_0x55dc9aaac160;  1 drivers
v0x55dc9aa9fb90_0 .net "b", 0 0, L_0x55dc9aaac200;  1 drivers
v0x55dc9aa9fc50_0 .net "c_in", 0 0, L_0x55dc9aaabbf0;  1 drivers
v0x55dc9aa9fd10_0 .net "c_out", 0 0, L_0x55dc9aaac010;  1 drivers
v0x55dc9aa9fdd0_0 .net "out", 0 0, L_0x55dc9aaabd00;  1 drivers
S_0x55dc9aa9ffc0 .scope generate, "genblk1[7]" "genblk1[7]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aaa0170 .param/l "i" 0 3 17, +C4<0111>;
S_0x55dc9aaa0250 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aa9ffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaac350 .functor XOR 1, L_0x55dc9aaac820, L_0x55dc9aaac980, C4<0>, C4<0>;
L_0x55dc9aaac3c0 .functor XOR 1, L_0x55dc9aaac350, L_0x55dc9aaacab0, C4<0>, C4<0>;
L_0x55dc9aaac430 .functor XOR 1, L_0x55dc9aaac820, L_0x55dc9aaac980, C4<0>, C4<0>;
L_0x55dc9aaac520 .functor AND 1, L_0x55dc9aaac430, L_0x55dc9aaacab0, C4<1>, C4<1>;
L_0x55dc9aaac660 .functor AND 1, L_0x55dc9aaac820, L_0x55dc9aaac980, C4<1>, C4<1>;
L_0x55dc9aaac6d0 .functor OR 1, L_0x55dc9aaac520, L_0x55dc9aaac660, C4<0>, C4<0>;
v0x55dc9aaa04b0_0 .net *"_ivl_0", 0 0, L_0x55dc9aaac350;  1 drivers
v0x55dc9aaa05b0_0 .net *"_ivl_4", 0 0, L_0x55dc9aaac430;  1 drivers
v0x55dc9aaa0690_0 .net *"_ivl_6", 0 0, L_0x55dc9aaac520;  1 drivers
v0x55dc9aaa0780_0 .net *"_ivl_8", 0 0, L_0x55dc9aaac660;  1 drivers
v0x55dc9aaa0860_0 .net "a", 0 0, L_0x55dc9aaac820;  1 drivers
v0x55dc9aaa0970_0 .net "b", 0 0, L_0x55dc9aaac980;  1 drivers
v0x55dc9aaa0a30_0 .net "c_in", 0 0, L_0x55dc9aaacab0;  1 drivers
v0x55dc9aaa0af0_0 .net "c_out", 0 0, L_0x55dc9aaac6d0;  1 drivers
v0x55dc9aaa0bb0_0 .net "out", 0 0, L_0x55dc9aaac3c0;  1 drivers
S_0x55dc9aaa0da0 .scope generate, "genblk1[8]" "genblk1[8]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aa9d930 .param/l "i" 0 3 17, +C4<01000>;
S_0x55dc9aaa1070 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aaa0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaacd30 .functor XOR 1, L_0x55dc9aaad200, L_0x55dc9aaad2a0, C4<0>, C4<0>;
L_0x55dc9aaacda0 .functor XOR 1, L_0x55dc9aaacd30, L_0x55dc9aaad4b0, C4<0>, C4<0>;
L_0x55dc9aaace10 .functor XOR 1, L_0x55dc9aaad200, L_0x55dc9aaad2a0, C4<0>, C4<0>;
L_0x55dc9aaacf00 .functor AND 1, L_0x55dc9aaace10, L_0x55dc9aaad4b0, C4<1>, C4<1>;
L_0x55dc9aaad040 .functor AND 1, L_0x55dc9aaad200, L_0x55dc9aaad2a0, C4<1>, C4<1>;
L_0x55dc9aaad0b0 .functor OR 1, L_0x55dc9aaacf00, L_0x55dc9aaad040, C4<0>, C4<0>;
v0x55dc9aaa12d0_0 .net *"_ivl_0", 0 0, L_0x55dc9aaacd30;  1 drivers
v0x55dc9aaa13d0_0 .net *"_ivl_4", 0 0, L_0x55dc9aaace10;  1 drivers
v0x55dc9aaa14b0_0 .net *"_ivl_6", 0 0, L_0x55dc9aaacf00;  1 drivers
v0x55dc9aaa15a0_0 .net *"_ivl_8", 0 0, L_0x55dc9aaad040;  1 drivers
v0x55dc9aaa1680_0 .net "a", 0 0, L_0x55dc9aaad200;  1 drivers
v0x55dc9aaa1790_0 .net "b", 0 0, L_0x55dc9aaad2a0;  1 drivers
v0x55dc9aaa1850_0 .net "c_in", 0 0, L_0x55dc9aaad4b0;  1 drivers
v0x55dc9aaa1910_0 .net "c_out", 0 0, L_0x55dc9aaad0b0;  1 drivers
v0x55dc9aaa19d0_0 .net "out", 0 0, L_0x55dc9aaacda0;  1 drivers
S_0x55dc9aaa1bc0 .scope generate, "genblk1[9]" "genblk1[9]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aaa1d70 .param/l "i" 0 3 17, +C4<01001>;
S_0x55dc9aaa1e50 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aaa1bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaad550 .functor XOR 1, L_0x55dc9aaada20, L_0x55dc9aaadc40, C4<0>, C4<0>;
L_0x55dc9aaad5c0 .functor XOR 1, L_0x55dc9aaad550, L_0x55dc9aaadd70, C4<0>, C4<0>;
L_0x55dc9aaad630 .functor XOR 1, L_0x55dc9aaada20, L_0x55dc9aaadc40, C4<0>, C4<0>;
L_0x55dc9aaad720 .functor AND 1, L_0x55dc9aaad630, L_0x55dc9aaadd70, C4<1>, C4<1>;
L_0x55dc9aaad860 .functor AND 1, L_0x55dc9aaada20, L_0x55dc9aaadc40, C4<1>, C4<1>;
L_0x55dc9aaad8d0 .functor OR 1, L_0x55dc9aaad720, L_0x55dc9aaad860, C4<0>, C4<0>;
v0x55dc9aaa20b0_0 .net *"_ivl_0", 0 0, L_0x55dc9aaad550;  1 drivers
v0x55dc9aaa21b0_0 .net *"_ivl_4", 0 0, L_0x55dc9aaad630;  1 drivers
v0x55dc9aaa2290_0 .net *"_ivl_6", 0 0, L_0x55dc9aaad720;  1 drivers
v0x55dc9aaa2380_0 .net *"_ivl_8", 0 0, L_0x55dc9aaad860;  1 drivers
v0x55dc9aaa2460_0 .net "a", 0 0, L_0x55dc9aaada20;  1 drivers
v0x55dc9aaa2570_0 .net "b", 0 0, L_0x55dc9aaadc40;  1 drivers
v0x55dc9aaa2630_0 .net "c_in", 0 0, L_0x55dc9aaadd70;  1 drivers
v0x55dc9aaa26f0_0 .net "c_out", 0 0, L_0x55dc9aaad8d0;  1 drivers
v0x55dc9aaa27b0_0 .net "out", 0 0, L_0x55dc9aaad5c0;  1 drivers
S_0x55dc9aaa29a0 .scope generate, "genblk1[10]" "genblk1[10]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aaa2b50 .param/l "i" 0 3 17, +C4<01010>;
S_0x55dc9aaa2c30 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aaa29a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaadf10 .functor XOR 1, L_0x55dc9aaae3e0, L_0x55dc9aaae510, C4<0>, C4<0>;
L_0x55dc9aaadf80 .functor XOR 1, L_0x55dc9aaadf10, L_0x55dc9aaae750, C4<0>, C4<0>;
L_0x55dc9aaadff0 .functor XOR 1, L_0x55dc9aaae3e0, L_0x55dc9aaae510, C4<0>, C4<0>;
L_0x55dc9aaae0e0 .functor AND 1, L_0x55dc9aaadff0, L_0x55dc9aaae750, C4<1>, C4<1>;
L_0x55dc9aaae220 .functor AND 1, L_0x55dc9aaae3e0, L_0x55dc9aaae510, C4<1>, C4<1>;
L_0x55dc9aaae290 .functor OR 1, L_0x55dc9aaae0e0, L_0x55dc9aaae220, C4<0>, C4<0>;
v0x55dc9aaa2e90_0 .net *"_ivl_0", 0 0, L_0x55dc9aaadf10;  1 drivers
v0x55dc9aaa2f90_0 .net *"_ivl_4", 0 0, L_0x55dc9aaadff0;  1 drivers
v0x55dc9aaa3070_0 .net *"_ivl_6", 0 0, L_0x55dc9aaae0e0;  1 drivers
v0x55dc9aaa3160_0 .net *"_ivl_8", 0 0, L_0x55dc9aaae220;  1 drivers
v0x55dc9aaa3240_0 .net "a", 0 0, L_0x55dc9aaae3e0;  1 drivers
v0x55dc9aaa3350_0 .net "b", 0 0, L_0x55dc9aaae510;  1 drivers
v0x55dc9aaa3410_0 .net "c_in", 0 0, L_0x55dc9aaae750;  1 drivers
v0x55dc9aaa34d0_0 .net "c_out", 0 0, L_0x55dc9aaae290;  1 drivers
v0x55dc9aaa3590_0 .net "out", 0 0, L_0x55dc9aaadf80;  1 drivers
S_0x55dc9aaa3780 .scope generate, "genblk1[11]" "genblk1[11]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aaa3930 .param/l "i" 0 3 17, +C4<01011>;
S_0x55dc9aaa3a10 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aaa3780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaae7f0 .functor XOR 1, L_0x55dc9aaaecc0, L_0x55dc9aaaef10, C4<0>, C4<0>;
L_0x55dc9aaae860 .functor XOR 1, L_0x55dc9aaae7f0, L_0x55dc9aaaf040, C4<0>, C4<0>;
L_0x55dc9aaae8d0 .functor XOR 1, L_0x55dc9aaaecc0, L_0x55dc9aaaef10, C4<0>, C4<0>;
L_0x55dc9aaae9c0 .functor AND 1, L_0x55dc9aaae8d0, L_0x55dc9aaaf040, C4<1>, C4<1>;
L_0x55dc9aaaeb00 .functor AND 1, L_0x55dc9aaaecc0, L_0x55dc9aaaef10, C4<1>, C4<1>;
L_0x55dc9aaaeb70 .functor OR 1, L_0x55dc9aaae9c0, L_0x55dc9aaaeb00, C4<0>, C4<0>;
v0x55dc9aaa3c70_0 .net *"_ivl_0", 0 0, L_0x55dc9aaae7f0;  1 drivers
v0x55dc9aaa3d70_0 .net *"_ivl_4", 0 0, L_0x55dc9aaae8d0;  1 drivers
v0x55dc9aaa3e50_0 .net *"_ivl_6", 0 0, L_0x55dc9aaae9c0;  1 drivers
v0x55dc9aaa3f40_0 .net *"_ivl_8", 0 0, L_0x55dc9aaaeb00;  1 drivers
v0x55dc9aaa4020_0 .net "a", 0 0, L_0x55dc9aaaecc0;  1 drivers
v0x55dc9aaa4130_0 .net "b", 0 0, L_0x55dc9aaaef10;  1 drivers
v0x55dc9aaa41f0_0 .net "c_in", 0 0, L_0x55dc9aaaf040;  1 drivers
v0x55dc9aaa42b0_0 .net "c_out", 0 0, L_0x55dc9aaaeb70;  1 drivers
v0x55dc9aaa4370_0 .net "out", 0 0, L_0x55dc9aaae860;  1 drivers
S_0x55dc9aaa4560 .scope generate, "genblk1[12]" "genblk1[12]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aaa4710 .param/l "i" 0 3 17, +C4<01100>;
S_0x55dc9aaa47f0 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aaa4560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaaedf0 .functor XOR 1, L_0x55dc9aaaf590, L_0x55dc9aaaf6c0, C4<0>, C4<0>;
L_0x55dc9aaaee60 .functor XOR 1, L_0x55dc9aaaedf0, L_0x55dc9aaaf930, C4<0>, C4<0>;
L_0x55dc9aaaf210 .functor XOR 1, L_0x55dc9aaaf590, L_0x55dc9aaaf6c0, C4<0>, C4<0>;
L_0x55dc9aaaf2d0 .functor AND 1, L_0x55dc9aaaf210, L_0x55dc9aaaf930, C4<1>, C4<1>;
L_0x55dc9aaaf410 .functor AND 1, L_0x55dc9aaaf590, L_0x55dc9aaaf6c0, C4<1>, C4<1>;
L_0x55dc9aaaf480 .functor OR 1, L_0x55dc9aaaf2d0, L_0x55dc9aaaf410, C4<0>, C4<0>;
v0x55dc9aaa4a50_0 .net *"_ivl_0", 0 0, L_0x55dc9aaaedf0;  1 drivers
v0x55dc9aaa4b50_0 .net *"_ivl_4", 0 0, L_0x55dc9aaaf210;  1 drivers
v0x55dc9aaa4c30_0 .net *"_ivl_6", 0 0, L_0x55dc9aaaf2d0;  1 drivers
v0x55dc9aaa4d20_0 .net *"_ivl_8", 0 0, L_0x55dc9aaaf410;  1 drivers
v0x55dc9aaa4e00_0 .net "a", 0 0, L_0x55dc9aaaf590;  1 drivers
v0x55dc9aaa4f10_0 .net "b", 0 0, L_0x55dc9aaaf6c0;  1 drivers
v0x55dc9aaa4fd0_0 .net "c_in", 0 0, L_0x55dc9aaaf930;  1 drivers
v0x55dc9aaa5090_0 .net "c_out", 0 0, L_0x55dc9aaaf480;  1 drivers
v0x55dc9aaa5150_0 .net "out", 0 0, L_0x55dc9aaaee60;  1 drivers
S_0x55dc9aaa5340 .scope generate, "genblk1[13]" "genblk1[13]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aaa54f0 .param/l "i" 0 3 17, +C4<01101>;
S_0x55dc9aaa55d0 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aaa5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aaaf9d0 .functor XOR 1, L_0x55dc9aaafed0, L_0x55dc9aab0150, C4<0>, C4<0>;
L_0x55dc9aaafa40 .functor XOR 1, L_0x55dc9aaaf9d0, L_0x55dc9aab0280, C4<0>, C4<0>;
L_0x55dc9aaafae0 .functor XOR 1, L_0x55dc9aaafed0, L_0x55dc9aab0150, C4<0>, C4<0>;
L_0x55dc9aaafbd0 .functor AND 1, L_0x55dc9aaafae0, L_0x55dc9aab0280, C4<1>, C4<1>;
L_0x55dc9aaafd10 .functor AND 1, L_0x55dc9aaafed0, L_0x55dc9aab0150, C4<1>, C4<1>;
L_0x55dc9aaafd80 .functor OR 1, L_0x55dc9aaafbd0, L_0x55dc9aaafd10, C4<0>, C4<0>;
v0x55dc9aaa5830_0 .net *"_ivl_0", 0 0, L_0x55dc9aaaf9d0;  1 drivers
v0x55dc9aaa5930_0 .net *"_ivl_4", 0 0, L_0x55dc9aaafae0;  1 drivers
v0x55dc9aaa5a10_0 .net *"_ivl_6", 0 0, L_0x55dc9aaafbd0;  1 drivers
v0x55dc9aaa5b00_0 .net *"_ivl_8", 0 0, L_0x55dc9aaafd10;  1 drivers
v0x55dc9aaa5be0_0 .net "a", 0 0, L_0x55dc9aaafed0;  1 drivers
v0x55dc9aaa5cf0_0 .net "b", 0 0, L_0x55dc9aab0150;  1 drivers
v0x55dc9aaa5db0_0 .net "c_in", 0 0, L_0x55dc9aab0280;  1 drivers
v0x55dc9aaa5e70_0 .net "c_out", 0 0, L_0x55dc9aaafd80;  1 drivers
v0x55dc9aaa5f30_0 .net "out", 0 0, L_0x55dc9aaafa40;  1 drivers
S_0x55dc9aaa6120 .scope generate, "genblk1[14]" "genblk1[14]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aaa62d0 .param/l "i" 0 3 17, +C4<01110>;
S_0x55dc9aaa63b0 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aaa6120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aab0480 .functor XOR 1, L_0x55dc9aab0950, L_0x55dc9aab0c90, C4<0>, C4<0>;
L_0x55dc9aab04f0 .functor XOR 1, L_0x55dc9aab0480, L_0x55dc9aab1140, C4<0>, C4<0>;
L_0x55dc9aab0560 .functor XOR 1, L_0x55dc9aab0950, L_0x55dc9aab0c90, C4<0>, C4<0>;
L_0x55dc9aab0650 .functor AND 1, L_0x55dc9aab0560, L_0x55dc9aab1140, C4<1>, C4<1>;
L_0x55dc9aab0790 .functor AND 1, L_0x55dc9aab0950, L_0x55dc9aab0c90, C4<1>, C4<1>;
L_0x55dc9aab0800 .functor OR 1, L_0x55dc9aab0650, L_0x55dc9aab0790, C4<0>, C4<0>;
v0x55dc9aaa6610_0 .net *"_ivl_0", 0 0, L_0x55dc9aab0480;  1 drivers
v0x55dc9aaa6710_0 .net *"_ivl_4", 0 0, L_0x55dc9aab0560;  1 drivers
v0x55dc9aaa67f0_0 .net *"_ivl_6", 0 0, L_0x55dc9aab0650;  1 drivers
v0x55dc9aaa68e0_0 .net *"_ivl_8", 0 0, L_0x55dc9aab0790;  1 drivers
v0x55dc9aaa69c0_0 .net "a", 0 0, L_0x55dc9aab0950;  1 drivers
v0x55dc9aaa6ad0_0 .net "b", 0 0, L_0x55dc9aab0c90;  1 drivers
v0x55dc9aaa6b90_0 .net "c_in", 0 0, L_0x55dc9aab1140;  1 drivers
v0x55dc9aaa6c50_0 .net "c_out", 0 0, L_0x55dc9aab0800;  1 drivers
v0x55dc9aaa6d10_0 .net "out", 0 0, L_0x55dc9aab04f0;  1 drivers
S_0x55dc9aaa6f00 .scope generate, "genblk1[15]" "genblk1[15]" 3 17, 3 17 0, S_0x55dc9aa735b0;
 .timescale 0 0;
P_0x55dc9aaa70b0 .param/l "i" 0 3 17, +C4<01111>;
S_0x55dc9aaa7190 .scope module, "full_adder_inst" "full_adder" 3 19, 3 27 0, S_0x55dc9aaa6f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55dc9aab11e0 .functor XOR 1, L_0x55dc9aab16b0, L_0x55dc9aab1960, C4<0>, C4<0>;
L_0x55dc9aab1250 .functor XOR 1, L_0x55dc9aab11e0, L_0x55dc9aab1a90, C4<0>, C4<0>;
L_0x55dc9aab12c0 .functor XOR 1, L_0x55dc9aab16b0, L_0x55dc9aab1960, C4<0>, C4<0>;
L_0x55dc9aab13b0 .functor AND 1, L_0x55dc9aab12c0, L_0x55dc9aab1a90, C4<1>, C4<1>;
L_0x55dc9aab14f0 .functor AND 1, L_0x55dc9aab16b0, L_0x55dc9aab1960, C4<1>, C4<1>;
L_0x55dc9aab1560 .functor OR 1, L_0x55dc9aab13b0, L_0x55dc9aab14f0, C4<0>, C4<0>;
v0x55dc9aaa73f0_0 .net *"_ivl_0", 0 0, L_0x55dc9aab11e0;  1 drivers
v0x55dc9aaa74f0_0 .net *"_ivl_4", 0 0, L_0x55dc9aab12c0;  1 drivers
v0x55dc9aaa75d0_0 .net *"_ivl_6", 0 0, L_0x55dc9aab13b0;  1 drivers
v0x55dc9aaa76c0_0 .net *"_ivl_8", 0 0, L_0x55dc9aab14f0;  1 drivers
v0x55dc9aaa77a0_0 .net "a", 0 0, L_0x55dc9aab16b0;  1 drivers
v0x55dc9aaa78b0_0 .net "b", 0 0, L_0x55dc9aab1960;  1 drivers
v0x55dc9aaa7970_0 .net "c_in", 0 0, L_0x55dc9aab1a90;  1 drivers
v0x55dc9aaa7a30_0 .net "c_out", 0 0, L_0x55dc9aab1560;  1 drivers
v0x55dc9aaa7af0_0 .net "out", 0 0, L_0x55dc9aab1250;  1 drivers
    .scope S_0x55dc9aa49980;
T_0 ;
    %vpi_call 2 14 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dc9aa49980 {0 0 0};
    %pushi/vec4 65280, 0, 16;
    %store/vec4 v0x55dc9aaa8440_0, 0, 16;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x55dc9aaa8520_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc9aaa85f0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 65280, 0, 16;
    %store/vec4 v0x55dc9aaa8440_0, 0, 16;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x55dc9aaa8520_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc9aaa85f0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 963, 0, 16;
    %store/vec4 v0x55dc9aaa8440_0, 0, 16;
    %pushi/vec4 207, 0, 16;
    %store/vec4 v0x55dc9aaa8520_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc9aaa85f0_0, 0, 1;
    %delay 50, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ripple_adder_tb.v";
    "./ripple_adder.v";
