INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Files/Basys_projects/d_ff/d_ff.srcs/sources_1/new/clk_1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Files/Basys_projects/d_ff/d_ff.srcs/sources_1/new/d_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Files/Basys_projects/d_ff/d_ff.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Files/Basys_projects/d_ff/d_ff.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
