

================================================================
== Vitis HLS Report for 'make_go_fast'
================================================================
* Date:           Sun Jan 29 14:07:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.538 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                         |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |split_input_stream_U0    |split_input_stream    |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |process_split_stream_U0  |process_split_stream  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
        +-------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        1|    -|     159|     77|    -|
|Instance         |        0|    -|      66|    167|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     225|    246|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------+----------------------+---------+----+----+----+-----+
    |control_s_axi_U          |control_s_axi         |        0|   0|  36|  40|    0|
    |process_split_stream_U0  |process_split_stream  |        0|   0|   4|  49|    0|
    |split_input_stream_U0    |split_input_stream    |        0|   0|  26|  78|    0|
    +-------------------------+----------------------+---------+----+----+----+-----+
    |Total                    |                      |        0|   0|  66| 167|    0|
    +-------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+-----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |split_buffer_U  |        1|  159|   0|    -|   256|    9|     2304|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |Total           |        1|  159|   0|    0|   256|    9|     2304|
    +----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|             control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|             control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|             control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|             control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|             control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|             control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|             control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|             control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|             control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|             control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|             control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|             control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|             control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|             control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|             control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|             control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|             control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        make_go_fast|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        make_go_fast|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        make_go_fast|  return value|
|InStream_TDATA         |   in|    8|        axis|   InStream_V_data_V|       pointer|
|InStream_TKEEP         |   in|    1|        axis|   InStream_V_keep_V|       pointer|
|InStream_TSTRB         |   in|    1|        axis|   InStream_V_strb_V|       pointer|
|InStream_TLAST         |   in|    1|        axis|   InStream_V_last_V|       pointer|
|InStream_TVALID        |   in|    1|        axis|   InStream_V_last_V|       pointer|
|InStream_TREADY        |  out|    1|        axis|   InStream_V_last_V|       pointer|
|OutStream_TDATA        |  out|    8|        axis|  OutStream_V_data_V|       pointer|
|OutStream_TKEEP        |  out|    1|        axis|  OutStream_V_keep_V|       pointer|
|OutStream_TSTRB        |  out|    1|        axis|  OutStream_V_strb_V|       pointer|
|OutStream_TLAST        |  out|    1|        axis|  OutStream_V_last_V|       pointer|
|OutStream_TVALID       |  out|    1|        axis|  OutStream_V_last_V|       pointer|
|OutStream_TREADY       |   in|    1|        axis|  OutStream_V_last_V|       pointer|
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%split_buffer = alloca i64 1"   --->   Operation 7 'alloca' 'split_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 256> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln43 = call void @split_input_stream, i8 %InStream_V_data_V, i1 %InStream_V_keep_V, i1 %InStream_V_strb_V, i1 %InStream_V_last_V, i9 %split_buffer" [Byte_Count_Really_Good_This_Time/accelerator.cpp:43]   --->   Operation 8 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln43 = call void @split_input_stream, i8 %InStream_V_data_V, i1 %InStream_V_keep_V, i1 %InStream_V_strb_V, i1 %InStream_V_last_V, i9 %split_buffer" [Byte_Count_Really_Good_This_Time/accelerator.cpp:43]   --->   Operation 9 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln44 = call void @process_split_stream, i9 %split_buffer, i8 %OutStream_V_data_V, i1 %OutStream_V_keep_V, i1 %OutStream_V_strb_V, i1 %OutStream_V_last_V" [Byte_Count_Really_Good_This_Time/accelerator.cpp:44]   --->   Operation 10 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln44 = call void @process_split_stream, i9 %split_buffer, i8 %OutStream_V_data_V, i1 %OutStream_V_keep_V, i1 %OutStream_V_strb_V, i1 %OutStream_V_last_V" [Byte_Count_Really_Good_This_Time/accelerator.cpp:44]   --->   Operation 11 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln40 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:40]   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln34 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [Byte_Count_Really_Good_This_Time/accelerator.cpp:34]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %InStream_V_data_V, i1 %InStream_V_keep_V, i1 %InStream_V_strb_V, i1 %InStream_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %InStream_V_data_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %InStream_V_keep_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %InStream_V_strb_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %InStream_V_last_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %OutStream_V_data_V, i1 %OutStream_V_keep_V, i1 %OutStream_V_strb_V, i1 %OutStream_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %OutStream_V_data_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OutStream_V_keep_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OutStream_V_strb_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OutStream_V_last_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @split_buffer_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i9 %split_buffer, i9 %split_buffer"   --->   Operation 25 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %split_buffer, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [Byte_Count_Really_Good_This_Time/accelerator.cpp:45]   --->   Operation 27 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ InStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ InStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ InStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ InStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OutStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OutStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OutStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OutStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
split_buffer              (alloca              ) [ 0011111]
call_ln43                 (call                ) [ 0000000]
call_ln44                 (call                ) [ 0000000]
specdataflowpipeline_ln40 (specdataflowpipeline) [ 0000000]
spectopmodule_ln34        (spectopmodule       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty                     (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
ret_ln45                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="InStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="InStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="InStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="InStream_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OutStream_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OutStream_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OutStream_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OutStream_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split_input_stream"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_split_stream"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="split_buffer_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="split_buffer_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="split_buffer/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_split_input_stream_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="0" index="3" bw="1" slack="0"/>
<pin id="67" dir="0" index="4" bw="1" slack="0"/>
<pin id="68" dir="0" index="5" bw="9" slack="1"/>
<pin id="69" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_process_split_stream_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="9" slack="3"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="0" index="3" bw="1" slack="0"/>
<pin id="80" dir="0" index="4" bw="1" slack="0"/>
<pin id="81" dir="0" index="5" bw="1" slack="0"/>
<pin id="82" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/4 "/>
</bind>
</comp>

<comp id="88" class="1005" name="split_buffer_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="1"/>
<pin id="90" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="split_buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="75" pin=3"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="75" pin=4"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="75" pin=5"/></net>

<net id="91"><net_src comp="58" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="62" pin=5"/></net>

<net id="93"><net_src comp="88" pin="1"/><net_sink comp="75" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutStream_V_data_V | {4 5 }
	Port: OutStream_V_keep_V | {4 5 }
	Port: OutStream_V_strb_V | {4 5 }
	Port: OutStream_V_last_V | {4 5 }
 - Input state : 
	Port: make_go_fast : InStream_V_data_V | {2 3 }
	Port: make_go_fast : InStream_V_keep_V | {2 3 }
	Port: make_go_fast : InStream_V_strb_V | {2 3 }
	Port: make_go_fast : InStream_V_last_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   call   |  grp_split_input_stream_fu_62  |  1.588  |    18   |    9    |
|          | grp_process_split_stream_fu_75 |  1.588  |    9    |    9    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |  3.176  |    27   |    18   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|split_buffer_reg_88|    9   |
+-------------------+--------+
|       Total       |    9   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   27   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    9   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   36   |   18   |
+-----------+--------+--------+--------+
