library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity ShiftRegister_Demo is


end ShiftRegister_Demo;

architecture Behavioral of ShiftRegisterN is
signal size: std_logic_vector(N-1 downto 0);
begin
	process(clk)
	begin
		if (rising_edge(clk)) then
			size<= size(N-2 downto 0) & sin;
		end if;
	end process;
dataOut <= size;
end Behavioral;