
stm32CRTS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d1c  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b0  08006ddc  08006ddc  00007ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800708c  0800708c  00009060  2**0
                  CONTENTS
  4 .ARM          00000000  0800708c  0800708c  00009060  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800708c  0800708c  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800708c  0800708c  0000808c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007090  08007090  00008090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007094  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001df0  20000060  080070f4  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e50  080070f4  00009e50  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013bba  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032ed  00000000  00000000  0001cc42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001398  00000000  00000000  0001ff30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f0e  00000000  00000000  000212c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016271  00000000  00000000  000221d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d0c  00000000  00000000  00038447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085f67  00000000  00000000  0004e153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d40ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f28  00000000  00000000  000d4100  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000d9028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006dc4 	.word	0x08006dc4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08006dc4 	.word	0x08006dc4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_cdrcmple>:
 8000418:	4684      	mov	ip, r0
 800041a:	0010      	movs	r0, r2
 800041c:	4662      	mov	r2, ip
 800041e:	468c      	mov	ip, r1
 8000420:	0019      	movs	r1, r3
 8000422:	4663      	mov	r3, ip
 8000424:	e000      	b.n	8000428 <__aeabi_cdcmpeq>
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdcmpeq>:
 8000428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800042a:	f000 f8eb 	bl	8000604 <__ledf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	d401      	bmi.n	8000436 <__aeabi_cdcmpeq+0xe>
 8000432:	2100      	movs	r1, #0
 8000434:	42c8      	cmn	r0, r1
 8000436:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000438 <__aeabi_dcmpeq>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f000 f82b 	bl	8000494 <__eqdf2>
 800043e:	4240      	negs	r0, r0
 8000440:	3001      	adds	r0, #1
 8000442:	bd10      	pop	{r4, pc}

08000444 <__aeabi_dcmplt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 f8dd 	bl	8000604 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	db01      	blt.n	8000452 <__aeabi_dcmplt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_dcmple>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 f8d3 	bl	8000604 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dd01      	ble.n	8000466 <__aeabi_dcmple+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmpgt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 f855 	bl	800051c <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dc01      	bgt.n	800047a <__aeabi_dcmpgt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpge>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 f84b 	bl	800051c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	da01      	bge.n	800048e <__aeabi_dcmpge+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__eqdf2>:
 8000494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000496:	4657      	mov	r7, sl
 8000498:	46de      	mov	lr, fp
 800049a:	464e      	mov	r6, r9
 800049c:	4645      	mov	r5, r8
 800049e:	b5e0      	push	{r5, r6, r7, lr}
 80004a0:	000d      	movs	r5, r1
 80004a2:	0004      	movs	r4, r0
 80004a4:	0fe8      	lsrs	r0, r5, #31
 80004a6:	4683      	mov	fp, r0
 80004a8:	0309      	lsls	r1, r1, #12
 80004aa:	0fd8      	lsrs	r0, r3, #31
 80004ac:	0b09      	lsrs	r1, r1, #12
 80004ae:	4682      	mov	sl, r0
 80004b0:	4819      	ldr	r0, [pc, #100]	@ (8000518 <__eqdf2+0x84>)
 80004b2:	468c      	mov	ip, r1
 80004b4:	031f      	lsls	r7, r3, #12
 80004b6:	0069      	lsls	r1, r5, #1
 80004b8:	005e      	lsls	r6, r3, #1
 80004ba:	0d49      	lsrs	r1, r1, #21
 80004bc:	0b3f      	lsrs	r7, r7, #12
 80004be:	0d76      	lsrs	r6, r6, #21
 80004c0:	4281      	cmp	r1, r0
 80004c2:	d018      	beq.n	80004f6 <__eqdf2+0x62>
 80004c4:	4286      	cmp	r6, r0
 80004c6:	d00f      	beq.n	80004e8 <__eqdf2+0x54>
 80004c8:	2001      	movs	r0, #1
 80004ca:	42b1      	cmp	r1, r6
 80004cc:	d10d      	bne.n	80004ea <__eqdf2+0x56>
 80004ce:	45bc      	cmp	ip, r7
 80004d0:	d10b      	bne.n	80004ea <__eqdf2+0x56>
 80004d2:	4294      	cmp	r4, r2
 80004d4:	d109      	bne.n	80004ea <__eqdf2+0x56>
 80004d6:	45d3      	cmp	fp, sl
 80004d8:	d01c      	beq.n	8000514 <__eqdf2+0x80>
 80004da:	2900      	cmp	r1, #0
 80004dc:	d105      	bne.n	80004ea <__eqdf2+0x56>
 80004de:	4660      	mov	r0, ip
 80004e0:	4320      	orrs	r0, r4
 80004e2:	1e43      	subs	r3, r0, #1
 80004e4:	4198      	sbcs	r0, r3
 80004e6:	e000      	b.n	80004ea <__eqdf2+0x56>
 80004e8:	2001      	movs	r0, #1
 80004ea:	bcf0      	pop	{r4, r5, r6, r7}
 80004ec:	46bb      	mov	fp, r7
 80004ee:	46b2      	mov	sl, r6
 80004f0:	46a9      	mov	r9, r5
 80004f2:	46a0      	mov	r8, r4
 80004f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f6:	2001      	movs	r0, #1
 80004f8:	428e      	cmp	r6, r1
 80004fa:	d1f6      	bne.n	80004ea <__eqdf2+0x56>
 80004fc:	4661      	mov	r1, ip
 80004fe:	4339      	orrs	r1, r7
 8000500:	000f      	movs	r7, r1
 8000502:	4317      	orrs	r7, r2
 8000504:	4327      	orrs	r7, r4
 8000506:	d1f0      	bne.n	80004ea <__eqdf2+0x56>
 8000508:	465b      	mov	r3, fp
 800050a:	4652      	mov	r2, sl
 800050c:	1a98      	subs	r0, r3, r2
 800050e:	1e43      	subs	r3, r0, #1
 8000510:	4198      	sbcs	r0, r3
 8000512:	e7ea      	b.n	80004ea <__eqdf2+0x56>
 8000514:	2000      	movs	r0, #0
 8000516:	e7e8      	b.n	80004ea <__eqdf2+0x56>
 8000518:	000007ff 	.word	0x000007ff

0800051c <__gedf2>:
 800051c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800051e:	4657      	mov	r7, sl
 8000520:	464e      	mov	r6, r9
 8000522:	4645      	mov	r5, r8
 8000524:	46de      	mov	lr, fp
 8000526:	b5e0      	push	{r5, r6, r7, lr}
 8000528:	000d      	movs	r5, r1
 800052a:	030f      	lsls	r7, r1, #12
 800052c:	0b39      	lsrs	r1, r7, #12
 800052e:	b083      	sub	sp, #12
 8000530:	0004      	movs	r4, r0
 8000532:	4680      	mov	r8, r0
 8000534:	9101      	str	r1, [sp, #4]
 8000536:	0058      	lsls	r0, r3, #1
 8000538:	0fe9      	lsrs	r1, r5, #31
 800053a:	4f31      	ldr	r7, [pc, #196]	@ (8000600 <__gedf2+0xe4>)
 800053c:	0d40      	lsrs	r0, r0, #21
 800053e:	468c      	mov	ip, r1
 8000540:	006e      	lsls	r6, r5, #1
 8000542:	0319      	lsls	r1, r3, #12
 8000544:	4682      	mov	sl, r0
 8000546:	4691      	mov	r9, r2
 8000548:	0d76      	lsrs	r6, r6, #21
 800054a:	0b09      	lsrs	r1, r1, #12
 800054c:	0fd8      	lsrs	r0, r3, #31
 800054e:	42be      	cmp	r6, r7
 8000550:	d01f      	beq.n	8000592 <__gedf2+0x76>
 8000552:	45ba      	cmp	sl, r7
 8000554:	d00f      	beq.n	8000576 <__gedf2+0x5a>
 8000556:	2e00      	cmp	r6, #0
 8000558:	d12f      	bne.n	80005ba <__gedf2+0x9e>
 800055a:	4655      	mov	r5, sl
 800055c:	9e01      	ldr	r6, [sp, #4]
 800055e:	4334      	orrs	r4, r6
 8000560:	2d00      	cmp	r5, #0
 8000562:	d127      	bne.n	80005b4 <__gedf2+0x98>
 8000564:	430a      	orrs	r2, r1
 8000566:	d03a      	beq.n	80005de <__gedf2+0xc2>
 8000568:	2c00      	cmp	r4, #0
 800056a:	d145      	bne.n	80005f8 <__gedf2+0xdc>
 800056c:	2800      	cmp	r0, #0
 800056e:	d11a      	bne.n	80005a6 <__gedf2+0x8a>
 8000570:	2001      	movs	r0, #1
 8000572:	4240      	negs	r0, r0
 8000574:	e017      	b.n	80005a6 <__gedf2+0x8a>
 8000576:	4311      	orrs	r1, r2
 8000578:	d13b      	bne.n	80005f2 <__gedf2+0xd6>
 800057a:	2e00      	cmp	r6, #0
 800057c:	d102      	bne.n	8000584 <__gedf2+0x68>
 800057e:	9f01      	ldr	r7, [sp, #4]
 8000580:	4327      	orrs	r7, r4
 8000582:	d0f3      	beq.n	800056c <__gedf2+0x50>
 8000584:	4584      	cmp	ip, r0
 8000586:	d109      	bne.n	800059c <__gedf2+0x80>
 8000588:	4663      	mov	r3, ip
 800058a:	2b00      	cmp	r3, #0
 800058c:	d0f0      	beq.n	8000570 <__gedf2+0x54>
 800058e:	4660      	mov	r0, ip
 8000590:	e009      	b.n	80005a6 <__gedf2+0x8a>
 8000592:	9f01      	ldr	r7, [sp, #4]
 8000594:	4327      	orrs	r7, r4
 8000596:	d12c      	bne.n	80005f2 <__gedf2+0xd6>
 8000598:	45b2      	cmp	sl, r6
 800059a:	d024      	beq.n	80005e6 <__gedf2+0xca>
 800059c:	4663      	mov	r3, ip
 800059e:	2002      	movs	r0, #2
 80005a0:	3b01      	subs	r3, #1
 80005a2:	4018      	ands	r0, r3
 80005a4:	3801      	subs	r0, #1
 80005a6:	b003      	add	sp, #12
 80005a8:	bcf0      	pop	{r4, r5, r6, r7}
 80005aa:	46bb      	mov	fp, r7
 80005ac:	46b2      	mov	sl, r6
 80005ae:	46a9      	mov	r9, r5
 80005b0:	46a0      	mov	r8, r4
 80005b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b4:	2c00      	cmp	r4, #0
 80005b6:	d0d9      	beq.n	800056c <__gedf2+0x50>
 80005b8:	e7e4      	b.n	8000584 <__gedf2+0x68>
 80005ba:	4654      	mov	r4, sl
 80005bc:	2c00      	cmp	r4, #0
 80005be:	d0ed      	beq.n	800059c <__gedf2+0x80>
 80005c0:	4584      	cmp	ip, r0
 80005c2:	d1eb      	bne.n	800059c <__gedf2+0x80>
 80005c4:	4556      	cmp	r6, sl
 80005c6:	dce9      	bgt.n	800059c <__gedf2+0x80>
 80005c8:	dbde      	blt.n	8000588 <__gedf2+0x6c>
 80005ca:	9b01      	ldr	r3, [sp, #4]
 80005cc:	428b      	cmp	r3, r1
 80005ce:	d8e5      	bhi.n	800059c <__gedf2+0x80>
 80005d0:	d1da      	bne.n	8000588 <__gedf2+0x6c>
 80005d2:	45c8      	cmp	r8, r9
 80005d4:	d8e2      	bhi.n	800059c <__gedf2+0x80>
 80005d6:	2000      	movs	r0, #0
 80005d8:	45c8      	cmp	r8, r9
 80005da:	d2e4      	bcs.n	80005a6 <__gedf2+0x8a>
 80005dc:	e7d4      	b.n	8000588 <__gedf2+0x6c>
 80005de:	2000      	movs	r0, #0
 80005e0:	2c00      	cmp	r4, #0
 80005e2:	d0e0      	beq.n	80005a6 <__gedf2+0x8a>
 80005e4:	e7da      	b.n	800059c <__gedf2+0x80>
 80005e6:	4311      	orrs	r1, r2
 80005e8:	d103      	bne.n	80005f2 <__gedf2+0xd6>
 80005ea:	4584      	cmp	ip, r0
 80005ec:	d1d6      	bne.n	800059c <__gedf2+0x80>
 80005ee:	2000      	movs	r0, #0
 80005f0:	e7d9      	b.n	80005a6 <__gedf2+0x8a>
 80005f2:	2002      	movs	r0, #2
 80005f4:	4240      	negs	r0, r0
 80005f6:	e7d6      	b.n	80005a6 <__gedf2+0x8a>
 80005f8:	4584      	cmp	ip, r0
 80005fa:	d0e6      	beq.n	80005ca <__gedf2+0xae>
 80005fc:	e7ce      	b.n	800059c <__gedf2+0x80>
 80005fe:	46c0      	nop			@ (mov r8, r8)
 8000600:	000007ff 	.word	0x000007ff

08000604 <__ledf2>:
 8000604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000606:	4657      	mov	r7, sl
 8000608:	464e      	mov	r6, r9
 800060a:	4645      	mov	r5, r8
 800060c:	46de      	mov	lr, fp
 800060e:	b5e0      	push	{r5, r6, r7, lr}
 8000610:	000d      	movs	r5, r1
 8000612:	030f      	lsls	r7, r1, #12
 8000614:	0004      	movs	r4, r0
 8000616:	4680      	mov	r8, r0
 8000618:	0fe8      	lsrs	r0, r5, #31
 800061a:	0b39      	lsrs	r1, r7, #12
 800061c:	4684      	mov	ip, r0
 800061e:	b083      	sub	sp, #12
 8000620:	0058      	lsls	r0, r3, #1
 8000622:	4f30      	ldr	r7, [pc, #192]	@ (80006e4 <__ledf2+0xe0>)
 8000624:	0d40      	lsrs	r0, r0, #21
 8000626:	9101      	str	r1, [sp, #4]
 8000628:	031e      	lsls	r6, r3, #12
 800062a:	0069      	lsls	r1, r5, #1
 800062c:	4682      	mov	sl, r0
 800062e:	4691      	mov	r9, r2
 8000630:	0d49      	lsrs	r1, r1, #21
 8000632:	0b36      	lsrs	r6, r6, #12
 8000634:	0fd8      	lsrs	r0, r3, #31
 8000636:	42b9      	cmp	r1, r7
 8000638:	d020      	beq.n	800067c <__ledf2+0x78>
 800063a:	45ba      	cmp	sl, r7
 800063c:	d00f      	beq.n	800065e <__ledf2+0x5a>
 800063e:	2900      	cmp	r1, #0
 8000640:	d12b      	bne.n	800069a <__ledf2+0x96>
 8000642:	9901      	ldr	r1, [sp, #4]
 8000644:	430c      	orrs	r4, r1
 8000646:	4651      	mov	r1, sl
 8000648:	2900      	cmp	r1, #0
 800064a:	d137      	bne.n	80006bc <__ledf2+0xb8>
 800064c:	4332      	orrs	r2, r6
 800064e:	d038      	beq.n	80006c2 <__ledf2+0xbe>
 8000650:	2c00      	cmp	r4, #0
 8000652:	d144      	bne.n	80006de <__ledf2+0xda>
 8000654:	2800      	cmp	r0, #0
 8000656:	d119      	bne.n	800068c <__ledf2+0x88>
 8000658:	2001      	movs	r0, #1
 800065a:	4240      	negs	r0, r0
 800065c:	e016      	b.n	800068c <__ledf2+0x88>
 800065e:	4316      	orrs	r6, r2
 8000660:	d113      	bne.n	800068a <__ledf2+0x86>
 8000662:	2900      	cmp	r1, #0
 8000664:	d102      	bne.n	800066c <__ledf2+0x68>
 8000666:	9f01      	ldr	r7, [sp, #4]
 8000668:	4327      	orrs	r7, r4
 800066a:	d0f3      	beq.n	8000654 <__ledf2+0x50>
 800066c:	4584      	cmp	ip, r0
 800066e:	d020      	beq.n	80006b2 <__ledf2+0xae>
 8000670:	4663      	mov	r3, ip
 8000672:	2002      	movs	r0, #2
 8000674:	3b01      	subs	r3, #1
 8000676:	4018      	ands	r0, r3
 8000678:	3801      	subs	r0, #1
 800067a:	e007      	b.n	800068c <__ledf2+0x88>
 800067c:	9f01      	ldr	r7, [sp, #4]
 800067e:	4327      	orrs	r7, r4
 8000680:	d103      	bne.n	800068a <__ledf2+0x86>
 8000682:	458a      	cmp	sl, r1
 8000684:	d1f4      	bne.n	8000670 <__ledf2+0x6c>
 8000686:	4316      	orrs	r6, r2
 8000688:	d01f      	beq.n	80006ca <__ledf2+0xc6>
 800068a:	2002      	movs	r0, #2
 800068c:	b003      	add	sp, #12
 800068e:	bcf0      	pop	{r4, r5, r6, r7}
 8000690:	46bb      	mov	fp, r7
 8000692:	46b2      	mov	sl, r6
 8000694:	46a9      	mov	r9, r5
 8000696:	46a0      	mov	r8, r4
 8000698:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800069a:	4654      	mov	r4, sl
 800069c:	2c00      	cmp	r4, #0
 800069e:	d0e7      	beq.n	8000670 <__ledf2+0x6c>
 80006a0:	4584      	cmp	ip, r0
 80006a2:	d1e5      	bne.n	8000670 <__ledf2+0x6c>
 80006a4:	4551      	cmp	r1, sl
 80006a6:	dce3      	bgt.n	8000670 <__ledf2+0x6c>
 80006a8:	db03      	blt.n	80006b2 <__ledf2+0xae>
 80006aa:	9b01      	ldr	r3, [sp, #4]
 80006ac:	42b3      	cmp	r3, r6
 80006ae:	d8df      	bhi.n	8000670 <__ledf2+0x6c>
 80006b0:	d00f      	beq.n	80006d2 <__ledf2+0xce>
 80006b2:	4663      	mov	r3, ip
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d0cf      	beq.n	8000658 <__ledf2+0x54>
 80006b8:	4660      	mov	r0, ip
 80006ba:	e7e7      	b.n	800068c <__ledf2+0x88>
 80006bc:	2c00      	cmp	r4, #0
 80006be:	d0c9      	beq.n	8000654 <__ledf2+0x50>
 80006c0:	e7d4      	b.n	800066c <__ledf2+0x68>
 80006c2:	2000      	movs	r0, #0
 80006c4:	2c00      	cmp	r4, #0
 80006c6:	d0e1      	beq.n	800068c <__ledf2+0x88>
 80006c8:	e7d2      	b.n	8000670 <__ledf2+0x6c>
 80006ca:	4584      	cmp	ip, r0
 80006cc:	d1d0      	bne.n	8000670 <__ledf2+0x6c>
 80006ce:	2000      	movs	r0, #0
 80006d0:	e7dc      	b.n	800068c <__ledf2+0x88>
 80006d2:	45c8      	cmp	r8, r9
 80006d4:	d8cc      	bhi.n	8000670 <__ledf2+0x6c>
 80006d6:	2000      	movs	r0, #0
 80006d8:	45c8      	cmp	r8, r9
 80006da:	d2d7      	bcs.n	800068c <__ledf2+0x88>
 80006dc:	e7e9      	b.n	80006b2 <__ledf2+0xae>
 80006de:	4584      	cmp	ip, r0
 80006e0:	d0e3      	beq.n	80006aa <__ledf2+0xa6>
 80006e2:	e7c5      	b.n	8000670 <__ledf2+0x6c>
 80006e4:	000007ff 	.word	0x000007ff

080006e8 <__aeabi_dmul>:
 80006e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ea:	4657      	mov	r7, sl
 80006ec:	46de      	mov	lr, fp
 80006ee:	464e      	mov	r6, r9
 80006f0:	4645      	mov	r5, r8
 80006f2:	b5e0      	push	{r5, r6, r7, lr}
 80006f4:	001f      	movs	r7, r3
 80006f6:	030b      	lsls	r3, r1, #12
 80006f8:	0b1b      	lsrs	r3, r3, #12
 80006fa:	0016      	movs	r6, r2
 80006fc:	469a      	mov	sl, r3
 80006fe:	0fca      	lsrs	r2, r1, #31
 8000700:	004b      	lsls	r3, r1, #1
 8000702:	0004      	movs	r4, r0
 8000704:	4693      	mov	fp, r2
 8000706:	b087      	sub	sp, #28
 8000708:	0d5b      	lsrs	r3, r3, #21
 800070a:	d100      	bne.n	800070e <__aeabi_dmul+0x26>
 800070c:	e0d5      	b.n	80008ba <__aeabi_dmul+0x1d2>
 800070e:	4abb      	ldr	r2, [pc, #748]	@ (80009fc <__aeabi_dmul+0x314>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d100      	bne.n	8000716 <__aeabi_dmul+0x2e>
 8000714:	e0f8      	b.n	8000908 <__aeabi_dmul+0x220>
 8000716:	4651      	mov	r1, sl
 8000718:	0f42      	lsrs	r2, r0, #29
 800071a:	00c9      	lsls	r1, r1, #3
 800071c:	430a      	orrs	r2, r1
 800071e:	2180      	movs	r1, #128	@ 0x80
 8000720:	0409      	lsls	r1, r1, #16
 8000722:	4311      	orrs	r1, r2
 8000724:	00c2      	lsls	r2, r0, #3
 8000726:	4691      	mov	r9, r2
 8000728:	4ab5      	ldr	r2, [pc, #724]	@ (8000a00 <__aeabi_dmul+0x318>)
 800072a:	468a      	mov	sl, r1
 800072c:	189d      	adds	r5, r3, r2
 800072e:	2300      	movs	r3, #0
 8000730:	4698      	mov	r8, r3
 8000732:	9302      	str	r3, [sp, #8]
 8000734:	033c      	lsls	r4, r7, #12
 8000736:	007b      	lsls	r3, r7, #1
 8000738:	0ffa      	lsrs	r2, r7, #31
 800073a:	0030      	movs	r0, r6
 800073c:	0b24      	lsrs	r4, r4, #12
 800073e:	0d5b      	lsrs	r3, r3, #21
 8000740:	9200      	str	r2, [sp, #0]
 8000742:	d100      	bne.n	8000746 <__aeabi_dmul+0x5e>
 8000744:	e096      	b.n	8000874 <__aeabi_dmul+0x18c>
 8000746:	4aad      	ldr	r2, [pc, #692]	@ (80009fc <__aeabi_dmul+0x314>)
 8000748:	4293      	cmp	r3, r2
 800074a:	d031      	beq.n	80007b0 <__aeabi_dmul+0xc8>
 800074c:	0f72      	lsrs	r2, r6, #29
 800074e:	00e4      	lsls	r4, r4, #3
 8000750:	4322      	orrs	r2, r4
 8000752:	2480      	movs	r4, #128	@ 0x80
 8000754:	0424      	lsls	r4, r4, #16
 8000756:	4314      	orrs	r4, r2
 8000758:	4aa9      	ldr	r2, [pc, #676]	@ (8000a00 <__aeabi_dmul+0x318>)
 800075a:	00f0      	lsls	r0, r6, #3
 800075c:	4694      	mov	ip, r2
 800075e:	4463      	add	r3, ip
 8000760:	195b      	adds	r3, r3, r5
 8000762:	1c5a      	adds	r2, r3, #1
 8000764:	9201      	str	r2, [sp, #4]
 8000766:	4642      	mov	r2, r8
 8000768:	2600      	movs	r6, #0
 800076a:	2a0a      	cmp	r2, #10
 800076c:	dc42      	bgt.n	80007f4 <__aeabi_dmul+0x10c>
 800076e:	465a      	mov	r2, fp
 8000770:	9900      	ldr	r1, [sp, #0]
 8000772:	404a      	eors	r2, r1
 8000774:	4693      	mov	fp, r2
 8000776:	4642      	mov	r2, r8
 8000778:	2a02      	cmp	r2, #2
 800077a:	dc32      	bgt.n	80007e2 <__aeabi_dmul+0xfa>
 800077c:	3a01      	subs	r2, #1
 800077e:	2a01      	cmp	r2, #1
 8000780:	d900      	bls.n	8000784 <__aeabi_dmul+0x9c>
 8000782:	e149      	b.n	8000a18 <__aeabi_dmul+0x330>
 8000784:	2e02      	cmp	r6, #2
 8000786:	d100      	bne.n	800078a <__aeabi_dmul+0xa2>
 8000788:	e0ca      	b.n	8000920 <__aeabi_dmul+0x238>
 800078a:	2e01      	cmp	r6, #1
 800078c:	d13d      	bne.n	800080a <__aeabi_dmul+0x122>
 800078e:	2300      	movs	r3, #0
 8000790:	2400      	movs	r4, #0
 8000792:	2200      	movs	r2, #0
 8000794:	0010      	movs	r0, r2
 8000796:	465a      	mov	r2, fp
 8000798:	051b      	lsls	r3, r3, #20
 800079a:	4323      	orrs	r3, r4
 800079c:	07d2      	lsls	r2, r2, #31
 800079e:	4313      	orrs	r3, r2
 80007a0:	0019      	movs	r1, r3
 80007a2:	b007      	add	sp, #28
 80007a4:	bcf0      	pop	{r4, r5, r6, r7}
 80007a6:	46bb      	mov	fp, r7
 80007a8:	46b2      	mov	sl, r6
 80007aa:	46a9      	mov	r9, r5
 80007ac:	46a0      	mov	r8, r4
 80007ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007b0:	4b92      	ldr	r3, [pc, #584]	@ (80009fc <__aeabi_dmul+0x314>)
 80007b2:	4326      	orrs	r6, r4
 80007b4:	18eb      	adds	r3, r5, r3
 80007b6:	2e00      	cmp	r6, #0
 80007b8:	d100      	bne.n	80007bc <__aeabi_dmul+0xd4>
 80007ba:	e0bb      	b.n	8000934 <__aeabi_dmul+0x24c>
 80007bc:	2203      	movs	r2, #3
 80007be:	4641      	mov	r1, r8
 80007c0:	4311      	orrs	r1, r2
 80007c2:	465a      	mov	r2, fp
 80007c4:	4688      	mov	r8, r1
 80007c6:	9900      	ldr	r1, [sp, #0]
 80007c8:	404a      	eors	r2, r1
 80007ca:	2180      	movs	r1, #128	@ 0x80
 80007cc:	0109      	lsls	r1, r1, #4
 80007ce:	468c      	mov	ip, r1
 80007d0:	0029      	movs	r1, r5
 80007d2:	4461      	add	r1, ip
 80007d4:	9101      	str	r1, [sp, #4]
 80007d6:	4641      	mov	r1, r8
 80007d8:	290a      	cmp	r1, #10
 80007da:	dd00      	ble.n	80007de <__aeabi_dmul+0xf6>
 80007dc:	e233      	b.n	8000c46 <__aeabi_dmul+0x55e>
 80007de:	4693      	mov	fp, r2
 80007e0:	2603      	movs	r6, #3
 80007e2:	4642      	mov	r2, r8
 80007e4:	2701      	movs	r7, #1
 80007e6:	4097      	lsls	r7, r2
 80007e8:	21a6      	movs	r1, #166	@ 0xa6
 80007ea:	003a      	movs	r2, r7
 80007ec:	00c9      	lsls	r1, r1, #3
 80007ee:	400a      	ands	r2, r1
 80007f0:	420f      	tst	r7, r1
 80007f2:	d031      	beq.n	8000858 <__aeabi_dmul+0x170>
 80007f4:	9e02      	ldr	r6, [sp, #8]
 80007f6:	2e02      	cmp	r6, #2
 80007f8:	d100      	bne.n	80007fc <__aeabi_dmul+0x114>
 80007fa:	e235      	b.n	8000c68 <__aeabi_dmul+0x580>
 80007fc:	2e03      	cmp	r6, #3
 80007fe:	d100      	bne.n	8000802 <__aeabi_dmul+0x11a>
 8000800:	e1d2      	b.n	8000ba8 <__aeabi_dmul+0x4c0>
 8000802:	4654      	mov	r4, sl
 8000804:	4648      	mov	r0, r9
 8000806:	2e01      	cmp	r6, #1
 8000808:	d0c1      	beq.n	800078e <__aeabi_dmul+0xa6>
 800080a:	9a01      	ldr	r2, [sp, #4]
 800080c:	4b7d      	ldr	r3, [pc, #500]	@ (8000a04 <__aeabi_dmul+0x31c>)
 800080e:	4694      	mov	ip, r2
 8000810:	4463      	add	r3, ip
 8000812:	2b00      	cmp	r3, #0
 8000814:	dc00      	bgt.n	8000818 <__aeabi_dmul+0x130>
 8000816:	e0c0      	b.n	800099a <__aeabi_dmul+0x2b2>
 8000818:	0742      	lsls	r2, r0, #29
 800081a:	d009      	beq.n	8000830 <__aeabi_dmul+0x148>
 800081c:	220f      	movs	r2, #15
 800081e:	4002      	ands	r2, r0
 8000820:	2a04      	cmp	r2, #4
 8000822:	d005      	beq.n	8000830 <__aeabi_dmul+0x148>
 8000824:	1d02      	adds	r2, r0, #4
 8000826:	4282      	cmp	r2, r0
 8000828:	4180      	sbcs	r0, r0
 800082a:	4240      	negs	r0, r0
 800082c:	1824      	adds	r4, r4, r0
 800082e:	0010      	movs	r0, r2
 8000830:	01e2      	lsls	r2, r4, #7
 8000832:	d506      	bpl.n	8000842 <__aeabi_dmul+0x15a>
 8000834:	4b74      	ldr	r3, [pc, #464]	@ (8000a08 <__aeabi_dmul+0x320>)
 8000836:	9a01      	ldr	r2, [sp, #4]
 8000838:	401c      	ands	r4, r3
 800083a:	2380      	movs	r3, #128	@ 0x80
 800083c:	4694      	mov	ip, r2
 800083e:	00db      	lsls	r3, r3, #3
 8000840:	4463      	add	r3, ip
 8000842:	4a72      	ldr	r2, [pc, #456]	@ (8000a0c <__aeabi_dmul+0x324>)
 8000844:	4293      	cmp	r3, r2
 8000846:	dc6b      	bgt.n	8000920 <__aeabi_dmul+0x238>
 8000848:	0762      	lsls	r2, r4, #29
 800084a:	08c0      	lsrs	r0, r0, #3
 800084c:	0264      	lsls	r4, r4, #9
 800084e:	055b      	lsls	r3, r3, #21
 8000850:	4302      	orrs	r2, r0
 8000852:	0b24      	lsrs	r4, r4, #12
 8000854:	0d5b      	lsrs	r3, r3, #21
 8000856:	e79d      	b.n	8000794 <__aeabi_dmul+0xac>
 8000858:	2190      	movs	r1, #144	@ 0x90
 800085a:	0089      	lsls	r1, r1, #2
 800085c:	420f      	tst	r7, r1
 800085e:	d163      	bne.n	8000928 <__aeabi_dmul+0x240>
 8000860:	2288      	movs	r2, #136	@ 0x88
 8000862:	423a      	tst	r2, r7
 8000864:	d100      	bne.n	8000868 <__aeabi_dmul+0x180>
 8000866:	e0d7      	b.n	8000a18 <__aeabi_dmul+0x330>
 8000868:	9b00      	ldr	r3, [sp, #0]
 800086a:	46a2      	mov	sl, r4
 800086c:	469b      	mov	fp, r3
 800086e:	4681      	mov	r9, r0
 8000870:	9602      	str	r6, [sp, #8]
 8000872:	e7bf      	b.n	80007f4 <__aeabi_dmul+0x10c>
 8000874:	0023      	movs	r3, r4
 8000876:	4333      	orrs	r3, r6
 8000878:	d100      	bne.n	800087c <__aeabi_dmul+0x194>
 800087a:	e07f      	b.n	800097c <__aeabi_dmul+0x294>
 800087c:	2c00      	cmp	r4, #0
 800087e:	d100      	bne.n	8000882 <__aeabi_dmul+0x19a>
 8000880:	e1ad      	b.n	8000bde <__aeabi_dmul+0x4f6>
 8000882:	0020      	movs	r0, r4
 8000884:	f000 fa1c 	bl	8000cc0 <__clzsi2>
 8000888:	0002      	movs	r2, r0
 800088a:	0003      	movs	r3, r0
 800088c:	3a0b      	subs	r2, #11
 800088e:	201d      	movs	r0, #29
 8000890:	0019      	movs	r1, r3
 8000892:	1a82      	subs	r2, r0, r2
 8000894:	0030      	movs	r0, r6
 8000896:	3908      	subs	r1, #8
 8000898:	40d0      	lsrs	r0, r2
 800089a:	408c      	lsls	r4, r1
 800089c:	4304      	orrs	r4, r0
 800089e:	0030      	movs	r0, r6
 80008a0:	4088      	lsls	r0, r1
 80008a2:	4a5b      	ldr	r2, [pc, #364]	@ (8000a10 <__aeabi_dmul+0x328>)
 80008a4:	1aeb      	subs	r3, r5, r3
 80008a6:	4694      	mov	ip, r2
 80008a8:	4463      	add	r3, ip
 80008aa:	1c5a      	adds	r2, r3, #1
 80008ac:	9201      	str	r2, [sp, #4]
 80008ae:	4642      	mov	r2, r8
 80008b0:	2600      	movs	r6, #0
 80008b2:	2a0a      	cmp	r2, #10
 80008b4:	dc00      	bgt.n	80008b8 <__aeabi_dmul+0x1d0>
 80008b6:	e75a      	b.n	800076e <__aeabi_dmul+0x86>
 80008b8:	e79c      	b.n	80007f4 <__aeabi_dmul+0x10c>
 80008ba:	4653      	mov	r3, sl
 80008bc:	4303      	orrs	r3, r0
 80008be:	4699      	mov	r9, r3
 80008c0:	d054      	beq.n	800096c <__aeabi_dmul+0x284>
 80008c2:	4653      	mov	r3, sl
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d100      	bne.n	80008ca <__aeabi_dmul+0x1e2>
 80008c8:	e177      	b.n	8000bba <__aeabi_dmul+0x4d2>
 80008ca:	4650      	mov	r0, sl
 80008cc:	f000 f9f8 	bl	8000cc0 <__clzsi2>
 80008d0:	230b      	movs	r3, #11
 80008d2:	425b      	negs	r3, r3
 80008d4:	469c      	mov	ip, r3
 80008d6:	0002      	movs	r2, r0
 80008d8:	4484      	add	ip, r0
 80008da:	0011      	movs	r1, r2
 80008dc:	4650      	mov	r0, sl
 80008de:	3908      	subs	r1, #8
 80008e0:	4088      	lsls	r0, r1
 80008e2:	231d      	movs	r3, #29
 80008e4:	4680      	mov	r8, r0
 80008e6:	4660      	mov	r0, ip
 80008e8:	1a1b      	subs	r3, r3, r0
 80008ea:	0020      	movs	r0, r4
 80008ec:	40d8      	lsrs	r0, r3
 80008ee:	0003      	movs	r3, r0
 80008f0:	4640      	mov	r0, r8
 80008f2:	4303      	orrs	r3, r0
 80008f4:	469a      	mov	sl, r3
 80008f6:	0023      	movs	r3, r4
 80008f8:	408b      	lsls	r3, r1
 80008fa:	4699      	mov	r9, r3
 80008fc:	2300      	movs	r3, #0
 80008fe:	4d44      	ldr	r5, [pc, #272]	@ (8000a10 <__aeabi_dmul+0x328>)
 8000900:	4698      	mov	r8, r3
 8000902:	1aad      	subs	r5, r5, r2
 8000904:	9302      	str	r3, [sp, #8]
 8000906:	e715      	b.n	8000734 <__aeabi_dmul+0x4c>
 8000908:	4652      	mov	r2, sl
 800090a:	4302      	orrs	r2, r0
 800090c:	4691      	mov	r9, r2
 800090e:	d126      	bne.n	800095e <__aeabi_dmul+0x276>
 8000910:	2200      	movs	r2, #0
 8000912:	001d      	movs	r5, r3
 8000914:	2302      	movs	r3, #2
 8000916:	4692      	mov	sl, r2
 8000918:	3208      	adds	r2, #8
 800091a:	4690      	mov	r8, r2
 800091c:	9302      	str	r3, [sp, #8]
 800091e:	e709      	b.n	8000734 <__aeabi_dmul+0x4c>
 8000920:	2400      	movs	r4, #0
 8000922:	2200      	movs	r2, #0
 8000924:	4b35      	ldr	r3, [pc, #212]	@ (80009fc <__aeabi_dmul+0x314>)
 8000926:	e735      	b.n	8000794 <__aeabi_dmul+0xac>
 8000928:	2300      	movs	r3, #0
 800092a:	2480      	movs	r4, #128	@ 0x80
 800092c:	469b      	mov	fp, r3
 800092e:	0324      	lsls	r4, r4, #12
 8000930:	4b32      	ldr	r3, [pc, #200]	@ (80009fc <__aeabi_dmul+0x314>)
 8000932:	e72f      	b.n	8000794 <__aeabi_dmul+0xac>
 8000934:	2202      	movs	r2, #2
 8000936:	4641      	mov	r1, r8
 8000938:	4311      	orrs	r1, r2
 800093a:	2280      	movs	r2, #128	@ 0x80
 800093c:	0112      	lsls	r2, r2, #4
 800093e:	4694      	mov	ip, r2
 8000940:	002a      	movs	r2, r5
 8000942:	4462      	add	r2, ip
 8000944:	4688      	mov	r8, r1
 8000946:	9201      	str	r2, [sp, #4]
 8000948:	290a      	cmp	r1, #10
 800094a:	dd00      	ble.n	800094e <__aeabi_dmul+0x266>
 800094c:	e752      	b.n	80007f4 <__aeabi_dmul+0x10c>
 800094e:	465a      	mov	r2, fp
 8000950:	2000      	movs	r0, #0
 8000952:	9900      	ldr	r1, [sp, #0]
 8000954:	0004      	movs	r4, r0
 8000956:	404a      	eors	r2, r1
 8000958:	4693      	mov	fp, r2
 800095a:	2602      	movs	r6, #2
 800095c:	e70b      	b.n	8000776 <__aeabi_dmul+0x8e>
 800095e:	220c      	movs	r2, #12
 8000960:	001d      	movs	r5, r3
 8000962:	2303      	movs	r3, #3
 8000964:	4681      	mov	r9, r0
 8000966:	4690      	mov	r8, r2
 8000968:	9302      	str	r3, [sp, #8]
 800096a:	e6e3      	b.n	8000734 <__aeabi_dmul+0x4c>
 800096c:	2300      	movs	r3, #0
 800096e:	469a      	mov	sl, r3
 8000970:	3304      	adds	r3, #4
 8000972:	4698      	mov	r8, r3
 8000974:	3b03      	subs	r3, #3
 8000976:	2500      	movs	r5, #0
 8000978:	9302      	str	r3, [sp, #8]
 800097a:	e6db      	b.n	8000734 <__aeabi_dmul+0x4c>
 800097c:	4642      	mov	r2, r8
 800097e:	3301      	adds	r3, #1
 8000980:	431a      	orrs	r2, r3
 8000982:	002b      	movs	r3, r5
 8000984:	4690      	mov	r8, r2
 8000986:	1c5a      	adds	r2, r3, #1
 8000988:	9201      	str	r2, [sp, #4]
 800098a:	4642      	mov	r2, r8
 800098c:	2400      	movs	r4, #0
 800098e:	2000      	movs	r0, #0
 8000990:	2601      	movs	r6, #1
 8000992:	2a0a      	cmp	r2, #10
 8000994:	dc00      	bgt.n	8000998 <__aeabi_dmul+0x2b0>
 8000996:	e6ea      	b.n	800076e <__aeabi_dmul+0x86>
 8000998:	e72c      	b.n	80007f4 <__aeabi_dmul+0x10c>
 800099a:	2201      	movs	r2, #1
 800099c:	1ad2      	subs	r2, r2, r3
 800099e:	2a38      	cmp	r2, #56	@ 0x38
 80009a0:	dd00      	ble.n	80009a4 <__aeabi_dmul+0x2bc>
 80009a2:	e6f4      	b.n	800078e <__aeabi_dmul+0xa6>
 80009a4:	2a1f      	cmp	r2, #31
 80009a6:	dc00      	bgt.n	80009aa <__aeabi_dmul+0x2c2>
 80009a8:	e12a      	b.n	8000c00 <__aeabi_dmul+0x518>
 80009aa:	211f      	movs	r1, #31
 80009ac:	4249      	negs	r1, r1
 80009ae:	1acb      	subs	r3, r1, r3
 80009b0:	0021      	movs	r1, r4
 80009b2:	40d9      	lsrs	r1, r3
 80009b4:	000b      	movs	r3, r1
 80009b6:	2a20      	cmp	r2, #32
 80009b8:	d005      	beq.n	80009c6 <__aeabi_dmul+0x2de>
 80009ba:	4a16      	ldr	r2, [pc, #88]	@ (8000a14 <__aeabi_dmul+0x32c>)
 80009bc:	9d01      	ldr	r5, [sp, #4]
 80009be:	4694      	mov	ip, r2
 80009c0:	4465      	add	r5, ip
 80009c2:	40ac      	lsls	r4, r5
 80009c4:	4320      	orrs	r0, r4
 80009c6:	1e42      	subs	r2, r0, #1
 80009c8:	4190      	sbcs	r0, r2
 80009ca:	4318      	orrs	r0, r3
 80009cc:	2307      	movs	r3, #7
 80009ce:	0019      	movs	r1, r3
 80009d0:	2400      	movs	r4, #0
 80009d2:	4001      	ands	r1, r0
 80009d4:	4203      	tst	r3, r0
 80009d6:	d00c      	beq.n	80009f2 <__aeabi_dmul+0x30a>
 80009d8:	230f      	movs	r3, #15
 80009da:	4003      	ands	r3, r0
 80009dc:	2b04      	cmp	r3, #4
 80009de:	d100      	bne.n	80009e2 <__aeabi_dmul+0x2fa>
 80009e0:	e140      	b.n	8000c64 <__aeabi_dmul+0x57c>
 80009e2:	1d03      	adds	r3, r0, #4
 80009e4:	4283      	cmp	r3, r0
 80009e6:	41a4      	sbcs	r4, r4
 80009e8:	0018      	movs	r0, r3
 80009ea:	4264      	negs	r4, r4
 80009ec:	0761      	lsls	r1, r4, #29
 80009ee:	0264      	lsls	r4, r4, #9
 80009f0:	0b24      	lsrs	r4, r4, #12
 80009f2:	08c2      	lsrs	r2, r0, #3
 80009f4:	2300      	movs	r3, #0
 80009f6:	430a      	orrs	r2, r1
 80009f8:	e6cc      	b.n	8000794 <__aeabi_dmul+0xac>
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	000007ff 	.word	0x000007ff
 8000a00:	fffffc01 	.word	0xfffffc01
 8000a04:	000003ff 	.word	0x000003ff
 8000a08:	feffffff 	.word	0xfeffffff
 8000a0c:	000007fe 	.word	0x000007fe
 8000a10:	fffffc0d 	.word	0xfffffc0d
 8000a14:	0000043e 	.word	0x0000043e
 8000a18:	4649      	mov	r1, r9
 8000a1a:	464a      	mov	r2, r9
 8000a1c:	0409      	lsls	r1, r1, #16
 8000a1e:	0c09      	lsrs	r1, r1, #16
 8000a20:	000d      	movs	r5, r1
 8000a22:	0c16      	lsrs	r6, r2, #16
 8000a24:	0c02      	lsrs	r2, r0, #16
 8000a26:	0400      	lsls	r0, r0, #16
 8000a28:	0c00      	lsrs	r0, r0, #16
 8000a2a:	4345      	muls	r5, r0
 8000a2c:	46ac      	mov	ip, r5
 8000a2e:	0005      	movs	r5, r0
 8000a30:	4375      	muls	r5, r6
 8000a32:	46a8      	mov	r8, r5
 8000a34:	0015      	movs	r5, r2
 8000a36:	000f      	movs	r7, r1
 8000a38:	4375      	muls	r5, r6
 8000a3a:	9200      	str	r2, [sp, #0]
 8000a3c:	9502      	str	r5, [sp, #8]
 8000a3e:	002a      	movs	r2, r5
 8000a40:	9d00      	ldr	r5, [sp, #0]
 8000a42:	436f      	muls	r7, r5
 8000a44:	4665      	mov	r5, ip
 8000a46:	0c2d      	lsrs	r5, r5, #16
 8000a48:	46a9      	mov	r9, r5
 8000a4a:	4447      	add	r7, r8
 8000a4c:	444f      	add	r7, r9
 8000a4e:	45b8      	cmp	r8, r7
 8000a50:	d905      	bls.n	8000a5e <__aeabi_dmul+0x376>
 8000a52:	0015      	movs	r5, r2
 8000a54:	2280      	movs	r2, #128	@ 0x80
 8000a56:	0252      	lsls	r2, r2, #9
 8000a58:	4690      	mov	r8, r2
 8000a5a:	4445      	add	r5, r8
 8000a5c:	9502      	str	r5, [sp, #8]
 8000a5e:	0c3d      	lsrs	r5, r7, #16
 8000a60:	9503      	str	r5, [sp, #12]
 8000a62:	4665      	mov	r5, ip
 8000a64:	042d      	lsls	r5, r5, #16
 8000a66:	043f      	lsls	r7, r7, #16
 8000a68:	0c2d      	lsrs	r5, r5, #16
 8000a6a:	46ac      	mov	ip, r5
 8000a6c:	003d      	movs	r5, r7
 8000a6e:	4465      	add	r5, ip
 8000a70:	9504      	str	r5, [sp, #16]
 8000a72:	0c25      	lsrs	r5, r4, #16
 8000a74:	0424      	lsls	r4, r4, #16
 8000a76:	0c24      	lsrs	r4, r4, #16
 8000a78:	46ac      	mov	ip, r5
 8000a7a:	0025      	movs	r5, r4
 8000a7c:	4375      	muls	r5, r6
 8000a7e:	46a8      	mov	r8, r5
 8000a80:	4665      	mov	r5, ip
 8000a82:	000f      	movs	r7, r1
 8000a84:	4369      	muls	r1, r5
 8000a86:	4441      	add	r1, r8
 8000a88:	4689      	mov	r9, r1
 8000a8a:	4367      	muls	r7, r4
 8000a8c:	0c39      	lsrs	r1, r7, #16
 8000a8e:	4449      	add	r1, r9
 8000a90:	436e      	muls	r6, r5
 8000a92:	4588      	cmp	r8, r1
 8000a94:	d903      	bls.n	8000a9e <__aeabi_dmul+0x3b6>
 8000a96:	2280      	movs	r2, #128	@ 0x80
 8000a98:	0252      	lsls	r2, r2, #9
 8000a9a:	4690      	mov	r8, r2
 8000a9c:	4446      	add	r6, r8
 8000a9e:	0c0d      	lsrs	r5, r1, #16
 8000aa0:	46a8      	mov	r8, r5
 8000aa2:	0035      	movs	r5, r6
 8000aa4:	4445      	add	r5, r8
 8000aa6:	9505      	str	r5, [sp, #20]
 8000aa8:	9d03      	ldr	r5, [sp, #12]
 8000aaa:	043f      	lsls	r7, r7, #16
 8000aac:	46a8      	mov	r8, r5
 8000aae:	0c3f      	lsrs	r7, r7, #16
 8000ab0:	0409      	lsls	r1, r1, #16
 8000ab2:	19c9      	adds	r1, r1, r7
 8000ab4:	4488      	add	r8, r1
 8000ab6:	4645      	mov	r5, r8
 8000ab8:	9503      	str	r5, [sp, #12]
 8000aba:	4655      	mov	r5, sl
 8000abc:	042e      	lsls	r6, r5, #16
 8000abe:	0c36      	lsrs	r6, r6, #16
 8000ac0:	0c2f      	lsrs	r7, r5, #16
 8000ac2:	0035      	movs	r5, r6
 8000ac4:	4345      	muls	r5, r0
 8000ac6:	4378      	muls	r0, r7
 8000ac8:	4681      	mov	r9, r0
 8000aca:	0038      	movs	r0, r7
 8000acc:	46a8      	mov	r8, r5
 8000ace:	0c2d      	lsrs	r5, r5, #16
 8000ad0:	46aa      	mov	sl, r5
 8000ad2:	9a00      	ldr	r2, [sp, #0]
 8000ad4:	4350      	muls	r0, r2
 8000ad6:	4372      	muls	r2, r6
 8000ad8:	444a      	add	r2, r9
 8000ada:	4452      	add	r2, sl
 8000adc:	4591      	cmp	r9, r2
 8000ade:	d903      	bls.n	8000ae8 <__aeabi_dmul+0x400>
 8000ae0:	2580      	movs	r5, #128	@ 0x80
 8000ae2:	026d      	lsls	r5, r5, #9
 8000ae4:	46a9      	mov	r9, r5
 8000ae6:	4448      	add	r0, r9
 8000ae8:	0c15      	lsrs	r5, r2, #16
 8000aea:	46a9      	mov	r9, r5
 8000aec:	4645      	mov	r5, r8
 8000aee:	042d      	lsls	r5, r5, #16
 8000af0:	0c2d      	lsrs	r5, r5, #16
 8000af2:	46a8      	mov	r8, r5
 8000af4:	4665      	mov	r5, ip
 8000af6:	437d      	muls	r5, r7
 8000af8:	0412      	lsls	r2, r2, #16
 8000afa:	4448      	add	r0, r9
 8000afc:	4490      	add	r8, r2
 8000afe:	46a9      	mov	r9, r5
 8000b00:	0032      	movs	r2, r6
 8000b02:	4665      	mov	r5, ip
 8000b04:	4362      	muls	r2, r4
 8000b06:	436e      	muls	r6, r5
 8000b08:	437c      	muls	r4, r7
 8000b0a:	0c17      	lsrs	r7, r2, #16
 8000b0c:	1936      	adds	r6, r6, r4
 8000b0e:	19bf      	adds	r7, r7, r6
 8000b10:	42bc      	cmp	r4, r7
 8000b12:	d903      	bls.n	8000b1c <__aeabi_dmul+0x434>
 8000b14:	2480      	movs	r4, #128	@ 0x80
 8000b16:	0264      	lsls	r4, r4, #9
 8000b18:	46a4      	mov	ip, r4
 8000b1a:	44e1      	add	r9, ip
 8000b1c:	9c02      	ldr	r4, [sp, #8]
 8000b1e:	9e03      	ldr	r6, [sp, #12]
 8000b20:	46a4      	mov	ip, r4
 8000b22:	9d05      	ldr	r5, [sp, #20]
 8000b24:	4466      	add	r6, ip
 8000b26:	428e      	cmp	r6, r1
 8000b28:	4189      	sbcs	r1, r1
 8000b2a:	46ac      	mov	ip, r5
 8000b2c:	0412      	lsls	r2, r2, #16
 8000b2e:	043c      	lsls	r4, r7, #16
 8000b30:	0c12      	lsrs	r2, r2, #16
 8000b32:	18a2      	adds	r2, r4, r2
 8000b34:	4462      	add	r2, ip
 8000b36:	4249      	negs	r1, r1
 8000b38:	1854      	adds	r4, r2, r1
 8000b3a:	4446      	add	r6, r8
 8000b3c:	46a4      	mov	ip, r4
 8000b3e:	4546      	cmp	r6, r8
 8000b40:	41a4      	sbcs	r4, r4
 8000b42:	4682      	mov	sl, r0
 8000b44:	4264      	negs	r4, r4
 8000b46:	46a0      	mov	r8, r4
 8000b48:	42aa      	cmp	r2, r5
 8000b4a:	4192      	sbcs	r2, r2
 8000b4c:	458c      	cmp	ip, r1
 8000b4e:	4189      	sbcs	r1, r1
 8000b50:	44e2      	add	sl, ip
 8000b52:	44d0      	add	r8, sl
 8000b54:	4249      	negs	r1, r1
 8000b56:	4252      	negs	r2, r2
 8000b58:	430a      	orrs	r2, r1
 8000b5a:	45a0      	cmp	r8, r4
 8000b5c:	41a4      	sbcs	r4, r4
 8000b5e:	4582      	cmp	sl, r0
 8000b60:	4189      	sbcs	r1, r1
 8000b62:	4264      	negs	r4, r4
 8000b64:	4249      	negs	r1, r1
 8000b66:	430c      	orrs	r4, r1
 8000b68:	4641      	mov	r1, r8
 8000b6a:	0c3f      	lsrs	r7, r7, #16
 8000b6c:	19d2      	adds	r2, r2, r7
 8000b6e:	1912      	adds	r2, r2, r4
 8000b70:	0dcc      	lsrs	r4, r1, #23
 8000b72:	9904      	ldr	r1, [sp, #16]
 8000b74:	0270      	lsls	r0, r6, #9
 8000b76:	4308      	orrs	r0, r1
 8000b78:	1e41      	subs	r1, r0, #1
 8000b7a:	4188      	sbcs	r0, r1
 8000b7c:	4641      	mov	r1, r8
 8000b7e:	444a      	add	r2, r9
 8000b80:	0df6      	lsrs	r6, r6, #23
 8000b82:	0252      	lsls	r2, r2, #9
 8000b84:	4330      	orrs	r0, r6
 8000b86:	0249      	lsls	r1, r1, #9
 8000b88:	4314      	orrs	r4, r2
 8000b8a:	4308      	orrs	r0, r1
 8000b8c:	01d2      	lsls	r2, r2, #7
 8000b8e:	d535      	bpl.n	8000bfc <__aeabi_dmul+0x514>
 8000b90:	2201      	movs	r2, #1
 8000b92:	0843      	lsrs	r3, r0, #1
 8000b94:	4002      	ands	r2, r0
 8000b96:	4313      	orrs	r3, r2
 8000b98:	07e0      	lsls	r0, r4, #31
 8000b9a:	4318      	orrs	r0, r3
 8000b9c:	0864      	lsrs	r4, r4, #1
 8000b9e:	e634      	b.n	800080a <__aeabi_dmul+0x122>
 8000ba0:	9b00      	ldr	r3, [sp, #0]
 8000ba2:	46a2      	mov	sl, r4
 8000ba4:	469b      	mov	fp, r3
 8000ba6:	4681      	mov	r9, r0
 8000ba8:	2480      	movs	r4, #128	@ 0x80
 8000baa:	4653      	mov	r3, sl
 8000bac:	0324      	lsls	r4, r4, #12
 8000bae:	431c      	orrs	r4, r3
 8000bb0:	0324      	lsls	r4, r4, #12
 8000bb2:	464a      	mov	r2, r9
 8000bb4:	4b2e      	ldr	r3, [pc, #184]	@ (8000c70 <__aeabi_dmul+0x588>)
 8000bb6:	0b24      	lsrs	r4, r4, #12
 8000bb8:	e5ec      	b.n	8000794 <__aeabi_dmul+0xac>
 8000bba:	f000 f881 	bl	8000cc0 <__clzsi2>
 8000bbe:	2315      	movs	r3, #21
 8000bc0:	469c      	mov	ip, r3
 8000bc2:	4484      	add	ip, r0
 8000bc4:	0002      	movs	r2, r0
 8000bc6:	4663      	mov	r3, ip
 8000bc8:	3220      	adds	r2, #32
 8000bca:	2b1c      	cmp	r3, #28
 8000bcc:	dc00      	bgt.n	8000bd0 <__aeabi_dmul+0x4e8>
 8000bce:	e684      	b.n	80008da <__aeabi_dmul+0x1f2>
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	4699      	mov	r9, r3
 8000bd4:	0023      	movs	r3, r4
 8000bd6:	3808      	subs	r0, #8
 8000bd8:	4083      	lsls	r3, r0
 8000bda:	469a      	mov	sl, r3
 8000bdc:	e68e      	b.n	80008fc <__aeabi_dmul+0x214>
 8000bde:	f000 f86f 	bl	8000cc0 <__clzsi2>
 8000be2:	0002      	movs	r2, r0
 8000be4:	0003      	movs	r3, r0
 8000be6:	3215      	adds	r2, #21
 8000be8:	3320      	adds	r3, #32
 8000bea:	2a1c      	cmp	r2, #28
 8000bec:	dc00      	bgt.n	8000bf0 <__aeabi_dmul+0x508>
 8000bee:	e64e      	b.n	800088e <__aeabi_dmul+0x1a6>
 8000bf0:	0002      	movs	r2, r0
 8000bf2:	0034      	movs	r4, r6
 8000bf4:	3a08      	subs	r2, #8
 8000bf6:	2000      	movs	r0, #0
 8000bf8:	4094      	lsls	r4, r2
 8000bfa:	e652      	b.n	80008a2 <__aeabi_dmul+0x1ba>
 8000bfc:	9301      	str	r3, [sp, #4]
 8000bfe:	e604      	b.n	800080a <__aeabi_dmul+0x122>
 8000c00:	4b1c      	ldr	r3, [pc, #112]	@ (8000c74 <__aeabi_dmul+0x58c>)
 8000c02:	0021      	movs	r1, r4
 8000c04:	469c      	mov	ip, r3
 8000c06:	0003      	movs	r3, r0
 8000c08:	9d01      	ldr	r5, [sp, #4]
 8000c0a:	40d3      	lsrs	r3, r2
 8000c0c:	4465      	add	r5, ip
 8000c0e:	40a9      	lsls	r1, r5
 8000c10:	4319      	orrs	r1, r3
 8000c12:	0003      	movs	r3, r0
 8000c14:	40ab      	lsls	r3, r5
 8000c16:	1e58      	subs	r0, r3, #1
 8000c18:	4183      	sbcs	r3, r0
 8000c1a:	4319      	orrs	r1, r3
 8000c1c:	0008      	movs	r0, r1
 8000c1e:	40d4      	lsrs	r4, r2
 8000c20:	074b      	lsls	r3, r1, #29
 8000c22:	d009      	beq.n	8000c38 <__aeabi_dmul+0x550>
 8000c24:	230f      	movs	r3, #15
 8000c26:	400b      	ands	r3, r1
 8000c28:	2b04      	cmp	r3, #4
 8000c2a:	d005      	beq.n	8000c38 <__aeabi_dmul+0x550>
 8000c2c:	1d0b      	adds	r3, r1, #4
 8000c2e:	428b      	cmp	r3, r1
 8000c30:	4180      	sbcs	r0, r0
 8000c32:	4240      	negs	r0, r0
 8000c34:	1824      	adds	r4, r4, r0
 8000c36:	0018      	movs	r0, r3
 8000c38:	0223      	lsls	r3, r4, #8
 8000c3a:	d400      	bmi.n	8000c3e <__aeabi_dmul+0x556>
 8000c3c:	e6d6      	b.n	80009ec <__aeabi_dmul+0x304>
 8000c3e:	2301      	movs	r3, #1
 8000c40:	2400      	movs	r4, #0
 8000c42:	2200      	movs	r2, #0
 8000c44:	e5a6      	b.n	8000794 <__aeabi_dmul+0xac>
 8000c46:	290f      	cmp	r1, #15
 8000c48:	d1aa      	bne.n	8000ba0 <__aeabi_dmul+0x4b8>
 8000c4a:	2380      	movs	r3, #128	@ 0x80
 8000c4c:	4652      	mov	r2, sl
 8000c4e:	031b      	lsls	r3, r3, #12
 8000c50:	421a      	tst	r2, r3
 8000c52:	d0a9      	beq.n	8000ba8 <__aeabi_dmul+0x4c0>
 8000c54:	421c      	tst	r4, r3
 8000c56:	d1a7      	bne.n	8000ba8 <__aeabi_dmul+0x4c0>
 8000c58:	431c      	orrs	r4, r3
 8000c5a:	9b00      	ldr	r3, [sp, #0]
 8000c5c:	0002      	movs	r2, r0
 8000c5e:	469b      	mov	fp, r3
 8000c60:	4b03      	ldr	r3, [pc, #12]	@ (8000c70 <__aeabi_dmul+0x588>)
 8000c62:	e597      	b.n	8000794 <__aeabi_dmul+0xac>
 8000c64:	2400      	movs	r4, #0
 8000c66:	e6c1      	b.n	80009ec <__aeabi_dmul+0x304>
 8000c68:	2400      	movs	r4, #0
 8000c6a:	4b01      	ldr	r3, [pc, #4]	@ (8000c70 <__aeabi_dmul+0x588>)
 8000c6c:	0022      	movs	r2, r4
 8000c6e:	e591      	b.n	8000794 <__aeabi_dmul+0xac>
 8000c70:	000007ff 	.word	0x000007ff
 8000c74:	0000041e 	.word	0x0000041e

08000c78 <__aeabi_ui2d>:
 8000c78:	b510      	push	{r4, lr}
 8000c7a:	1e04      	subs	r4, r0, #0
 8000c7c:	d010      	beq.n	8000ca0 <__aeabi_ui2d+0x28>
 8000c7e:	f000 f81f 	bl	8000cc0 <__clzsi2>
 8000c82:	4b0e      	ldr	r3, [pc, #56]	@ (8000cbc <__aeabi_ui2d+0x44>)
 8000c84:	1a1b      	subs	r3, r3, r0
 8000c86:	055b      	lsls	r3, r3, #21
 8000c88:	0d5b      	lsrs	r3, r3, #21
 8000c8a:	280a      	cmp	r0, #10
 8000c8c:	dc0f      	bgt.n	8000cae <__aeabi_ui2d+0x36>
 8000c8e:	220b      	movs	r2, #11
 8000c90:	0021      	movs	r1, r4
 8000c92:	1a12      	subs	r2, r2, r0
 8000c94:	40d1      	lsrs	r1, r2
 8000c96:	3015      	adds	r0, #21
 8000c98:	030a      	lsls	r2, r1, #12
 8000c9a:	4084      	lsls	r4, r0
 8000c9c:	0b12      	lsrs	r2, r2, #12
 8000c9e:	e001      	b.n	8000ca4 <__aeabi_ui2d+0x2c>
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	051b      	lsls	r3, r3, #20
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	0020      	movs	r0, r4
 8000caa:	0019      	movs	r1, r3
 8000cac:	bd10      	pop	{r4, pc}
 8000cae:	0022      	movs	r2, r4
 8000cb0:	380b      	subs	r0, #11
 8000cb2:	4082      	lsls	r2, r0
 8000cb4:	0312      	lsls	r2, r2, #12
 8000cb6:	2400      	movs	r4, #0
 8000cb8:	0b12      	lsrs	r2, r2, #12
 8000cba:	e7f3      	b.n	8000ca4 <__aeabi_ui2d+0x2c>
 8000cbc:	0000041e 	.word	0x0000041e

08000cc0 <__clzsi2>:
 8000cc0:	211c      	movs	r1, #28
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	041b      	lsls	r3, r3, #16
 8000cc6:	4298      	cmp	r0, r3
 8000cc8:	d301      	bcc.n	8000cce <__clzsi2+0xe>
 8000cca:	0c00      	lsrs	r0, r0, #16
 8000ccc:	3910      	subs	r1, #16
 8000cce:	0a1b      	lsrs	r3, r3, #8
 8000cd0:	4298      	cmp	r0, r3
 8000cd2:	d301      	bcc.n	8000cd8 <__clzsi2+0x18>
 8000cd4:	0a00      	lsrs	r0, r0, #8
 8000cd6:	3908      	subs	r1, #8
 8000cd8:	091b      	lsrs	r3, r3, #4
 8000cda:	4298      	cmp	r0, r3
 8000cdc:	d301      	bcc.n	8000ce2 <__clzsi2+0x22>
 8000cde:	0900      	lsrs	r0, r0, #4
 8000ce0:	3904      	subs	r1, #4
 8000ce2:	a202      	add	r2, pc, #8	@ (adr r2, 8000cec <__clzsi2+0x2c>)
 8000ce4:	5c10      	ldrb	r0, [r2, r0]
 8000ce6:	1840      	adds	r0, r0, r1
 8000ce8:	4770      	bx	lr
 8000cea:	46c0      	nop			@ (mov r8, r8)
 8000cec:	02020304 	.word	0x02020304
 8000cf0:	01010101 	.word	0x01010101
	...

08000cfc <LCD_Init>:
		{ 0x1F, 0x1F, 0x1F, 0x1F, 0x1F, 0x1F, 0x1F, 0x1F },
		{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 },
		{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }
};
//Funcion que inicializa el LCD a 4 bits
void LCD_Init(void){
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
	int8_t const *p;
/**
 * Habilitamos las señales de reloj para los puertos I/O
	*/
	RCC->IOPENR		|=	( 0x1UL <<  1U );
 8000d02:	4ba7      	ldr	r3, [pc, #668]	@ (8000fa0 <LCD_Init+0x2a4>)
 8000d04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d06:	4ba6      	ldr	r3, [pc, #664]	@ (8000fa0 <LCD_Init+0x2a4>)
 8000d08:	2102      	movs	r1, #2
 8000d0a:	430a      	orrs	r2, r1
 8000d0c:	635a      	str	r2, [r3, #52]	@ 0x34
/**
 * Configuración de los pines de control (RS, RW, EN) como GP output PP
	*/
	GPIOB->PUPDR  &= ~( 0x3UL << 18U );
 8000d0e:	4ba5      	ldr	r3, [pc, #660]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d10:	68da      	ldr	r2, [r3, #12]
 8000d12:	4ba4      	ldr	r3, [pc, #656]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d14:	49a4      	ldr	r1, [pc, #656]	@ (8000fa8 <LCD_Init+0x2ac>)
 8000d16:	400a      	ands	r2, r1
 8000d18:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL <<  9U );
 8000d1a:	4ba2      	ldr	r3, [pc, #648]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d1c:	685a      	ldr	r2, [r3, #4]
 8000d1e:	4ba1      	ldr	r3, [pc, #644]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d20:	49a2      	ldr	r1, [pc, #648]	@ (8000fac <LCD_Init+0x2b0>)
 8000d22:	400a      	ands	r2, r1
 8000d24:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 18U );
 8000d26:	4b9f      	ldr	r3, [pc, #636]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	4b9e      	ldr	r3, [pc, #632]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d2c:	49a0      	ldr	r1, [pc, #640]	@ (8000fb0 <LCD_Init+0x2b4>)
 8000d2e:	400a      	ands	r2, r1
 8000d30:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 18U );
 8000d32:	4b9c      	ldr	r3, [pc, #624]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	4b9b      	ldr	r3, [pc, #620]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d38:	2180      	movs	r1, #128	@ 0x80
 8000d3a:	02c9      	lsls	r1, r1, #11
 8000d3c:	430a      	orrs	r2, r1
 8000d3e:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR  &= ~( 0x3UL << 20U );
 8000d40:	4b98      	ldr	r3, [pc, #608]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d42:	68da      	ldr	r2, [r3, #12]
 8000d44:	4b97      	ldr	r3, [pc, #604]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d46:	499b      	ldr	r1, [pc, #620]	@ (8000fb4 <LCD_Init+0x2b8>)
 8000d48:	400a      	ands	r2, r1
 8000d4a:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL << 10U );
 8000d4c:	4b95      	ldr	r3, [pc, #596]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d4e:	685a      	ldr	r2, [r3, #4]
 8000d50:	4b94      	ldr	r3, [pc, #592]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d52:	4999      	ldr	r1, [pc, #612]	@ (8000fb8 <LCD_Init+0x2bc>)
 8000d54:	400a      	ands	r2, r1
 8000d56:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 20U );
 8000d58:	4b92      	ldr	r3, [pc, #584]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	4b91      	ldr	r3, [pc, #580]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d5e:	4997      	ldr	r1, [pc, #604]	@ (8000fbc <LCD_Init+0x2c0>)
 8000d60:	400a      	ands	r2, r1
 8000d62:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 20U );
 8000d64:	4b8f      	ldr	r3, [pc, #572]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	4b8e      	ldr	r3, [pc, #568]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d6a:	2180      	movs	r1, #128	@ 0x80
 8000d6c:	0349      	lsls	r1, r1, #13
 8000d6e:	430a      	orrs	r2, r1
 8000d70:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR  &= ~( 0x3UL << 22U );
 8000d72:	4b8c      	ldr	r3, [pc, #560]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d74:	68da      	ldr	r2, [r3, #12]
 8000d76:	4b8b      	ldr	r3, [pc, #556]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d78:	4991      	ldr	r1, [pc, #580]	@ (8000fc0 <LCD_Init+0x2c4>)
 8000d7a:	400a      	ands	r2, r1
 8000d7c:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL << 11U );
 8000d7e:	4b89      	ldr	r3, [pc, #548]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d80:	685a      	ldr	r2, [r3, #4]
 8000d82:	4b88      	ldr	r3, [pc, #544]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d84:	498f      	ldr	r1, [pc, #572]	@ (8000fc4 <LCD_Init+0x2c8>)
 8000d86:	400a      	ands	r2, r1
 8000d88:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 22U );
 8000d8a:	4b86      	ldr	r3, [pc, #536]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	4b85      	ldr	r3, [pc, #532]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d90:	498d      	ldr	r1, [pc, #564]	@ (8000fc8 <LCD_Init+0x2cc>)
 8000d92:	400a      	ands	r2, r1
 8000d94:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 22U );
 8000d96:	4b83      	ldr	r3, [pc, #524]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	4b82      	ldr	r3, [pc, #520]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000d9c:	2180      	movs	r1, #128	@ 0x80
 8000d9e:	03c9      	lsls	r1, r1, #15
 8000da0:	430a      	orrs	r2, r1
 8000da2:	601a      	str	r2, [r3, #0]
/**
 * Configuración de los pines de datos (D4-D7) como GP output PP
	*/
	GPIOB->PUPDR  &= ~( 0x3UL << 0U );
 8000da4:	4b7f      	ldr	r3, [pc, #508]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000da6:	68da      	ldr	r2, [r3, #12]
 8000da8:	4b7e      	ldr	r3, [pc, #504]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000daa:	2103      	movs	r1, #3
 8000dac:	438a      	bics	r2, r1
 8000dae:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL << 0U );
 8000db0:	4b7c      	ldr	r3, [pc, #496]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000db2:	685a      	ldr	r2, [r3, #4]
 8000db4:	4b7b      	ldr	r3, [pc, #492]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000db6:	2101      	movs	r1, #1
 8000db8:	438a      	bics	r2, r1
 8000dba:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 0U );
 8000dbc:	4b79      	ldr	r3, [pc, #484]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	4b78      	ldr	r3, [pc, #480]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000dc2:	2102      	movs	r1, #2
 8000dc4:	438a      	bics	r2, r1
 8000dc6:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 0U );
 8000dc8:	4b76      	ldr	r3, [pc, #472]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	4b75      	ldr	r3, [pc, #468]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000dce:	2101      	movs	r1, #1
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR  &= ~( 0x3UL << 2U );
 8000dd4:	4b73      	ldr	r3, [pc, #460]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000dd6:	68da      	ldr	r2, [r3, #12]
 8000dd8:	4b72      	ldr	r3, [pc, #456]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000dda:	210c      	movs	r1, #12
 8000ddc:	438a      	bics	r2, r1
 8000dde:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL << 1U );
 8000de0:	4b70      	ldr	r3, [pc, #448]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000de2:	685a      	ldr	r2, [r3, #4]
 8000de4:	4b6f      	ldr	r3, [pc, #444]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000de6:	2102      	movs	r1, #2
 8000de8:	438a      	bics	r2, r1
 8000dea:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 2U );
 8000dec:	4b6d      	ldr	r3, [pc, #436]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	4b6c      	ldr	r3, [pc, #432]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000df2:	2108      	movs	r1, #8
 8000df4:	438a      	bics	r2, r1
 8000df6:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 2U );
 8000df8:	4b6a      	ldr	r3, [pc, #424]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	4b69      	ldr	r3, [pc, #420]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000dfe:	2104      	movs	r1, #4
 8000e00:	430a      	orrs	r2, r1
 8000e02:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR  &= ~( 0x3UL << 4U );
 8000e04:	4b67      	ldr	r3, [pc, #412]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e06:	68da      	ldr	r2, [r3, #12]
 8000e08:	4b66      	ldr	r3, [pc, #408]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e0a:	2130      	movs	r1, #48	@ 0x30
 8000e0c:	438a      	bics	r2, r1
 8000e0e:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL << 2U );
 8000e10:	4b64      	ldr	r3, [pc, #400]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e12:	685a      	ldr	r2, [r3, #4]
 8000e14:	4b63      	ldr	r3, [pc, #396]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e16:	2104      	movs	r1, #4
 8000e18:	438a      	bics	r2, r1
 8000e1a:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 4U );
 8000e1c:	4b61      	ldr	r3, [pc, #388]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b60      	ldr	r3, [pc, #384]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e22:	2120      	movs	r1, #32
 8000e24:	438a      	bics	r2, r1
 8000e26:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 4U );
 8000e28:	4b5e      	ldr	r3, [pc, #376]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	4b5d      	ldr	r3, [pc, #372]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e2e:	2110      	movs	r1, #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR  &= ~( 0x3UL << 6U );
 8000e34:	4b5b      	ldr	r3, [pc, #364]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e36:	68da      	ldr	r2, [r3, #12]
 8000e38:	4b5a      	ldr	r3, [pc, #360]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e3a:	21c0      	movs	r1, #192	@ 0xc0
 8000e3c:	438a      	bics	r2, r1
 8000e3e:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~( 0x1UL << 3U );
 8000e40:	4b58      	ldr	r3, [pc, #352]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e42:	685a      	ldr	r2, [r3, #4]
 8000e44:	4b57      	ldr	r3, [pc, #348]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e46:	2108      	movs	r1, #8
 8000e48:	438a      	bics	r2, r1
 8000e4a:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x2UL << 6U );
 8000e4c:	4b55      	ldr	r3, [pc, #340]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	4b54      	ldr	r3, [pc, #336]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e52:	2180      	movs	r1, #128	@ 0x80
 8000e54:	438a      	bics	r2, r1
 8000e56:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x1UL << 6U );
 8000e58:	4b52      	ldr	r3, [pc, #328]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	4b51      	ldr	r3, [pc, #324]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e5e:	2140      	movs	r1, #64	@ 0x40
 8000e60:	430a      	orrs	r2, r1
 8000e62:	601a      	str	r2, [r3, #0]
/**
 * Inicialización del LCD
 * https://web.alfredstate.edu/faculty/weimandn/lcd/lcd_initialization/lcd_initialization_index.html
 * Power ON
 */
	GPIOB->BSRR	 =	 LCD_RS_PIN_LOW;
 8000e64:	4b4f      	ldr	r3, [pc, #316]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e66:	2280      	movs	r2, #128	@ 0x80
 8000e68:	0492      	lsls	r2, r2, #18
 8000e6a:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_RW_PIN_LOW;
 8000e6c:	4b4d      	ldr	r3, [pc, #308]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e6e:	2280      	movs	r2, #128	@ 0x80
 8000e70:	04d2      	lsls	r2, r2, #19
 8000e72:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_EN_PIN_LOW;
 8000e74:	4b4b      	ldr	r3, [pc, #300]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e76:	2280      	movs	r2, #128	@ 0x80
 8000e78:	0512      	lsls	r2, r2, #20
 8000e7a:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D4_PIN_LOW;
 8000e7c:	4b49      	ldr	r3, [pc, #292]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e7e:	2280      	movs	r2, #128	@ 0x80
 8000e80:	0252      	lsls	r2, r2, #9
 8000e82:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D5_PIN_LOW;
 8000e84:	4b47      	ldr	r3, [pc, #284]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e86:	2280      	movs	r2, #128	@ 0x80
 8000e88:	0292      	lsls	r2, r2, #10
 8000e8a:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D6_PIN_LOW;
 8000e8c:	4b45      	ldr	r3, [pc, #276]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e8e:	2280      	movs	r2, #128	@ 0x80
 8000e90:	02d2      	lsls	r2, r2, #11
 8000e92:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D7_PIN_LOW;
 8000e94:	4b43      	ldr	r3, [pc, #268]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000e96:	2280      	movs	r2, #128	@ 0x80
 8000e98:	0312      	lsls	r2, r2, #12
 8000e9a:	619a      	str	r2, [r3, #24]
	delay_ms(50);// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!	wait > 40ms
 8000e9c:	2032      	movs	r0, #50	@ 0x32
 8000e9e:	f000 faad 	bl	80013fc <delay_ms>
	/* Special case of 'Function Set'	*/
	GPIOB->BSRR	 =	 LCD_D4_PIN_HIGH;
 8000ea2:	4b40      	ldr	r3, [pc, #256]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D5_PIN_HIGH;
 8000ea8:	4b3e      	ldr	r3, [pc, #248]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000eaa:	2202      	movs	r2, #2
 8000eac:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D6_PIN_LOW;
 8000eae:	4b3d      	ldr	r3, [pc, #244]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000eb0:	2280      	movs	r2, #128	@ 0x80
 8000eb2:	02d2      	lsls	r2, r2, #11
 8000eb4:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D7_PIN_LOW;
 8000eb6:	4b3b      	ldr	r3, [pc, #236]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000eb8:	2280      	movs	r2, #128	@ 0x80
 8000eba:	0312      	lsls	r2, r2, #12
 8000ebc:	619a      	str	r2, [r3, #24]
	LCD_Pulse_EN( );
 8000ebe:	f000 fa81 	bl	80013c4 <LCD_Pulse_EN>
	delay_ms(5);// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!	wait > 4.1ms
 8000ec2:	2005      	movs	r0, #5
 8000ec4:	f000 fa9a 	bl	80013fc <delay_ms>
	/* Special case of 'Function Set' */
	GPIOB->BSRR	 =	 LCD_D4_PIN_HIGH;
 8000ec8:	4b36      	ldr	r3, [pc, #216]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000eca:	2201      	movs	r2, #1
 8000ecc:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D5_PIN_HIGH;
 8000ece:	4b35      	ldr	r3, [pc, #212]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000ed0:	2202      	movs	r2, #2
 8000ed2:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D6_PIN_LOW;
 8000ed4:	4b33      	ldr	r3, [pc, #204]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000ed6:	2280      	movs	r2, #128	@ 0x80
 8000ed8:	02d2      	lsls	r2, r2, #11
 8000eda:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D7_PIN_LOW;
 8000edc:	4b31      	ldr	r3, [pc, #196]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000ede:	2280      	movs	r2, #128	@ 0x80
 8000ee0:	0312      	lsls	r2, r2, #12
 8000ee2:	619a      	str	r2, [r3, #24]
	LCD_Pulse_EN( );
 8000ee4:	f000 fa6e 	bl	80013c4 <LCD_Pulse_EN>
	delay_us(60);// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!	wait > 53us
 8000ee8:	203c      	movs	r0, #60	@ 0x3c
 8000eea:	f000 faa3 	bl	8001434 <delay_us>
	/* Special case of 'Function Set' */
	GPIOB->BSRR	 =	 LCD_D4_PIN_HIGH;
 8000eee:	4b2d      	ldr	r3, [pc, #180]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D5_PIN_HIGH;
 8000ef4:	4b2b      	ldr	r3, [pc, #172]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000ef6:	2202      	movs	r2, #2
 8000ef8:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D6_PIN_LOW;
 8000efa:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000efc:	2280      	movs	r2, #128	@ 0x80
 8000efe:	02d2      	lsls	r2, r2, #11
 8000f00:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D7_PIN_LOW;
 8000f02:	4b28      	ldr	r3, [pc, #160]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000f04:	2280      	movs	r2, #128	@ 0x80
 8000f06:	0312      	lsls	r2, r2, #12
 8000f08:	619a      	str	r2, [r3, #24]
	LCD_Pulse_EN( );
 8000f0a:	f000 fa5b 	bl	80013c4 <LCD_Pulse_EN>
	while( LCD_Busy( ) );
 8000f0e:	46c0      	nop			@ (mov r8, r8)
 8000f10:	f000 f9ee 	bl	80012f0 <LCD_Busy>
 8000f14:	1e03      	subs	r3, r0, #0
 8000f16:	d1fb      	bne.n	8000f10 <LCD_Init+0x214>
	/* Initial 'Function Set' to change 4-bit mode	*/
	GPIOB->BSRR	 =	 LCD_D4_PIN_LOW;
 8000f18:	4b22      	ldr	r3, [pc, #136]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000f1a:	2280      	movs	r2, #128	@ 0x80
 8000f1c:	0252      	lsls	r2, r2, #9
 8000f1e:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D5_PIN_HIGH;
 8000f20:	4b20      	ldr	r3, [pc, #128]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000f22:	2202      	movs	r2, #2
 8000f24:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D6_PIN_LOW;
 8000f26:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000f28:	2280      	movs	r2, #128	@ 0x80
 8000f2a:	02d2      	lsls	r2, r2, #11
 8000f2c:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	 =	 LCD_D7_PIN_LOW;
 8000f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa4 <LCD_Init+0x2a8>)
 8000f30:	2280      	movs	r2, #128	@ 0x80
 8000f32:	0312      	lsls	r2, r2, #12
 8000f34:	619a      	str	r2, [r3, #24]
	LCD_Pulse_EN( );
 8000f36:	f000 fa45 	bl	80013c4 <LCD_Pulse_EN>
	while( LCD_Busy( ) );
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	f000 f9d8 	bl	80012f0 <LCD_Busy>
 8000f40:	1e03      	subs	r3, r0, #0
 8000f42:	d1fb      	bne.n	8000f3c <LCD_Init+0x240>
	/* 'Function Set' (I=1, N and F as required)	*/
	LCD_Write_Cmd( 0x28U );
 8000f44:	2028      	movs	r0, #40	@ 0x28
 8000f46:	f000 f8a7 	bl	8001098 <LCD_Write_Cmd>
	/* 'Display ON/OFF Control' (D=0, C=0, B=0)	*/
	LCD_Write_Cmd( 0x08U );
 8000f4a:	2008      	movs	r0, #8
 8000f4c:	f000 f8a4 	bl	8001098 <LCD_Write_Cmd>
	/* 'Clear Display'	*/
	LCD_Write_Cmd( 0x01U );//
 8000f50:	2001      	movs	r0, #1
 8000f52:	f000 f8a1 	bl	8001098 <LCD_Write_Cmd>
	/* 'Entry Mode Set' (I/D and S as required)	*/
	LCD_Write_Cmd( 0x06U );
 8000f56:	2006      	movs	r0, #6
 8000f58:	f000 f89e 	bl	8001098 <LCD_Write_Cmd>
	/* Initialization Ends	*/
	LCD_Write_Cmd( 0x0FU );
 8000f5c:	200f      	movs	r0, #15
 8000f5e:	f000 f89b 	bl	8001098 <LCD_Write_Cmd>
	//Cargamos el caracter definido por el usuario en la CGRAM
	LCD_Write_Cmd( 0x40 );
 8000f62:	2040      	movs	r0, #64	@ 0x40
 8000f64:	f000 f898 	bl	8001098 <LCD_Write_Cmd>
	p = &UserFont[0][0];
 8000f68:	4b18      	ldr	r3, [pc, #96]	@ (8000fcc <LCD_Init+0x2d0>)
 8000f6a:	607b      	str	r3, [r7, #4]
	for( int i = 0; i < sizeof( UserFont ); i++, p++ )
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	603b      	str	r3, [r7, #0]
 8000f70:	e00c      	b.n	8000f8c <LCD_Init+0x290>
		LCD_Put_Char( *p );
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	b25b      	sxtb	r3, r3
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	f000 f8a4 	bl	80010c8 <LCD_Put_Char>
	for( int i = 0; i < sizeof( UserFont ); i++, p++ )
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	3301      	adds	r3, #1
 8000f84:	603b      	str	r3, [r7, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f90:	d9ef      	bls.n	8000f72 <LCD_Init+0x276>
	/*	Set DDRAM address in address			*/
	LCD_Write_Cmd( 0x80 );//
 8000f92:	2080      	movs	r0, #128	@ 0x80
 8000f94:	f000 f880 	bl	8001098 <LCD_Write_Cmd>
}
 8000f98:	46c0      	nop			@ (mov r8, r8)
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	b002      	add	sp, #8
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	50000400 	.word	0x50000400
 8000fa8:	fff3ffff 	.word	0xfff3ffff
 8000fac:	fffffdff 	.word	0xfffffdff
 8000fb0:	fff7ffff 	.word	0xfff7ffff
 8000fb4:	ffcfffff 	.word	0xffcfffff
 8000fb8:	fffffbff 	.word	0xfffffbff
 8000fbc:	ffdfffff 	.word	0xffdfffff
 8000fc0:	ff3fffff 	.word	0xff3fffff
 8000fc4:	fffff7ff 	.word	0xfffff7ff
 8000fc8:	ff7fffff 	.word	0xff7fffff
 8000fcc:	08006e74 	.word	0x08006e74

08000fd0 <LCD_Out_Data4>:
//Funcion que genera un strobe en el LCD
void LCD_Out_Data4(uint8_t val){
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	0002      	movs	r2, r0
 8000fd8:	1dfb      	adds	r3, r7, #7
 8000fda:	701a      	strb	r2, [r3, #0]
	if( ( val & 0x01U ) == 0x01U )
 8000fdc:	1dfb      	adds	r3, r7, #7
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	d003      	beq.n	8000fee <LCD_Out_Data4+0x1e>
		GPIOB->BSRR	=	LCD_D4_PIN_HIGH;
 8000fe6:	4b19      	ldr	r3, [pc, #100]	@ (800104c <LCD_Out_Data4+0x7c>)
 8000fe8:	2201      	movs	r2, #1
 8000fea:	619a      	str	r2, [r3, #24]
 8000fec:	e003      	b.n	8000ff6 <LCD_Out_Data4+0x26>
	else
		GPIOB->BSRR	=	LCD_D4_PIN_LOW;
 8000fee:	4b17      	ldr	r3, [pc, #92]	@ (800104c <LCD_Out_Data4+0x7c>)
 8000ff0:	2280      	movs	r2, #128	@ 0x80
 8000ff2:	0252      	lsls	r2, r2, #9
 8000ff4:	619a      	str	r2, [r3, #24]
	if( ( val & 0x02U ) == 0x02U )
 8000ff6:	1dfb      	adds	r3, r7, #7
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2202      	movs	r2, #2
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	d003      	beq.n	8001008 <LCD_Out_Data4+0x38>
		GPIOB->BSRR	=	LCD_D5_PIN_HIGH;
 8001000:	4b12      	ldr	r3, [pc, #72]	@ (800104c <LCD_Out_Data4+0x7c>)
 8001002:	2202      	movs	r2, #2
 8001004:	619a      	str	r2, [r3, #24]
 8001006:	e003      	b.n	8001010 <LCD_Out_Data4+0x40>
	else
		GPIOB->BSRR	=	LCD_D5_PIN_LOW;
 8001008:	4b10      	ldr	r3, [pc, #64]	@ (800104c <LCD_Out_Data4+0x7c>)
 800100a:	2280      	movs	r2, #128	@ 0x80
 800100c:	0292      	lsls	r2, r2, #10
 800100e:	619a      	str	r2, [r3, #24]
	if( ( val & 0x04U ) == 0x04U )
 8001010:	1dfb      	adds	r3, r7, #7
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	2204      	movs	r2, #4
 8001016:	4013      	ands	r3, r2
 8001018:	d003      	beq.n	8001022 <LCD_Out_Data4+0x52>
		GPIOB->BSRR	=	LCD_D6_PIN_HIGH;
 800101a:	4b0c      	ldr	r3, [pc, #48]	@ (800104c <LCD_Out_Data4+0x7c>)
 800101c:	2204      	movs	r2, #4
 800101e:	619a      	str	r2, [r3, #24]
 8001020:	e003      	b.n	800102a <LCD_Out_Data4+0x5a>
	else
		GPIOB->BSRR	=	LCD_D6_PIN_LOW;
 8001022:	4b0a      	ldr	r3, [pc, #40]	@ (800104c <LCD_Out_Data4+0x7c>)
 8001024:	2280      	movs	r2, #128	@ 0x80
 8001026:	02d2      	lsls	r2, r2, #11
 8001028:	619a      	str	r2, [r3, #24]
	if( ( val & 0x08U ) == 0x08U )
 800102a:	1dfb      	adds	r3, r7, #7
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	2208      	movs	r2, #8
 8001030:	4013      	ands	r3, r2
 8001032:	d003      	beq.n	800103c <LCD_Out_Data4+0x6c>
		GPIOB->BSRR	=	LCD_D7_PIN_HIGH;
 8001034:	4b05      	ldr	r3, [pc, #20]	@ (800104c <LCD_Out_Data4+0x7c>)
 8001036:	2208      	movs	r2, #8
 8001038:	619a      	str	r2, [r3, #24]
	else
		GPIOB->BSRR	=	LCD_D7_PIN_LOW;
}
 800103a:	e003      	b.n	8001044 <LCD_Out_Data4+0x74>
		GPIOB->BSRR	=	LCD_D7_PIN_LOW;
 800103c:	4b03      	ldr	r3, [pc, #12]	@ (800104c <LCD_Out_Data4+0x7c>)
 800103e:	2280      	movs	r2, #128	@ 0x80
 8001040:	0312      	lsls	r2, r2, #12
 8001042:	619a      	str	r2, [r3, #24]
}
 8001044:	46c0      	nop			@ (mov r8, r8)
 8001046:	46bd      	mov	sp, r7
 8001048:	b002      	add	sp, #8
 800104a:	bd80      	pop	{r7, pc}
 800104c:	50000400 	.word	0x50000400

08001050 <LCD_Write_Byte>:
//Funcion que escribe 1 byte de datos en el LCD
void LCD_Write_Byte(uint8_t val){
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	0002      	movs	r2, r0
 8001058:	1dfb      	adds	r3, r7, #7
 800105a:	701a      	strb	r2, [r3, #0]
	LCD_Out_Data4( ( val >> 4 ) & 0x0FU );
 800105c:	1dfb      	adds	r3, r7, #7
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	091b      	lsrs	r3, r3, #4
 8001062:	b2db      	uxtb	r3, r3
 8001064:	0018      	movs	r0, r3
 8001066:	f7ff ffb3 	bl	8000fd0 <LCD_Out_Data4>
	LCD_Pulse_EN( );
 800106a:	f000 f9ab 	bl	80013c4 <LCD_Pulse_EN>
	LCD_Out_Data4( val & 0x0FU );
 800106e:	1dfb      	adds	r3, r7, #7
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	220f      	movs	r2, #15
 8001074:	4013      	ands	r3, r2
 8001076:	b2db      	uxtb	r3, r3
 8001078:	0018      	movs	r0, r3
 800107a:	f7ff ffa9 	bl	8000fd0 <LCD_Out_Data4>
	LCD_Pulse_EN( );
 800107e:	f000 f9a1 	bl	80013c4 <LCD_Pulse_EN>
	while( LCD_Busy( ) );
 8001082:	46c0      	nop			@ (mov r8, r8)
 8001084:	f000 f934 	bl	80012f0 <LCD_Busy>
 8001088:	1e03      	subs	r3, r0, #0
 800108a:	d1fb      	bne.n	8001084 <LCD_Write_Byte+0x34>
}
 800108c:	46c0      	nop			@ (mov r8, r8)
 800108e:	46c0      	nop			@ (mov r8, r8)
 8001090:	46bd      	mov	sp, r7
 8001092:	b002      	add	sp, #8
 8001094:	bd80      	pop	{r7, pc}
	...

08001098 <LCD_Write_Cmd>:
//Funcion que escribe un comando en el LCD
void LCD_Write_Cmd(uint8_t val){
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	0002      	movs	r2, r0
 80010a0:	1dfb      	adds	r3, r7, #7
 80010a2:	701a      	strb	r2, [r3, #0]
	GPIOB->BSRR	|=	LCD_RS_PIN_LOW;
 80010a4:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <LCD_Write_Cmd+0x2c>)
 80010a6:	699a      	ldr	r2, [r3, #24]
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <LCD_Write_Cmd+0x2c>)
 80010aa:	2180      	movs	r1, #128	@ 0x80
 80010ac:	0489      	lsls	r1, r1, #18
 80010ae:	430a      	orrs	r2, r1
 80010b0:	619a      	str	r2, [r3, #24]
	LCD_Write_Byte( val );
 80010b2:	1dfb      	adds	r3, r7, #7
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	0018      	movs	r0, r3
 80010b8:	f7ff ffca 	bl	8001050 <LCD_Write_Byte>
}
 80010bc:	46c0      	nop			@ (mov r8, r8)
 80010be:	46bd      	mov	sp, r7
 80010c0:	b002      	add	sp, #8
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	50000400 	.word	0x50000400

080010c8 <LCD_Put_Char>:
//Escribe un caracter ASCII en el LCD
void LCD_Put_Char(uint8_t c){
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	0002      	movs	r2, r0
 80010d0:	1dfb      	adds	r3, r7, #7
 80010d2:	701a      	strb	r2, [r3, #0]
	GPIOB->BSRR	=	LCD_RS_PIN_HIGH;
 80010d4:	4b06      	ldr	r3, [pc, #24]	@ (80010f0 <LCD_Put_Char+0x28>)
 80010d6:	2280      	movs	r2, #128	@ 0x80
 80010d8:	0092      	lsls	r2, r2, #2
 80010da:	619a      	str	r2, [r3, #24]
	LCD_Write_Byte( c );
 80010dc:	1dfb      	adds	r3, r7, #7
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	0018      	movs	r0, r3
 80010e2:	f7ff ffb5 	bl	8001050 <LCD_Write_Byte>
}
 80010e6:	46c0      	nop			@ (mov r8, r8)
 80010e8:	46bd      	mov	sp, r7
 80010ea:	b002      	add	sp, #8
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	46c0      	nop			@ (mov r8, r8)
 80010f0:	50000400 	.word	0x50000400

080010f4 <LCD_Set_Cursor>:
//Funcion que establece el cursor en una posicion de la pantalla del LCD
//Minimum values for line and column must be 1
void LCD_Set_Cursor(uint8_t line, uint8_t column){
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	0002      	movs	r2, r0
 80010fc:	1dfb      	adds	r3, r7, #7
 80010fe:	701a      	strb	r2, [r3, #0]
 8001100:	1dbb      	adds	r3, r7, #6
 8001102:	1c0a      	adds	r2, r1, #0
 8001104:	701a      	strb	r2, [r3, #0]
	uint8_t address;
	column--;
 8001106:	1dbb      	adds	r3, r7, #6
 8001108:	781a      	ldrb	r2, [r3, #0]
 800110a:	1dbb      	adds	r3, r7, #6
 800110c:	3a01      	subs	r2, #1
 800110e:	701a      	strb	r2, [r3, #0]
	line--;
 8001110:	1dfb      	adds	r3, r7, #7
 8001112:	781a      	ldrb	r2, [r3, #0]
 8001114:	1dfb      	adds	r3, r7, #7
 8001116:	3a01      	subs	r2, #1
 8001118:	701a      	strb	r2, [r3, #0]
	address = ( line * 0x40U ) + column;
 800111a:	1dfb      	adds	r3, r7, #7
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	019b      	lsls	r3, r3, #6
 8001120:	b2d9      	uxtb	r1, r3
 8001122:	200f      	movs	r0, #15
 8001124:	183b      	adds	r3, r7, r0
 8001126:	1dba      	adds	r2, r7, #6
 8001128:	7812      	ldrb	r2, [r2, #0]
 800112a:	188a      	adds	r2, r1, r2
 800112c:	701a      	strb	r2, [r3, #0]
	address = 0x80U + ( address & 0x7FU );
 800112e:	0001      	movs	r1, r0
 8001130:	187b      	adds	r3, r7, r1
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	227f      	movs	r2, #127	@ 0x7f
 8001136:	4013      	ands	r3, r2
 8001138:	b2da      	uxtb	r2, r3
 800113a:	187b      	adds	r3, r7, r1
 800113c:	3a80      	subs	r2, #128	@ 0x80
 800113e:	701a      	strb	r2, [r3, #0]
	LCD_Write_Cmd( address );
 8001140:	187b      	adds	r3, r7, r1
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	0018      	movs	r0, r3
 8001146:	f7ff ffa7 	bl	8001098 <LCD_Write_Cmd>
}
 800114a:	46c0      	nop			@ (mov r8, r8)
 800114c:	46bd      	mov	sp, r7
 800114e:	b004      	add	sp, #16
 8001150:	bd80      	pop	{r7, pc}

08001152 <LCD_Put_Str>:
//Funcion que envia una cadena de caracteres ASCII al LCD
void LCD_Put_Str(char * str){
 8001152:	b590      	push	{r4, r7, lr}
 8001154:	b085      	sub	sp, #20
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
	for( int16_t i = 0; i < 16 && str[ i ] != 0; i++ )
 800115a:	230e      	movs	r3, #14
 800115c:	18fb      	adds	r3, r7, r3
 800115e:	2200      	movs	r2, #0
 8001160:	801a      	strh	r2, [r3, #0]
 8001162:	e012      	b.n	800118a <LCD_Put_Str+0x38>
		LCD_Put_Char( str[ i ] );
 8001164:	240e      	movs	r4, #14
 8001166:	193b      	adds	r3, r7, r4
 8001168:	2200      	movs	r2, #0
 800116a:	5e9b      	ldrsh	r3, [r3, r2]
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	18d3      	adds	r3, r2, r3
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	0018      	movs	r0, r3
 8001174:	f7ff ffa8 	bl	80010c8 <LCD_Put_Char>
	for( int16_t i = 0; i < 16 && str[ i ] != 0; i++ )
 8001178:	0021      	movs	r1, r4
 800117a:	187b      	adds	r3, r7, r1
 800117c:	2200      	movs	r2, #0
 800117e:	5e9b      	ldrsh	r3, [r3, r2]
 8001180:	b29b      	uxth	r3, r3
 8001182:	3301      	adds	r3, #1
 8001184:	b29a      	uxth	r2, r3
 8001186:	187b      	adds	r3, r7, r1
 8001188:	801a      	strh	r2, [r3, #0]
 800118a:	220e      	movs	r2, #14
 800118c:	18bb      	adds	r3, r7, r2
 800118e:	2100      	movs	r1, #0
 8001190:	5e5b      	ldrsh	r3, [r3, r1]
 8001192:	2b0f      	cmp	r3, #15
 8001194:	dc07      	bgt.n	80011a6 <LCD_Put_Str+0x54>
 8001196:	18bb      	adds	r3, r7, r2
 8001198:	2200      	movs	r2, #0
 800119a:	5e9b      	ldrsh	r3, [r3, r2]
 800119c:	687a      	ldr	r2, [r7, #4]
 800119e:	18d3      	adds	r3, r2, r3
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d1de      	bne.n	8001164 <LCD_Put_Str+0x12>
}
 80011a6:	46c0      	nop			@ (mov r8, r8)
 80011a8:	46bd      	mov	sp, r7
 80011aa:	b005      	add	sp, #20
 80011ac:	bd90      	pop	{r4, r7, pc}

080011ae <LCD_Put_Num>:
//Funcion que envia un caracter numerico al LCD
//El número debe ser entero y de 5 dígitos máximo
void LCD_Put_Num(int16_t num){
 80011ae:	b590      	push	{r4, r7, lr}
 80011b0:	b087      	sub	sp, #28
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	0002      	movs	r2, r0
 80011b6:	1dbb      	adds	r3, r7, #6
 80011b8:	801a      	strh	r2, [r3, #0]
	int16_t p;
	int16_t f = 0;
 80011ba:	2314      	movs	r3, #20
 80011bc:	18fb      	adds	r3, r7, r3
 80011be:	2200      	movs	r2, #0
 80011c0:	801a      	strh	r2, [r3, #0]
	int8_t ch[ 5 ];
	for( int16_t i = 0; i < 5; i++ ){
 80011c2:	2312      	movs	r3, #18
 80011c4:	18fb      	adds	r3, r7, r3
 80011c6:	2200      	movs	r2, #0
 80011c8:	801a      	strh	r2, [r3, #0]
 80011ca:	e085      	b.n	80012d8 <LCD_Put_Num+0x12a>
		p = 1;
 80011cc:	2316      	movs	r3, #22
 80011ce:	18fb      	adds	r3, r7, r3
 80011d0:	2201      	movs	r2, #1
 80011d2:	801a      	strh	r2, [r3, #0]
		for( int16_t j = 4 - i; j > 0; j-- )
 80011d4:	2312      	movs	r3, #18
 80011d6:	18fb      	adds	r3, r7, r3
 80011d8:	881b      	ldrh	r3, [r3, #0]
 80011da:	2204      	movs	r2, #4
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	b29a      	uxth	r2, r3
 80011e0:	2310      	movs	r3, #16
 80011e2:	18fb      	adds	r3, r7, r3
 80011e4:	801a      	strh	r2, [r3, #0]
 80011e6:	e012      	b.n	800120e <LCD_Put_Num+0x60>
			p = p * 10;
 80011e8:	2116      	movs	r1, #22
 80011ea:	187b      	adds	r3, r7, r1
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	1c1a      	adds	r2, r3, #0
 80011f0:	0092      	lsls	r2, r2, #2
 80011f2:	18d3      	adds	r3, r2, r3
 80011f4:	18db      	adds	r3, r3, r3
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	187b      	adds	r3, r7, r1
 80011fa:	801a      	strh	r2, [r3, #0]
		for( int16_t j = 4 - i; j > 0; j-- )
 80011fc:	2110      	movs	r1, #16
 80011fe:	187b      	adds	r3, r7, r1
 8001200:	2200      	movs	r2, #0
 8001202:	5e9b      	ldrsh	r3, [r3, r2]
 8001204:	b29b      	uxth	r3, r3
 8001206:	3b01      	subs	r3, #1
 8001208:	b29a      	uxth	r2, r3
 800120a:	187b      	adds	r3, r7, r1
 800120c:	801a      	strh	r2, [r3, #0]
 800120e:	2310      	movs	r3, #16
 8001210:	18fb      	adds	r3, r7, r3
 8001212:	2200      	movs	r2, #0
 8001214:	5e9b      	ldrsh	r3, [r3, r2]
 8001216:	2b00      	cmp	r3, #0
 8001218:	dce6      	bgt.n	80011e8 <LCD_Put_Num+0x3a>
		ch[ i ] = ( num / p );
 800121a:	1dbb      	adds	r3, r7, #6
 800121c:	2200      	movs	r2, #0
 800121e:	5e9a      	ldrsh	r2, [r3, r2]
 8001220:	2416      	movs	r4, #22
 8001222:	193b      	adds	r3, r7, r4
 8001224:	2100      	movs	r1, #0
 8001226:	5e5b      	ldrsh	r3, [r3, r1]
 8001228:	0019      	movs	r1, r3
 800122a:	0010      	movs	r0, r2
 800122c:	f7ff f808 	bl	8000240 <__divsi3>
 8001230:	0003      	movs	r3, r0
 8001232:	001a      	movs	r2, r3
 8001234:	2312      	movs	r3, #18
 8001236:	18fb      	adds	r3, r7, r3
 8001238:	2100      	movs	r1, #0
 800123a:	5e5b      	ldrsh	r3, [r3, r1]
 800123c:	b251      	sxtb	r1, r2
 800123e:	2208      	movs	r2, #8
 8001240:	18ba      	adds	r2, r7, r2
 8001242:	54d1      	strb	r1, [r2, r3]
		if( num >= p && !f )
 8001244:	1dba      	adds	r2, r7, #6
 8001246:	193b      	adds	r3, r7, r4
 8001248:	2100      	movs	r1, #0
 800124a:	5e52      	ldrsh	r2, [r2, r1]
 800124c:	2100      	movs	r1, #0
 800124e:	5e5b      	ldrsh	r3, [r3, r1]
 8001250:	429a      	cmp	r2, r3
 8001252:	db08      	blt.n	8001266 <LCD_Put_Num+0xb8>
 8001254:	2214      	movs	r2, #20
 8001256:	18bb      	adds	r3, r7, r2
 8001258:	2100      	movs	r1, #0
 800125a:	5e5b      	ldrsh	r3, [r3, r1]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d102      	bne.n	8001266 <LCD_Put_Num+0xb8>
			f = 1;
 8001260:	18bb      	adds	r3, r7, r2
 8001262:	2201      	movs	r2, #1
 8001264:	801a      	strh	r2, [r3, #0]
		num = num - ch[ i ] * p;
 8001266:	1dbb      	adds	r3, r7, #6
 8001268:	881a      	ldrh	r2, [r3, #0]
 800126a:	2012      	movs	r0, #18
 800126c:	183b      	adds	r3, r7, r0
 800126e:	2100      	movs	r1, #0
 8001270:	5e5b      	ldrsh	r3, [r3, r1]
 8001272:	2408      	movs	r4, #8
 8001274:	1939      	adds	r1, r7, r4
 8001276:	56cb      	ldrsb	r3, [r1, r3]
 8001278:	b29b      	uxth	r3, r3
 800127a:	2116      	movs	r1, #22
 800127c:	1879      	adds	r1, r7, r1
 800127e:	8809      	ldrh	r1, [r1, #0]
 8001280:	434b      	muls	r3, r1
 8001282:	b29b      	uxth	r3, r3
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	b29a      	uxth	r2, r3
 8001288:	1dbb      	adds	r3, r7, #6
 800128a:	801a      	strh	r2, [r3, #0]
		ch[ i ] = ch[ i ] + 48;
 800128c:	183b      	adds	r3, r7, r0
 800128e:	2200      	movs	r2, #0
 8001290:	5e9b      	ldrsh	r3, [r3, r2]
 8001292:	193a      	adds	r2, r7, r4
 8001294:	56d3      	ldrsb	r3, [r2, r3]
 8001296:	b2db      	uxtb	r3, r3
 8001298:	3330      	adds	r3, #48	@ 0x30
 800129a:	b2da      	uxtb	r2, r3
 800129c:	183b      	adds	r3, r7, r0
 800129e:	2100      	movs	r1, #0
 80012a0:	5e5b      	ldrsh	r3, [r3, r1]
 80012a2:	b251      	sxtb	r1, r2
 80012a4:	193a      	adds	r2, r7, r4
 80012a6:	54d1      	strb	r1, [r2, r3]
		if( f )
 80012a8:	2314      	movs	r3, #20
 80012aa:	18fb      	adds	r3, r7, r3
 80012ac:	2200      	movs	r2, #0
 80012ae:	5e9b      	ldrsh	r3, [r3, r2]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d008      	beq.n	80012c6 <LCD_Put_Num+0x118>
			LCD_Put_Char( ch[ i ] );
 80012b4:	183b      	adds	r3, r7, r0
 80012b6:	2200      	movs	r2, #0
 80012b8:	5e9b      	ldrsh	r3, [r3, r2]
 80012ba:	193a      	adds	r2, r7, r4
 80012bc:	56d3      	ldrsb	r3, [r2, r3]
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	0018      	movs	r0, r3
 80012c2:	f7ff ff01 	bl	80010c8 <LCD_Put_Char>
	for( int16_t i = 0; i < 5; i++ ){
 80012c6:	2112      	movs	r1, #18
 80012c8:	187b      	adds	r3, r7, r1
 80012ca:	2200      	movs	r2, #0
 80012cc:	5e9b      	ldrsh	r3, [r3, r2]
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	3301      	adds	r3, #1
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	187b      	adds	r3, r7, r1
 80012d6:	801a      	strh	r2, [r3, #0]
 80012d8:	2312      	movs	r3, #18
 80012da:	18fb      	adds	r3, r7, r3
 80012dc:	2200      	movs	r2, #0
 80012de:	5e9b      	ldrsh	r3, [r3, r2]
 80012e0:	2b04      	cmp	r3, #4
 80012e2:	dc00      	bgt.n	80012e6 <LCD_Put_Num+0x138>
 80012e4:	e772      	b.n	80011cc <LCD_Put_Num+0x1e>
	}
}
 80012e6:	46c0      	nop			@ (mov r8, r8)
 80012e8:	46c0      	nop			@ (mov r8, r8)
 80012ea:	46bd      	mov	sp, r7
 80012ec:	b007      	add	sp, #28
 80012ee:	bd90      	pop	{r4, r7, pc}

080012f0 <LCD_Busy>:
//Funcion que provoca tiempos de espera en el LCD
char LCD_Busy(void){
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
/**
 * Configuracion de D7 as input floating
 */
	GPIOB->PUPDR &= ~( 0x3UL << 6U );
 80012f4:	4b32      	ldr	r3, [pc, #200]	@ (80013c0 <LCD_Busy+0xd0>)
 80012f6:	68da      	ldr	r2, [r3, #12]
 80012f8:	4b31      	ldr	r3, [pc, #196]	@ (80013c0 <LCD_Busy+0xd0>)
 80012fa:	21c0      	movs	r1, #192	@ 0xc0
 80012fc:	438a      	bics	r2, r1
 80012fe:	60da      	str	r2, [r3, #12]
	GPIOB->MODER &= ~( 0x3UL << 6U );
 8001300:	4b2f      	ldr	r3, [pc, #188]	@ (80013c0 <LCD_Busy+0xd0>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4b2e      	ldr	r3, [pc, #184]	@ (80013c0 <LCD_Busy+0xd0>)
 8001306:	21c0      	movs	r1, #192	@ 0xc0
 8001308:	438a      	bics	r2, r1
 800130a:	601a      	str	r2, [r3, #0]
	GPIOB->BSRR	  =	 LCD_RS_PIN_LOW;
 800130c:	4b2c      	ldr	r3, [pc, #176]	@ (80013c0 <LCD_Busy+0xd0>)
 800130e:	2280      	movs	r2, #128	@ 0x80
 8001310:	0492      	lsls	r2, r2, #18
 8001312:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	  =	 LCD_RW_PIN_HIGH;
 8001314:	4b2a      	ldr	r3, [pc, #168]	@ (80013c0 <LCD_Busy+0xd0>)
 8001316:	2280      	movs	r2, #128	@ 0x80
 8001318:	00d2      	lsls	r2, r2, #3
 800131a:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	  =	 LCD_EN_PIN_HIGH;
 800131c:	4b28      	ldr	r3, [pc, #160]	@ (80013c0 <LCD_Busy+0xd0>)
 800131e:	2280      	movs	r2, #128	@ 0x80
 8001320:	0112      	lsls	r2, r2, #4
 8001322:	619a      	str	r2, [r3, #24]
	delay_us(100); // !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! wait for 100us
 8001324:	2064      	movs	r0, #100	@ 0x64
 8001326:	f000 f885 	bl	8001434 <delay_us>
	if(( GPIOB->IDR	&  LCD_D7_PIN_HIGH )) {
 800132a:	4b25      	ldr	r3, [pc, #148]	@ (80013c0 <LCD_Busy+0xd0>)
 800132c:	691b      	ldr	r3, [r3, #16]
 800132e:	2208      	movs	r2, #8
 8001330:	4013      	ands	r3, r2
 8001332:	d021      	beq.n	8001378 <LCD_Busy+0x88>
		GPIOB->BSRR	=  LCD_EN_PIN_LOW;
 8001334:	4b22      	ldr	r3, [pc, #136]	@ (80013c0 <LCD_Busy+0xd0>)
 8001336:	2280      	movs	r2, #128	@ 0x80
 8001338:	0512      	lsls	r2, r2, #20
 800133a:	619a      	str	r2, [r3, #24]
		GPIOB->BSRR	=  LCD_RW_PIN_LOW;
 800133c:	4b20      	ldr	r3, [pc, #128]	@ (80013c0 <LCD_Busy+0xd0>)
 800133e:	2280      	movs	r2, #128	@ 0x80
 8001340:	04d2      	lsls	r2, r2, #19
 8001342:	619a      	str	r2, [r3, #24]
/**
 * Configuracion de D7 as output push-pull
 */
	GPIOB->PUPDR  &= ~( 0x3UL << 6U );
 8001344:	4b1e      	ldr	r3, [pc, #120]	@ (80013c0 <LCD_Busy+0xd0>)
 8001346:	68da      	ldr	r2, [r3, #12]
 8001348:	4b1d      	ldr	r3, [pc, #116]	@ (80013c0 <LCD_Busy+0xd0>)
 800134a:	21c0      	movs	r1, #192	@ 0xc0
 800134c:	438a      	bics	r2, r1
 800134e:	60da      	str	r2, [r3, #12]
 	GPIOB->OTYPER &= ~( 0x1UL << 3U );
 8001350:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <LCD_Busy+0xd0>)
 8001352:	685a      	ldr	r2, [r3, #4]
 8001354:	4b1a      	ldr	r3, [pc, #104]	@ (80013c0 <LCD_Busy+0xd0>)
 8001356:	2108      	movs	r1, #8
 8001358:	438a      	bics	r2, r1
 800135a:	605a      	str	r2, [r3, #4]
 	GPIOB->MODER  &= ~( 0x2UL << 6U );
 800135c:	4b18      	ldr	r3, [pc, #96]	@ (80013c0 <LCD_Busy+0xd0>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4b17      	ldr	r3, [pc, #92]	@ (80013c0 <LCD_Busy+0xd0>)
 8001362:	2180      	movs	r1, #128	@ 0x80
 8001364:	438a      	bics	r2, r1
 8001366:	601a      	str	r2, [r3, #0]
 	GPIOB->MODER  |=  ( 0x1UL << 6U );
 8001368:	4b15      	ldr	r3, [pc, #84]	@ (80013c0 <LCD_Busy+0xd0>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	4b14      	ldr	r3, [pc, #80]	@ (80013c0 <LCD_Busy+0xd0>)
 800136e:	2140      	movs	r1, #64	@ 0x40
 8001370:	430a      	orrs	r2, r1
 8001372:	601a      	str	r2, [r3, #0]
		return 1;
 8001374:	2301      	movs	r3, #1
 8001376:	e020      	b.n	80013ba <LCD_Busy+0xca>
	} else {
		GPIOB->BSRR	=  LCD_EN_PIN_LOW;
 8001378:	4b11      	ldr	r3, [pc, #68]	@ (80013c0 <LCD_Busy+0xd0>)
 800137a:	2280      	movs	r2, #128	@ 0x80
 800137c:	0512      	lsls	r2, r2, #20
 800137e:	619a      	str	r2, [r3, #24]
		GPIOB->BSRR	=  LCD_RW_PIN_LOW;
 8001380:	4b0f      	ldr	r3, [pc, #60]	@ (80013c0 <LCD_Busy+0xd0>)
 8001382:	2280      	movs	r2, #128	@ 0x80
 8001384:	04d2      	lsls	r2, r2, #19
 8001386:	619a      	str	r2, [r3, #24]
/**
 * Configuracion de D7 as output push-pull
 */
	GPIOB->PUPDR  &= ~( 0x3UL << 6U );
 8001388:	4b0d      	ldr	r3, [pc, #52]	@ (80013c0 <LCD_Busy+0xd0>)
 800138a:	68da      	ldr	r2, [r3, #12]
 800138c:	4b0c      	ldr	r3, [pc, #48]	@ (80013c0 <LCD_Busy+0xd0>)
 800138e:	21c0      	movs	r1, #192	@ 0xc0
 8001390:	438a      	bics	r2, r1
 8001392:	60da      	str	r2, [r3, #12]
 	GPIOB->OTYPER &= ~( 0x1UL << 3U );
 8001394:	4b0a      	ldr	r3, [pc, #40]	@ (80013c0 <LCD_Busy+0xd0>)
 8001396:	685a      	ldr	r2, [r3, #4]
 8001398:	4b09      	ldr	r3, [pc, #36]	@ (80013c0 <LCD_Busy+0xd0>)
 800139a:	2108      	movs	r1, #8
 800139c:	438a      	bics	r2, r1
 800139e:	605a      	str	r2, [r3, #4]
 	GPIOB->MODER  &= ~( 0x2UL << 6U );
 80013a0:	4b07      	ldr	r3, [pc, #28]	@ (80013c0 <LCD_Busy+0xd0>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <LCD_Busy+0xd0>)
 80013a6:	2180      	movs	r1, #128	@ 0x80
 80013a8:	438a      	bics	r2, r1
 80013aa:	601a      	str	r2, [r3, #0]
 	GPIOB->MODER  |=  ( 0x1UL << 6U );
 80013ac:	4b04      	ldr	r3, [pc, #16]	@ (80013c0 <LCD_Busy+0xd0>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	4b03      	ldr	r3, [pc, #12]	@ (80013c0 <LCD_Busy+0xd0>)
 80013b2:	2140      	movs	r1, #64	@ 0x40
 80013b4:	430a      	orrs	r2, r1
 80013b6:	601a      	str	r2, [r3, #0]
//	GPIOA->PUPDR  &= ~( 0x3UL << 6U );
//	GPIOA->OTYPER &= ~( 0x1UL << 3U );
//	GPIOA->MODER  &= ~( 0x2UL << 6U );
//	GPIOA->MODER  |=  ( 0x1UL << 12U );
		return 0;
 80013b8:	2300      	movs	r3, #0
	}
}
 80013ba:	0018      	movs	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	50000400 	.word	0x50000400

080013c4 <LCD_Pulse_EN>:
//Funcion que genera un pulso en el pin EN del LCD
void LCD_Pulse_EN(void){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
	GPIOB->BSRR	=	LCD_EN_PIN_LOW;//
 80013c8:	4b0b      	ldr	r3, [pc, #44]	@ (80013f8 <LCD_Pulse_EN+0x34>)
 80013ca:	2280      	movs	r2, #128	@ 0x80
 80013cc:	0512      	lsls	r2, r2, #20
 80013ce:	619a      	str	r2, [r3, #24]
	delay_us(10); // !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! wait for	10us
 80013d0:	200a      	movs	r0, #10
 80013d2:	f000 f82f 	bl	8001434 <delay_us>
	GPIOB->BSRR	=	LCD_EN_PIN_HIGH;
 80013d6:	4b08      	ldr	r3, [pc, #32]	@ (80013f8 <LCD_Pulse_EN+0x34>)
 80013d8:	2280      	movs	r2, #128	@ 0x80
 80013da:	0112      	lsls	r2, r2, #4
 80013dc:	619a      	str	r2, [r3, #24]
	delay_us(10);// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! wait for	10us
 80013de:	200a      	movs	r0, #10
 80013e0:	f000 f828 	bl	8001434 <delay_us>
	GPIOB->BSRR	=	LCD_EN_PIN_LOW;
 80013e4:	4b04      	ldr	r3, [pc, #16]	@ (80013f8 <LCD_Pulse_EN+0x34>)
 80013e6:	2280      	movs	r2, #128	@ 0x80
 80013e8:	0512      	lsls	r2, r2, #20
 80013ea:	619a      	str	r2, [r3, #24]
	delay_ms(1); // !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! wait for	1ms
 80013ec:	2001      	movs	r0, #1
 80013ee:	f000 f805 	bl	80013fc <delay_ms>
}
 80013f2:	46c0      	nop			@ (mov r8, r8)
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	50000400 	.word	0x50000400

080013fc <delay_ms>:
		}
	}
}


void delay_ms(uint32_t ms) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  for (uint32_t i = 0; i < ms * 4800; i++) {
 8001404:	2300      	movs	r3, #0
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	e003      	b.n	8001412 <delay_ms+0x16>
    __asm__("nop");
 800140a:	46c0      	nop			@ (mov r8, r8)
  for (uint32_t i = 0; i < ms * 4800; i++) {
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	3301      	adds	r3, #1
 8001410:	60fb      	str	r3, [r7, #12]
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	0013      	movs	r3, r2
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	189b      	adds	r3, r3, r2
 800141a:	011a      	lsls	r2, r3, #4
 800141c:	1ad2      	subs	r2, r2, r3
 800141e:	0193      	lsls	r3, r2, #6
 8001420:	001a      	movs	r2, r3
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	4293      	cmp	r3, r2
 8001426:	d3f0      	bcc.n	800140a <delay_ms+0xe>
  }
}
 8001428:	46c0      	nop			@ (mov r8, r8)
 800142a:	46c0      	nop			@ (mov r8, r8)
 800142c:	46bd      	mov	sp, r7
 800142e:	b004      	add	sp, #16
 8001430:	bd80      	pop	{r7, pc}
	...

08001434 <delay_us>:
void delay_us(uint32_t us) {
 8001434:	b5b0      	push	{r4, r5, r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  for (uint32_t i = 0; i < us * 4.8; i++) {
 800143c:	2300      	movs	r3, #0
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	e003      	b.n	800144a <delay_us+0x16>
    __asm__("nop");
 8001442:	46c0      	nop			@ (mov r8, r8)
  for (uint32_t i = 0; i < us * 4.8; i++) {
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	3301      	adds	r3, #1
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	68f8      	ldr	r0, [r7, #12]
 800144c:	f7ff fc14 	bl	8000c78 <__aeabi_ui2d>
 8001450:	0004      	movs	r4, r0
 8001452:	000d      	movs	r5, r1
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff fc0f 	bl	8000c78 <__aeabi_ui2d>
 800145a:	4a08      	ldr	r2, [pc, #32]	@ (800147c <delay_us+0x48>)
 800145c:	4b08      	ldr	r3, [pc, #32]	@ (8001480 <delay_us+0x4c>)
 800145e:	f7ff f943 	bl	80006e8 <__aeabi_dmul>
 8001462:	0002      	movs	r2, r0
 8001464:	000b      	movs	r3, r1
 8001466:	0020      	movs	r0, r4
 8001468:	0029      	movs	r1, r5
 800146a:	f7fe ffeb 	bl	8000444 <__aeabi_dcmplt>
 800146e:	1e03      	subs	r3, r0, #0
 8001470:	d1e7      	bne.n	8001442 <delay_us+0xe>
  }
}
 8001472:	46c0      	nop			@ (mov r8, r8)
 8001474:	46c0      	nop			@ (mov r8, r8)
 8001476:	46bd      	mov	sp, r7
 8001478:	b004      	add	sp, #16
 800147a:	bdb0      	pop	{r4, r5, r7, pc}
 800147c:	33333333 	.word	0x33333333
 8001480:	40133333 	.word	0x40133333

08001484 <main>:
uint16_t rpm, vl, gear;

volatile uint8_t latest_received_byte;

/* Superloop structure */
int main(void) {
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af02      	add	r7, sp, #8
  /* Initialization of Peripherals */
  HAL_Init();
 800148a:	f001 f86c 	bl	8002566 <HAL_Init>
  USER_RCC_Init(); 				// Set CLK to 48MHz
 800148e:	f000 fabb 	bl	8001a08 <USER_RCC_Init>

  // Initialize Inputs
  USER_GPIO_Init();				// Initialize push button (break)
 8001492:	f000 fa65 	bl	8001960 <USER_GPIO_Init>
  USER_TIM3_PWM_Init();			// Set TIM3 CH1-4 to PWM
 8001496:	f000 fd31 	bl	8001efc <USER_TIM3_PWM_Init>

  // UARTs
  USER_USART1_Init();			// Enable Full-Duplex UART communication
 800149a:	f000 ff49 	bl	8002330 <USER_USART1_Init>
  //USER_UART2_Init();

  // Timers
  USER_TIM14_Init();			// Enable TIM14 for Delay
 800149e:	f000 fe9b 	bl	80021d8 <USER_TIM14_Init>
  //USER_TIM16_Init();
  //USER_TIM17_Init_Timer();

  // Initialize Outputs
  LCD_Init();					// Initialize LCD
 80014a2:	f7ff fc2b 	bl	8000cfc <LCD_Init>

  //Initialize Inputs
  USER_ADC_Init();
 80014a6:	f000 fc7d 	bl	8001da4 <USER_ADC_Init>

  //Driver Modules
  L298N_Init();
 80014aa:	f000 faed 	bl	8001a88 <L298N_Init>

  Event1Handle = xEventGroupCreate();
 80014ae:	f001 fc73 	bl	8002d98 <xEventGroupCreate>
 80014b2:	0002      	movs	r2, r0
 80014b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001534 <main+0xb0>)
 80014b6:	601a      	str	r2, [r3, #0]

  // Create Task
  xTaskCreate(UpdateInputs, "UpdateInputs", 128, NULL, 3, &hTask_UpdateInputs);
 80014b8:	491f      	ldr	r1, [pc, #124]	@ (8001538 <main+0xb4>)
 80014ba:	4820      	ldr	r0, [pc, #128]	@ (800153c <main+0xb8>)
 80014bc:	4b20      	ldr	r3, [pc, #128]	@ (8001540 <main+0xbc>)
 80014be:	9301      	str	r3, [sp, #4]
 80014c0:	2303      	movs	r3, #3
 80014c2:	9300      	str	r3, [sp, #0]
 80014c4:	2300      	movs	r3, #0
 80014c6:	2280      	movs	r2, #128	@ 0x80
 80014c8:	f002 fbbc 	bl	8003c44 <xTaskCreate>
  xTaskCreate(UpdateOutputs, "UpdateOutputs", 128, NULL, 1, &hTask_UpdateOutputs);
 80014cc:	491d      	ldr	r1, [pc, #116]	@ (8001544 <main+0xc0>)
 80014ce:	481e      	ldr	r0, [pc, #120]	@ (8001548 <main+0xc4>)
 80014d0:	4b1e      	ldr	r3, [pc, #120]	@ (800154c <main+0xc8>)
 80014d2:	9301      	str	r3, [sp, #4]
 80014d4:	2301      	movs	r3, #1
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	2300      	movs	r3, #0
 80014da:	2280      	movs	r2, #128	@ 0x80
 80014dc:	f002 fbb2 	bl	8003c44 <xTaskCreate>
  xTaskCreate(transmit_data, "Transmit_data", 128, NULL, 2, &hTask_Transmit_data);
 80014e0:	491b      	ldr	r1, [pc, #108]	@ (8001550 <main+0xcc>)
 80014e2:	481c      	ldr	r0, [pc, #112]	@ (8001554 <main+0xd0>)
 80014e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001558 <main+0xd4>)
 80014e6:	9301      	str	r3, [sp, #4]
 80014e8:	2302      	movs	r3, #2
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	2300      	movs	r3, #0
 80014ee:	2280      	movs	r2, #128	@ 0x80
 80014f0:	f002 fba8 	bl	8003c44 <xTaskCreate>
  xTaskCreate(BridgeUART_data, "BridgeUART_data", 128, NULL, 2, &hTask_SimulateInputs);
 80014f4:	4919      	ldr	r1, [pc, #100]	@ (800155c <main+0xd8>)
 80014f6:	481a      	ldr	r0, [pc, #104]	@ (8001560 <main+0xdc>)
 80014f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001564 <main+0xe0>)
 80014fa:	9301      	str	r3, [sp, #4]
 80014fc:	2302      	movs	r3, #2
 80014fe:	9300      	str	r3, [sp, #0]
 8001500:	2300      	movs	r3, #0
 8001502:	2280      	movs	r2, #128	@ 0x80
 8001504:	f002 fb9e 	bl	8003c44 <xTaskCreate>

  //Create Queues
  xQueueI = xQueueCreate( 2, sizeof(struct message_inputs * ));
 8001508:	2200      	movs	r2, #0
 800150a:	2104      	movs	r1, #4
 800150c:	2002      	movs	r0, #2
 800150e:	f001 ff22 	bl	8003356 <xQueueGenericCreate>
 8001512:	0002      	movs	r2, r0
 8001514:	4b14      	ldr	r3, [pc, #80]	@ (8001568 <main+0xe4>)
 8001516:	601a      	str	r2, [r3, #0]
  xQueueO = xQueueCreate( 2, sizeof(struct message_outputs * ));
 8001518:	2200      	movs	r2, #0
 800151a:	2104      	movs	r1, #4
 800151c:	2002      	movs	r0, #2
 800151e:	f001 ff1a 	bl	8003356 <xQueueGenericCreate>
 8001522:	0002      	movs	r2, r0
 8001524:	4b11      	ldr	r3, [pc, #68]	@ (800156c <main+0xe8>)
 8001526:	601a      	str	r2, [r3, #0]

  // Start the scheduler
  vTaskStartScheduler();
 8001528:	f002 fd64 	bl	8003ff4 <vTaskStartScheduler>
 800152c:	2300      	movs	r3, #0
}
 800152e:	0018      	movs	r0, r3
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	200000d0 	.word	0x200000d0
 8001538:	08006ddc 	.word	0x08006ddc
 800153c:	080015c5 	.word	0x080015c5
 8001540:	200000c0 	.word	0x200000c0
 8001544:	08006dec 	.word	0x08006dec
 8001548:	0800163d 	.word	0x0800163d
 800154c:	200000c4 	.word	0x200000c4
 8001550:	08006dfc 	.word	0x08006dfc
 8001554:	08001699 	.word	0x08001699
 8001558:	200000c8 	.word	0x200000c8
 800155c:	08006e0c 	.word	0x08006e0c
 8001560:	08001755 	.word	0x08001755
 8001564:	200000cc 	.word	0x200000cc
 8001568:	200000d4 	.word	0x200000d4
 800156c:	200000d8 	.word	0x200000d8

08001570 <USART1_IRQHandler>:


void USART1_IRQHandler(void) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
   if (USART1->ISR & (1UL << 5U)) { // RXNE
 8001576:	4b0f      	ldr	r3, [pc, #60]	@ (80015b4 <USART1_IRQHandler+0x44>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	2220      	movs	r2, #32
 800157c:	4013      	ands	r3, r2
 800157e:	d014      	beq.n	80015aa <USART1_IRQHandler+0x3a>
	   latest_received_byte = (uint8_t)(USART1->RDR & 0xFF);
 8001580:	4b0c      	ldr	r3, [pc, #48]	@ (80015b4 <USART1_IRQHandler+0x44>)
 8001582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001584:	b2da      	uxtb	r2, r3
 8001586:	4b0c      	ldr	r3, [pc, #48]	@ (80015b8 <USART1_IRQHandler+0x48>)
 8001588:	701a      	strb	r2, [r3, #0]
	   BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
	   xEventGroupSetBitsFromISR(Event1Handle, BIT_TAREA1, &xHigherPriorityTaskWoken);
 800158e:	4b0b      	ldr	r3, [pc, #44]	@ (80015bc <USART1_IRQHandler+0x4c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	1d3a      	adds	r2, r7, #4
 8001594:	2101      	movs	r1, #1
 8001596:	0018      	movs	r0, r3
 8001598:	f001 fd6e 	bl	8003078 <xEventGroupSetBitsFromISR>
	   portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d003      	beq.n	80015aa <USART1_IRQHandler+0x3a>
 80015a2:	4b07      	ldr	r3, [pc, #28]	@ (80015c0 <USART1_IRQHandler+0x50>)
 80015a4:	2280      	movs	r2, #128	@ 0x80
 80015a6:	0552      	lsls	r2, r2, #21
 80015a8:	601a      	str	r2, [r3, #0]
  }
}
 80015aa:	46c0      	nop			@ (mov r8, r8)
 80015ac:	46bd      	mov	sp, r7
 80015ae:	b002      	add	sp, #8
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	46c0      	nop			@ (mov r8, r8)
 80015b4:	40013800 	.word	0x40013800
 80015b8:	200000dc 	.word	0x200000dc
 80015bc:	200000d0 	.word	0x200000d0
 80015c0:	e000ed04 	.word	0xe000ed04

080015c4 <UpdateInputs>:

void UpdateInputs(void *pvParameters) {
 80015c4:	b590      	push	{r4, r7, lr}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
	message_inputs data;
	TickType_t xLastWakeTime = xTaskGetTickCount();;
 80015cc:	f002 fe6c 	bl	80042a8 <xTaskGetTickCount>
 80015d0:	0003      	movs	r3, r0
 80015d2:	60bb      	str	r3, [r7, #8]
	for(;;){
		// Read ADC and update global acceleration
		data.acceleration = USER_ADC_Read();
 80015d4:	f000 fc7c 	bl	8001ed0 <USER_ADC_Read>
 80015d8:	0003      	movs	r3, r0
 80015da:	001a      	movs	r2, r3
 80015dc:	210c      	movs	r1, #12
 80015de:	187b      	adds	r3, r7, r1
 80015e0:	805a      	strh	r2, [r3, #2]
		// Read push button (PA6), 0 if pressed, 1 if not pressed

		data.button_state = (GPIOA->IDR & (1UL << 6U)) ? 0 : 1;
 80015e2:	23a0      	movs	r3, #160	@ 0xa0
 80015e4:	05db      	lsls	r3, r3, #23
 80015e6:	691b      	ldr	r3, [r3, #16]
 80015e8:	2240      	movs	r2, #64	@ 0x40
 80015ea:	4013      	ands	r3, r2
 80015ec:	425a      	negs	r2, r3
 80015ee:	4153      	adcs	r3, r2
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	001a      	movs	r2, r3
 80015f4:	187b      	adds	r3, r7, r1
 80015f6:	701a      	strb	r2, [r3, #0]

		if(xQueueSend(xQueueI, &data, 10) != pdPASS)
 80015f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001638 <UpdateInputs+0x74>)
 80015fa:	6818      	ldr	r0, [r3, #0]
 80015fc:	000c      	movs	r4, r1
 80015fe:	1879      	adds	r1, r7, r1
 8001600:	2300      	movs	r3, #0
 8001602:	220a      	movs	r2, #10
 8001604:	f001 ff31 	bl	800346a <xQueueGenericSend>
 8001608:	0003      	movs	r3, r0
 800160a:	2b01      	cmp	r3, #1
 800160c:	d00d      	beq.n	800162a <UpdateInputs+0x66>
		{
			xQueueReceive(xQueueI, &data, 0);
 800160e:	4b0a      	ldr	r3, [pc, #40]	@ (8001638 <UpdateInputs+0x74>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	1939      	adds	r1, r7, r4
 8001614:	2200      	movs	r2, #0
 8001616:	0018      	movs	r0, r3
 8001618:	f002 f879 	bl	800370e <xQueueReceive>
			xQueueSend(xQueueI, &data, 10);
 800161c:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <UpdateInputs+0x74>)
 800161e:	6818      	ldr	r0, [r3, #0]
 8001620:	1939      	adds	r1, r7, r4
 8001622:	2300      	movs	r3, #0
 8001624:	220a      	movs	r2, #10
 8001626:	f001 ff20 	bl	800346a <xQueueGenericSend>
		}
		vTaskDelayUntil(&xLastWakeTime, 10);
 800162a:	2308      	movs	r3, #8
 800162c:	18fb      	adds	r3, r7, r3
 800162e:	210a      	movs	r1, #10
 8001630:	0018      	movs	r0, r3
 8001632:	f002 fc7f 	bl	8003f34 <xTaskDelayUntil>
		data.acceleration = USER_ADC_Read();
 8001636:	e7cd      	b.n	80015d4 <UpdateInputs+0x10>
 8001638:	200000d4 	.word	0x200000d4

0800163c <UpdateOutputs>:
	}
}

void UpdateOutputs(void *pvParameters){
 800163c:	b590      	push	{r4, r7, lr}
 800163e:	b087      	sub	sp, #28
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
	message_outputs data;
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8001644:	f002 fe30 	bl	80042a8 <xTaskGetTickCount>
 8001648:	0003      	movs	r3, r0
 800164a:	60fb      	str	r3, [r7, #12]
	for(;;){
		if(xQueueReceive(xQueueO, &data, 10) == pdPASS){
 800164c:	4b11      	ldr	r3, [pc, #68]	@ (8001694 <UpdateOutputs+0x58>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2410      	movs	r4, #16
 8001652:	1939      	adds	r1, r7, r4
 8001654:	220a      	movs	r2, #10
 8001656:	0018      	movs	r0, r3
 8001658:	f002 f859 	bl	800370e <xQueueReceive>
 800165c:	0003      	movs	r3, r0
 800165e:	2b01      	cmp	r3, #1
 8001660:	d10e      	bne.n	8001680 <UpdateOutputs+0x44>
			Update_PWM_From_Velocity(data.vl);
 8001662:	193b      	adds	r3, r7, r4
 8001664:	885b      	ldrh	r3, [r3, #2]
 8001666:	0018      	movs	r0, r3
 8001668:	f000 f85c 	bl	8001724 <Update_PWM_From_Velocity>
			UpdateLCD(data.rpm, data.gear, data.vl);
 800166c:	0022      	movs	r2, r4
 800166e:	18bb      	adds	r3, r7, r2
 8001670:	8818      	ldrh	r0, [r3, #0]
 8001672:	18bb      	adds	r3, r7, r2
 8001674:	8899      	ldrh	r1, [r3, #4]
 8001676:	18bb      	adds	r3, r7, r2
 8001678:	885b      	ldrh	r3, [r3, #2]
 800167a:	001a      	movs	r2, r3
 800167c:	f000 f92a 	bl	80018d4 <UpdateLCD>
		}
		vTaskDelayUntil(&xLastWakeTime, 1000);
 8001680:	23fa      	movs	r3, #250	@ 0xfa
 8001682:	009a      	lsls	r2, r3, #2
 8001684:	230c      	movs	r3, #12
 8001686:	18fb      	adds	r3, r7, r3
 8001688:	0011      	movs	r1, r2
 800168a:	0018      	movs	r0, r3
 800168c:	f002 fc52 	bl	8003f34 <xTaskDelayUntil>
		if(xQueueReceive(xQueueO, &data, 10) == pdPASS){
 8001690:	e7dc      	b.n	800164c <UpdateOutputs+0x10>
 8001692:	46c0      	nop			@ (mov r8, r8)
 8001694:	200000d8 	.word	0x200000d8

08001698 <transmit_data>:
	}
}

void transmit_data(void *pvParameters) {
 8001698:	b5b0      	push	{r4, r5, r7, lr}
 800169a:	b08e      	sub	sp, #56	@ 0x38
 800169c:	af02      	add	r7, sp, #8
 800169e:	6078      	str	r0, [r7, #4]
  uint8_t tx_buffer[32];
  message_inputs data;
  TickType_t xLastWakeTime = xTaskGetTickCount();
 80016a0:	f002 fe02 	bl	80042a8 <xTaskGetTickCount>
 80016a4:	0003      	movs	r3, r0
 80016a6:	60bb      	str	r3, [r7, #8]

  for(;;){
	  if(xQueueReceive(xQueueI, &data, 10) == pdPASS){
 80016a8:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <transmit_data+0x84>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	250c      	movs	r5, #12
 80016ae:	1979      	adds	r1, r7, r5
 80016b0:	220a      	movs	r2, #10
 80016b2:	0018      	movs	r0, r3
 80016b4:	f002 f82b 	bl	800370e <xQueueReceive>
 80016b8:	0003      	movs	r3, r0
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d127      	bne.n	800170e <transmit_data+0x76>

		  // Format: I<acc_i1>.<acc_i2>,<button>,E
		  sprintf((char*) tx_buffer, "I%d.%02d,%d,E\n", data.acceleration / 100, data.acceleration % 100, (data.button_state));
 80016be:	197b      	adds	r3, r7, r5
 80016c0:	885b      	ldrh	r3, [r3, #2]
 80016c2:	2164      	movs	r1, #100	@ 0x64
 80016c4:	0018      	movs	r0, r3
 80016c6:	f7fe fd31 	bl	800012c <__udivsi3>
 80016ca:	0003      	movs	r3, r0
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	001c      	movs	r4, r3
 80016d0:	197b      	adds	r3, r7, r5
 80016d2:	885b      	ldrh	r3, [r3, #2]
 80016d4:	2164      	movs	r1, #100	@ 0x64
 80016d6:	0018      	movs	r0, r3
 80016d8:	f7fe fdae 	bl	8000238 <__aeabi_uidivmod>
 80016dc:	000b      	movs	r3, r1
 80016de:	b29b      	uxth	r3, r3
 80016e0:	001a      	movs	r2, r3
 80016e2:	197b      	adds	r3, r7, r5
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	490e      	ldr	r1, [pc, #56]	@ (8001720 <transmit_data+0x88>)
 80016e8:	2510      	movs	r5, #16
 80016ea:	1978      	adds	r0, r7, r5
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	0013      	movs	r3, r2
 80016f0:	0022      	movs	r2, r4
 80016f2:	f004 f995 	bl	8005a20 <siprintf>

		  USER_USART1_Transmit(tx_buffer, strlen((char*) tx_buffer));
 80016f6:	002c      	movs	r4, r5
 80016f8:	193b      	adds	r3, r7, r4
 80016fa:	0018      	movs	r0, r3
 80016fc:	f7fe fd04 	bl	8000108 <strlen>
 8001700:	0003      	movs	r3, r0
 8001702:	b29a      	uxth	r2, r3
 8001704:	193b      	adds	r3, r7, r4
 8001706:	0011      	movs	r1, r2
 8001708:	0018      	movs	r0, r3
 800170a:	f000 fee5 	bl	80024d8 <USER_USART1_Transmit>
	  }
	  vTaskDelayUntil(&xLastWakeTime, 200);
 800170e:	2308      	movs	r3, #8
 8001710:	18fb      	adds	r3, r7, r3
 8001712:	21c8      	movs	r1, #200	@ 0xc8
 8001714:	0018      	movs	r0, r3
 8001716:	f002 fc0d 	bl	8003f34 <xTaskDelayUntil>
	  if(xQueueReceive(xQueueI, &data, 10) == pdPASS){
 800171a:	e7c5      	b.n	80016a8 <transmit_data+0x10>
 800171c:	200000d4 	.word	0x200000d4
 8001720:	08006e1c 	.word	0x08006e1c

08001724 <Update_PWM_From_Velocity>:
  }
}

void Update_PWM_From_Velocity(uint16_t input_vl) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	0002      	movs	r2, r0
 800172c:	1dbb      	adds	r3, r7, #6
 800172e:	801a      	strh	r2, [r3, #0]
	// Clamp the input to [0.0, 200.0] for safety
	if (input_vl < 0)
		input_vl = 0;
	if (input_vl > 200)
 8001730:	1dbb      	adds	r3, r7, #6
 8001732:	881b      	ldrh	r3, [r3, #0]
 8001734:	2bc8      	cmp	r3, #200	@ 0xc8
 8001736:	d902      	bls.n	800173e <Update_PWM_From_Velocity+0x1a>
		input_vl = 200;
 8001738:	1dbb      	adds	r3, r7, #6
 800173a:	22c8      	movs	r2, #200	@ 0xc8
 800173c:	801a      	strh	r2, [r3, #0]

	// Map velocity to 0–100% PWM duty
	USER_Set_PWM_Duty((uint8_t) (input_vl));
 800173e:	1dbb      	adds	r3, r7, #6
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	b2db      	uxtb	r3, r3
 8001744:	0018      	movs	r0, r3
 8001746:	f000 fdc1 	bl	80022cc <USER_Set_PWM_Duty>
}
 800174a:	46c0      	nop			@ (mov r8, r8)
 800174c:	46bd      	mov	sp, r7
 800174e:	b002      	add	sp, #8
 8001750:	bd80      	pop	{r7, pc}
	...

08001754 <BridgeUART_data>:

void BridgeUART_data(void *pvParameters){
 8001754:	b590      	push	{r4, r7, lr}
 8001756:	b08f      	sub	sp, #60	@ 0x3c
 8001758:	af04      	add	r7, sp, #16
 800175a:	6078      	str	r0, [r7, #4]
    message_outputs simulatedData;
    EventBits_t uxBits;

    for(;;){

    	uxBits = xEventGroupWaitBits(Event1Handle, BIT_TAREA1, pdTRUE, pdTRUE, portMAX_DELAY);
 800175c:	4b56      	ldr	r3, [pc, #344]	@ (80018b8 <BridgeUART_data+0x164>)
 800175e:	6818      	ldr	r0, [r3, #0]
 8001760:	2301      	movs	r3, #1
 8001762:	425b      	negs	r3, r3
 8001764:	9300      	str	r3, [sp, #0]
 8001766:	2301      	movs	r3, #1
 8001768:	2201      	movs	r2, #1
 800176a:	2101      	movs	r1, #1
 800176c:	f001 fb2f 	bl	8002dce <xEventGroupWaitBits>
 8001770:	0003      	movs	r3, r0
 8001772:	627b      	str	r3, [r7, #36]	@ 0x24
    	uint8_t received = latest_received_byte;
 8001774:	2023      	movs	r0, #35	@ 0x23
 8001776:	183b      	adds	r3, r7, r0
 8001778:	4a50      	ldr	r2, [pc, #320]	@ (80018bc <BridgeUART_data+0x168>)
 800177a:	7812      	ldrb	r2, [r2, #0]
 800177c:	701a      	strb	r2, [r3, #0]
    	int rpm_i1 = 0, rpm_i2 = 0, vl_i1 = 0, vl_i2 = 0, gear_i = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	61bb      	str	r3, [r7, #24]
 8001782:	2300      	movs	r3, #0
 8001784:	617b      	str	r3, [r7, #20]
 8001786:	2300      	movs	r3, #0
 8001788:	613b      	str	r3, [r7, #16]
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	2300      	movs	r3, #0
 8001790:	60bb      	str	r3, [r7, #8]

    	GPIOA->ODR ^= (0x1UL << 5U); // Toggle USER LED
 8001792:	23a0      	movs	r3, #160	@ 0xa0
 8001794:	05db      	lsls	r3, r3, #23
 8001796:	695a      	ldr	r2, [r3, #20]
 8001798:	23a0      	movs	r3, #160	@ 0xa0
 800179a:	05db      	lsls	r3, r3, #23
 800179c:	2120      	movs	r1, #32
 800179e:	404a      	eors	r2, r1
 80017a0:	615a      	str	r2, [r3, #20]

		if (received == 'I') {
 80017a2:	0004      	movs	r4, r0
 80017a4:	183b      	adds	r3, r7, r0
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b49      	cmp	r3, #73	@ 0x49
 80017aa:	d114      	bne.n	80017d6 <BridgeUART_data+0x82>
		  rx_index = 0;
 80017ac:	4b44      	ldr	r3, [pc, #272]	@ (80018c0 <BridgeUART_data+0x16c>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]
		  memset(rx_buffer, 0, RX_BUFFER_SIZE);
 80017b2:	4b44      	ldr	r3, [pc, #272]	@ (80018c4 <BridgeUART_data+0x170>)
 80017b4:	2240      	movs	r2, #64	@ 0x40
 80017b6:	2100      	movs	r1, #0
 80017b8:	0018      	movs	r0, r3
 80017ba:	f004 f97b 	bl	8005ab4 <memset>
		  rx_buffer[rx_index++] = received;
 80017be:	4b40      	ldr	r3, [pc, #256]	@ (80018c0 <BridgeUART_data+0x16c>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	1c5a      	adds	r2, r3, #1
 80017c4:	b2d1      	uxtb	r1, r2
 80017c6:	4a3e      	ldr	r2, [pc, #248]	@ (80018c0 <BridgeUART_data+0x16c>)
 80017c8:	7011      	strb	r1, [r2, #0]
 80017ca:	0019      	movs	r1, r3
 80017cc:	4b3d      	ldr	r3, [pc, #244]	@ (80018c4 <BridgeUART_data+0x170>)
 80017ce:	193a      	adds	r2, r7, r4
 80017d0:	7812      	ldrb	r2, [r2, #0]
 80017d2:	545a      	strb	r2, [r3, r1]
		  return;
 80017d4:	e06d      	b.n	80018b2 <BridgeUART_data+0x15e>
		}

		if (rx_buffer[0] == 'I') {
 80017d6:	4b3b      	ldr	r3, [pc, #236]	@ (80018c4 <BridgeUART_data+0x170>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	2b49      	cmp	r3, #73	@ 0x49
 80017dc:	d1be      	bne.n	800175c <BridgeUART_data+0x8>
		  if (received == 'E') {
 80017de:	2323      	movs	r3, #35	@ 0x23
 80017e0:	18fb      	adds	r3, r7, r3
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	2b45      	cmp	r3, #69	@ 0x45
 80017e6:	d149      	bne.n	800187c <BridgeUART_data+0x128>
			rx_buffer[rx_index] = '\0';
 80017e8:	4b35      	ldr	r3, [pc, #212]	@ (80018c0 <BridgeUART_data+0x16c>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	001a      	movs	r2, r3
 80017ee:	4b35      	ldr	r3, [pc, #212]	@ (80018c4 <BridgeUART_data+0x170>)
 80017f0:	2100      	movs	r1, #0
 80017f2:	5499      	strb	r1, [r3, r2]

			GPIOA->ODR ^= (0x1UL << 5U); // Toggle USER LED
 80017f4:	23a0      	movs	r3, #160	@ 0xa0
 80017f6:	05db      	lsls	r3, r3, #23
 80017f8:	695a      	ldr	r2, [r3, #20]
 80017fa:	23a0      	movs	r3, #160	@ 0xa0
 80017fc:	05db      	lsls	r3, r3, #23
 80017fe:	2120      	movs	r1, #32
 8001800:	404a      	eors	r2, r1
 8001802:	615a      	str	r2, [r3, #20]
			if (sscanf(&rx_buffer[1], "%d,%d,%d,%d,%d", &rpm_i1, &rpm_i2, &vl_i1,
 8001804:	2314      	movs	r3, #20
 8001806:	18fc      	adds	r4, r7, r3
 8001808:	2318      	movs	r3, #24
 800180a:	18fa      	adds	r2, r7, r3
 800180c:	492e      	ldr	r1, [pc, #184]	@ (80018c8 <BridgeUART_data+0x174>)
 800180e:	482f      	ldr	r0, [pc, #188]	@ (80018cc <BridgeUART_data+0x178>)
 8001810:	2308      	movs	r3, #8
 8001812:	18fb      	adds	r3, r7, r3
 8001814:	9302      	str	r3, [sp, #8]
 8001816:	230c      	movs	r3, #12
 8001818:	18fb      	adds	r3, r7, r3
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	2310      	movs	r3, #16
 800181e:	18fb      	adds	r3, r7, r3
 8001820:	9300      	str	r3, [sp, #0]
 8001822:	0023      	movs	r3, r4
 8001824:	f004 f91c 	bl	8005a60 <siscanf>
 8001828:	0003      	movs	r3, r0
 800182a:	2b05      	cmp	r3, #5
 800182c:	d196      	bne.n	800175c <BridgeUART_data+0x8>
				&vl_i2, &gear_i) == 5) {

				simulatedData.gear = (uint16_t)(gear_i);
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	b29a      	uxth	r2, r3
 8001832:	241c      	movs	r4, #28
 8001834:	193b      	adds	r3, r7, r4
 8001836:	809a      	strh	r2, [r3, #4]

				simulatedData.rpm = (uint16_t)(rpm_i1);
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	b29a      	uxth	r2, r3
 800183c:	193b      	adds	r3, r7, r4
 800183e:	801a      	strh	r2, [r3, #0]
				simulatedData.vl = (uint16_t)(vl_i1);
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	b29a      	uxth	r2, r3
 8001844:	193b      	adds	r3, r7, r4
 8001846:	805a      	strh	r2, [r3, #2]

				if(xQueueSend(xQueueO, &simulatedData, 10) != pdPASS)
 8001848:	4b21      	ldr	r3, [pc, #132]	@ (80018d0 <BridgeUART_data+0x17c>)
 800184a:	6818      	ldr	r0, [r3, #0]
 800184c:	1939      	adds	r1, r7, r4
 800184e:	2300      	movs	r3, #0
 8001850:	220a      	movs	r2, #10
 8001852:	f001 fe0a 	bl	800346a <xQueueGenericSend>
 8001856:	0003      	movs	r3, r0
 8001858:	2b01      	cmp	r3, #1
 800185a:	d100      	bne.n	800185e <BridgeUART_data+0x10a>
 800185c:	e77e      	b.n	800175c <BridgeUART_data+0x8>
				{
					xQueueReceive(xQueueO, &simulatedData, 0);
 800185e:	4b1c      	ldr	r3, [pc, #112]	@ (80018d0 <BridgeUART_data+0x17c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	1939      	adds	r1, r7, r4
 8001864:	2200      	movs	r2, #0
 8001866:	0018      	movs	r0, r3
 8001868:	f001 ff51 	bl	800370e <xQueueReceive>
					xQueueSend(xQueueO, &simulatedData, 10);
 800186c:	4b18      	ldr	r3, [pc, #96]	@ (80018d0 <BridgeUART_data+0x17c>)
 800186e:	6818      	ldr	r0, [r3, #0]
 8001870:	1939      	adds	r1, r7, r4
 8001872:	2300      	movs	r3, #0
 8001874:	220a      	movs	r2, #10
 8001876:	f001 fdf8 	bl	800346a <xQueueGenericSend>
 800187a:	e76f      	b.n	800175c <BridgeUART_data+0x8>
				}
			}
		  } else if (rx_index < RX_BUFFER_SIZE - 1) {
 800187c:	4b10      	ldr	r3, [pc, #64]	@ (80018c0 <BridgeUART_data+0x16c>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	2b3e      	cmp	r3, #62	@ 0x3e
 8001882:	d80c      	bhi.n	800189e <BridgeUART_data+0x14a>
			rx_buffer[rx_index++] = received;
 8001884:	4b0e      	ldr	r3, [pc, #56]	@ (80018c0 <BridgeUART_data+0x16c>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	1c5a      	adds	r2, r3, #1
 800188a:	b2d1      	uxtb	r1, r2
 800188c:	4a0c      	ldr	r2, [pc, #48]	@ (80018c0 <BridgeUART_data+0x16c>)
 800188e:	7011      	strb	r1, [r2, #0]
 8001890:	0019      	movs	r1, r3
 8001892:	4b0c      	ldr	r3, [pc, #48]	@ (80018c4 <BridgeUART_data+0x170>)
 8001894:	2223      	movs	r2, #35	@ 0x23
 8001896:	18ba      	adds	r2, r7, r2
 8001898:	7812      	ldrb	r2, [r2, #0]
 800189a:	545a      	strb	r2, [r3, r1]
 800189c:	e75e      	b.n	800175c <BridgeUART_data+0x8>
		  } else {
			rx_index = 0;
 800189e:	4b08      	ldr	r3, [pc, #32]	@ (80018c0 <BridgeUART_data+0x16c>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	701a      	strb	r2, [r3, #0]
			memset(rx_buffer, 0, RX_BUFFER_SIZE);
 80018a4:	4b07      	ldr	r3, [pc, #28]	@ (80018c4 <BridgeUART_data+0x170>)
 80018a6:	2240      	movs	r2, #64	@ 0x40
 80018a8:	2100      	movs	r1, #0
 80018aa:	0018      	movs	r0, r3
 80018ac:	f004 f902 	bl	8005ab4 <memset>
    for(;;){
 80018b0:	e754      	b.n	800175c <BridgeUART_data+0x8>
		  }
		}
    }
}
 80018b2:	46bd      	mov	sp, r7
 80018b4:	b00b      	add	sp, #44	@ 0x2c
 80018b6:	bd90      	pop	{r4, r7, pc}
 80018b8:	200000d0 	.word	0x200000d0
 80018bc:	200000dc 	.word	0x200000dc
 80018c0:	200000bc 	.word	0x200000bc
 80018c4:	2000007c 	.word	0x2000007c
 80018c8:	08006e2c 	.word	0x08006e2c
 80018cc:	2000007d 	.word	0x2000007d
 80018d0:	200000d8 	.word	0x200000d8

080018d4 <UpdateLCD>:

void UpdateLCD(uint16_t rpm, uint16_t gear, uint16_t vl){
 80018d4:	b590      	push	{r4, r7, lr}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	0004      	movs	r4, r0
 80018dc:	0008      	movs	r0, r1
 80018de:	0011      	movs	r1, r2
 80018e0:	1dbb      	adds	r3, r7, #6
 80018e2:	1c22      	adds	r2, r4, #0
 80018e4:	801a      	strh	r2, [r3, #0]
 80018e6:	1d3b      	adds	r3, r7, #4
 80018e8:	1c02      	adds	r2, r0, #0
 80018ea:	801a      	strh	r2, [r3, #0]
 80018ec:	1cbb      	adds	r3, r7, #2
 80018ee:	1c0a      	adds	r2, r1, #0
 80018f0:	801a      	strh	r2, [r3, #0]
  LCD_Clear();
 80018f2:	2001      	movs	r0, #1
 80018f4:	f7ff fbd0 	bl	8001098 <LCD_Write_Cmd>
  LCD_Set_Cursor(1, 1);
 80018f8:	2101      	movs	r1, #1
 80018fa:	2001      	movs	r0, #1
 80018fc:	f7ff fbfa 	bl	80010f4 <LCD_Set_Cursor>
  LCD_Put_Str("Rpm: ");
 8001900:	4b14      	ldr	r3, [pc, #80]	@ (8001954 <UpdateLCD+0x80>)
 8001902:	0018      	movs	r0, r3
 8001904:	f7ff fc25 	bl	8001152 <LCD_Put_Str>
  LCD_Put_Num(rpm);
 8001908:	1dbb      	adds	r3, r7, #6
 800190a:	2200      	movs	r2, #0
 800190c:	5e9b      	ldrsh	r3, [r3, r2]
 800190e:	0018      	movs	r0, r3
 8001910:	f7ff fc4d 	bl	80011ae <LCD_Put_Num>

  LCD_Set_Cursor(2, 1);
 8001914:	2101      	movs	r1, #1
 8001916:	2002      	movs	r0, #2
 8001918:	f7ff fbec 	bl	80010f4 <LCD_Set_Cursor>
  LCD_Put_Str("Gr:");
 800191c:	4b0e      	ldr	r3, [pc, #56]	@ (8001958 <UpdateLCD+0x84>)
 800191e:	0018      	movs	r0, r3
 8001920:	f7ff fc17 	bl	8001152 <LCD_Put_Str>
  LCD_Put_Num(gear);
 8001924:	1d3b      	adds	r3, r7, #4
 8001926:	2200      	movs	r2, #0
 8001928:	5e9b      	ldrsh	r3, [r3, r2]
 800192a:	0018      	movs	r0, r3
 800192c:	f7ff fc3f 	bl	80011ae <LCD_Put_Num>

  LCD_Set_Cursor(2, 8);
 8001930:	2108      	movs	r1, #8
 8001932:	2002      	movs	r0, #2
 8001934:	f7ff fbde 	bl	80010f4 <LCD_Set_Cursor>
  LCD_Put_Str("Sp: ");
 8001938:	4b08      	ldr	r3, [pc, #32]	@ (800195c <UpdateLCD+0x88>)
 800193a:	0018      	movs	r0, r3
 800193c:	f7ff fc09 	bl	8001152 <LCD_Put_Str>
  LCD_Put_Num(vl);
 8001940:	1cbb      	adds	r3, r7, #2
 8001942:	2200      	movs	r2, #0
 8001944:	5e9b      	ldrsh	r3, [r3, r2]
 8001946:	0018      	movs	r0, r3
 8001948:	f7ff fc31 	bl	80011ae <LCD_Put_Num>
}
 800194c:	46c0      	nop			@ (mov r8, r8)
 800194e:	46bd      	mov	sp, r7
 8001950:	b003      	add	sp, #12
 8001952:	bd90      	pop	{r4, r7, pc}
 8001954:	08006e3c 	.word	0x08006e3c
 8001958:	08006e44 	.word	0x08006e44
 800195c:	08006e48 	.word	0x08006e48

08001960 <USER_GPIO_Init>:


void USER_GPIO_Init(void) {
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  // Enable GPIOA CLK
  RCC->IOPENR = RCC->IOPENR | (0x1UL << 0U);
 8001964:	4b23      	ldr	r3, [pc, #140]	@ (80019f4 <USER_GPIO_Init+0x94>)
 8001966:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001968:	4b22      	ldr	r3, [pc, #136]	@ (80019f4 <USER_GPIO_Init+0x94>)
 800196a:	2101      	movs	r1, #1
 800196c:	430a      	orrs	r2, r1
 800196e:	635a      	str	r2, [r3, #52]	@ 0x34

  // Configure PA6 as input w pull up
  GPIOA->PUPDR = GPIOA->PUPDR & ~(0x2UL << 12U);
 8001970:	23a0      	movs	r3, #160	@ 0xa0
 8001972:	05db      	lsls	r3, r3, #23
 8001974:	68da      	ldr	r2, [r3, #12]
 8001976:	23a0      	movs	r3, #160	@ 0xa0
 8001978:	05db      	lsls	r3, r3, #23
 800197a:	491f      	ldr	r1, [pc, #124]	@ (80019f8 <USER_GPIO_Init+0x98>)
 800197c:	400a      	ands	r2, r1
 800197e:	60da      	str	r2, [r3, #12]
  GPIOA->PUPDR = GPIOA->PUPDR | (0x1UL << 12U);
 8001980:	23a0      	movs	r3, #160	@ 0xa0
 8001982:	05db      	lsls	r3, r3, #23
 8001984:	68da      	ldr	r2, [r3, #12]
 8001986:	23a0      	movs	r3, #160	@ 0xa0
 8001988:	05db      	lsls	r3, r3, #23
 800198a:	2180      	movs	r1, #128	@ 0x80
 800198c:	0149      	lsls	r1, r1, #5
 800198e:	430a      	orrs	r2, r1
 8001990:	60da      	str	r2, [r3, #12]
  GPIOA->MODER = GPIOA->MODER & ~(0x3UL << 12U);
 8001992:	23a0      	movs	r3, #160	@ 0xa0
 8001994:	05db      	lsls	r3, r3, #23
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	23a0      	movs	r3, #160	@ 0xa0
 800199a:	05db      	lsls	r3, r3, #23
 800199c:	4917      	ldr	r1, [pc, #92]	@ (80019fc <USER_GPIO_Init+0x9c>)
 800199e:	400a      	ands	r2, r1
 80019a0:	601a      	str	r2, [r3, #0]

  // Configure PA5 as output push pull (It comes in the LCD, so JIC)
  GPIOA->BSRR = 0x1UL << 21U; // Reset PA5 low to turn off LED
 80019a2:	23a0      	movs	r3, #160	@ 0xa0
 80019a4:	05db      	lsls	r3, r3, #23
 80019a6:	2280      	movs	r2, #128	@ 0x80
 80019a8:	0392      	lsls	r2, r2, #14
 80019aa:	619a      	str	r2, [r3, #24]
  GPIOA->PUPDR = GPIOA->PUPDR & ~(0x3UL << 10U); // Clear pull-up/pull-down bits for PA5
 80019ac:	23a0      	movs	r3, #160	@ 0xa0
 80019ae:	05db      	lsls	r3, r3, #23
 80019b0:	68da      	ldr	r2, [r3, #12]
 80019b2:	23a0      	movs	r3, #160	@ 0xa0
 80019b4:	05db      	lsls	r3, r3, #23
 80019b6:	4912      	ldr	r1, [pc, #72]	@ (8001a00 <USER_GPIO_Init+0xa0>)
 80019b8:	400a      	ands	r2, r1
 80019ba:	60da      	str	r2, [r3, #12]
  GPIOA->OTYPER = GPIOA->OTYPER & ~(0x1UL << 5U); // Clear output type bit for PA5
 80019bc:	23a0      	movs	r3, #160	@ 0xa0
 80019be:	05db      	lsls	r3, r3, #23
 80019c0:	685a      	ldr	r2, [r3, #4]
 80019c2:	23a0      	movs	r3, #160	@ 0xa0
 80019c4:	05db      	lsls	r3, r3, #23
 80019c6:	2120      	movs	r1, #32
 80019c8:	438a      	bics	r2, r1
 80019ca:	605a      	str	r2, [r3, #4]
  GPIOA->MODER = GPIOA->MODER & ~(0x2UL << 10U); // Set PA5 as output
 80019cc:	23a0      	movs	r3, #160	@ 0xa0
 80019ce:	05db      	lsls	r3, r3, #23
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	23a0      	movs	r3, #160	@ 0xa0
 80019d4:	05db      	lsls	r3, r3, #23
 80019d6:	490b      	ldr	r1, [pc, #44]	@ (8001a04 <USER_GPIO_Init+0xa4>)
 80019d8:	400a      	ands	r2, r1
 80019da:	601a      	str	r2, [r3, #0]
  GPIOA->MODER = GPIOA->MODER | (0x1UL << 10U); // Set PA5 as output
 80019dc:	23a0      	movs	r3, #160	@ 0xa0
 80019de:	05db      	lsls	r3, r3, #23
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	23a0      	movs	r3, #160	@ 0xa0
 80019e4:	05db      	lsls	r3, r3, #23
 80019e6:	2180      	movs	r1, #128	@ 0x80
 80019e8:	00c9      	lsls	r1, r1, #3
 80019ea:	430a      	orrs	r2, r1
 80019ec:	601a      	str	r2, [r3, #0]
}
 80019ee:	46c0      	nop			@ (mov r8, r8)
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40021000 	.word	0x40021000
 80019f8:	ffffdfff 	.word	0xffffdfff
 80019fc:	ffffcfff 	.word	0xffffcfff
 8001a00:	fffff3ff 	.word	0xfffff3ff
 8001a04:	fffff7ff 	.word	0xfffff7ff

08001a08 <USER_RCC_Init>:

void USER_RCC_Init( void ){
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
	/* System Clock (SYSCLK) configuration for 48 MHz */
	FLASH->ACR	&= ~( 0x6UL <<  0U );// 2 HCLK cycles latency, if SYSCLK >=24MHz <=48MHz
 8001a0c:	4b18      	ldr	r3, [pc, #96]	@ (8001a70 <USER_RCC_Init+0x68>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b17      	ldr	r3, [pc, #92]	@ (8001a70 <USER_RCC_Init+0x68>)
 8001a12:	2106      	movs	r1, #6
 8001a14:	438a      	bics	r2, r1
 8001a16:	601a      	str	r2, [r3, #0]
	FLASH->ACR	|=  ( 0x1UL <<  0U );// 2 HCLK cycles latency, if SYSCLK >=24MHz <=48MHz
 8001a18:	4b15      	ldr	r3, [pc, #84]	@ (8001a70 <USER_RCC_Init+0x68>)
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	4b14      	ldr	r3, [pc, #80]	@ (8001a70 <USER_RCC_Init+0x68>)
 8001a1e:	2101      	movs	r1, #1
 8001a20:	430a      	orrs	r2, r1
 8001a22:	601a      	str	r2, [r3, #0]
	while(( FLASH->ACR & ( 0x7UL <<  0U )) != 0x001UL );// wait until LATENCY[2:0]=001
 8001a24:	46c0      	nop			@ (mov r8, r8)
 8001a26:	4b12      	ldr	r3, [pc, #72]	@ (8001a70 <USER_RCC_Init+0x68>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2207      	movs	r2, #7
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d1f9      	bne.n	8001a26 <USER_RCC_Init+0x1e>
	RCC->CR		&= ~( 0x7UL << 11U );// select HSISYS division factor by 1
 8001a32:	4b10      	ldr	r3, [pc, #64]	@ (8001a74 <USER_RCC_Init+0x6c>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	4b0f      	ldr	r3, [pc, #60]	@ (8001a74 <USER_RCC_Init+0x6c>)
 8001a38:	490f      	ldr	r1, [pc, #60]	@ (8001a78 <USER_RCC_Init+0x70>)
 8001a3a:	400a      	ands	r2, r1
 8001a3c:	601a      	str	r2, [r3, #0]
	while(!( RCC->CR & ( 0x1UL << 10U )));// wait until HSISYS is stable and ready
 8001a3e:	46c0      	nop			@ (mov r8, r8)
 8001a40:	4b0c      	ldr	r3, [pc, #48]	@ (8001a74 <USER_RCC_Init+0x6c>)
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	2380      	movs	r3, #128	@ 0x80
 8001a46:	00db      	lsls	r3, r3, #3
 8001a48:	4013      	ands	r3, r2
 8001a4a:	d0f9      	beq.n	8001a40 <USER_RCC_Init+0x38>
	RCC->CFGR	&= ~( 0x7UL <<  0U );// select HSISYS as the SYSCLK clock source
 8001a4c:	4b09      	ldr	r3, [pc, #36]	@ (8001a74 <USER_RCC_Init+0x6c>)
 8001a4e:	689a      	ldr	r2, [r3, #8]
 8001a50:	4b08      	ldr	r3, [pc, #32]	@ (8001a74 <USER_RCC_Init+0x6c>)
 8001a52:	2107      	movs	r1, #7
 8001a54:	438a      	bics	r2, r1
 8001a56:	609a      	str	r2, [r3, #8]
	RCC->CFGR	&= ~( 0x1UL << 11U );// select HCLK division factor by 1
 8001a58:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <USER_RCC_Init+0x6c>)
 8001a5a:	689a      	ldr	r2, [r3, #8]
 8001a5c:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <USER_RCC_Init+0x6c>)
 8001a5e:	4907      	ldr	r1, [pc, #28]	@ (8001a7c <USER_RCC_Init+0x74>)
 8001a60:	400a      	ands	r2, r1
 8001a62:	609a      	str	r2, [r3, #8]
	SystemCoreClock = 48000000;
 8001a64:	4b06      	ldr	r3, [pc, #24]	@ (8001a80 <USER_RCC_Init+0x78>)
 8001a66:	4a07      	ldr	r2, [pc, #28]	@ (8001a84 <USER_RCC_Init+0x7c>)
 8001a68:	601a      	str	r2, [r3, #0]
}
 8001a6a:	46c0      	nop			@ (mov r8, r8)
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40022000 	.word	0x40022000
 8001a74:	40021000 	.word	0x40021000
 8001a78:	ffffc7ff 	.word	0xffffc7ff
 8001a7c:	fffff7ff 	.word	0xfffff7ff
 8001a80:	20000000 	.word	0x20000000
 8001a84:	02dc6c00 	.word	0x02dc6c00

08001a88 <L298N_Init>:

void L298N_Init(void){
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  //Configure Output Pins for Motor Driver

  //IN1
  GPIOA->PUPDR = GPIOA->PUPDR & ~(0x3UL << 2U); // Clear pull-up/pull-down bits for PA1
 8001a8c:	23a0      	movs	r3, #160	@ 0xa0
 8001a8e:	05db      	lsls	r3, r3, #23
 8001a90:	68da      	ldr	r2, [r3, #12]
 8001a92:	23a0      	movs	r3, #160	@ 0xa0
 8001a94:	05db      	lsls	r3, r3, #23
 8001a96:	210c      	movs	r1, #12
 8001a98:	438a      	bics	r2, r1
 8001a9a:	60da      	str	r2, [r3, #12]
  GPIOA->OTYPER = GPIOA->OTYPER & ~(0x1UL << 1U); // Clear output type bit for PA1
 8001a9c:	23a0      	movs	r3, #160	@ 0xa0
 8001a9e:	05db      	lsls	r3, r3, #23
 8001aa0:	685a      	ldr	r2, [r3, #4]
 8001aa2:	23a0      	movs	r3, #160	@ 0xa0
 8001aa4:	05db      	lsls	r3, r3, #23
 8001aa6:	2102      	movs	r1, #2
 8001aa8:	438a      	bics	r2, r1
 8001aaa:	605a      	str	r2, [r3, #4]
  GPIOA->MODER = GPIOA->MODER & ~(0x2UL << 2U); // Set PA1 as output
 8001aac:	23a0      	movs	r3, #160	@ 0xa0
 8001aae:	05db      	lsls	r3, r3, #23
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	23a0      	movs	r3, #160	@ 0xa0
 8001ab4:	05db      	lsls	r3, r3, #23
 8001ab6:	2108      	movs	r1, #8
 8001ab8:	438a      	bics	r2, r1
 8001aba:	601a      	str	r2, [r3, #0]
  GPIOA->MODER = GPIOA->MODER | (0x1UL << 2U); // Set PA1 as output
 8001abc:	23a0      	movs	r3, #160	@ 0xa0
 8001abe:	05db      	lsls	r3, r3, #23
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	23a0      	movs	r3, #160	@ 0xa0
 8001ac4:	05db      	lsls	r3, r3, #23
 8001ac6:	2104      	movs	r1, #4
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	601a      	str	r2, [r3, #0]

  //IN2
  GPIOA->PUPDR = GPIOA->PUPDR & ~(0x3UL << 4U); // Clear pull-up/pull-down bits for PA2
 8001acc:	23a0      	movs	r3, #160	@ 0xa0
 8001ace:	05db      	lsls	r3, r3, #23
 8001ad0:	68da      	ldr	r2, [r3, #12]
 8001ad2:	23a0      	movs	r3, #160	@ 0xa0
 8001ad4:	05db      	lsls	r3, r3, #23
 8001ad6:	2130      	movs	r1, #48	@ 0x30
 8001ad8:	438a      	bics	r2, r1
 8001ada:	60da      	str	r2, [r3, #12]
  GPIOA->OTYPER = GPIOA->OTYPER & ~(0x1UL << 2U); // Clear output type bit for PA2
 8001adc:	23a0      	movs	r3, #160	@ 0xa0
 8001ade:	05db      	lsls	r3, r3, #23
 8001ae0:	685a      	ldr	r2, [r3, #4]
 8001ae2:	23a0      	movs	r3, #160	@ 0xa0
 8001ae4:	05db      	lsls	r3, r3, #23
 8001ae6:	2104      	movs	r1, #4
 8001ae8:	438a      	bics	r2, r1
 8001aea:	605a      	str	r2, [r3, #4]
  GPIOA->MODER = GPIOA->MODER & ~(0x2UL << 4U); // Set PA2 as output
 8001aec:	23a0      	movs	r3, #160	@ 0xa0
 8001aee:	05db      	lsls	r3, r3, #23
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	23a0      	movs	r3, #160	@ 0xa0
 8001af4:	05db      	lsls	r3, r3, #23
 8001af6:	2120      	movs	r1, #32
 8001af8:	438a      	bics	r2, r1
 8001afa:	601a      	str	r2, [r3, #0]
  GPIOA->MODER = GPIOA->MODER | (0x1UL << 4U); // Set PA2 as output
 8001afc:	23a0      	movs	r3, #160	@ 0xa0
 8001afe:	05db      	lsls	r3, r3, #23
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	23a0      	movs	r3, #160	@ 0xa0
 8001b04:	05db      	lsls	r3, r3, #23
 8001b06:	2110      	movs	r1, #16
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	601a      	str	r2, [r3, #0]

  //IN3
  GPIOA->PUPDR = GPIOA->PUPDR & ~(0x3UL << 6U); // Clear pull-up/pull-down bits for PA3
 8001b0c:	23a0      	movs	r3, #160	@ 0xa0
 8001b0e:	05db      	lsls	r3, r3, #23
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	23a0      	movs	r3, #160	@ 0xa0
 8001b14:	05db      	lsls	r3, r3, #23
 8001b16:	21c0      	movs	r1, #192	@ 0xc0
 8001b18:	438a      	bics	r2, r1
 8001b1a:	60da      	str	r2, [r3, #12]
  GPIOA->OTYPER = GPIOA->OTYPER & ~(0x1UL << 3U); // Clear output type bit for PA3
 8001b1c:	23a0      	movs	r3, #160	@ 0xa0
 8001b1e:	05db      	lsls	r3, r3, #23
 8001b20:	685a      	ldr	r2, [r3, #4]
 8001b22:	23a0      	movs	r3, #160	@ 0xa0
 8001b24:	05db      	lsls	r3, r3, #23
 8001b26:	2108      	movs	r1, #8
 8001b28:	438a      	bics	r2, r1
 8001b2a:	605a      	str	r2, [r3, #4]
  GPIOA->MODER = GPIOA->MODER & ~(0x2UL << 6U); // Set PA3 as output
 8001b2c:	23a0      	movs	r3, #160	@ 0xa0
 8001b2e:	05db      	lsls	r3, r3, #23
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	23a0      	movs	r3, #160	@ 0xa0
 8001b34:	05db      	lsls	r3, r3, #23
 8001b36:	2180      	movs	r1, #128	@ 0x80
 8001b38:	438a      	bics	r2, r1
 8001b3a:	601a      	str	r2, [r3, #0]
  GPIOA->MODER = GPIOA->MODER | (0x1UL << 6U); // Set PA3 as output
 8001b3c:	23a0      	movs	r3, #160	@ 0xa0
 8001b3e:	05db      	lsls	r3, r3, #23
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	23a0      	movs	r3, #160	@ 0xa0
 8001b44:	05db      	lsls	r3, r3, #23
 8001b46:	2140      	movs	r1, #64	@ 0x40
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	601a      	str	r2, [r3, #0]

  //IN4
  GPIOA->PUPDR = GPIOA->PUPDR & ~(0x3UL << 4U); // Clear pull-up/pull-down bits for PA4
 8001b4c:	23a0      	movs	r3, #160	@ 0xa0
 8001b4e:	05db      	lsls	r3, r3, #23
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	23a0      	movs	r3, #160	@ 0xa0
 8001b54:	05db      	lsls	r3, r3, #23
 8001b56:	2130      	movs	r1, #48	@ 0x30
 8001b58:	438a      	bics	r2, r1
 8001b5a:	60da      	str	r2, [r3, #12]
  GPIOA->OTYPER = GPIOA->OTYPER & ~(0x1UL << 2U); // Clear output type bit for PA4
 8001b5c:	23a0      	movs	r3, #160	@ 0xa0
 8001b5e:	05db      	lsls	r3, r3, #23
 8001b60:	685a      	ldr	r2, [r3, #4]
 8001b62:	23a0      	movs	r3, #160	@ 0xa0
 8001b64:	05db      	lsls	r3, r3, #23
 8001b66:	2104      	movs	r1, #4
 8001b68:	438a      	bics	r2, r1
 8001b6a:	605a      	str	r2, [r3, #4]
  GPIOA->MODER = GPIOA->MODER & ~(0x2UL << 4U); // Set PA4 as output
 8001b6c:	23a0      	movs	r3, #160	@ 0xa0
 8001b6e:	05db      	lsls	r3, r3, #23
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	23a0      	movs	r3, #160	@ 0xa0
 8001b74:	05db      	lsls	r3, r3, #23
 8001b76:	2120      	movs	r1, #32
 8001b78:	438a      	bics	r2, r1
 8001b7a:	601a      	str	r2, [r3, #0]
  GPIOA->MODER = GPIOA->MODER | (0x1UL << 4U); // Set PA4 as output
 8001b7c:	23a0      	movs	r3, #160	@ 0xa0
 8001b7e:	05db      	lsls	r3, r3, #23
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	23a0      	movs	r3, #160	@ 0xa0
 8001b84:	05db      	lsls	r3, r3, #23
 8001b86:	2110      	movs	r1, #16
 8001b88:	430a      	orrs	r2, r1
 8001b8a:	601a      	str	r2, [r3, #0]

  //Set pins for forward configuration

  //Motor1: IN1=1, IN2=0
  GPIOA->ODR = GPIOA->ODR | (0x1UL << 1U);
 8001b8c:	23a0      	movs	r3, #160	@ 0xa0
 8001b8e:	05db      	lsls	r3, r3, #23
 8001b90:	695a      	ldr	r2, [r3, #20]
 8001b92:	23a0      	movs	r3, #160	@ 0xa0
 8001b94:	05db      	lsls	r3, r3, #23
 8001b96:	2102      	movs	r1, #2
 8001b98:	430a      	orrs	r2, r1
 8001b9a:	615a      	str	r2, [r3, #20]
  GPIOA->ODR = GPIOA->ODR & ~(0x1UL << 2U);
 8001b9c:	23a0      	movs	r3, #160	@ 0xa0
 8001b9e:	05db      	lsls	r3, r3, #23
 8001ba0:	695a      	ldr	r2, [r3, #20]
 8001ba2:	23a0      	movs	r3, #160	@ 0xa0
 8001ba4:	05db      	lsls	r3, r3, #23
 8001ba6:	2104      	movs	r1, #4
 8001ba8:	438a      	bics	r2, r1
 8001baa:	615a      	str	r2, [r3, #20]

  //Motor2: IN3=1, IN4=0
  GPIOA->ODR = GPIOA->ODR | (0x1UL << 3U);
 8001bac:	23a0      	movs	r3, #160	@ 0xa0
 8001bae:	05db      	lsls	r3, r3, #23
 8001bb0:	695a      	ldr	r2, [r3, #20]
 8001bb2:	23a0      	movs	r3, #160	@ 0xa0
 8001bb4:	05db      	lsls	r3, r3, #23
 8001bb6:	2108      	movs	r1, #8
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	615a      	str	r2, [r3, #20]
  GPIOA->ODR = GPIOA->ODR & ~(0x1UL << 4U);
 8001bbc:	23a0      	movs	r3, #160	@ 0xa0
 8001bbe:	05db      	lsls	r3, r3, #23
 8001bc0:	695a      	ldr	r2, [r3, #20]
 8001bc2:	23a0      	movs	r3, #160	@ 0xa0
 8001bc4:	05db      	lsls	r3, r3, #23
 8001bc6:	2110      	movs	r1, #16
 8001bc8:	438a      	bics	r2, r1
 8001bca:	615a      	str	r2, [r3, #20]
}
 8001bcc:	46c0      	nop			@ (mov r8, r8)
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
	...

08001bd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bda:	4b12      	ldr	r3, [pc, #72]	@ (8001c24 <HAL_MspInit+0x50>)
 8001bdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001bde:	4b11      	ldr	r3, [pc, #68]	@ (8001c24 <HAL_MspInit+0x50>)
 8001be0:	2101      	movs	r1, #1
 8001be2:	430a      	orrs	r2, r1
 8001be4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001be6:	4b0f      	ldr	r3, [pc, #60]	@ (8001c24 <HAL_MspInit+0x50>)
 8001be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bea:	2201      	movs	r2, #1
 8001bec:	4013      	ands	r3, r2
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8001c24 <HAL_MspInit+0x50>)
 8001bf4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c24 <HAL_MspInit+0x50>)
 8001bf8:	2180      	movs	r1, #128	@ 0x80
 8001bfa:	0549      	lsls	r1, r1, #21
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c00:	4b08      	ldr	r3, [pc, #32]	@ (8001c24 <HAL_MspInit+0x50>)
 8001c02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c04:	2380      	movs	r3, #128	@ 0x80
 8001c06:	055b      	lsls	r3, r3, #21
 8001c08:	4013      	ands	r3, r2
 8001c0a:	603b      	str	r3, [r7, #0]
 8001c0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8001c0e:	2302      	movs	r3, #2
 8001c10:	425b      	negs	r3, r3
 8001c12:	2200      	movs	r2, #0
 8001c14:	2103      	movs	r1, #3
 8001c16:	0018      	movs	r0, r3
 8001c18:	f000 fd44 	bl	80026a4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c1c:	46c0      	nop			@ (mov r8, r8)
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	b002      	add	sp, #8
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40021000 	.word	0x40021000

08001c28 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08c      	sub	sp, #48	@ 0x30
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001c30:	2300      	movs	r3, #0
 8001c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001c34:	2300      	movs	r3, #0
 8001c36:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  /*Configure the TIM17 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2b03      	cmp	r3, #3
 8001c3c:	d843      	bhi.n	8001cc6 <HAL_InitTick+0x9e>
   {
     HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority ,0);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	0019      	movs	r1, r3
 8001c44:	2016      	movs	r0, #22
 8001c46:	f000 fd2d 	bl	80026a4 <HAL_NVIC_SetPriority>

     /* Enable the TIM17 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001c4a:	2016      	movs	r0, #22
 8001c4c:	f000 fd3f 	bl	80026ce <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001c50:	4b23      	ldr	r3, [pc, #140]	@ (8001ce0 <HAL_InitTick+0xb8>)
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001c56:	4b23      	ldr	r3, [pc, #140]	@ (8001ce4 <HAL_InitTick+0xbc>)
 8001c58:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c5a:	4b22      	ldr	r3, [pc, #136]	@ (8001ce4 <HAL_InitTick+0xbc>)
 8001c5c:	2180      	movs	r1, #128	@ 0x80
 8001c5e:	02c9      	lsls	r1, r1, #11
 8001c60:	430a      	orrs	r2, r1
 8001c62:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c64:	4b1f      	ldr	r3, [pc, #124]	@ (8001ce4 <HAL_InitTick+0xbc>)
 8001c66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c68:	2380      	movs	r3, #128	@ 0x80
 8001c6a:	02db      	lsls	r3, r3, #11
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c72:	2310      	movs	r3, #16
 8001c74:	18fa      	adds	r2, r7, r3
 8001c76:	2314      	movs	r3, #20
 8001c78:	18fb      	adds	r3, r7, r3
 8001c7a:	0011      	movs	r1, r2
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	f000 fdad 	bl	80027dc <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c82:	f000 fd93 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8001c86:	0003      	movs	r3, r0
 8001c88:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c8c:	4916      	ldr	r1, [pc, #88]	@ (8001ce8 <HAL_InitTick+0xc0>)
 8001c8e:	0018      	movs	r0, r3
 8001c90:	f7fe fa4c 	bl	800012c <__udivsi3>
 8001c94:	0003      	movs	r3, r0
 8001c96:	3b01      	subs	r3, #1
 8001c98:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8001c9a:	4b14      	ldr	r3, [pc, #80]	@ (8001cec <HAL_InitTick+0xc4>)
 8001c9c:	4a14      	ldr	r2, [pc, #80]	@ (8001cf0 <HAL_InitTick+0xc8>)
 8001c9e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8001ca0:	4b12      	ldr	r3, [pc, #72]	@ (8001cec <HAL_InitTick+0xc4>)
 8001ca2:	4a14      	ldr	r2, [pc, #80]	@ (8001cf4 <HAL_InitTick+0xcc>)
 8001ca4:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8001ca6:	4b11      	ldr	r3, [pc, #68]	@ (8001cec <HAL_InitTick+0xc4>)
 8001ca8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001caa:	605a      	str	r2, [r3, #4]
  htim17.Init.ClockDivision = 0;
 8001cac:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <HAL_InitTick+0xc4>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cec <HAL_InitTick+0xc4>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8001cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cec <HAL_InitTick+0xc4>)
 8001cba:	0018      	movs	r0, r3
 8001cbc:	f000 fdbc 	bl	8002838 <HAL_TIM_Base_Init>
 8001cc0:	1e03      	subs	r3, r0, #0
 8001cc2:	d108      	bne.n	8001cd6 <HAL_InitTick+0xae>
 8001cc4:	e001      	b.n	8001cca <HAL_InitTick+0xa2>
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e006      	b.n	8001cd8 <HAL_InitTick+0xb0>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8001cca:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <HAL_InitTick+0xc4>)
 8001ccc:	0018      	movs	r0, r3
 8001cce:	f000 fe13 	bl	80028f8 <HAL_TIM_Base_Start_IT>
 8001cd2:	0003      	movs	r3, r0
 8001cd4:	e000      	b.n	8001cd8 <HAL_InitTick+0xb0>
  }

  /* Return function status */
  return HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
}
 8001cd8:	0018      	movs	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	b00c      	add	sp, #48	@ 0x30
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	20000004 	.word	0x20000004
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	000f4240 	.word	0x000f4240
 8001cec:	200000e0 	.word	0x200000e0
 8001cf0:	40014800 	.word	0x40014800
 8001cf4:	000003e7 	.word	0x000003e7

08001cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cfc:	46c0      	nop			@ (mov r8, r8)
 8001cfe:	e7fd      	b.n	8001cfc <NMI_Handler+0x4>

08001d00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d04:	46c0      	nop			@ (mov r8, r8)
 8001d06:	e7fd      	b.n	8001d04 <HardFault_Handler+0x4>

08001d08 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001d0c:	4b03      	ldr	r3, [pc, #12]	@ (8001d1c <TIM17_IRQHandler+0x14>)
 8001d0e:	0018      	movs	r0, r3
 8001d10:	f000 fe40 	bl	8002994 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8001d14:	46c0      	nop			@ (mov r8, r8)
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	46c0      	nop			@ (mov r8, r8)
 8001d1c:	200000e0 	.word	0x200000e0

08001d20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d28:	4a14      	ldr	r2, [pc, #80]	@ (8001d7c <_sbrk+0x5c>)
 8001d2a:	4b15      	ldr	r3, [pc, #84]	@ (8001d80 <_sbrk+0x60>)
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d34:	4b13      	ldr	r3, [pc, #76]	@ (8001d84 <_sbrk+0x64>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d102      	bne.n	8001d42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d3c:	4b11      	ldr	r3, [pc, #68]	@ (8001d84 <_sbrk+0x64>)
 8001d3e:	4a12      	ldr	r2, [pc, #72]	@ (8001d88 <_sbrk+0x68>)
 8001d40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d42:	4b10      	ldr	r3, [pc, #64]	@ (8001d84 <_sbrk+0x64>)
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	18d3      	adds	r3, r2, r3
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d207      	bcs.n	8001d60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d50:	f003 ff18 	bl	8005b84 <__errno>
 8001d54:	0003      	movs	r3, r0
 8001d56:	220c      	movs	r2, #12
 8001d58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	425b      	negs	r3, r3
 8001d5e:	e009      	b.n	8001d74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d60:	4b08      	ldr	r3, [pc, #32]	@ (8001d84 <_sbrk+0x64>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d66:	4b07      	ldr	r3, [pc, #28]	@ (8001d84 <_sbrk+0x64>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	18d2      	adds	r2, r2, r3
 8001d6e:	4b05      	ldr	r3, [pc, #20]	@ (8001d84 <_sbrk+0x64>)
 8001d70:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001d72:	68fb      	ldr	r3, [r7, #12]
}
 8001d74:	0018      	movs	r0, r3
 8001d76:	46bd      	mov	sp, r7
 8001d78:	b006      	add	sp, #24
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	20003000 	.word	0x20003000
 8001d80:	00000400 	.word	0x00000400
 8001d84:	2000012c 	.word	0x2000012c
 8001d88:	20001e50 	.word	0x20001e50

08001d8c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d90:	4b03      	ldr	r3, [pc, #12]	@ (8001da0 <SystemInit+0x14>)
 8001d92:	2280      	movs	r2, #128	@ 0x80
 8001d94:	0512      	lsls	r2, r2, #20
 8001d96:	609a      	str	r2, [r3, #8]
#endif
}
 8001d98:	46c0      	nop			@ (mov r8, r8)
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	46c0      	nop			@ (mov r8, r8)
 8001da0:	e000ed00 	.word	0xe000ed00

08001da4 <USER_ADC_Init>:
#include <stdint.h>
#include "main.h"
#include "user_adc.h"
#include "user_tim.h"

void USER_ADC_Init(void) {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  // Enable ADC peripheral clock
  RCC->APBENR2 |= (0x1UL << 20U);
 8001da8:	4b44      	ldr	r3, [pc, #272]	@ (8001ebc <USER_ADC_Init+0x118>)
 8001daa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dac:	4b43      	ldr	r3, [pc, #268]	@ (8001ebc <USER_ADC_Init+0x118>)
 8001dae:	2180      	movs	r1, #128	@ 0x80
 8001db0:	0349      	lsls	r1, r1, #13
 8001db2:	430a      	orrs	r2, r1
 8001db4:	641a      	str	r2, [r3, #64]	@ 0x40

  // Configure PA0 as analog input (ADC_IN0)
  GPIOA->PUPDR &= ~(0x3UL << 0U);
 8001db6:	23a0      	movs	r3, #160	@ 0xa0
 8001db8:	05db      	lsls	r3, r3, #23
 8001dba:	68da      	ldr	r2, [r3, #12]
 8001dbc:	23a0      	movs	r3, #160	@ 0xa0
 8001dbe:	05db      	lsls	r3, r3, #23
 8001dc0:	2103      	movs	r1, #3
 8001dc2:	438a      	bics	r2, r1
 8001dc4:	60da      	str	r2, [r3, #12]
  GPIOA->MODER |= (0x3UL << 0U);
 8001dc6:	23a0      	movs	r3, #160	@ 0xa0
 8001dc8:	05db      	lsls	r3, r3, #23
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	23a0      	movs	r3, #160	@ 0xa0
 8001dce:	05db      	lsls	r3, r3, #23
 8001dd0:	2103      	movs	r1, #3
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	601a      	str	r2, [r3, #0]

  // Select ADC clock source (default: SYSCLK)
  ADC1->CFGR2 &= ~(0x3UL << 30U);
 8001dd6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001dd8:	691a      	ldr	r2, [r3, #16]
 8001dda:	4b39      	ldr	r3, [pc, #228]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001ddc:	0092      	lsls	r2, r2, #2
 8001dde:	0892      	lsrs	r2, r2, #2
 8001de0:	611a      	str	r2, [r3, #16]

  // Set ADC clock prescaler
  ADC1->CR &= ~(0xEUL << 18U);
 8001de2:	4b37      	ldr	r3, [pc, #220]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001de4:	689a      	ldr	r2, [r3, #8]
 8001de6:	4b36      	ldr	r3, [pc, #216]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001de8:	4936      	ldr	r1, [pc, #216]	@ (8001ec4 <USER_ADC_Init+0x120>)
 8001dea:	400a      	ands	r2, r1
 8001dec:	609a      	str	r2, [r3, #8]
  ADC1->CR |= (0x1UL << 18U); // ÷2
 8001dee:	4b34      	ldr	r3, [pc, #208]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001df0:	689a      	ldr	r2, [r3, #8]
 8001df2:	4b33      	ldr	r3, [pc, #204]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001df4:	2180      	movs	r1, #128	@ 0x80
 8001df6:	02c9      	lsls	r1, r1, #11
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	609a      	str	r2, [r3, #8]

  // Ensure ADC is disabled before proceeding
  if (ADC1->CR & (1U << 0)) {
 8001dfc:	4b30      	ldr	r3, [pc, #192]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	2201      	movs	r2, #1
 8001e02:	4013      	ands	r3, r2
 8001e04:	d00b      	beq.n	8001e1e <USER_ADC_Init+0x7a>
    ADC1->CR |= (1U << 1); // ADDIS
 8001e06:	4b2e      	ldr	r3, [pc, #184]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e08:	689a      	ldr	r2, [r3, #8]
 8001e0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e0c:	2102      	movs	r1, #2
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	609a      	str	r2, [r3, #8]
    while (ADC1->CR & (1U << 0)); // Wait until ADEN == 0
 8001e12:	46c0      	nop			@ (mov r8, r8)
 8001e14:	4b2a      	ldr	r3, [pc, #168]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	2201      	movs	r2, #1
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d1fa      	bne.n	8001e14 <USER_ADC_Init+0x70>
  }

  // Enable internal voltage regulator for ADC
  ADC1->CR |= (1U << 28); // ADVREGEN
 8001e1e:	4b28      	ldr	r3, [pc, #160]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e20:	689a      	ldr	r2, [r3, #8]
 8001e22:	4b27      	ldr	r3, [pc, #156]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e24:	2180      	movs	r1, #128	@ 0x80
 8001e26:	0549      	lsls	r1, r1, #21
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	609a      	str	r2, [r3, #8]
  //SysTick_Delay(2); // Wait at least 20µs for regulator startup
  USER_TIM14_Delay(47, 20);  // Prescaler 47 → 1 µs por tick, ARR = 20 ticks = 20 µs
 8001e2c:	2114      	movs	r1, #20
 8001e2e:	202f      	movs	r0, #47	@ 0x2f
 8001e30:	f000 f9f0 	bl	8002214 <USER_TIM14_Delay>

  // Perform calibration
  ADC1->CR &= ~(1U << 0); // Ensure ADEN == 0
 8001e34:	4b22      	ldr	r3, [pc, #136]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	4b21      	ldr	r3, [pc, #132]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e3a:	2101      	movs	r1, #1
 8001e3c:	438a      	bics	r2, r1
 8001e3e:	609a      	str	r2, [r3, #8]
  ADC1->CR |= (1U << 31); // Start calibration (ADCAL)
 8001e40:	4b1f      	ldr	r3, [pc, #124]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	4b1e      	ldr	r3, [pc, #120]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e46:	2180      	movs	r1, #128	@ 0x80
 8001e48:	0609      	lsls	r1, r1, #24
 8001e4a:	430a      	orrs	r2, r1
 8001e4c:	609a      	str	r2, [r3, #8]
  while (ADC1->CR & (1U << 31)); // Wait until calibration completes
 8001e4e:	46c0      	nop			@ (mov r8, r8)
 8001e50:	4b1b      	ldr	r3, [pc, #108]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	dbfb      	blt.n	8001e50 <USER_ADC_Init+0xac>

  // Configure input channel
  ADC1->ISR &= ~(1U << 13); // Clear CCRDY
 8001e58:	4b19      	ldr	r3, [pc, #100]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	4b18      	ldr	r3, [pc, #96]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e5e:	491a      	ldr	r1, [pc, #104]	@ (8001ec8 <USER_ADC_Init+0x124>)
 8001e60:	400a      	ands	r2, r1
 8001e62:	601a      	str	r2, [r3, #0]
  ADC1->CFGR1 &= ~((1U << 21) | (1U << 2)); // CHSELRMOD = 0, SCANDIR = 0
 8001e64:	4b16      	ldr	r3, [pc, #88]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e66:	68da      	ldr	r2, [r3, #12]
 8001e68:	4b15      	ldr	r3, [pc, #84]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e6a:	4918      	ldr	r1, [pc, #96]	@ (8001ecc <USER_ADC_Init+0x128>)
 8001e6c:	400a      	ands	r2, r1
 8001e6e:	60da      	str	r2, [r3, #12]
  ADC1->CHSELR = (1U << 0); // Select channel IN0
 8001e70:	4b13      	ldr	r3, [pc, #76]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e72:	2201      	movs	r2, #1
 8001e74:	629a      	str	r2, [r3, #40]	@ 0x28
  while (!(ADC1->ISR & (1U << 13))); // Wait for CCRDY
 8001e76:	46c0      	nop			@ (mov r8, r8)
 8001e78:	4b11      	ldr	r3, [pc, #68]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	2380      	movs	r3, #128	@ 0x80
 8001e7e:	019b      	lsls	r3, r3, #6
 8001e80:	4013      	ands	r3, r2
 8001e82:	d0f9      	beq.n	8001e78 <USER_ADC_Init+0xd4>

  // Configure sampling time
  ADC1->SMPR &= ~(0x7UL << 0U); // Minimal sample time
 8001e84:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e86:	695a      	ldr	r2, [r3, #20]
 8001e88:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e8a:	2107      	movs	r1, #7
 8001e8c:	438a      	bics	r2, r1
 8001e8e:	615a      	str	r2, [r3, #20]

  // Enable ADC
  ADC1->ISR |= (1U << 0); // Clear ADRDY
 8001e90:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e96:	2101      	movs	r1, #1
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	601a      	str	r2, [r3, #0]
  ADC1->CR |= (1U << 0);  // Set ADEN
 8001e9c:	4b08      	ldr	r3, [pc, #32]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	4b07      	ldr	r3, [pc, #28]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001ea2:	2101      	movs	r1, #1
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	609a      	str	r2, [r3, #8]
  while (!(ADC1->ISR & (1U << 0))); // Wait until ADC is ready (ADRDY)
 8001ea8:	46c0      	nop			@ (mov r8, r8)
 8001eaa:	4b05      	ldr	r3, [pc, #20]	@ (8001ec0 <USER_ADC_Init+0x11c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	d0fa      	beq.n	8001eaa <USER_ADC_Init+0x106>
}
 8001eb4:	46c0      	nop			@ (mov r8, r8)
 8001eb6:	46c0      	nop			@ (mov r8, r8)
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	40012400 	.word	0x40012400
 8001ec4:	ffc7ffff 	.word	0xffc7ffff
 8001ec8:	ffffdfff 	.word	0xffffdfff
 8001ecc:	ffdffffb 	.word	0xffdffffb

08001ed0 <USER_ADC_Read>:

uint16_t USER_ADC_Read(void) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  ADC1->CR |= (0x1UL << 2U);  // Start conversion (ADSTART)
 8001ed4:	4b08      	ldr	r3, [pc, #32]	@ (8001ef8 <USER_ADC_Read+0x28>)
 8001ed6:	689a      	ldr	r2, [r3, #8]
 8001ed8:	4b07      	ldr	r3, [pc, #28]	@ (8001ef8 <USER_ADC_Read+0x28>)
 8001eda:	2104      	movs	r1, #4
 8001edc:	430a      	orrs	r2, r1
 8001ede:	609a      	str	r2, [r3, #8]
  while (!(ADC1->ISR & (0x1UL << 2U)));  // Wait until conversion complete (EOC)
 8001ee0:	46c0      	nop			@ (mov r8, r8)
 8001ee2:	4b05      	ldr	r3, [pc, #20]	@ (8001ef8 <USER_ADC_Read+0x28>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2204      	movs	r2, #4
 8001ee8:	4013      	ands	r3, r2
 8001eea:	d0fa      	beq.n	8001ee2 <USER_ADC_Read+0x12>
  return (uint16_t) (ADC1->DR);  // Return 12-bit result
 8001eec:	4b02      	ldr	r3, [pc, #8]	@ (8001ef8 <USER_ADC_Read+0x28>)
 8001eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef0:	b29b      	uxth	r3, r3
}
 8001ef2:	0018      	movs	r0, r3
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40012400 	.word	0x40012400

08001efc <USER_TIM3_PWM_Init>:
#include "user_tim.h"
#include "main.h"
#include "user_uart.h"


void USER_TIM3_PWM_Init( void ){
 8001efc:	b590      	push	{r4, r7, lr}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
	/* STEP 0 Enable the clock signal for the TIM3 and GPIOB peripherals */
	RCC->IOPENR  |= (1U << 1);  // Enable GPIOB clock
 8001f02:	4ba3      	ldr	r3, [pc, #652]	@ (8002190 <USER_TIM3_PWM_Init+0x294>)
 8001f04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f06:	4ba2      	ldr	r3, [pc, #648]	@ (8002190 <USER_TIM3_PWM_Init+0x294>)
 8001f08:	2102      	movs	r1, #2
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	635a      	str	r2, [r3, #52]	@ 0x34
	RCC->APBENR1 |= (1U << 1);  // Enable TIM3 clock
 8001f0e:	4ba0      	ldr	r3, [pc, #640]	@ (8002190 <USER_TIM3_PWM_Init+0x294>)
 8001f10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f12:	4b9f      	ldr	r3, [pc, #636]	@ (8002190 <USER_TIM3_PWM_Init+0x294>)
 8001f14:	2102      	movs	r1, #2
 8001f16:	430a      	orrs	r2, r1
 8001f18:	63da      	str	r2, [r3, #60]	@ 0x3c
	/* STEP 0.1 Configure GPIOBs to use PWM
	 	 Note: ON THE REFERENCE MANUAL, PAGE 194 OR TABLE 8.5.12,
			IT CAN BE FOUND HOW TO CONFIGURE THE AFR*/

	// PB4 (CH1 - AF1)
	GPIOB->AFR[0] &= ~(0xFUL << 16U);
 8001f1a:	4b9e      	ldr	r3, [pc, #632]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f1c:	6a1a      	ldr	r2, [r3, #32]
 8001f1e:	4b9d      	ldr	r3, [pc, #628]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f20:	499d      	ldr	r1, [pc, #628]	@ (8002198 <USER_TIM3_PWM_Init+0x29c>)
 8001f22:	400a      	ands	r2, r1
 8001f24:	621a      	str	r2, [r3, #32]
	GPIOB->AFR[0] |=  (0x1UL << 16U);
 8001f26:	4b9b      	ldr	r3, [pc, #620]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f28:	6a1a      	ldr	r2, [r3, #32]
 8001f2a:	4b9a      	ldr	r3, [pc, #616]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f2c:	2180      	movs	r1, #128	@ 0x80
 8001f2e:	0249      	lsls	r1, r1, #9
 8001f30:	430a      	orrs	r2, r1
 8001f32:	621a      	str	r2, [r3, #32]
	GPIOB->PUPDR &= ~(0x3UL << 8U);
 8001f34:	4b97      	ldr	r3, [pc, #604]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f36:	68da      	ldr	r2, [r3, #12]
 8001f38:	4b96      	ldr	r3, [pc, #600]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f3a:	4998      	ldr	r1, [pc, #608]	@ (800219c <USER_TIM3_PWM_Init+0x2a0>)
 8001f3c:	400a      	ands	r2, r1
 8001f3e:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~(1U << 4);
 8001f40:	4b94      	ldr	r3, [pc, #592]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	4b93      	ldr	r3, [pc, #588]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f46:	2110      	movs	r1, #16
 8001f48:	438a      	bics	r2, r1
 8001f4a:	605a      	str	r2, [r3, #4]
	GPIOB->MODER &= ~(0x3UL << 8U);
 8001f4c:	4b91      	ldr	r3, [pc, #580]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4b90      	ldr	r3, [pc, #576]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f52:	4992      	ldr	r1, [pc, #584]	@ (800219c <USER_TIM3_PWM_Init+0x2a0>)
 8001f54:	400a      	ands	r2, r1
 8001f56:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |=  (0x2UL << 8U);
 8001f58:	4b8e      	ldr	r3, [pc, #568]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	4b8d      	ldr	r3, [pc, #564]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f5e:	2180      	movs	r1, #128	@ 0x80
 8001f60:	0089      	lsls	r1, r1, #2
 8001f62:	430a      	orrs	r2, r1
 8001f64:	601a      	str	r2, [r3, #0]

	// PB5 (CH2 - AF1)
	GPIOB->AFR[0] &= ~( 0xFUL << 20U ); // Clear PB5 bits (23:20)
 8001f66:	4b8b      	ldr	r3, [pc, #556]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f68:	6a1a      	ldr	r2, [r3, #32]
 8001f6a:	4b8a      	ldr	r3, [pc, #552]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f6c:	498c      	ldr	r1, [pc, #560]	@ (80021a0 <USER_TIM3_PWM_Init+0x2a4>)
 8001f6e:	400a      	ands	r2, r1
 8001f70:	621a      	str	r2, [r3, #32]
	GPIOB->AFR[0] |=  ( 0x1UL << 20U ); // Set PB5 to AF1
 8001f72:	4b88      	ldr	r3, [pc, #544]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f74:	6a1a      	ldr	r2, [r3, #32]
 8001f76:	4b87      	ldr	r3, [pc, #540]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f78:	2180      	movs	r1, #128	@ 0x80
 8001f7a:	0349      	lsls	r1, r1, #13
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	621a      	str	r2, [r3, #32]
	GPIOB->PUPDR  &= ~( 0x3UL <<  10U );
 8001f80:	4b84      	ldr	r3, [pc, #528]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f82:	68da      	ldr	r2, [r3, #12]
 8001f84:	4b83      	ldr	r3, [pc, #524]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f86:	4987      	ldr	r1, [pc, #540]	@ (80021a4 <USER_TIM3_PWM_Init+0x2a8>)
 8001f88:	400a      	ands	r2, r1
 8001f8a:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER	&= ~( 0x1UL <<  5U );
 8001f8c:	4b81      	ldr	r3, [pc, #516]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f8e:	685a      	ldr	r2, [r3, #4]
 8001f90:	4b80      	ldr	r3, [pc, #512]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f92:	2120      	movs	r1, #32
 8001f94:	438a      	bics	r2, r1
 8001f96:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x1UL <<  10U );
 8001f98:	4b7e      	ldr	r3, [pc, #504]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	4b7d      	ldr	r3, [pc, #500]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001f9e:	4982      	ldr	r1, [pc, #520]	@ (80021a8 <USER_TIM3_PWM_Init+0x2ac>)
 8001fa0:	400a      	ands	r2, r1
 8001fa2:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x2UL <<  10U );
 8001fa4:	4b7b      	ldr	r3, [pc, #492]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	4b7a      	ldr	r3, [pc, #488]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001faa:	2180      	movs	r1, #128	@ 0x80
 8001fac:	0109      	lsls	r1, r1, #4
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	601a      	str	r2, [r3, #0]


	// PB6 (CH3 - AF3)
	GPIOB->AFR[0] &= ~( 0xFUL << 24U ); // Clear PB6 bits (27:24)
 8001fb2:	4b78      	ldr	r3, [pc, #480]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001fb4:	6a1a      	ldr	r2, [r3, #32]
 8001fb6:	4b77      	ldr	r3, [pc, #476]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001fb8:	497c      	ldr	r1, [pc, #496]	@ (80021ac <USER_TIM3_PWM_Init+0x2b0>)
 8001fba:	400a      	ands	r2, r1
 8001fbc:	621a      	str	r2, [r3, #32]
	GPIOB->AFR[0] |=  ( 0x3UL << 24U); // Set PB6 to AF3
 8001fbe:	4b75      	ldr	r3, [pc, #468]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001fc0:	6a1a      	ldr	r2, [r3, #32]
 8001fc2:	4b74      	ldr	r3, [pc, #464]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001fc4:	21c0      	movs	r1, #192	@ 0xc0
 8001fc6:	0489      	lsls	r1, r1, #18
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	621a      	str	r2, [r3, #32]
	GPIOB->PUPDR  &= ~( 0x3UL << 12U);
 8001fcc:	4b71      	ldr	r3, [pc, #452]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001fce:	68da      	ldr	r2, [r3, #12]
 8001fd0:	4b70      	ldr	r3, [pc, #448]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001fd2:	4977      	ldr	r1, [pc, #476]	@ (80021b0 <USER_TIM3_PWM_Init+0x2b4>)
 8001fd4:	400a      	ands	r2, r1
 8001fd6:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER	&= ~( 0x1UL << 6U);
 8001fd8:	4b6e      	ldr	r3, [pc, #440]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001fda:	685a      	ldr	r2, [r3, #4]
 8001fdc:	4b6d      	ldr	r3, [pc, #436]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001fde:	2140      	movs	r1, #64	@ 0x40
 8001fe0:	438a      	bics	r2, r1
 8001fe2:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x1UL << 12U);
 8001fe4:	4b6b      	ldr	r3, [pc, #428]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	4b6a      	ldr	r3, [pc, #424]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001fea:	4972      	ldr	r1, [pc, #456]	@ (80021b4 <USER_TIM3_PWM_Init+0x2b8>)
 8001fec:	400a      	ands	r2, r1
 8001fee:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x2UL << 12U);
 8001ff0:	4b68      	ldr	r3, [pc, #416]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	4b67      	ldr	r3, [pc, #412]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8001ff6:	2180      	movs	r1, #128	@ 0x80
 8001ff8:	0189      	lsls	r1, r1, #6
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	601a      	str	r2, [r3, #0]

	// PB7 (CH4 - AF3)
	GPIOB->AFR[0] &= ~(0xFUL << 28U); // Clear PB7 bits (31:28)
 8001ffe:	4b65      	ldr	r3, [pc, #404]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8002000:	6a1a      	ldr	r2, [r3, #32]
 8002002:	4b64      	ldr	r3, [pc, #400]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8002004:	0112      	lsls	r2, r2, #4
 8002006:	0912      	lsrs	r2, r2, #4
 8002008:	621a      	str	r2, [r3, #32]
	GPIOB->AFR[0] |=  (0x3UL << 28U); // Set PB7 to AF3
 800200a:	4b62      	ldr	r3, [pc, #392]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 800200c:	6a1a      	ldr	r2, [r3, #32]
 800200e:	4b61      	ldr	r3, [pc, #388]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8002010:	21c0      	movs	r1, #192	@ 0xc0
 8002012:	0589      	lsls	r1, r1, #22
 8002014:	430a      	orrs	r2, r1
 8002016:	621a      	str	r2, [r3, #32]
	GPIOB->PUPDR  &= ~(0x3UL << 14U);
 8002018:	4b5e      	ldr	r3, [pc, #376]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 800201a:	68da      	ldr	r2, [r3, #12]
 800201c:	4b5d      	ldr	r3, [pc, #372]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 800201e:	4966      	ldr	r1, [pc, #408]	@ (80021b8 <USER_TIM3_PWM_Init+0x2bc>)
 8002020:	400a      	ands	r2, r1
 8002022:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER	&= ~(0x1UL << 7U);
 8002024:	4b5b      	ldr	r3, [pc, #364]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8002026:	685a      	ldr	r2, [r3, #4]
 8002028:	4b5a      	ldr	r3, [pc, #360]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 800202a:	2180      	movs	r1, #128	@ 0x80
 800202c:	438a      	bics	r2, r1
 800202e:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~(0x1UL << 14U);
 8002030:	4b58      	ldr	r3, [pc, #352]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	4b57      	ldr	r3, [pc, #348]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8002036:	4961      	ldr	r1, [pc, #388]	@ (80021bc <USER_TIM3_PWM_Init+0x2c0>)
 8002038:	400a      	ands	r2, r1
 800203a:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  (0x2UL << 14U);
 800203c:	4b55      	ldr	r3, [pc, #340]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	4b54      	ldr	r3, [pc, #336]	@ (8002194 <USER_TIM3_PWM_Init+0x298>)
 8002042:	2180      	movs	r1, #128	@ 0x80
 8002044:	0209      	lsls	r1, r1, #8
 8002046:	430a      	orrs	r2, r1
 8002048:	601a      	str	r2, [r3, #0]


	/* STEP 1. Configure the clock source (internal) */
	TIM3->SMCR	&= ~(0x1UL << 16U)
 800204a:	4b5d      	ldr	r3, [pc, #372]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	4b5c      	ldr	r3, [pc, #368]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002050:	495c      	ldr	r1, [pc, #368]	@ (80021c4 <USER_TIM3_PWM_Init+0x2c8>)
 8002052:	400a      	ands	r2, r1
 8002054:	609a      	str	r2, [r3, #8]
							&  ~(0x7UL <<  0U);//		Prescaler is clocked directed by the internal clock

	/* STEP 2. Configure the counter mode, the auto-reload and the overflow UEV-event  */
	TIM3->CR1	&= ~(0x3UL << 5U) //		Selects edge-aligned mode
 8002056:	4b5a      	ldr	r3, [pc, #360]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	4b59      	ldr	r3, [pc, #356]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 800205c:	2176      	movs	r1, #118	@ 0x76
 800205e:	438a      	bics	r2, r1
 8002060:	601a      	str	r2, [r3, #0]
						&  ~(0x1UL << 4U) //		Counter used as upcounter
						&  ~(0x1UL << 2U) //		UEV can be generated by software
						&  ~(0x1UL << 1U);//		Update Event (UEV) enabled
	TIM3->CR1	|=  (0x1UL << 7U);//		Auto-reload register is buffered
 8002062:	4b57      	ldr	r3, [pc, #348]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	4b56      	ldr	r3, [pc, #344]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002068:	2180      	movs	r1, #128	@ 0x80
 800206a:	430a      	orrs	r2, r1
 800206c:	601a      	str	r2, [r3, #0]

	/* STEP 3. Configure the prescaler, the period and the duty cycle register values */
	TIM3->PSC = 0U;
 800206e:	4b54      	ldr	r3, [pc, #336]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002070:	2200      	movs	r2, #0
 8002072:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM3->ARR = 47999U;//	for 1 KHz frequency
 8002074:	4b52      	ldr	r3, [pc, #328]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002076:	4a54      	ldr	r2, [pc, #336]	@ (80021c8 <USER_TIM3_PWM_Init+0x2cc>)
 8002078:	62da      	str	r2, [r3, #44]	@ 0x2c
	uint16_t duty = USER_Duty_Cycle(0); // 0-100 range values
 800207a:	1dbc      	adds	r4, r7, #6
 800207c:	2000      	movs	r0, #0
 800207e:	f000 f907 	bl	8002290 <USER_Duty_Cycle>
 8002082:	0003      	movs	r3, r0
 8002084:	8023      	strh	r3, [r4, #0]
	TIM3->CCR1 = duty;
 8002086:	4b4e      	ldr	r3, [pc, #312]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002088:	1dba      	adds	r2, r7, #6
 800208a:	8812      	ldrh	r2, [r2, #0]
 800208c:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR2 = duty;
 800208e:	4b4c      	ldr	r3, [pc, #304]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002090:	1dba      	adds	r2, r7, #6
 8002092:	8812      	ldrh	r2, [r2, #0]
 8002094:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR3 = duty;
 8002096:	4b4a      	ldr	r3, [pc, #296]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002098:	1dba      	adds	r2, r7, #6
 800209a:	8812      	ldrh	r2, [r2, #0]
 800209c:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = duty;
 800209e:	4b48      	ldr	r3, [pc, #288]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020a0:	1dba      	adds	r2, r7, #6
 80020a2:	8812      	ldrh	r2, [r2, #0]
 80020a4:	641a      	str	r2, [r3, #64]	@ 0x40

	/* STEP 4. Configure the PWM mode, the compare register load and channel direction */
	/* For CH1 and CH2 -> CCMR1 */
	TIM3->CCMR1 &= ~((0x3UL << 0U) | (0x7UL << 4U) | (0x1UL << 3U)); // Clear CC1S, OC1M, OC1PE
 80020a6:	4b46      	ldr	r3, [pc, #280]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020a8:	699a      	ldr	r2, [r3, #24]
 80020aa:	4b45      	ldr	r3, [pc, #276]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020ac:	217b      	movs	r1, #123	@ 0x7b
 80020ae:	438a      	bics	r2, r1
 80020b0:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 |=  ((0x0UL << 0U) | (0x6UL << 4U) | (0x1UL << 3U)); // CC1 as output, PWM1, preload
 80020b2:	4b43      	ldr	r3, [pc, #268]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020b4:	699a      	ldr	r2, [r3, #24]
 80020b6:	4b42      	ldr	r3, [pc, #264]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020b8:	2168      	movs	r1, #104	@ 0x68
 80020ba:	430a      	orrs	r2, r1
 80020bc:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 &= ~((0x3UL << 8U) | (0x7UL << 12U) | (0x1UL << 11U)); // Clear CC2S, OC2M, OC2PE
 80020be:	4b40      	ldr	r3, [pc, #256]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020c0:	699a      	ldr	r2, [r3, #24]
 80020c2:	4b3f      	ldr	r3, [pc, #252]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020c4:	4941      	ldr	r1, [pc, #260]	@ (80021cc <USER_TIM3_PWM_Init+0x2d0>)
 80020c6:	400a      	ands	r2, r1
 80020c8:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 |=  ((0x0UL << 8U) | (0x6UL << 12U) | (0x1UL << 11U)); // CC2 as output, PWM1, preload
 80020ca:	4b3d      	ldr	r3, [pc, #244]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020cc:	699a      	ldr	r2, [r3, #24]
 80020ce:	4b3c      	ldr	r3, [pc, #240]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020d0:	21d0      	movs	r1, #208	@ 0xd0
 80020d2:	01c9      	lsls	r1, r1, #7
 80020d4:	430a      	orrs	r2, r1
 80020d6:	619a      	str	r2, [r3, #24]


	/* For CH3 and CH4 -> CCMR2 */
	TIM3->CCMR2 &= ~((0x3UL << 0U) | (0x7UL << 4U) | (0x1UL << 3U)); // Clear CC3S, OC3M, OC3PE
 80020d8:	4b39      	ldr	r3, [pc, #228]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020da:	69da      	ldr	r2, [r3, #28]
 80020dc:	4b38      	ldr	r3, [pc, #224]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020de:	217b      	movs	r1, #123	@ 0x7b
 80020e0:	438a      	bics	r2, r1
 80020e2:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 |=  ((0x0UL << 0U) | (0x6UL << 4U) | (0x1UL << 3U)); // CC3 as output, PWM1, preload
 80020e4:	4b36      	ldr	r3, [pc, #216]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020e6:	69da      	ldr	r2, [r3, #28]
 80020e8:	4b35      	ldr	r3, [pc, #212]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020ea:	2168      	movs	r1, #104	@ 0x68
 80020ec:	430a      	orrs	r2, r1
 80020ee:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 &= ~((0x3UL << 8U) | (0x7UL << 12U) | (0x1UL << 11U)); // Clear CC4S, OC4M, OC4PE
 80020f0:	4b33      	ldr	r3, [pc, #204]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020f2:	69da      	ldr	r2, [r3, #28]
 80020f4:	4b32      	ldr	r3, [pc, #200]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020f6:	4935      	ldr	r1, [pc, #212]	@ (80021cc <USER_TIM3_PWM_Init+0x2d0>)
 80020f8:	400a      	ands	r2, r1
 80020fa:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 |=  ((0x0UL << 8U) | (0x6UL << 12U) | (0x1UL << 11U)); // CC4 as output, PWM1, preload
 80020fc:	4b30      	ldr	r3, [pc, #192]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 80020fe:	69da      	ldr	r2, [r3, #28]
 8002100:	4b2f      	ldr	r3, [pc, #188]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002102:	21d0      	movs	r1, #208	@ 0xd0
 8002104:	01c9      	lsls	r1, r1, #7
 8002106:	430a      	orrs	r2, r1
 8002108:	61da      	str	r2, [r3, #28]

	/* STEP 5. Generate the UEV-event to load the registers */
	TIM3->EGR |=  ( 0x1UL <<  0U );
 800210a:	4b2d      	ldr	r3, [pc, #180]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 800210c:	695a      	ldr	r2, [r3, #20]
 800210e:	4b2c      	ldr	r3, [pc, #176]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002110:	2101      	movs	r1, #1
 8002112:	430a      	orrs	r2, r1
 8002114:	615a      	str	r2, [r3, #20]

	/* STEP 6. Enable the PWM signal output and set the polarity */
	// CH1: OC1 active high, output enable
	TIM3->CCER	&= ~( 0x1UL <<  3U ) //		for output mode, this bit must be cleared
 8002116:	4b2a      	ldr	r3, [pc, #168]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002118:	6a1a      	ldr	r2, [r3, #32]
 800211a:	4b29      	ldr	r3, [pc, #164]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 800211c:	210a      	movs	r1, #10
 800211e:	438a      	bics	r2, r1
 8002120:	621a      	str	r2, [r3, #32]
				&  ~( 0x1UL <<  1U );//		OC1 active high
	TIM3->CCER	|=  ( 0x1UL <<  0U );//		OC1 signal is output on the corresponding pin
 8002122:	4b27      	ldr	r3, [pc, #156]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002124:	6a1a      	ldr	r2, [r3, #32]
 8002126:	4b26      	ldr	r3, [pc, #152]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002128:	2101      	movs	r1, #1
 800212a:	430a      	orrs	r2, r1
 800212c:	621a      	str	r2, [r3, #32]

	// CH2: OC2 active high, output enable
	TIM3->CCER	&= ~( 0x1UL <<  7U ) //		for output mode, this bit must be cleared
 800212e:	4b24      	ldr	r3, [pc, #144]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002130:	6a1a      	ldr	r2, [r3, #32]
 8002132:	4b23      	ldr	r3, [pc, #140]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002134:	21a0      	movs	r1, #160	@ 0xa0
 8002136:	438a      	bics	r2, r1
 8002138:	621a      	str	r2, [r3, #32]
				&  ~( 0x1UL <<  5U );//		OC2 active high
	TIM3->CCER	|=  ( 0x1UL <<  4U );//		OC2 signal is output on the corresponding pin
 800213a:	4b21      	ldr	r3, [pc, #132]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 800213c:	6a1a      	ldr	r2, [r3, #32]
 800213e:	4b20      	ldr	r3, [pc, #128]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002140:	2110      	movs	r1, #16
 8002142:	430a      	orrs	r2, r1
 8002144:	621a      	str	r2, [r3, #32]


	// CH3: OC3 active high, output enable
	TIM3->CCER	&= ~( 0x1UL << 11U ) //		for output mode, this bit must be cleared
 8002146:	4b1e      	ldr	r3, [pc, #120]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002148:	6a1a      	ldr	r2, [r3, #32]
 800214a:	4b1d      	ldr	r3, [pc, #116]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 800214c:	4920      	ldr	r1, [pc, #128]	@ (80021d0 <USER_TIM3_PWM_Init+0x2d4>)
 800214e:	400a      	ands	r2, r1
 8002150:	621a      	str	r2, [r3, #32]
				&  ~( 0x1UL <<  9U );//		OC3 active high
	TIM3->CCER	|=  ( 0x1UL <<  8U );//		OC3 signal is output on the corresponding pin
 8002152:	4b1b      	ldr	r3, [pc, #108]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002154:	6a1a      	ldr	r2, [r3, #32]
 8002156:	4b1a      	ldr	r3, [pc, #104]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002158:	2180      	movs	r1, #128	@ 0x80
 800215a:	0049      	lsls	r1, r1, #1
 800215c:	430a      	orrs	r2, r1
 800215e:	621a      	str	r2, [r3, #32]

	// CH4: OC4 active high, output enable
	TIM3->CCER	&= ~( 0x1UL << 15U ) //		for output mode, this bit must be cleared
 8002160:	4b17      	ldr	r3, [pc, #92]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002162:	6a1a      	ldr	r2, [r3, #32]
 8002164:	4b16      	ldr	r3, [pc, #88]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002166:	491b      	ldr	r1, [pc, #108]	@ (80021d4 <USER_TIM3_PWM_Init+0x2d8>)
 8002168:	400a      	ands	r2, r1
 800216a:	621a      	str	r2, [r3, #32]
				&  ~( 0x1UL << 13U );//		OC4 active high
	TIM3->CCER	|=  ( 0x1UL << 12U );//		OC4 signal is output on the corresponding pin
 800216c:	4b14      	ldr	r3, [pc, #80]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 800216e:	6a1a      	ldr	r2, [r3, #32]
 8002170:	4b13      	ldr	r3, [pc, #76]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002172:	2180      	movs	r1, #128	@ 0x80
 8002174:	0149      	lsls	r1, r1, #5
 8002176:	430a      	orrs	r2, r1
 8002178:	621a      	str	r2, [r3, #32]


	/* STEP 7. Enable the Timer to start counting */
	TIM3->CR1	|=  ( 0x1UL <<  0U );
 800217a:	4b11      	ldr	r3, [pc, #68]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	4b10      	ldr	r3, [pc, #64]	@ (80021c0 <USER_TIM3_PWM_Init+0x2c4>)
 8002180:	2101      	movs	r1, #1
 8002182:	430a      	orrs	r2, r1
 8002184:	601a      	str	r2, [r3, #0]
}
 8002186:	46c0      	nop			@ (mov r8, r8)
 8002188:	46bd      	mov	sp, r7
 800218a:	b003      	add	sp, #12
 800218c:	bd90      	pop	{r4, r7, pc}
 800218e:	46c0      	nop			@ (mov r8, r8)
 8002190:	40021000 	.word	0x40021000
 8002194:	50000400 	.word	0x50000400
 8002198:	fff0ffff 	.word	0xfff0ffff
 800219c:	fffffcff 	.word	0xfffffcff
 80021a0:	ff0fffff 	.word	0xff0fffff
 80021a4:	fffff3ff 	.word	0xfffff3ff
 80021a8:	fffffbff 	.word	0xfffffbff
 80021ac:	f0ffffff 	.word	0xf0ffffff
 80021b0:	ffffcfff 	.word	0xffffcfff
 80021b4:	ffffefff 	.word	0xffffefff
 80021b8:	ffff3fff 	.word	0xffff3fff
 80021bc:	ffffbfff 	.word	0xffffbfff
 80021c0:	40000400 	.word	0x40000400
 80021c4:	fffefff8 	.word	0xfffefff8
 80021c8:	0000bb7f 	.word	0x0000bb7f
 80021cc:	ffff84ff 	.word	0xffff84ff
 80021d0:	fffff5ff 	.word	0xfffff5ff
 80021d4:	ffff5fff 	.word	0xffff5fff

080021d8 <USER_TIM14_Init>:


void USER_TIM14_Init(void) {
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
	RCC->APBENR2	|=  (0x1UL <<  15U);//		Enable TIM14 clock source
 80021dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002208 <USER_TIM14_Init+0x30>)
 80021de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021e0:	4b09      	ldr	r3, [pc, #36]	@ (8002208 <USER_TIM14_Init+0x30>)
 80021e2:	2180      	movs	r1, #128	@ 0x80
 80021e4:	0209      	lsls	r1, r1, #8
 80021e6:	430a      	orrs	r2, r1
 80021e8:	641a      	str	r2, [r3, #64]	@ 0x40
	TIM14->SMCR		&= ~( 0x1UL << 16U)
 80021ea:	4b08      	ldr	r3, [pc, #32]	@ (800220c <USER_TIM14_Init+0x34>)
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	4b07      	ldr	r3, [pc, #28]	@ (800220c <USER_TIM14_Init+0x34>)
 80021f0:	4907      	ldr	r1, [pc, #28]	@ (8002210 <USER_TIM14_Init+0x38>)
 80021f2:	400a      	ands	r2, r1
 80021f4:	609a      	str	r2, [r3, #8]
								&  ~( 0x7UL << 0U);// 	Prescaler is clocked directed by the internal clock
	TIM14->CR1		&= ~( 0x1UL << 7U) //		Auto-reload register is not buffered
 80021f6:	4b05      	ldr	r3, [pc, #20]	@ (800220c <USER_TIM14_Init+0x34>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	4b04      	ldr	r3, [pc, #16]	@ (800220c <USER_TIM14_Init+0x34>)
 80021fc:	21f2      	movs	r1, #242	@ 0xf2
 80021fe:	438a      	bics	r2, r1
 8002200:	601a      	str	r2, [r3, #0]
								&  ~( 0x3UL << 5U) //		Selects edge-aligned mode
								&  ~( 0x1UL << 4U) //		Counter used as upcounter
								&  ~( 0x1UL << 1U);//		Update Event (UEV) enabled
}
 8002202:	46c0      	nop			@ (mov r8, r8)
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	40021000 	.word	0x40021000
 800220c:	40002000 	.word	0x40002000
 8002210:	fffefff8 	.word	0xfffefff8

08002214 <USER_TIM14_Delay>:

void USER_TIM14_Delay(uint16_t prescaler, uint32_t maxCount) {
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	0002      	movs	r2, r0
 800221c:	6039      	str	r1, [r7, #0]
 800221e:	1dbb      	adds	r3, r7, #6
 8002220:	801a      	strh	r2, [r3, #0]
	TIM14->CR1 &= ~(1UL << 0);
 8002222:	4b1a      	ldr	r3, [pc, #104]	@ (800228c <USER_TIM14_Delay+0x78>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	4b19      	ldr	r3, [pc, #100]	@ (800228c <USER_TIM14_Delay+0x78>)
 8002228:	2101      	movs	r1, #1
 800222a:	438a      	bics	r2, r1
 800222c:	601a      	str	r2, [r3, #0]
	/* STEP 3. Configure the prescaler and the maximum count */

	TIM14->PSC = prescaler;   // Divide el reloj de entrada
 800222e:	4b17      	ldr	r3, [pc, #92]	@ (800228c <USER_TIM14_Delay+0x78>)
 8002230:	1dba      	adds	r2, r7, #6
 8002232:	8812      	ldrh	r2, [r2, #0]
 8002234:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM14->ARR = maxCount;    // Valor hasta donde cuenta
 8002236:	4b15      	ldr	r3, [pc, #84]	@ (800228c <USER_TIM14_Delay+0x78>)
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM14->EGR |= (1UL << 0);
 800223c:	4b13      	ldr	r3, [pc, #76]	@ (800228c <USER_TIM14_Delay+0x78>)
 800223e:	695a      	ldr	r2, [r3, #20]
 8002240:	4b12      	ldr	r3, [pc, #72]	@ (800228c <USER_TIM14_Delay+0x78>)
 8002242:	2101      	movs	r1, #1
 8002244:	430a      	orrs	r2, r1
 8002246:	615a      	str	r2, [r3, #20]
	/* STEP 4. Clear the Timer Update Interrupt Flag */

	TIM14->SR &= ~(1UL << 0); // UIF = 0 (bit 0 del SR)
 8002248:	4b10      	ldr	r3, [pc, #64]	@ (800228c <USER_TIM14_Delay+0x78>)
 800224a:	691a      	ldr	r2, [r3, #16]
 800224c:	4b0f      	ldr	r3, [pc, #60]	@ (800228c <USER_TIM14_Delay+0x78>)
 800224e:	2101      	movs	r1, #1
 8002250:	438a      	bics	r2, r1
 8002252:	611a      	str	r2, [r3, #16]

	/* STEP 5. Enable the Timer to start counting */

	TIM14->CR1 |= (1UL << 0); // CEN = 1 (bit 0 del CR1)
 8002254:	4b0d      	ldr	r3, [pc, #52]	@ (800228c <USER_TIM14_Delay+0x78>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <USER_TIM14_Delay+0x78>)
 800225a:	2101      	movs	r1, #1
 800225c:	430a      	orrs	r2, r1
 800225e:	601a      	str	r2, [r3, #0]

	/* STEP 6. Wait for the Overflow */
	while (!(TIM14->SR & (1UL << 0)));
 8002260:	46c0      	nop			@ (mov r8, r8)
 8002262:	4b0a      	ldr	r3, [pc, #40]	@ (800228c <USER_TIM14_Delay+0x78>)
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	2201      	movs	r2, #1
 8002268:	4013      	ands	r3, r2
 800226a:	d0fa      	beq.n	8002262 <USER_TIM14_Delay+0x4e>

	/* STEP 7. Disable the Timer to stop counting */
	TIM14->CR1 &= ~(1UL << 0); // CEN = 0
 800226c:	4b07      	ldr	r3, [pc, #28]	@ (800228c <USER_TIM14_Delay+0x78>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4b06      	ldr	r3, [pc, #24]	@ (800228c <USER_TIM14_Delay+0x78>)
 8002272:	2101      	movs	r1, #1
 8002274:	438a      	bics	r2, r1
 8002276:	601a      	str	r2, [r3, #0]
	TIM14->SR &= ~(1UL << 0);
 8002278:	4b04      	ldr	r3, [pc, #16]	@ (800228c <USER_TIM14_Delay+0x78>)
 800227a:	691a      	ldr	r2, [r3, #16]
 800227c:	4b03      	ldr	r3, [pc, #12]	@ (800228c <USER_TIM14_Delay+0x78>)
 800227e:	2101      	movs	r1, #1
 8002280:	438a      	bics	r2, r1
 8002282:	611a      	str	r2, [r3, #16]
}
 8002284:	46c0      	nop			@ (mov r8, r8)
 8002286:	46bd      	mov	sp, r7
 8002288:	b002      	add	sp, #8
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40002000 	.word	0x40002000

08002290 <USER_Duty_Cycle>:



// function used internally for initialization
uint16_t USER_Duty_Cycle( uint8_t duty ){
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	0002      	movs	r2, r0
 8002298:	1dfb      	adds	r3, r7, #7
 800229a:	701a      	strb	r2, [r3, #0]
	/* duty can be a value between 0% and 100% */

	if(duty <= 170)
 800229c:	1dfb      	adds	r3, r7, #7
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	2baa      	cmp	r3, #170	@ 0xaa
 80022a2:	d80c      	bhi.n	80022be <USER_Duty_Cycle+0x2e>
		return ((duty * ( TIM3->ARR + 1)) / 170);
 80022a4:	1dfb      	adds	r3, r7, #7
 80022a6:	781a      	ldrb	r2, [r3, #0]
 80022a8:	4b07      	ldr	r3, [pc, #28]	@ (80022c8 <USER_Duty_Cycle+0x38>)
 80022aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ac:	3301      	adds	r3, #1
 80022ae:	4353      	muls	r3, r2
 80022b0:	21aa      	movs	r1, #170	@ 0xaa
 80022b2:	0018      	movs	r0, r3
 80022b4:	f7fd ff3a 	bl	800012c <__udivsi3>
 80022b8:	0003      	movs	r3, r0
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	e000      	b.n	80022c0 <USER_Duty_Cycle+0x30>
	else
		return 0;
 80022be:	2300      	movs	r3, #0
}
 80022c0:	0018      	movs	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	b002      	add	sp, #8
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40000400 	.word	0x40000400

080022cc <USER_Set_PWM_Duty>:

// function to be used in main.c
void USER_Set_PWM_Duty(uint8_t duty_percent) {
 80022cc:	b5b0      	push	{r4, r5, r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	0002      	movs	r2, r0
 80022d4:	1dfb      	adds	r3, r7, #7
 80022d6:	701a      	strb	r2, [r3, #0]
	uint16_t duty = USER_Duty_Cycle(duty_percent);
 80022d8:	250e      	movs	r5, #14
 80022da:	197c      	adds	r4, r7, r5
 80022dc:	1dfb      	adds	r3, r7, #7
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	0018      	movs	r0, r3
 80022e2:	f7ff ffd5 	bl	8002290 <USER_Duty_Cycle>
 80022e6:	0003      	movs	r3, r0
 80022e8:	8023      	strh	r3, [r4, #0]
	TIM3->CCR1 = duty;
 80022ea:	4b10      	ldr	r3, [pc, #64]	@ (800232c <USER_Set_PWM_Duty+0x60>)
 80022ec:	197a      	adds	r2, r7, r5
 80022ee:	8812      	ldrh	r2, [r2, #0]
 80022f0:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR2 = duty;
 80022f2:	4b0e      	ldr	r3, [pc, #56]	@ (800232c <USER_Set_PWM_Duty+0x60>)
 80022f4:	197a      	adds	r2, r7, r5
 80022f6:	8812      	ldrh	r2, [r2, #0]
 80022f8:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR3 = duty;
 80022fa:	4b0c      	ldr	r3, [pc, #48]	@ (800232c <USER_Set_PWM_Duty+0x60>)
 80022fc:	197a      	adds	r2, r7, r5
 80022fe:	8812      	ldrh	r2, [r2, #0]
 8002300:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = duty;
 8002302:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <USER_Set_PWM_Duty+0x60>)
 8002304:	197a      	adds	r2, r7, r5
 8002306:	8812      	ldrh	r2, [r2, #0]
 8002308:	641a      	str	r2, [r3, #64]	@ 0x40

	TIM3->EGR |= (1U << 0); // Force update event to load new CCR values
 800230a:	4b08      	ldr	r3, [pc, #32]	@ (800232c <USER_Set_PWM_Duty+0x60>)
 800230c:	695a      	ldr	r2, [r3, #20]
 800230e:	4b07      	ldr	r3, [pc, #28]	@ (800232c <USER_Set_PWM_Duty+0x60>)
 8002310:	2101      	movs	r1, #1
 8002312:	430a      	orrs	r2, r1
 8002314:	615a      	str	r2, [r3, #20]
	TIM3->CR1 &= ~(0x1UL << 1U);
 8002316:	4b05      	ldr	r3, [pc, #20]	@ (800232c <USER_Set_PWM_Duty+0x60>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	4b04      	ldr	r3, [pc, #16]	@ (800232c <USER_Set_PWM_Duty+0x60>)
 800231c:	2102      	movs	r1, #2
 800231e:	438a      	bics	r2, r1
 8002320:	601a      	str	r2, [r3, #0]
}
 8002322:	46c0      	nop			@ (mov r8, r8)
 8002324:	46bd      	mov	sp, r7
 8002326:	b004      	add	sp, #16
 8002328:	bdb0      	pop	{r4, r5, r7, pc}
 800232a:	46c0      	nop			@ (mov r8, r8)
 800232c:	40000400 	.word	0x40000400

08002330 <USER_USART1_Init>:
#include <stdint.h>
#include <string.h>
#include "main.h"
#include "user_uart.h"

void USER_USART1_Init(void) {
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
	/* STEP 0. Enable the clock peripheral for the USART1 */
	RCC->IOPENR = RCC->IOPENR | (0x1UL << 0U);
 8002334:	4b52      	ldr	r3, [pc, #328]	@ (8002480 <USER_USART1_Init+0x150>)
 8002336:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002338:	4b51      	ldr	r3, [pc, #324]	@ (8002480 <USER_USART1_Init+0x150>)
 800233a:	2101      	movs	r1, #1
 800233c:	430a      	orrs	r2, r1
 800233e:	635a      	str	r2, [r3, #52]	@ 0x34
	RCC->APBENR2 = RCC->APBENR2 | (0x1UL << 14U);
 8002340:	4b4f      	ldr	r3, [pc, #316]	@ (8002480 <USER_USART1_Init+0x150>)
 8002342:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002344:	4b4e      	ldr	r3, [pc, #312]	@ (8002480 <USER_USART1_Init+0x150>)
 8002346:	2180      	movs	r1, #128	@ 0x80
 8002348:	01c9      	lsls	r1, r1, #7
 800234a:	430a      	orrs	r2, r1
 800234c:	641a      	str	r2, [r3, #64]	@ 0x40

	/* STEP 0. Configure the TX pin (PA9) as Alternate Function Push-Pull */
	GPIOA->AFR[1] = GPIOA->AFR[1] & ~(0xEUL << 4U);
 800234e:	23a0      	movs	r3, #160	@ 0xa0
 8002350:	05db      	lsls	r3, r3, #23
 8002352:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002354:	23a0      	movs	r3, #160	@ 0xa0
 8002356:	05db      	lsls	r3, r3, #23
 8002358:	21e0      	movs	r1, #224	@ 0xe0
 800235a:	438a      	bics	r2, r1
 800235c:	625a      	str	r2, [r3, #36]	@ 0x24
	GPIOA->AFR[1] = GPIOA->AFR[1] | (0x1UL << 4U);
 800235e:	23a0      	movs	r3, #160	@ 0xa0
 8002360:	05db      	lsls	r3, r3, #23
 8002362:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002364:	23a0      	movs	r3, #160	@ 0xa0
 8002366:	05db      	lsls	r3, r3, #23
 8002368:	2110      	movs	r1, #16
 800236a:	430a      	orrs	r2, r1
 800236c:	625a      	str	r2, [r3, #36]	@ 0x24
	GPIOA->PUPDR = GPIOA->PUPDR & ~(0x3UL << 18U);
 800236e:	23a0      	movs	r3, #160	@ 0xa0
 8002370:	05db      	lsls	r3, r3, #23
 8002372:	68da      	ldr	r2, [r3, #12]
 8002374:	23a0      	movs	r3, #160	@ 0xa0
 8002376:	05db      	lsls	r3, r3, #23
 8002378:	4942      	ldr	r1, [pc, #264]	@ (8002484 <USER_USART1_Init+0x154>)
 800237a:	400a      	ands	r2, r1
 800237c:	60da      	str	r2, [r3, #12]
	GPIOA->OTYPER = GPIOA->OTYPER & ~(0x1UL << 9U);
 800237e:	23a0      	movs	r3, #160	@ 0xa0
 8002380:	05db      	lsls	r3, r3, #23
 8002382:	685a      	ldr	r2, [r3, #4]
 8002384:	23a0      	movs	r3, #160	@ 0xa0
 8002386:	05db      	lsls	r3, r3, #23
 8002388:	493f      	ldr	r1, [pc, #252]	@ (8002488 <USER_USART1_Init+0x158>)
 800238a:	400a      	ands	r2, r1
 800238c:	605a      	str	r2, [r3, #4]
	GPIOA->MODER = GPIOA->MODER & ~(0x3UL << 18U);
 800238e:	23a0      	movs	r3, #160	@ 0xa0
 8002390:	05db      	lsls	r3, r3, #23
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	23a0      	movs	r3, #160	@ 0xa0
 8002396:	05db      	lsls	r3, r3, #23
 8002398:	493a      	ldr	r1, [pc, #232]	@ (8002484 <USER_USART1_Init+0x154>)
 800239a:	400a      	ands	r2, r1
 800239c:	601a      	str	r2, [r3, #0]
	GPIOA->MODER = GPIOA->MODER | (0x2UL << 18U);
 800239e:	23a0      	movs	r3, #160	@ 0xa0
 80023a0:	05db      	lsls	r3, r3, #23
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	23a0      	movs	r3, #160	@ 0xa0
 80023a6:	05db      	lsls	r3, r3, #23
 80023a8:	2180      	movs	r1, #128	@ 0x80
 80023aa:	0309      	lsls	r1, r1, #12
 80023ac:	430a      	orrs	r2, r1
 80023ae:	601a      	str	r2, [r3, #0]

	GPIOA->AFR[1] = GPIOA->AFR[1] & ~(0xEUL << 8U);
 80023b0:	23a0      	movs	r3, #160	@ 0xa0
 80023b2:	05db      	lsls	r3, r3, #23
 80023b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023b6:	23a0      	movs	r3, #160	@ 0xa0
 80023b8:	05db      	lsls	r3, r3, #23
 80023ba:	4934      	ldr	r1, [pc, #208]	@ (800248c <USER_USART1_Init+0x15c>)
 80023bc:	400a      	ands	r2, r1
 80023be:	625a      	str	r2, [r3, #36]	@ 0x24
	GPIOA->AFR[1] = GPIOA->AFR[1] | (0x1UL << 8U);
 80023c0:	23a0      	movs	r3, #160	@ 0xa0
 80023c2:	05db      	lsls	r3, r3, #23
 80023c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023c6:	23a0      	movs	r3, #160	@ 0xa0
 80023c8:	05db      	lsls	r3, r3, #23
 80023ca:	2180      	movs	r1, #128	@ 0x80
 80023cc:	0049      	lsls	r1, r1, #1
 80023ce:	430a      	orrs	r2, r1
 80023d0:	625a      	str	r2, [r3, #36]	@ 0x24
	GPIOA->PUPDR = GPIOA->PUPDR & ~(0x3UL << 20U);
 80023d2:	23a0      	movs	r3, #160	@ 0xa0
 80023d4:	05db      	lsls	r3, r3, #23
 80023d6:	68da      	ldr	r2, [r3, #12]
 80023d8:	23a0      	movs	r3, #160	@ 0xa0
 80023da:	05db      	lsls	r3, r3, #23
 80023dc:	492c      	ldr	r1, [pc, #176]	@ (8002490 <USER_USART1_Init+0x160>)
 80023de:	400a      	ands	r2, r1
 80023e0:	60da      	str	r2, [r3, #12]
	GPIOA->OTYPER = GPIOA->OTYPER & ~(0x1UL << 10U);
 80023e2:	23a0      	movs	r3, #160	@ 0xa0
 80023e4:	05db      	lsls	r3, r3, #23
 80023e6:	685a      	ldr	r2, [r3, #4]
 80023e8:	23a0      	movs	r3, #160	@ 0xa0
 80023ea:	05db      	lsls	r3, r3, #23
 80023ec:	4929      	ldr	r1, [pc, #164]	@ (8002494 <USER_USART1_Init+0x164>)
 80023ee:	400a      	ands	r2, r1
 80023f0:	605a      	str	r2, [r3, #4]
	GPIOA->MODER = GPIOA->MODER & ~(0x3UL << 20U);
 80023f2:	23a0      	movs	r3, #160	@ 0xa0
 80023f4:	05db      	lsls	r3, r3, #23
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	23a0      	movs	r3, #160	@ 0xa0
 80023fa:	05db      	lsls	r3, r3, #23
 80023fc:	4924      	ldr	r1, [pc, #144]	@ (8002490 <USER_USART1_Init+0x160>)
 80023fe:	400a      	ands	r2, r1
 8002400:	601a      	str	r2, [r3, #0]
	GPIOA->MODER = GPIOA->MODER | (0x2UL << 20U);
 8002402:	23a0      	movs	r3, #160	@ 0xa0
 8002404:	05db      	lsls	r3, r3, #23
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	23a0      	movs	r3, #160	@ 0xa0
 800240a:	05db      	lsls	r3, r3, #23
 800240c:	2180      	movs	r1, #128	@ 0x80
 800240e:	0389      	lsls	r1, r1, #14
 8002410:	430a      	orrs	r2, r1
 8002412:	601a      	str	r2, [r3, #0]

	/* STEP 1. Program the M bits in USART_CR1 to define the word length (8 bits) */
	USART1->CR1 = USART1->CR1 & ~(0x1UL << 28U);
 8002414:	4b20      	ldr	r3, [pc, #128]	@ (8002498 <USER_USART1_Init+0x168>)
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	4b1f      	ldr	r3, [pc, #124]	@ (8002498 <USER_USART1_Init+0x168>)
 800241a:	4920      	ldr	r1, [pc, #128]	@ (800249c <USER_USART1_Init+0x16c>)
 800241c:	400a      	ands	r2, r1
 800241e:	601a      	str	r2, [r3, #0]
	USART1->CR1 = USART1->CR1 & ~(0x1UL << 12U);
 8002420:	4b1d      	ldr	r3, [pc, #116]	@ (8002498 <USER_USART1_Init+0x168>)
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	4b1c      	ldr	r3, [pc, #112]	@ (8002498 <USER_USART1_Init+0x168>)
 8002426:	491e      	ldr	r1, [pc, #120]	@ (80024a0 <USER_USART1_Init+0x170>)
 8002428:	400a      	ands	r2, r1
 800242a:	601a      	str	r2, [r3, #0]

	/* STEP 2. Select the desired baud rate using the USART_BRR register */
	USART1->BRR = 417;
 800242c:	4b1a      	ldr	r3, [pc, #104]	@ (8002498 <USER_USART1_Init+0x168>)
 800242e:	22a2      	movs	r2, #162	@ 0xa2
 8002430:	32ff      	adds	r2, #255	@ 0xff
 8002432:	60da      	str	r2, [r3, #12]
	/* STEP 3. Program the number of STOP bits in USART_CR2 (1 stop bit) */\
	USART1->CR2 = USART1->CR2 & ~(0x3UL << 12U);
 8002434:	4b18      	ldr	r3, [pc, #96]	@ (8002498 <USER_USART1_Init+0x168>)
 8002436:	685a      	ldr	r2, [r3, #4]
 8002438:	4b17      	ldr	r3, [pc, #92]	@ (8002498 <USER_USART1_Init+0x168>)
 800243a:	491a      	ldr	r1, [pc, #104]	@ (80024a4 <USER_USART1_Init+0x174>)
 800243c:	400a      	ands	r2, r1
 800243e:	605a      	str	r2, [r3, #4]
	/* STEP 4. Enable TE (Transmitter Enable) and RE (Receiver Enable) */
	USART1->CR1 |= (1UL << 2U); // RE - Receiver enable
 8002440:	4b15      	ldr	r3, [pc, #84]	@ (8002498 <USER_USART1_Init+0x168>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	4b14      	ldr	r3, [pc, #80]	@ (8002498 <USER_USART1_Init+0x168>)
 8002446:	2104      	movs	r1, #4
 8002448:	430a      	orrs	r2, r1
 800244a:	601a      	str	r2, [r3, #0]
	USART1->CR1 |= (1UL << 3U); // TE - Transmitter enable
 800244c:	4b12      	ldr	r3, [pc, #72]	@ (8002498 <USER_USART1_Init+0x168>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4b11      	ldr	r3, [pc, #68]	@ (8002498 <USER_USART1_Init+0x168>)
 8002452:	2108      	movs	r1, #8
 8002454:	430a      	orrs	r2, r1
 8002456:	601a      	str	r2, [r3, #0]
	/* STEP 5. Enable the USART */
	USART1->CR1 |= (1UL << 0U); // UE - USART enable
 8002458:	4b0f      	ldr	r3, [pc, #60]	@ (8002498 <USER_USART1_Init+0x168>)
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	4b0e      	ldr	r3, [pc, #56]	@ (8002498 <USER_USART1_Init+0x168>)
 800245e:	2101      	movs	r1, #1
 8002460:	430a      	orrs	r2, r1
 8002462:	601a      	str	r2, [r3, #0]

	USART1->CR1 |= (1UL << 5U);
 8002464:	4b0c      	ldr	r3, [pc, #48]	@ (8002498 <USER_USART1_Init+0x168>)
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	4b0b      	ldr	r3, [pc, #44]	@ (8002498 <USER_USART1_Init+0x168>)
 800246a:	2120      	movs	r1, #32
 800246c:	430a      	orrs	r2, r1
 800246e:	601a      	str	r2, [r3, #0]
	NVIC->ISER[0] = (1UL << USART1_IRQn);
 8002470:	4b0d      	ldr	r3, [pc, #52]	@ (80024a8 <USER_USART1_Init+0x178>)
 8002472:	2280      	movs	r2, #128	@ 0x80
 8002474:	0512      	lsls	r2, r2, #20
 8002476:	601a      	str	r2, [r3, #0]
}
 8002478:	46c0      	nop			@ (mov r8, r8)
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	46c0      	nop			@ (mov r8, r8)
 8002480:	40021000 	.word	0x40021000
 8002484:	fff3ffff 	.word	0xfff3ffff
 8002488:	fffffdff 	.word	0xfffffdff
 800248c:	fffff1ff 	.word	0xfffff1ff
 8002490:	ffcfffff 	.word	0xffcfffff
 8002494:	fffffbff 	.word	0xfffffbff
 8002498:	40013800 	.word	0x40013800
 800249c:	efffffff 	.word	0xefffffff
 80024a0:	ffffefff 	.word	0xffffefff
 80024a4:	ffffcfff 	.word	0xffffcfff
 80024a8:	e000e100 	.word	0xe000e100

080024ac <USER_USART1_Send_8bit>:
  USART2->CR1   |=  ( 0x1UL <<  0U ); // USART is enabled
  USART2->CR1   |=  ( 0x1UL <<  3U ); // Transmitter is enabled
  USART2->CR1   |=  ( 0x1UL <<  2U ); // Receiver is enabled
}

void USER_USART1_Send_8bit(uint8_t Data) {
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	0002      	movs	r2, r0
 80024b4:	1dfb      	adds	r3, r7, #7
 80024b6:	701a      	strb	r2, [r3, #0]
	while (!( USART1->ISR & (0x1UL << 7U)))
 80024b8:	46c0      	nop			@ (mov r8, r8)
 80024ba:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <USER_USART1_Send_8bit+0x28>)
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	2280      	movs	r2, #128	@ 0x80
 80024c0:	4013      	ands	r3, r2
 80024c2:	d0fa      	beq.n	80024ba <USER_USART1_Send_8bit+0xe>
		; // wait until next data can be written
	USART1->TDR = Data; // Data to send
 80024c4:	4b03      	ldr	r3, [pc, #12]	@ (80024d4 <USER_USART1_Send_8bit+0x28>)
 80024c6:	1dfa      	adds	r2, r7, #7
 80024c8:	7812      	ldrb	r2, [r2, #0]
 80024ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024cc:	46c0      	nop			@ (mov r8, r8)
 80024ce:	46bd      	mov	sp, r7
 80024d0:	b002      	add	sp, #8
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40013800 	.word	0x40013800

080024d8 <USER_USART1_Transmit>:
void USER_USART1_Transmit(uint8_t *pData, uint16_t size) {
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	000a      	movs	r2, r1
 80024e2:	1cbb      	adds	r3, r7, #2
 80024e4:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < size; i++) {
 80024e6:	2300      	movs	r3, #0
 80024e8:	60fb      	str	r3, [r7, #12]
 80024ea:	e009      	b.n	8002500 <USER_USART1_Transmit+0x28>
		USER_USART1_Send_8bit(*pData++);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	1c5a      	adds	r2, r3, #1
 80024f0:	607a      	str	r2, [r7, #4]
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	0018      	movs	r0, r3
 80024f6:	f7ff ffd9 	bl	80024ac <USER_USART1_Send_8bit>
	for (int i = 0; i < size; i++) {
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	3301      	adds	r3, #1
 80024fe:	60fb      	str	r3, [r7, #12]
 8002500:	1cbb      	adds	r3, r7, #2
 8002502:	881b      	ldrh	r3, [r3, #0]
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	429a      	cmp	r2, r3
 8002508:	dbf0      	blt.n	80024ec <USER_USART1_Transmit+0x14>
	}
}
 800250a:	46c0      	nop			@ (mov r8, r8)
 800250c:	46c0      	nop			@ (mov r8, r8)
 800250e:	46bd      	mov	sp, r7
 8002510:	b004      	add	sp, #16
 8002512:	bd80      	pop	{r7, pc}

08002514 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002514:	480d      	ldr	r0, [pc, #52]	@ (800254c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002516:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002518:	f7ff fc38 	bl	8001d8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800251c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800251e:	e003      	b.n	8002528 <LoopCopyDataInit>

08002520 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002520:	4b0b      	ldr	r3, [pc, #44]	@ (8002550 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8002522:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002524:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002526:	3104      	adds	r1, #4

08002528 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002528:	480a      	ldr	r0, [pc, #40]	@ (8002554 <LoopForever+0xa>)
  ldr r3, =_edata
 800252a:	4b0b      	ldr	r3, [pc, #44]	@ (8002558 <LoopForever+0xe>)
  adds r2, r0, r1
 800252c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800252e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002530:	d3f6      	bcc.n	8002520 <CopyDataInit>
  ldr r2, =_sbss
 8002532:	4a0a      	ldr	r2, [pc, #40]	@ (800255c <LoopForever+0x12>)
  b LoopFillZerobss
 8002534:	e002      	b.n	800253c <LoopFillZerobss>

08002536 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002536:	2300      	movs	r3, #0
  str  r3, [r2]
 8002538:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800253a:	3204      	adds	r2, #4

0800253c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800253c:	4b08      	ldr	r3, [pc, #32]	@ (8002560 <LoopForever+0x16>)
  cmp r2, r3
 800253e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002540:	d3f9      	bcc.n	8002536 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8002542:	f003 fb25 	bl	8005b90 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002546:	f7fe ff9d 	bl	8001484 <main>

0800254a <LoopForever>:

LoopForever:
    b LoopForever
 800254a:	e7fe      	b.n	800254a <LoopForever>
  ldr   r0, =_estack
 800254c:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8002550:	08007094 	.word	0x08007094
  ldr r0, =_sdata
 8002554:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002558:	20000060 	.word	0x20000060
  ldr r2, =_sbss
 800255c:	20000060 	.word	0x20000060
  ldr r3, = _ebss
 8002560:	20001e50 	.word	0x20001e50

08002564 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002564:	e7fe      	b.n	8002564 <ADC1_IRQHandler>

08002566 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b082      	sub	sp, #8
 800256a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800256c:	1dfb      	adds	r3, r7, #7
 800256e:	2200      	movs	r2, #0
 8002570:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002572:	2003      	movs	r0, #3
 8002574:	f7ff fb58 	bl	8001c28 <HAL_InitTick>
 8002578:	1e03      	subs	r3, r0, #0
 800257a:	d003      	beq.n	8002584 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 800257c:	1dfb      	adds	r3, r7, #7
 800257e:	2201      	movs	r2, #1
 8002580:	701a      	strb	r2, [r3, #0]
 8002582:	e001      	b.n	8002588 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002584:	f7ff fb26 	bl	8001bd4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002588:	1dfb      	adds	r3, r7, #7
 800258a:	781b      	ldrb	r3, [r3, #0]
}
 800258c:	0018      	movs	r0, r3
 800258e:	46bd      	mov	sp, r7
 8002590:	b002      	add	sp, #8
 8002592:	bd80      	pop	{r7, pc}

08002594 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	0002      	movs	r2, r0
 800259c:	1dfb      	adds	r3, r7, #7
 800259e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80025a0:	1dfb      	adds	r3, r7, #7
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80025a6:	d809      	bhi.n	80025bc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025a8:	1dfb      	adds	r3, r7, #7
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	001a      	movs	r2, r3
 80025ae:	231f      	movs	r3, #31
 80025b0:	401a      	ands	r2, r3
 80025b2:	4b04      	ldr	r3, [pc, #16]	@ (80025c4 <__NVIC_EnableIRQ+0x30>)
 80025b4:	2101      	movs	r1, #1
 80025b6:	4091      	lsls	r1, r2
 80025b8:	000a      	movs	r2, r1
 80025ba:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80025bc:	46c0      	nop			@ (mov r8, r8)
 80025be:	46bd      	mov	sp, r7
 80025c0:	b002      	add	sp, #8
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	e000e100 	.word	0xe000e100

080025c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025c8:	b590      	push	{r4, r7, lr}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	0002      	movs	r2, r0
 80025d0:	6039      	str	r1, [r7, #0]
 80025d2:	1dfb      	adds	r3, r7, #7
 80025d4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80025d6:	1dfb      	adds	r3, r7, #7
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	2b7f      	cmp	r3, #127	@ 0x7f
 80025dc:	d828      	bhi.n	8002630 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025de:	4a2f      	ldr	r2, [pc, #188]	@ (800269c <__NVIC_SetPriority+0xd4>)
 80025e0:	1dfb      	adds	r3, r7, #7
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	b25b      	sxtb	r3, r3
 80025e6:	089b      	lsrs	r3, r3, #2
 80025e8:	33c0      	adds	r3, #192	@ 0xc0
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	589b      	ldr	r3, [r3, r2]
 80025ee:	1dfa      	adds	r2, r7, #7
 80025f0:	7812      	ldrb	r2, [r2, #0]
 80025f2:	0011      	movs	r1, r2
 80025f4:	2203      	movs	r2, #3
 80025f6:	400a      	ands	r2, r1
 80025f8:	00d2      	lsls	r2, r2, #3
 80025fa:	21ff      	movs	r1, #255	@ 0xff
 80025fc:	4091      	lsls	r1, r2
 80025fe:	000a      	movs	r2, r1
 8002600:	43d2      	mvns	r2, r2
 8002602:	401a      	ands	r2, r3
 8002604:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	019b      	lsls	r3, r3, #6
 800260a:	22ff      	movs	r2, #255	@ 0xff
 800260c:	401a      	ands	r2, r3
 800260e:	1dfb      	adds	r3, r7, #7
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	0018      	movs	r0, r3
 8002614:	2303      	movs	r3, #3
 8002616:	4003      	ands	r3, r0
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800261c:	481f      	ldr	r0, [pc, #124]	@ (800269c <__NVIC_SetPriority+0xd4>)
 800261e:	1dfb      	adds	r3, r7, #7
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	b25b      	sxtb	r3, r3
 8002624:	089b      	lsrs	r3, r3, #2
 8002626:	430a      	orrs	r2, r1
 8002628:	33c0      	adds	r3, #192	@ 0xc0
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800262e:	e031      	b.n	8002694 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002630:	4a1b      	ldr	r2, [pc, #108]	@ (80026a0 <__NVIC_SetPriority+0xd8>)
 8002632:	1dfb      	adds	r3, r7, #7
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	0019      	movs	r1, r3
 8002638:	230f      	movs	r3, #15
 800263a:	400b      	ands	r3, r1
 800263c:	3b08      	subs	r3, #8
 800263e:	089b      	lsrs	r3, r3, #2
 8002640:	3306      	adds	r3, #6
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	18d3      	adds	r3, r2, r3
 8002646:	3304      	adds	r3, #4
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	1dfa      	adds	r2, r7, #7
 800264c:	7812      	ldrb	r2, [r2, #0]
 800264e:	0011      	movs	r1, r2
 8002650:	2203      	movs	r2, #3
 8002652:	400a      	ands	r2, r1
 8002654:	00d2      	lsls	r2, r2, #3
 8002656:	21ff      	movs	r1, #255	@ 0xff
 8002658:	4091      	lsls	r1, r2
 800265a:	000a      	movs	r2, r1
 800265c:	43d2      	mvns	r2, r2
 800265e:	401a      	ands	r2, r3
 8002660:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	019b      	lsls	r3, r3, #6
 8002666:	22ff      	movs	r2, #255	@ 0xff
 8002668:	401a      	ands	r2, r3
 800266a:	1dfb      	adds	r3, r7, #7
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	0018      	movs	r0, r3
 8002670:	2303      	movs	r3, #3
 8002672:	4003      	ands	r3, r0
 8002674:	00db      	lsls	r3, r3, #3
 8002676:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002678:	4809      	ldr	r0, [pc, #36]	@ (80026a0 <__NVIC_SetPriority+0xd8>)
 800267a:	1dfb      	adds	r3, r7, #7
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	001c      	movs	r4, r3
 8002680:	230f      	movs	r3, #15
 8002682:	4023      	ands	r3, r4
 8002684:	3b08      	subs	r3, #8
 8002686:	089b      	lsrs	r3, r3, #2
 8002688:	430a      	orrs	r2, r1
 800268a:	3306      	adds	r3, #6
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	18c3      	adds	r3, r0, r3
 8002690:	3304      	adds	r3, #4
 8002692:	601a      	str	r2, [r3, #0]
}
 8002694:	46c0      	nop			@ (mov r8, r8)
 8002696:	46bd      	mov	sp, r7
 8002698:	b003      	add	sp, #12
 800269a:	bd90      	pop	{r4, r7, pc}
 800269c:	e000e100 	.word	0xe000e100
 80026a0:	e000ed00 	.word	0xe000ed00

080026a4 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60b9      	str	r1, [r7, #8]
 80026ac:	607a      	str	r2, [r7, #4]
 80026ae:	210f      	movs	r1, #15
 80026b0:	187b      	adds	r3, r7, r1
 80026b2:	1c02      	adds	r2, r0, #0
 80026b4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	187b      	adds	r3, r7, r1
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	b25b      	sxtb	r3, r3
 80026be:	0011      	movs	r1, r2
 80026c0:	0018      	movs	r0, r3
 80026c2:	f7ff ff81 	bl	80025c8 <__NVIC_SetPriority>
}
 80026c6:	46c0      	nop			@ (mov r8, r8)
 80026c8:	46bd      	mov	sp, r7
 80026ca:	b004      	add	sp, #16
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	0002      	movs	r2, r0
 80026d6:	1dfb      	adds	r3, r7, #7
 80026d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026da:	1dfb      	adds	r3, r7, #7
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	b25b      	sxtb	r3, r3
 80026e0:	0018      	movs	r0, r3
 80026e2:	f7ff ff57 	bl	8002594 <__NVIC_EnableIRQ>
}
 80026e6:	46c0      	nop			@ (mov r8, r8)
 80026e8:	46bd      	mov	sp, r7
 80026ea:	b002      	add	sp, #8
 80026ec:	bd80      	pop	{r7, pc}
	...

080026f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80026f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x78>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	2238      	movs	r2, #56	@ 0x38
 80026fc:	4013      	ands	r3, r2
 80026fe:	d10f      	bne.n	8002720 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002700:	4b19      	ldr	r3, [pc, #100]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x78>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	0adb      	lsrs	r3, r3, #11
 8002706:	2207      	movs	r2, #7
 8002708:	4013      	ands	r3, r2
 800270a:	2201      	movs	r2, #1
 800270c:	409a      	lsls	r2, r3
 800270e:	0013      	movs	r3, r2
 8002710:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002712:	6839      	ldr	r1, [r7, #0]
 8002714:	4815      	ldr	r0, [pc, #84]	@ (800276c <HAL_RCC_GetSysClockFreq+0x7c>)
 8002716:	f7fd fd09 	bl	800012c <__udivsi3>
 800271a:	0003      	movs	r3, r0
 800271c:	607b      	str	r3, [r7, #4]
 800271e:	e01e      	b.n	800275e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002720:	4b11      	ldr	r3, [pc, #68]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x78>)
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	2238      	movs	r2, #56	@ 0x38
 8002726:	4013      	ands	r3, r2
 8002728:	2b08      	cmp	r3, #8
 800272a:	d102      	bne.n	8002732 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800272c:	4b0f      	ldr	r3, [pc, #60]	@ (800276c <HAL_RCC_GetSysClockFreq+0x7c>)
 800272e:	607b      	str	r3, [r7, #4]
 8002730:	e015      	b.n	800275e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002732:	4b0d      	ldr	r3, [pc, #52]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x78>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	2238      	movs	r2, #56	@ 0x38
 8002738:	4013      	ands	r3, r2
 800273a:	2b20      	cmp	r3, #32
 800273c:	d103      	bne.n	8002746 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800273e:	2380      	movs	r3, #128	@ 0x80
 8002740:	021b      	lsls	r3, r3, #8
 8002742:	607b      	str	r3, [r7, #4]
 8002744:	e00b      	b.n	800275e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002746:	4b08      	ldr	r3, [pc, #32]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x78>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	2238      	movs	r2, #56	@ 0x38
 800274c:	4013      	ands	r3, r2
 800274e:	2b18      	cmp	r3, #24
 8002750:	d103      	bne.n	800275a <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002752:	23fa      	movs	r3, #250	@ 0xfa
 8002754:	01db      	lsls	r3, r3, #7
 8002756:	607b      	str	r3, [r7, #4]
 8002758:	e001      	b.n	800275e <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 800275a:	2300      	movs	r3, #0
 800275c:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 800275e:	687b      	ldr	r3, [r7, #4]
}
 8002760:	0018      	movs	r0, r3
 8002762:	46bd      	mov	sp, r7
 8002764:	b002      	add	sp, #8
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40021000 	.word	0x40021000
 800276c:	02dc6c00 	.word	0x02dc6c00

08002770 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002774:	f7ff ffbc 	bl	80026f0 <HAL_RCC_GetSysClockFreq>
 8002778:	0001      	movs	r1, r0
 800277a:	4b09      	ldr	r3, [pc, #36]	@ (80027a0 <HAL_RCC_GetHCLKFreq+0x30>)
 800277c:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800277e:	0a1b      	lsrs	r3, r3, #8
 8002780:	220f      	movs	r2, #15
 8002782:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002784:	4b07      	ldr	r3, [pc, #28]	@ (80027a4 <HAL_RCC_GetHCLKFreq+0x34>)
 8002786:	0092      	lsls	r2, r2, #2
 8002788:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800278a:	221f      	movs	r2, #31
 800278c:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800278e:	000a      	movs	r2, r1
 8002790:	40da      	lsrs	r2, r3
 8002792:	4b05      	ldr	r3, [pc, #20]	@ (80027a8 <HAL_RCC_GetHCLKFreq+0x38>)
 8002794:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8002796:	4b04      	ldr	r3, [pc, #16]	@ (80027a8 <HAL_RCC_GetHCLKFreq+0x38>)
 8002798:	681b      	ldr	r3, [r3, #0]
}
 800279a:	0018      	movs	r0, r3
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40021000 	.word	0x40021000
 80027a4:	08006eb4 	.word	0x08006eb4
 80027a8:	20000000 	.word	0x20000000

080027ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 80027b0:	f7ff ffde 	bl	8002770 <HAL_RCC_GetHCLKFreq>
 80027b4:	0001      	movs	r1, r0
 80027b6:	4b07      	ldr	r3, [pc, #28]	@ (80027d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	0b1b      	lsrs	r3, r3, #12
 80027bc:	2207      	movs	r2, #7
 80027be:	401a      	ands	r2, r3
 80027c0:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80027c2:	0092      	lsls	r2, r2, #2
 80027c4:	58d3      	ldr	r3, [r2, r3]
 80027c6:	221f      	movs	r2, #31
 80027c8:	4013      	ands	r3, r2
 80027ca:	40d9      	lsrs	r1, r3
 80027cc:	000b      	movs	r3, r1
}
 80027ce:	0018      	movs	r0, r3
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40021000 	.word	0x40021000
 80027d8:	08006ef4 	.word	0x08006ef4

080027dc <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2207      	movs	r2, #7
 80027ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80027ec:	4b10      	ldr	r3, [pc, #64]	@ (8002830 <HAL_RCC_GetClockConfig+0x54>)
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	2207      	movs	r2, #7
 80027f2:	401a      	ands	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	605a      	str	r2, [r3, #4]

#if defined(RCC_CR_SYSDIV)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CR & RCC_CR_SYSDIV);
#else
  RCC_ClkInitStruct->SYSCLKDivider = RCC_SYSCLK_DIV1;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	609a      	str	r2, [r3, #8]
#endif /* RCC_CR_SYSDIV */

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80027fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002830 <HAL_RCC_GetClockConfig+0x54>)
 8002800:	689a      	ldr	r2, [r3, #8]
 8002802:	23f0      	movs	r3, #240	@ 0xf0
 8002804:	011b      	lsls	r3, r3, #4
 8002806:	401a      	ands	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	60da      	str	r2, [r3, #12]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800280c:	4b08      	ldr	r3, [pc, #32]	@ (8002830 <HAL_RCC_GetClockConfig+0x54>)
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	23e0      	movs	r3, #224	@ 0xe0
 8002812:	01db      	lsls	r3, r3, #7
 8002814:	401a      	ands	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	611a      	str	r2, [r3, #16]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800281a:	4b06      	ldr	r3, [pc, #24]	@ (8002834 <HAL_RCC_GetClockConfig+0x58>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2207      	movs	r2, #7
 8002820:	401a      	ands	r2, r3
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	601a      	str	r2, [r3, #0]
}
 8002826:	46c0      	nop			@ (mov r8, r8)
 8002828:	46bd      	mov	sp, r7
 800282a:	b002      	add	sp, #8
 800282c:	bd80      	pop	{r7, pc}
 800282e:	46c0      	nop			@ (mov r8, r8)
 8002830:	40021000 	.word	0x40021000
 8002834:	40022000 	.word	0x40022000

08002838 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e04a      	b.n	80028e0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	223d      	movs	r2, #61	@ 0x3d
 800284e:	5c9b      	ldrb	r3, [r3, r2]
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d107      	bne.n	8002866 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	223c      	movs	r2, #60	@ 0x3c
 800285a:	2100      	movs	r1, #0
 800285c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	0018      	movs	r0, r3
 8002862:	f000 f841 	bl	80028e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	223d      	movs	r2, #61	@ 0x3d
 800286a:	2102      	movs	r1, #2
 800286c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	3304      	adds	r3, #4
 8002876:	0019      	movs	r1, r3
 8002878:	0010      	movs	r0, r2
 800287a:	f000 f9bb 	bl	8002bf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2248      	movs	r2, #72	@ 0x48
 8002882:	2101      	movs	r1, #1
 8002884:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	223e      	movs	r2, #62	@ 0x3e
 800288a:	2101      	movs	r1, #1
 800288c:	5499      	strb	r1, [r3, r2]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	223f      	movs	r2, #63	@ 0x3f
 8002892:	2101      	movs	r1, #1
 8002894:	5499      	strb	r1, [r3, r2]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2240      	movs	r2, #64	@ 0x40
 800289a:	2101      	movs	r1, #1
 800289c:	5499      	strb	r1, [r3, r2]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2241      	movs	r2, #65	@ 0x41
 80028a2:	2101      	movs	r1, #1
 80028a4:	5499      	strb	r1, [r3, r2]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2242      	movs	r2, #66	@ 0x42
 80028aa:	2101      	movs	r1, #1
 80028ac:	5499      	strb	r1, [r3, r2]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2243      	movs	r2, #67	@ 0x43
 80028b2:	2101      	movs	r1, #1
 80028b4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2244      	movs	r2, #68	@ 0x44
 80028ba:	2101      	movs	r1, #1
 80028bc:	5499      	strb	r1, [r3, r2]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2245      	movs	r2, #69	@ 0x45
 80028c2:	2101      	movs	r1, #1
 80028c4:	5499      	strb	r1, [r3, r2]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2246      	movs	r2, #70	@ 0x46
 80028ca:	2101      	movs	r1, #1
 80028cc:	5499      	strb	r1, [r3, r2]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2247      	movs	r2, #71	@ 0x47
 80028d2:	2101      	movs	r1, #1
 80028d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	223d      	movs	r2, #61	@ 0x3d
 80028da:	2101      	movs	r1, #1
 80028dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	0018      	movs	r0, r3
 80028e2:	46bd      	mov	sp, r7
 80028e4:	b002      	add	sp, #8
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80028f0:	46c0      	nop			@ (mov r8, r8)
 80028f2:	46bd      	mov	sp, r7
 80028f4:	b002      	add	sp, #8
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	223d      	movs	r2, #61	@ 0x3d
 8002904:	5c9b      	ldrb	r3, [r3, r2]
 8002906:	b2db      	uxtb	r3, r3
 8002908:	2b01      	cmp	r3, #1
 800290a:	d001      	beq.n	8002910 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e037      	b.n	8002980 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	223d      	movs	r2, #61	@ 0x3d
 8002914:	2102      	movs	r1, #2
 8002916:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68da      	ldr	r2, [r3, #12]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2101      	movs	r1, #1
 8002924:	430a      	orrs	r2, r1
 8002926:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a16      	ldr	r2, [pc, #88]	@ (8002988 <HAL_TIM_Base_Start_IT+0x90>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d004      	beq.n	800293c <HAL_TIM_Base_Start_IT+0x44>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a15      	ldr	r2, [pc, #84]	@ (800298c <HAL_TIM_Base_Start_IT+0x94>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d116      	bne.n	800296a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	4a13      	ldr	r2, [pc, #76]	@ (8002990 <HAL_TIM_Base_Start_IT+0x98>)
 8002944:	4013      	ands	r3, r2
 8002946:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2b06      	cmp	r3, #6
 800294c:	d016      	beq.n	800297c <HAL_TIM_Base_Start_IT+0x84>
 800294e:	68fa      	ldr	r2, [r7, #12]
 8002950:	2380      	movs	r3, #128	@ 0x80
 8002952:	025b      	lsls	r3, r3, #9
 8002954:	429a      	cmp	r2, r3
 8002956:	d011      	beq.n	800297c <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2101      	movs	r1, #1
 8002964:	430a      	orrs	r2, r1
 8002966:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002968:	e008      	b.n	800297c <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2101      	movs	r1, #1
 8002976:	430a      	orrs	r2, r1
 8002978:	601a      	str	r2, [r3, #0]
 800297a:	e000      	b.n	800297e <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800297c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	0018      	movs	r0, r3
 8002982:	46bd      	mov	sp, r7
 8002984:	b004      	add	sp, #16
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40012c00 	.word	0x40012c00
 800298c:	40000400 	.word	0x40000400
 8002990:	00010007 	.word	0x00010007

08002994 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2202      	movs	r2, #2
 80029b0:	4013      	ands	r3, r2
 80029b2:	d021      	beq.n	80029f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2202      	movs	r2, #2
 80029b8:	4013      	ands	r3, r2
 80029ba:	d01d      	beq.n	80029f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2203      	movs	r2, #3
 80029c2:	4252      	negs	r2, r2
 80029c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2201      	movs	r2, #1
 80029ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	699b      	ldr	r3, [r3, #24]
 80029d2:	2203      	movs	r2, #3
 80029d4:	4013      	ands	r3, r2
 80029d6:	d004      	beq.n	80029e2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	0018      	movs	r0, r3
 80029dc:	f000 f8f2 	bl	8002bc4 <HAL_TIM_IC_CaptureCallback>
 80029e0:	e007      	b.n	80029f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	0018      	movs	r0, r3
 80029e6:	f000 f8e5 	bl	8002bb4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	0018      	movs	r0, r3
 80029ee:	f000 f8f1 	bl	8002bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	2204      	movs	r2, #4
 80029fc:	4013      	ands	r3, r2
 80029fe:	d022      	beq.n	8002a46 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2204      	movs	r2, #4
 8002a04:	4013      	ands	r3, r2
 8002a06:	d01e      	beq.n	8002a46 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2205      	movs	r2, #5
 8002a0e:	4252      	negs	r2, r2
 8002a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2202      	movs	r2, #2
 8002a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	699a      	ldr	r2, [r3, #24]
 8002a1e:	23c0      	movs	r3, #192	@ 0xc0
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	4013      	ands	r3, r2
 8002a24:	d004      	beq.n	8002a30 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	0018      	movs	r0, r3
 8002a2a:	f000 f8cb 	bl	8002bc4 <HAL_TIM_IC_CaptureCallback>
 8002a2e:	e007      	b.n	8002a40 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	0018      	movs	r0, r3
 8002a34:	f000 f8be 	bl	8002bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	0018      	movs	r0, r3
 8002a3c:	f000 f8ca 	bl	8002bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	2208      	movs	r2, #8
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	d021      	beq.n	8002a92 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2208      	movs	r2, #8
 8002a52:	4013      	ands	r3, r2
 8002a54:	d01d      	beq.n	8002a92 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2209      	movs	r2, #9
 8002a5c:	4252      	negs	r2, r2
 8002a5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2204      	movs	r2, #4
 8002a64:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	69db      	ldr	r3, [r3, #28]
 8002a6c:	2203      	movs	r2, #3
 8002a6e:	4013      	ands	r3, r2
 8002a70:	d004      	beq.n	8002a7c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	0018      	movs	r0, r3
 8002a76:	f000 f8a5 	bl	8002bc4 <HAL_TIM_IC_CaptureCallback>
 8002a7a:	e007      	b.n	8002a8c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	0018      	movs	r0, r3
 8002a80:	f000 f898 	bl	8002bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	0018      	movs	r0, r3
 8002a88:	f000 f8a4 	bl	8002bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	2210      	movs	r2, #16
 8002a96:	4013      	ands	r3, r2
 8002a98:	d022      	beq.n	8002ae0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2210      	movs	r2, #16
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	d01e      	beq.n	8002ae0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2211      	movs	r2, #17
 8002aa8:	4252      	negs	r2, r2
 8002aaa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2208      	movs	r2, #8
 8002ab0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	69da      	ldr	r2, [r3, #28]
 8002ab8:	23c0      	movs	r3, #192	@ 0xc0
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	4013      	ands	r3, r2
 8002abe:	d004      	beq.n	8002aca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f000 f87e 	bl	8002bc4 <HAL_TIM_IC_CaptureCallback>
 8002ac8:	e007      	b.n	8002ada <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	0018      	movs	r0, r3
 8002ace:	f000 f871 	bl	8002bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	f000 f87d 	bl	8002bd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	d00c      	beq.n	8002b02 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2201      	movs	r2, #1
 8002aec:	4013      	ands	r3, r2
 8002aee:	d008      	beq.n	8002b02 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2202      	movs	r2, #2
 8002af6:	4252      	negs	r2, r2
 8002af8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	0018      	movs	r0, r3
 8002afe:	f000 f851 	bl	8002ba4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	2280      	movs	r2, #128	@ 0x80
 8002b06:	4013      	ands	r3, r2
 8002b08:	d104      	bne.n	8002b14 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	2380      	movs	r3, #128	@ 0x80
 8002b0e:	019b      	lsls	r3, r3, #6
 8002b10:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b12:	d00b      	beq.n	8002b2c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2280      	movs	r2, #128	@ 0x80
 8002b18:	4013      	ands	r3, r2
 8002b1a:	d007      	beq.n	8002b2c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a1e      	ldr	r2, [pc, #120]	@ (8002b9c <HAL_TIM_IRQHandler+0x208>)
 8002b22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	0018      	movs	r0, r3
 8002b28:	f000 f8e6 	bl	8002cf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	2380      	movs	r3, #128	@ 0x80
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	4013      	ands	r3, r2
 8002b34:	d00b      	beq.n	8002b4e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2280      	movs	r2, #128	@ 0x80
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d007      	beq.n	8002b4e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a17      	ldr	r2, [pc, #92]	@ (8002ba0 <HAL_TIM_IRQHandler+0x20c>)
 8002b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f000 f8dd 	bl	8002d08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	2240      	movs	r2, #64	@ 0x40
 8002b52:	4013      	ands	r3, r2
 8002b54:	d00c      	beq.n	8002b70 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2240      	movs	r2, #64	@ 0x40
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	d008      	beq.n	8002b70 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	2241      	movs	r2, #65	@ 0x41
 8002b64:	4252      	negs	r2, r2
 8002b66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	0018      	movs	r0, r3
 8002b6c:	f000 f83a 	bl	8002be4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	2220      	movs	r2, #32
 8002b74:	4013      	ands	r3, r2
 8002b76:	d00c      	beq.n	8002b92 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2220      	movs	r2, #32
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	d008      	beq.n	8002b92 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2221      	movs	r2, #33	@ 0x21
 8002b86:	4252      	negs	r2, r2
 8002b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	0018      	movs	r0, r3
 8002b8e:	f000 f8ab 	bl	8002ce8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b92:	46c0      	nop			@ (mov r8, r8)
 8002b94:	46bd      	mov	sp, r7
 8002b96:	b004      	add	sp, #16
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	46c0      	nop			@ (mov r8, r8)
 8002b9c:	ffffdf7f 	.word	0xffffdf7f
 8002ba0:	fffffeff 	.word	0xfffffeff

08002ba4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002bac:	46c0      	nop			@ (mov r8, r8)
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	b002      	add	sp, #8
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002bbc:	46c0      	nop			@ (mov r8, r8)
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	b002      	add	sp, #8
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002bcc:	46c0      	nop			@ (mov r8, r8)
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	b002      	add	sp, #8
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002bdc:	46c0      	nop			@ (mov r8, r8)
 8002bde:	46bd      	mov	sp, r7
 8002be0:	b002      	add	sp, #8
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002bec:	46c0      	nop			@ (mov r8, r8)
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	b002      	add	sp, #8
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	4a32      	ldr	r2, [pc, #200]	@ (8002cd0 <TIM_Base_SetConfig+0xdc>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d003      	beq.n	8002c14 <TIM_Base_SetConfig+0x20>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a31      	ldr	r2, [pc, #196]	@ (8002cd4 <TIM_Base_SetConfig+0xe0>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d108      	bne.n	8002c26 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2270      	movs	r2, #112	@ 0x70
 8002c18:	4393      	bics	r3, r2
 8002c1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a29      	ldr	r2, [pc, #164]	@ (8002cd0 <TIM_Base_SetConfig+0xdc>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d00f      	beq.n	8002c4e <TIM_Base_SetConfig+0x5a>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a28      	ldr	r2, [pc, #160]	@ (8002cd4 <TIM_Base_SetConfig+0xe0>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d00b      	beq.n	8002c4e <TIM_Base_SetConfig+0x5a>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a27      	ldr	r2, [pc, #156]	@ (8002cd8 <TIM_Base_SetConfig+0xe4>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d007      	beq.n	8002c4e <TIM_Base_SetConfig+0x5a>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a26      	ldr	r2, [pc, #152]	@ (8002cdc <TIM_Base_SetConfig+0xe8>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d003      	beq.n	8002c4e <TIM_Base_SetConfig+0x5a>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a25      	ldr	r2, [pc, #148]	@ (8002ce0 <TIM_Base_SetConfig+0xec>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d108      	bne.n	8002c60 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	4a24      	ldr	r2, [pc, #144]	@ (8002ce4 <TIM_Base_SetConfig+0xf0>)
 8002c52:	4013      	ands	r3, r2
 8002c54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2280      	movs	r2, #128	@ 0x80
 8002c64:	4393      	bics	r3, r2
 8002c66:	001a      	movs	r2, r3
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	68fa      	ldr	r2, [r7, #12]
 8002c74:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	689a      	ldr	r2, [r3, #8]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a11      	ldr	r2, [pc, #68]	@ (8002cd0 <TIM_Base_SetConfig+0xdc>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d007      	beq.n	8002c9e <TIM_Base_SetConfig+0xaa>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a12      	ldr	r2, [pc, #72]	@ (8002cdc <TIM_Base_SetConfig+0xe8>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d003      	beq.n	8002c9e <TIM_Base_SetConfig+0xaa>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a11      	ldr	r2, [pc, #68]	@ (8002ce0 <TIM_Base_SetConfig+0xec>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d103      	bne.n	8002ca6 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	691a      	ldr	r2, [r3, #16]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d106      	bne.n	8002cc6 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	4393      	bics	r3, r2
 8002cc0:	001a      	movs	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	611a      	str	r2, [r3, #16]
  }
}
 8002cc6:	46c0      	nop			@ (mov r8, r8)
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	b004      	add	sp, #16
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	46c0      	nop			@ (mov r8, r8)
 8002cd0:	40012c00 	.word	0x40012c00
 8002cd4:	40000400 	.word	0x40000400
 8002cd8:	40002000 	.word	0x40002000
 8002cdc:	40014400 	.word	0x40014400
 8002ce0:	40014800 	.word	0x40014800
 8002ce4:	fffffcff 	.word	0xfffffcff

08002ce8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002cf0:	46c0      	nop			@ (mov r8, r8)
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	b002      	add	sp, #8
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d00:	46c0      	nop			@ (mov r8, r8)
 8002d02:	46bd      	mov	sp, r7
 8002d04:	b002      	add	sp, #8
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002d10:	46c0      	nop			@ (mov r8, r8)
 8002d12:	46bd      	mov	sp, r7
 8002d14:	b002      	add	sp, #8
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
 8002d1c:	4b05      	ldr	r3, [pc, #20]	@ (8002d34 <SysTick_Handler+0x1c>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002d20:	f001 ffa4 	bl	8004c6c <xTaskGetSchedulerState>
 8002d24:	0003      	movs	r3, r0
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d001      	beq.n	8002d2e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002d2a:	f002 fc85 	bl	8005638 <xPortSysTickHandler>
  }
}
 8002d2e:	46c0      	nop			@ (mov r8, r8)
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	e000e010 	.word	0xe000e010

08002d38 <vApplicationGetIdleTaskMemory>:
#if (configSUPPORT_STATIC_ALLOCATION == 1)
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	4a06      	ldr	r2, [pc, #24]	@ (8002d60 <vApplicationGetIdleTaskMemory+0x28>)
 8002d48:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	4a05      	ldr	r2, [pc, #20]	@ (8002d64 <vApplicationGetIdleTaskMemory+0x2c>)
 8002d4e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2280      	movs	r2, #128	@ 0x80
 8002d54:	601a      	str	r2, [r3, #0]
}
 8002d56:	46c0      	nop			@ (mov r8, r8)
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	b004      	add	sp, #16
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	46c0      	nop			@ (mov r8, r8)
 8002d60:	20000130 	.word	0x20000130
 8002d64:	200001d8 	.word	0x200001d8

08002d68 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	4a06      	ldr	r2, [pc, #24]	@ (8002d90 <vApplicationGetTimerTaskMemory+0x28>)
 8002d78:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	4a05      	ldr	r2, [pc, #20]	@ (8002d94 <vApplicationGetTimerTaskMemory+0x2c>)
 8002d7e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2280      	movs	r2, #128	@ 0x80
 8002d84:	601a      	str	r2, [r3, #0]
}
 8002d86:	46c0      	nop			@ (mov r8, r8)
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	b004      	add	sp, #16
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	46c0      	nop			@ (mov r8, r8)
 8002d90:	200003d8 	.word	0x200003d8
 8002d94:	20000480 	.word	0x20000480

08002d98 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    EventGroupHandle_t xEventGroupCreate( void )
    {
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
         * TickType_t alignment requirements the cast is safe.  In other cases,
         * where the natural word size of the architecture is less than
         * sizeof( TickType_t ), the TickType_t variables will be accessed in two
         * or more reads operations, and the alignment requirements is only that
         * of each individual read. */
        pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8002d9e:	2020      	movs	r0, #32
 8002da0:	f002 fc86 	bl	80056b0 <pvPortMalloc>
 8002da4:	0003      	movs	r3, r0
 8002da6:	607b      	str	r3, [r7, #4]

        if( pxEventBits != NULL )
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00a      	beq.n	8002dc4 <xEventGroupCreate+0x2c>
        {
            pxEventBits->uxEventBits = 0;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	601a      	str	r2, [r3, #0]
            vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	3304      	adds	r3, #4
 8002db8:	0018      	movs	r0, r3
 8002dba:	f000 f973 	bl	80030a4 <vListInitialise>
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                /* Both static and dynamic allocation can be used, so note this
                 * event group was allocated statically in case the event group is
                 * later deleted. */
                pxEventBits->ucStaticallyAllocated = pdFALSE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	771a      	strb	r2, [r3, #28]
        else
        {
            traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
        }

        return pxEventBits;
 8002dc4:	687b      	ldr	r3, [r7, #4]
    }
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	b002      	add	sp, #8
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <xEventGroupWaitBits>:
EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
                                 const EventBits_t uxBitsToWaitFor,
                                 const BaseType_t xClearOnExit,
                                 const BaseType_t xWaitForAllBits,
                                 TickType_t xTicksToWait )
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b08c      	sub	sp, #48	@ 0x30
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	60f8      	str	r0, [r7, #12]
 8002dd6:	60b9      	str	r1, [r7, #8]
 8002dd8:	607a      	str	r2, [r7, #4]
 8002dda:	603b      	str	r3, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	627b      	str	r3, [r7, #36]	@ 0x24
    EventBits_t uxReturn, uxControlBits = 0;
 8002de0:	2300      	movs	r3, #0
 8002de2:	62bb      	str	r3, [r7, #40]	@ 0x28
    BaseType_t xWaitConditionMet, xAlreadyYielded;
    BaseType_t xTimeoutOccurred = pdFALSE;
 8002de4:	2300      	movs	r3, #0
 8002de6:	623b      	str	r3, [r7, #32]

    /* Check the user is not attempting to wait on the bits used by the kernel
     * itself, and that at least one bit is being requested. */
    configASSERT( xEventGroup );
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d102      	bne.n	8002df4 <xEventGroupWaitBits+0x26>
 8002dee:	b672      	cpsid	i
 8002df0:	46c0      	nop			@ (mov r8, r8)
 8002df2:	e7fd      	b.n	8002df0 <xEventGroupWaitBits+0x22>
    configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8002df4:	68ba      	ldr	r2, [r7, #8]
 8002df6:	2380      	movs	r3, #128	@ 0x80
 8002df8:	045b      	lsls	r3, r3, #17
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d302      	bcc.n	8002e04 <xEventGroupWaitBits+0x36>
 8002dfe:	b672      	cpsid	i
 8002e00:	46c0      	nop			@ (mov r8, r8)
 8002e02:	e7fd      	b.n	8002e00 <xEventGroupWaitBits+0x32>
    configASSERT( uxBitsToWaitFor != 0 );
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d102      	bne.n	8002e10 <xEventGroupWaitBits+0x42>
 8002e0a:	b672      	cpsid	i
 8002e0c:	46c0      	nop			@ (mov r8, r8)
 8002e0e:	e7fd      	b.n	8002e0c <xEventGroupWaitBits+0x3e>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e10:	f001 ff2c 	bl	8004c6c <xTaskGetSchedulerState>
 8002e14:	1e03      	subs	r3, r0, #0
 8002e16:	d102      	bne.n	8002e1e <xEventGroupWaitBits+0x50>
 8002e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <xEventGroupWaitBits+0x54>
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e000      	b.n	8002e24 <xEventGroupWaitBits+0x56>
 8002e22:	2300      	movs	r3, #0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d102      	bne.n	8002e2e <xEventGroupWaitBits+0x60>
 8002e28:	b672      	cpsid	i
 8002e2a:	46c0      	nop			@ (mov r8, r8)
 8002e2c:	e7fd      	b.n	8002e2a <xEventGroupWaitBits+0x5c>
    }
    #endif

    vTaskSuspendAll();
 8002e2e:	f001 f945 	bl	80040bc <vTaskSuspendAll>
    {
        const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8002e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	61fb      	str	r3, [r7, #28]

        /* Check to see if the wait condition is already met or not. */
        xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8002e38:	683a      	ldr	r2, [r7, #0]
 8002e3a:	68b9      	ldr	r1, [r7, #8]
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	0018      	movs	r0, r3
 8002e40:	f000 f8fb 	bl	800303a <prvTestWaitCondition>
 8002e44:	0003      	movs	r3, r0
 8002e46:	61bb      	str	r3, [r7, #24]

        if( xWaitConditionMet != pdFALSE )
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00e      	beq.n	8002e6c <xEventGroupWaitBits+0x9e>
        {
            /* The wait condition has already been met so there is no need to
             * block. */
            uxReturn = uxCurrentEventBits;
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
            xTicksToWait = ( TickType_t ) 0;
 8002e52:	2300      	movs	r3, #0
 8002e54:	63bb      	str	r3, [r7, #56]	@ 0x38

            /* Clear the wait bits if requested to do so. */
            if( xClearOnExit != pdFALSE )
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d02a      	beq.n	8002eb2 <xEventGroupWaitBits+0xe4>
            {
                pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	68ba      	ldr	r2, [r7, #8]
 8002e62:	43d2      	mvns	r2, r2
 8002e64:	401a      	ands	r2, r3
 8002e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e68:	601a      	str	r2, [r3, #0]
 8002e6a:	e022      	b.n	8002eb2 <xEventGroupWaitBits+0xe4>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else if( xTicksToWait == ( TickType_t ) 0 )
 8002e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d104      	bne.n	8002e7c <xEventGroupWaitBits+0xae>
        {
            /* The wait condition has not been met, but no block time was
             * specified, so just return the current value. */
            uxReturn = uxCurrentEventBits;
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
            xTimeoutOccurred = pdTRUE;
 8002e76:	2301      	movs	r3, #1
 8002e78:	623b      	str	r3, [r7, #32]
 8002e7a:	e01a      	b.n	8002eb2 <xEventGroupWaitBits+0xe4>
        {
            /* The task is going to block to wait for its required bits to be
             * set.  uxControlBits are used to remember the specified behaviour of
             * this call to xEventGroupWaitBits() - for use when the event bits
             * unblock the task. */
            if( xClearOnExit != pdFALSE )
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d004      	beq.n	8002e8c <xEventGroupWaitBits+0xbe>
            {
                uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8002e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e84:	2280      	movs	r2, #128	@ 0x80
 8002e86:	0452      	lsls	r2, r2, #17
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( xWaitForAllBits != pdFALSE )
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d004      	beq.n	8002e9c <xEventGroupWaitBits+0xce>
            {
                uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8002e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e94:	2280      	movs	r2, #128	@ 0x80
 8002e96:	04d2      	lsls	r2, r2, #19
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
            }

            /* Store the bits that the calling task is waiting for in the
             * task's event list item so the kernel knows when a match is
             * found.  Then enter the blocked state. */
            vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9e:	1d18      	adds	r0, r3, #4
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002ea8:	0019      	movs	r1, r3
 8002eaa:	f001 fb9b 	bl	80045e4 <vTaskPlaceOnUnorderedEventList>

            /* This is obsolete as it will get set after the task unblocks, but
             * some compilers mistakenly generate a warning about the variable
             * being returned without being set if it is not done. */
            uxReturn = 0;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
        }
    }
    xAlreadyYielded = xTaskResumeAll();
 8002eb2:	f001 f90f 	bl	80040d4 <xTaskResumeAll>
 8002eb6:	0003      	movs	r3, r0
 8002eb8:	617b      	str	r3, [r7, #20]

    if( xTicksToWait != ( TickType_t ) 0 )
 8002eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d02c      	beq.n	8002f1a <xEventGroupWaitBits+0x14c>
    {
        if( xAlreadyYielded == pdFALSE )
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <xEventGroupWaitBits+0xfc>
        {
            portYIELD_WITHIN_API();
 8002ec6:	f002 fb4b 	bl	8005560 <vPortYield>

        /* The task blocked to wait for its required bits to be set - at this
         * point either the required bits were set or the block time expired.  If
         * the required bits were set they will have been stored in the task's
         * event list item, and they should now be retrieved then cleared. */
        uxReturn = uxTaskResetEventItemValue();
 8002eca:	f001 ff6f 	bl	8004dac <uxTaskResetEventItemValue>
 8002ece:	0003      	movs	r3, r0
 8002ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8002ed2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ed4:	2380      	movs	r3, #128	@ 0x80
 8002ed6:	049b      	lsls	r3, r3, #18
 8002ed8:	4013      	ands	r3, r2
 8002eda:	d11a      	bne.n	8002f12 <xEventGroupWaitBits+0x144>
        {
            taskENTER_CRITICAL();
 8002edc:	f002 fb50 	bl	8005580 <vPortEnterCritical>
            {
                /* The task timed out, just return the current event bit value. */
                uxReturn = pxEventBits->uxEventBits;
 8002ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* It is possible that the event bits were updated between this
                 * task leaving the Blocked state and running again. */
                if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8002ee6:	683a      	ldr	r2, [r7, #0]
 8002ee8:	68b9      	ldr	r1, [r7, #8]
 8002eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eec:	0018      	movs	r0, r3
 8002eee:	f000 f8a4 	bl	800303a <prvTestWaitCondition>
 8002ef2:	1e03      	subs	r3, r0, #0
 8002ef4:	d009      	beq.n	8002f0a <xEventGroupWaitBits+0x13c>
                {
                    if( xClearOnExit != pdFALSE )
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d006      	beq.n	8002f0a <xEventGroupWaitBits+0x13c>
                    {
                        pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8002efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68ba      	ldr	r2, [r7, #8]
 8002f02:	43d2      	mvns	r2, r2
 8002f04:	401a      	ands	r2, r3
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	601a      	str	r2, [r3, #0]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                xTimeoutOccurred = pdTRUE;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	623b      	str	r3, [r7, #32]
            }
            taskEXIT_CRITICAL();
 8002f0e:	f002 fb49 	bl	80055a4 <vPortExitCritical>
        {
            /* The task unblocked because the bits were set. */
        }

        /* The task blocked so control bits may have been set. */
        uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8002f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f14:	021b      	lsls	r3, r3, #8
 8002f16:	0a1b      	lsrs	r3, r3, #8
 8002f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

    /* Prevent compiler warnings when trace macros are not used. */
    ( void ) xTimeoutOccurred;

    return uxReturn;
 8002f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	b00c      	add	sp, #48	@ 0x30
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <xEventGroupSetBits>:
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup,
                                const EventBits_t uxBitsToSet )
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b08c      	sub	sp, #48	@ 0x30
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
    ListItem_t * pxListItem;
    ListItem_t * pxNext;
    ListItem_t const * pxListEnd;
    List_t const * pxList;
    EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	62bb      	str	r3, [r7, #40]	@ 0x28
    EventGroup_t * pxEventBits = xEventGroup;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	623b      	str	r3, [r7, #32]
    BaseType_t xMatchFound = pdFALSE;
 8002f36:	2300      	movs	r3, #0
 8002f38:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check the user is not attempting to set the bits used by the kernel
     * itself. */
    configASSERT( xEventGroup );
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d102      	bne.n	8002f46 <xEventGroupSetBits+0x22>
 8002f40:	b672      	cpsid	i
 8002f42:	46c0      	nop			@ (mov r8, r8)
 8002f44:	e7fd      	b.n	8002f42 <xEventGroupSetBits+0x1e>
    configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	2380      	movs	r3, #128	@ 0x80
 8002f4a:	045b      	lsls	r3, r3, #17
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d302      	bcc.n	8002f56 <xEventGroupSetBits+0x32>
 8002f50:	b672      	cpsid	i
 8002f52:	46c0      	nop			@ (mov r8, r8)
 8002f54:	e7fd      	b.n	8002f52 <xEventGroupSetBits+0x2e>

    pxList = &( pxEventBits->xTasksWaitingForBits );
 8002f56:	6a3b      	ldr	r3, [r7, #32]
 8002f58:	3304      	adds	r3, #4
 8002f5a:	61fb      	str	r3, [r7, #28]
    pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	3308      	adds	r3, #8
 8002f60:	61bb      	str	r3, [r7, #24]
    vTaskSuspendAll();
 8002f62:	f001 f8ab 	bl	80040bc <vTaskSuspendAll>
    {
        traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

        pxListItem = listGET_HEAD_ENTRY( pxList );
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Set the bits. */
        pxEventBits->uxEventBits |= uxBitsToSet;
 8002f6c:	6a3b      	ldr	r3, [r7, #32]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	431a      	orrs	r2, r3
 8002f74:	6a3b      	ldr	r3, [r7, #32]
 8002f76:	601a      	str	r2, [r3, #0]

        /* See if the new bit value should unblock any tasks. */
        while( pxListItem != pxListEnd )
 8002f78:	e03d      	b.n	8002ff6 <xEventGroupSetBits+0xd2>
        {
            pxNext = listGET_NEXT( pxListItem );
 8002f7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	617b      	str	r3, [r7, #20]
            uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8002f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	613b      	str	r3, [r7, #16]
            xMatchFound = pdFALSE;
 8002f86:	2300      	movs	r3, #0
 8002f88:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Split the bits waited for from the control bits. */
            uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	0e1b      	lsrs	r3, r3, #24
 8002f8e:	061b      	lsls	r3, r3, #24
 8002f90:	60fb      	str	r3, [r7, #12]
            uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	021b      	lsls	r3, r3, #8
 8002f96:	0a1b      	lsrs	r3, r3, #8
 8002f98:	613b      	str	r3, [r7, #16]

            if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	2380      	movs	r3, #128	@ 0x80
 8002f9e:	04db      	lsls	r3, r3, #19
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	d107      	bne.n	8002fb4 <xEventGroupSetBits+0x90>
            {
                /* Just looking for single bit being set. */
                if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8002fa4:	6a3b      	ldr	r3, [r7, #32]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	4013      	ands	r3, r2
 8002fac:	d00b      	beq.n	8002fc6 <xEventGroupSetBits+0xa2>
                {
                    xMatchFound = pdTRUE;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fb2:	e008      	b.n	8002fc6 <xEventGroupSetBits+0xa2>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8002fb4:	6a3b      	ldr	r3, [r7, #32]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d101      	bne.n	8002fc6 <xEventGroupSetBits+0xa2>
            {
                /* All bits are set. */
                xMatchFound = pdTRUE;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	627b      	str	r3, [r7, #36]	@ 0x24
            else
            {
                /* Need all bits to be set, but not all the bits were set. */
            }

            if( xMatchFound != pdFALSE )
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d012      	beq.n	8002ff2 <xEventGroupSetBits+0xce>
            {
                /* The bits match.  Should the bits be cleared on exit? */
                if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8002fcc:	68fa      	ldr	r2, [r7, #12]
 8002fce:	2380      	movs	r3, #128	@ 0x80
 8002fd0:	045b      	lsls	r3, r3, #17
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	d003      	beq.n	8002fde <xEventGroupSetBits+0xba>
                {
                    uxBitsToClear |= uxBitsWaitedFor;
 8002fd6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
                /* Store the actual event flag value in the task's event list
                 * item before removing the task from the event list.  The
                 * eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
                 * that is was unblocked due to its required bits matching, rather
                 * than because it timed out. */
                vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8002fde:	6a3b      	ldr	r3, [r7, #32]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2280      	movs	r2, #128	@ 0x80
 8002fe4:	0492      	lsls	r2, r2, #18
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fea:	0011      	movs	r1, r2
 8002fec:	0018      	movs	r0, r3
 8002fee:	f001 fc4d 	bl	800488c <vTaskRemoveFromUnorderedEventList>
            }

            /* Move onto the next list item.  Note pxListItem->pxNext is not
             * used here as the list item may have been removed from the event list
             * and inserted into the ready/pending reading list. */
            pxListItem = pxNext;
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while( pxListItem != pxListEnd )
 8002ff6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d1bd      	bne.n	8002f7a <xEventGroupSetBits+0x56>
        }

        /* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
         * bit was set in the control word. */
        pxEventBits->uxEventBits &= ~uxBitsToClear;
 8002ffe:	6a3b      	ldr	r3, [r7, #32]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003004:	43d2      	mvns	r2, r2
 8003006:	401a      	ands	r2, r3
 8003008:	6a3b      	ldr	r3, [r7, #32]
 800300a:	601a      	str	r2, [r3, #0]
    }
    ( void ) xTaskResumeAll();
 800300c:	f001 f862 	bl	80040d4 <xTaskResumeAll>

    return pxEventBits->uxEventBits;
 8003010:	6a3b      	ldr	r3, [r7, #32]
 8003012:	681b      	ldr	r3, [r3, #0]
}
 8003014:	0018      	movs	r0, r3
 8003016:	46bd      	mov	sp, r7
 8003018:	b00c      	add	sp, #48	@ 0x30
 800301a:	bd80      	pop	{r7, pc}

0800301c <vEventGroupSetBitsCallback>:

/* For internal use only - execute a 'set bits' command that was pended from
 * an interrupt. */
void vEventGroupSetBitsCallback( void * pvEventGroup,
                                 const uint32_t ulBitsToSet )
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
    ( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8003026:	683a      	ldr	r2, [r7, #0]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	0011      	movs	r1, r2
 800302c:	0018      	movs	r0, r3
 800302e:	f7ff ff79 	bl	8002f24 <xEventGroupSetBits>
}
 8003032:	46c0      	nop			@ (mov r8, r8)
 8003034:	46bd      	mov	sp, r7
 8003036:	b002      	add	sp, #8
 8003038:	bd80      	pop	{r7, pc}

0800303a <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits,
                                        const EventBits_t uxBitsToWaitFor,
                                        const BaseType_t xWaitForAllBits )
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b086      	sub	sp, #24
 800303e:	af00      	add	r7, sp, #0
 8003040:	60f8      	str	r0, [r7, #12]
 8003042:	60b9      	str	r1, [r7, #8]
 8003044:	607a      	str	r2, [r7, #4]
    BaseType_t xWaitConditionMet = pdFALSE;
 8003046:	2300      	movs	r3, #0
 8003048:	617b      	str	r3, [r7, #20]

    if( xWaitForAllBits == pdFALSE )
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d106      	bne.n	800305e <prvTestWaitCondition+0x24>
    {
        /* Task only has to wait for one bit within uxBitsToWaitFor to be
         * set.  Is one already set? */
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	68ba      	ldr	r2, [r7, #8]
 8003054:	4013      	ands	r3, r2
 8003056:	d00a      	beq.n	800306e <prvTestWaitCondition+0x34>
        {
            xWaitConditionMet = pdTRUE;
 8003058:	2301      	movs	r3, #1
 800305a:	617b      	str	r3, [r7, #20]
 800305c:	e007      	b.n	800306e <prvTestWaitCondition+0x34>
    }
    else
    {
        /* Task has to wait for all the bits in uxBitsToWaitFor to be set.
         * Are they set already? */
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	68ba      	ldr	r2, [r7, #8]
 8003062:	4013      	ands	r3, r2
 8003064:	68ba      	ldr	r2, [r7, #8]
 8003066:	429a      	cmp	r2, r3
 8003068:	d101      	bne.n	800306e <prvTestWaitCondition+0x34>
        {
            xWaitConditionMet = pdTRUE;
 800306a:	2301      	movs	r3, #1
 800306c:	617b      	str	r3, [r7, #20]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    return xWaitConditionMet;
 800306e:	697b      	ldr	r3, [r7, #20]
}
 8003070:	0018      	movs	r0, r3
 8003072:	46bd      	mov	sp, r7
 8003074:	b006      	add	sp, #24
 8003076:	bd80      	pop	{r7, pc}

08003078 <xEventGroupSetBitsFromISR>:
#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

    BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup,
                                          const EventBits_t uxBitsToSet,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
        BaseType_t xReturn;

        traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
        xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	68ba      	ldr	r2, [r7, #8]
 8003088:	68f9      	ldr	r1, [r7, #12]
 800308a:	4805      	ldr	r0, [pc, #20]	@ (80030a0 <xEventGroupSetBitsFromISR+0x28>)
 800308c:	f002 f9b8 	bl	8005400 <xTimerPendFunctionCallFromISR>
 8003090:	0003      	movs	r3, r0
 8003092:	617b      	str	r3, [r7, #20]

        return xReturn;
 8003094:	697b      	ldr	r3, [r7, #20]
    }
 8003096:	0018      	movs	r0, r3
 8003098:	46bd      	mov	sp, r7
 800309a:	b006      	add	sp, #24
 800309c:	bd80      	pop	{r7, pc}
 800309e:	46c0      	nop			@ (mov r8, r8)
 80030a0:	0800301d 	.word	0x0800301d

080030a4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	3308      	adds	r3, #8
 80030b0:	001a      	movs	r2, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	4252      	negs	r2, r2
 80030bc:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	3308      	adds	r3, #8
 80030c2:	001a      	movs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	3308      	adds	r3, #8
 80030cc:	001a      	movs	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80030d8:	46c0      	nop			@ (mov r8, r8)
 80030da:	46bd      	mov	sp, r7
 80030dc:	b002      	add	sp, #8
 80030de:	bd80      	pop	{r7, pc}

080030e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b082      	sub	sp, #8
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80030ee:	46c0      	nop			@ (mov r8, r8)
 80030f0:	46bd      	mov	sp, r7
 80030f2:	b002      	add	sp, #8
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b084      	sub	sp, #16
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
 80030fe:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	3301      	adds	r3, #1
 800310a:	d103      	bne.n	8003114 <vListInsert+0x1e>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	60fb      	str	r3, [r7, #12]
 8003112:	e00c      	b.n	800312e <vListInsert+0x38>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	3308      	adds	r3, #8
 8003118:	60fb      	str	r3, [r7, #12]
 800311a:	e002      	b.n	8003122 <vListInsert+0x2c>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	60fb      	str	r3, [r7, #12]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	429a      	cmp	r2, r3
 800312c:	d2f6      	bcs.n	800311c <vListInsert+0x26>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	1c5a      	adds	r2, r3, #1
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	601a      	str	r2, [r3, #0]
}
 800315a:	46c0      	nop			@ (mov r8, r8)
 800315c:	46bd      	mov	sp, r7
 800315e:	b004      	add	sp, #16
 8003160:	bd80      	pop	{r7, pc}

08003162 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b084      	sub	sp, #16
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	6892      	ldr	r2, [r2, #8]
 8003178:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	6852      	ldr	r2, [r2, #4]
 8003182:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	429a      	cmp	r2, r3
 800318c:	d103      	bne.n	8003196 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	689a      	ldr	r2, [r3, #8]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	1e5a      	subs	r2, r3, #1
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
}
 80031aa:	0018      	movs	r0, r3
 80031ac:	46bd      	mov	sp, r7
 80031ae:	b004      	add	sp, #16
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80031b2:	b5b0      	push	{r4, r5, r7, lr}
 80031b4:	b084      	sub	sp, #16
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
 80031ba:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80031bc:	2301      	movs	r3, #1
 80031be:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d102      	bne.n	80031d0 <xQueueGenericReset+0x1e>
 80031ca:	b672      	cpsid	i
 80031cc:	46c0      	nop			@ (mov r8, r8)
 80031ce:	e7fd      	b.n	80031cc <xQueueGenericReset+0x1a>

    if( ( pxQueue != NULL ) &&
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d100      	bne.n	80031d8 <xQueueGenericReset+0x26>
 80031d6:	e06a      	b.n	80032ae <xQueueGenericReset+0xfc>
        ( pxQueue->uxLength >= 1U ) &&
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d066      	beq.n	80032ae <xQueueGenericReset+0xfc>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e8:	2400      	movs	r4, #0
 80031ea:	0c15      	lsrs	r5, r2, #16
 80031ec:	0c19      	lsrs	r1, r3, #16
 80031ee:	b2a8      	uxth	r0, r5
 80031f0:	2800      	cmp	r0, #0
 80031f2:	d104      	bne.n	80031fe <xQueueGenericReset+0x4c>
 80031f4:	b288      	uxth	r0, r1
 80031f6:	2800      	cmp	r0, #0
 80031f8:	d013      	beq.n	8003222 <xQueueGenericReset+0x70>
 80031fa:	1c10      	adds	r0, r2, #0
 80031fc:	e004      	b.n	8003208 <xQueueGenericReset+0x56>
 80031fe:	b289      	uxth	r1, r1
 8003200:	2900      	cmp	r1, #0
 8003202:	d10d      	bne.n	8003220 <xQueueGenericReset+0x6e>
 8003204:	1c29      	adds	r1, r5, #0
 8003206:	1c18      	adds	r0, r3, #0
 8003208:	b292      	uxth	r2, r2
 800320a:	b29b      	uxth	r3, r3
 800320c:	435a      	muls	r2, r3
 800320e:	b283      	uxth	r3, r0
 8003210:	b289      	uxth	r1, r1
 8003212:	434b      	muls	r3, r1
 8003214:	0c12      	lsrs	r2, r2, #16
 8003216:	189b      	adds	r3, r3, r2
 8003218:	141b      	asrs	r3, r3, #16
 800321a:	b29b      	uxth	r3, r3
 800321c:	2b00      	cmp	r3, #0
 800321e:	d000      	beq.n	8003222 <xQueueGenericReset+0x70>
 8003220:	2401      	movs	r4, #1
 8003222:	1e23      	subs	r3, r4, #0
        ( pxQueue->uxLength >= 1U ) &&
 8003224:	d143      	bne.n	80032ae <xQueueGenericReset+0xfc>
    {
        taskENTER_CRITICAL();
 8003226:	f002 f9ab 	bl	8005580 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003236:	434b      	muls	r3, r1
 8003238:	18d2      	adds	r2, r2, r3
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	2200      	movs	r2, #0
 8003242:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003254:	1e59      	subs	r1, r3, #1
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325a:	434b      	muls	r3, r1
 800325c:	18d2      	adds	r2, r2, r3
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	2244      	movs	r2, #68	@ 0x44
 8003266:	21ff      	movs	r1, #255	@ 0xff
 8003268:	5499      	strb	r1, [r3, r2]
            pxQueue->cTxLock = queueUNLOCKED;
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	2245      	movs	r2, #69	@ 0x45
 800326e:	21ff      	movs	r1, #255	@ 0xff
 8003270:	5499      	strb	r1, [r3, r2]

            if( xNewQueue == pdFALSE )
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10d      	bne.n	8003294 <xQueueGenericReset+0xe2>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	691b      	ldr	r3, [r3, #16]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d013      	beq.n	80032a8 <xQueueGenericReset+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	3310      	adds	r3, #16
 8003284:	0018      	movs	r0, r3
 8003286:	f001 fa35 	bl	80046f4 <xTaskRemoveFromEventList>
 800328a:	1e03      	subs	r3, r0, #0
 800328c:	d00c      	beq.n	80032a8 <xQueueGenericReset+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800328e:	f002 f967 	bl	8005560 <vPortYield>
 8003292:	e009      	b.n	80032a8 <xQueueGenericReset+0xf6>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	3310      	adds	r3, #16
 8003298:	0018      	movs	r0, r3
 800329a:	f7ff ff03 	bl	80030a4 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	3324      	adds	r3, #36	@ 0x24
 80032a2:	0018      	movs	r0, r3
 80032a4:	f7ff fefe 	bl	80030a4 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80032a8:	f002 f97c 	bl	80055a4 <vPortExitCritical>
 80032ac:	e001      	b.n	80032b2 <xQueueGenericReset+0x100>
    }
    else
    {
        xReturn = pdFAIL;
 80032ae:	2300      	movs	r3, #0
 80032b0:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d102      	bne.n	80032be <xQueueGenericReset+0x10c>
 80032b8:	b672      	cpsid	i
 80032ba:	46c0      	nop			@ (mov r8, r8)
 80032bc:	e7fd      	b.n	80032ba <xQueueGenericReset+0x108>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80032be:	68fb      	ldr	r3, [r7, #12]
}
 80032c0:	0018      	movs	r0, r3
 80032c2:	46bd      	mov	sp, r7
 80032c4:	b004      	add	sp, #16
 80032c6:	bdb0      	pop	{r4, r5, r7, pc}

080032c8 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 80032c8:	b590      	push	{r4, r7, lr}
 80032ca:	b089      	sub	sp, #36	@ 0x24
 80032cc:	af02      	add	r7, sp, #8
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
 80032d4:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 80032d6:	2300      	movs	r3, #0
 80032d8:	617b      	str	r3, [r7, #20]

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d102      	bne.n	80032e6 <xQueueGenericCreateStatic+0x1e>
 80032e0:	b672      	cpsid	i
 80032e2:	46c0      	nop			@ (mov r8, r8)
 80032e4:	e7fd      	b.n	80032e2 <xQueueGenericCreateStatic+0x1a>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d029      	beq.n	8003340 <xQueueGenericCreateStatic+0x78>
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d026      	beq.n	8003340 <xQueueGenericCreateStatic+0x78>
            ( pxStaticQueue != NULL ) &&
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d002      	beq.n	80032fe <xQueueGenericCreateStatic+0x36>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d020      	beq.n	8003340 <xQueueGenericCreateStatic+0x78>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d102      	bne.n	800330a <xQueueGenericCreateStatic+0x42>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d11a      	bne.n	8003340 <xQueueGenericCreateStatic+0x78>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 800330a:	2350      	movs	r3, #80	@ 0x50
 800330c:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	2b50      	cmp	r3, #80	@ 0x50
 8003312:	d002      	beq.n	800331a <xQueueGenericCreateStatic+0x52>
 8003314:	b672      	cpsid	i
 8003316:	46c0      	nop			@ (mov r8, r8)
 8003318:	e7fd      	b.n	8003316 <xQueueGenericCreateStatic+0x4e>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 800331a:	693b      	ldr	r3, [r7, #16]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	2246      	movs	r2, #70	@ 0x46
 8003324:	2101      	movs	r1, #1
 8003326:	5499      	strb	r1, [r3, r2]
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003328:	2328      	movs	r3, #40	@ 0x28
 800332a:	18fb      	adds	r3, r7, r3
 800332c:	781c      	ldrb	r4, [r3, #0]
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	68b9      	ldr	r1, [r7, #8]
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	0023      	movs	r3, r4
 800333a:	f000 f86f 	bl	800341c <prvInitialiseNewQueue>
 800333e:	e005      	b.n	800334c <xQueueGenericCreateStatic+0x84>
        }
        else
        {
            configASSERT( pxNewQueue );
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d102      	bne.n	800334c <xQueueGenericCreateStatic+0x84>
 8003346:	b672      	cpsid	i
 8003348:	46c0      	nop			@ (mov r8, r8)
 800334a:	e7fd      	b.n	8003348 <xQueueGenericCreateStatic+0x80>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800334c:	697b      	ldr	r3, [r7, #20]
    }
 800334e:	0018      	movs	r0, r3
 8003350:	46bd      	mov	sp, r7
 8003352:	b007      	add	sp, #28
 8003354:	bd90      	pop	{r4, r7, pc}

08003356 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003356:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003358:	b08b      	sub	sp, #44	@ 0x2c
 800335a:	af02      	add	r7, sp, #8
 800335c:	60f8      	str	r0, [r7, #12]
 800335e:	60b9      	str	r1, [r7, #8]
 8003360:	1dfb      	adds	r3, r7, #7
 8003362:	701a      	strb	r2, [r3, #0]
        Queue_t * pxNewQueue = NULL;
 8003364:	2300      	movs	r3, #0
 8003366:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d04b      	beq.n	8003406 <xQueueGenericCreate+0xb0>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800336e:	2000      	movs	r0, #0
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	0c19      	lsrs	r1, r3, #16
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	1c1e      	adds	r6, r3, #0
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	0c1b      	lsrs	r3, r3, #16
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	1c15      	adds	r5, r2, #0
 8003380:	b28a      	uxth	r2, r1
 8003382:	2a00      	cmp	r2, #0
 8003384:	d105      	bne.n	8003392 <xQueueGenericCreate+0x3c>
 8003386:	b29a      	uxth	r2, r3
 8003388:	2a00      	cmp	r2, #0
 800338a:	d013      	beq.n	80033b4 <xQueueGenericCreate+0x5e>
 800338c:	1c19      	adds	r1, r3, #0
 800338e:	1c34      	adds	r4, r6, #0
 8003390:	e003      	b.n	800339a <xQueueGenericCreate+0x44>
 8003392:	b29b      	uxth	r3, r3
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10c      	bne.n	80033b2 <xQueueGenericCreate+0x5c>
 8003398:	1c2c      	adds	r4, r5, #0
 800339a:	b2b3      	uxth	r3, r6
 800339c:	b2aa      	uxth	r2, r5
 800339e:	435a      	muls	r2, r3
 80033a0:	b2a3      	uxth	r3, r4
 80033a2:	b289      	uxth	r1, r1
 80033a4:	434b      	muls	r3, r1
 80033a6:	0c12      	lsrs	r2, r2, #16
 80033a8:	189b      	adds	r3, r3, r2
 80033aa:	141b      	asrs	r3, r3, #16
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d000      	beq.n	80033b4 <xQueueGenericCreate+0x5e>
 80033b2:	2001      	movs	r0, #1
 80033b4:	1e03      	subs	r3, r0, #0
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80033b6:	d126      	bne.n	8003406 <xQueueGenericCreate+0xb0>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	68ba      	ldr	r2, [r7, #8]
 80033bc:	4353      	muls	r3, r2
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80033be:	3351      	adds	r3, #81	@ 0x51
 80033c0:	d821      	bhi.n	8003406 <xQueueGenericCreate+0xb0>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	68ba      	ldr	r2, [r7, #8]
 80033c6:	4353      	muls	r3, r2
 80033c8:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	3350      	adds	r3, #80	@ 0x50
 80033ce:	0018      	movs	r0, r3
 80033d0:	f002 f96e 	bl	80056b0 <pvPortMalloc>
 80033d4:	0003      	movs	r3, r0
 80033d6:	61fb      	str	r3, [r7, #28]

            if( pxNewQueue != NULL )
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d019      	beq.n	8003412 <xQueueGenericCreate+0xbc>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	3350      	adds	r3, #80	@ 0x50
 80033e6:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	2246      	movs	r2, #70	@ 0x46
 80033ec:	2100      	movs	r1, #0
 80033ee:	5499      	strb	r1, [r3, r2]
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80033f0:	1dfb      	adds	r3, r7, #7
 80033f2:	781c      	ldrb	r4, [r3, #0]
 80033f4:	697a      	ldr	r2, [r7, #20]
 80033f6:	68b9      	ldr	r1, [r7, #8]
 80033f8:	68f8      	ldr	r0, [r7, #12]
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	9300      	str	r3, [sp, #0]
 80033fe:	0023      	movs	r3, r4
 8003400:	f000 f80c 	bl	800341c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8003404:	e005      	b.n	8003412 <xQueueGenericCreate+0xbc>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d102      	bne.n	8003412 <xQueueGenericCreate+0xbc>
 800340c:	b672      	cpsid	i
 800340e:	46c0      	nop			@ (mov r8, r8)
 8003410:	e7fd      	b.n	800340e <xQueueGenericCreate+0xb8>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8003412:	69fb      	ldr	r3, [r7, #28]
    }
 8003414:	0018      	movs	r0, r3
 8003416:	46bd      	mov	sp, r7
 8003418:	b009      	add	sp, #36	@ 0x24
 800341a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800341c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
 8003428:	001a      	movs	r2, r3
 800342a:	1cfb      	adds	r3, r7, #3
 800342c:	701a      	strb	r2, [r3, #0]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d103      	bne.n	800343c <prvInitialiseNewQueue+0x20>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	601a      	str	r2, [r3, #0]
 800343a:	e002      	b.n	8003442 <prvInitialiseNewQueue+0x26>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	68fa      	ldr	r2, [r7, #12]
 8003446:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	2101      	movs	r1, #1
 8003452:	0018      	movs	r0, r3
 8003454:	f7ff fead 	bl	80031b2 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	1cfa      	adds	r2, r7, #3
 800345c:	214c      	movs	r1, #76	@ 0x4c
 800345e:	7812      	ldrb	r2, [r2, #0]
 8003460:	545a      	strb	r2, [r3, r1]
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003462:	46c0      	nop			@ (mov r8, r8)
 8003464:	46bd      	mov	sp, r7
 8003466:	b004      	add	sp, #16
 8003468:	bd80      	pop	{r7, pc}

0800346a <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800346a:	b580      	push	{r7, lr}
 800346c:	b08a      	sub	sp, #40	@ 0x28
 800346e:	af00      	add	r7, sp, #0
 8003470:	60f8      	str	r0, [r7, #12]
 8003472:	60b9      	str	r1, [r7, #8]
 8003474:	607a      	str	r2, [r7, #4]
 8003476:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003478:	2300      	movs	r3, #0
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 8003480:	6a3b      	ldr	r3, [r7, #32]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d102      	bne.n	800348c <xQueueGenericSend+0x22>
 8003486:	b672      	cpsid	i
 8003488:	46c0      	nop			@ (mov r8, r8)
 800348a:	e7fd      	b.n	8003488 <xQueueGenericSend+0x1e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d103      	bne.n	800349a <xQueueGenericSend+0x30>
 8003492:	6a3b      	ldr	r3, [r7, #32]
 8003494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003496:	2b00      	cmp	r3, #0
 8003498:	d101      	bne.n	800349e <xQueueGenericSend+0x34>
 800349a:	2301      	movs	r3, #1
 800349c:	e000      	b.n	80034a0 <xQueueGenericSend+0x36>
 800349e:	2300      	movs	r3, #0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d102      	bne.n	80034aa <xQueueGenericSend+0x40>
 80034a4:	b672      	cpsid	i
 80034a6:	46c0      	nop			@ (mov r8, r8)
 80034a8:	e7fd      	b.n	80034a6 <xQueueGenericSend+0x3c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d103      	bne.n	80034b8 <xQueueGenericSend+0x4e>
 80034b0:	6a3b      	ldr	r3, [r7, #32]
 80034b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d101      	bne.n	80034bc <xQueueGenericSend+0x52>
 80034b8:	2301      	movs	r3, #1
 80034ba:	e000      	b.n	80034be <xQueueGenericSend+0x54>
 80034bc:	2300      	movs	r3, #0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d102      	bne.n	80034c8 <xQueueGenericSend+0x5e>
 80034c2:	b672      	cpsid	i
 80034c4:	46c0      	nop			@ (mov r8, r8)
 80034c6:	e7fd      	b.n	80034c4 <xQueueGenericSend+0x5a>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80034c8:	f001 fbd0 	bl	8004c6c <xTaskGetSchedulerState>
 80034cc:	1e03      	subs	r3, r0, #0
 80034ce:	d102      	bne.n	80034d6 <xQueueGenericSend+0x6c>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d101      	bne.n	80034da <xQueueGenericSend+0x70>
 80034d6:	2301      	movs	r3, #1
 80034d8:	e000      	b.n	80034dc <xQueueGenericSend+0x72>
 80034da:	2300      	movs	r3, #0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d102      	bne.n	80034e6 <xQueueGenericSend+0x7c>
 80034e0:	b672      	cpsid	i
 80034e2:	46c0      	nop			@ (mov r8, r8)
 80034e4:	e7fd      	b.n	80034e2 <xQueueGenericSend+0x78>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80034e6:	f002 f84b 	bl	8005580 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80034ea:	6a3b      	ldr	r3, [r7, #32]
 80034ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034ee:	6a3b      	ldr	r3, [r7, #32]
 80034f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d302      	bcc.n	80034fc <xQueueGenericSend+0x92>
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d11e      	bne.n	800353a <xQueueGenericSend+0xd0>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80034fc:	683a      	ldr	r2, [r7, #0]
 80034fe:	68b9      	ldr	r1, [r7, #8]
 8003500:	6a3b      	ldr	r3, [r7, #32]
 8003502:	0018      	movs	r0, r3
 8003504:	f000 f9bb 	bl	800387e <prvCopyDataToQueue>
 8003508:	0003      	movs	r3, r0
 800350a:	61fb      	str	r3, [r7, #28]

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800350c:	6a3b      	ldr	r3, [r7, #32]
 800350e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003510:	2b00      	cmp	r3, #0
 8003512:	d009      	beq.n	8003528 <xQueueGenericSend+0xbe>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003514:	6a3b      	ldr	r3, [r7, #32]
 8003516:	3324      	adds	r3, #36	@ 0x24
 8003518:	0018      	movs	r0, r3
 800351a:	f001 f8eb 	bl	80046f4 <xTaskRemoveFromEventList>
 800351e:	1e03      	subs	r3, r0, #0
 8003520:	d007      	beq.n	8003532 <xQueueGenericSend+0xc8>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8003522:	f002 f81d 	bl	8005560 <vPortYield>
 8003526:	e004      	b.n	8003532 <xQueueGenericSend+0xc8>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <xQueueGenericSend+0xc8>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 800352e:	f002 f817 	bl	8005560 <vPortYield>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8003532:	f002 f837 	bl	80055a4 <vPortExitCritical>
                return pdPASS;
 8003536:	2301      	movs	r3, #1
 8003538:	e05b      	b.n	80035f2 <xQueueGenericSend+0x188>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d103      	bne.n	8003548 <xQueueGenericSend+0xde>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003540:	f002 f830 	bl	80055a4 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8003544:	2300      	movs	r3, #0
 8003546:	e054      	b.n	80035f2 <xQueueGenericSend+0x188>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354a:	2b00      	cmp	r3, #0
 800354c:	d106      	bne.n	800355c <xQueueGenericSend+0xf2>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800354e:	2314      	movs	r3, #20
 8003550:	18fb      	adds	r3, r7, r3
 8003552:	0018      	movs	r0, r3
 8003554:	f001 fa48 	bl	80049e8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003558:	2301      	movs	r3, #1
 800355a:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800355c:	f002 f822 	bl	80055a4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003560:	f000 fdac 	bl	80040bc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003564:	f002 f80c 	bl	8005580 <vPortEnterCritical>
 8003568:	6a3b      	ldr	r3, [r7, #32]
 800356a:	2244      	movs	r2, #68	@ 0x44
 800356c:	5c9b      	ldrb	r3, [r3, r2]
 800356e:	b25b      	sxtb	r3, r3
 8003570:	3301      	adds	r3, #1
 8003572:	d103      	bne.n	800357c <xQueueGenericSend+0x112>
 8003574:	6a3b      	ldr	r3, [r7, #32]
 8003576:	2244      	movs	r2, #68	@ 0x44
 8003578:	2100      	movs	r1, #0
 800357a:	5499      	strb	r1, [r3, r2]
 800357c:	6a3b      	ldr	r3, [r7, #32]
 800357e:	2245      	movs	r2, #69	@ 0x45
 8003580:	5c9b      	ldrb	r3, [r3, r2]
 8003582:	b25b      	sxtb	r3, r3
 8003584:	3301      	adds	r3, #1
 8003586:	d103      	bne.n	8003590 <xQueueGenericSend+0x126>
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	2245      	movs	r2, #69	@ 0x45
 800358c:	2100      	movs	r1, #0
 800358e:	5499      	strb	r1, [r3, r2]
 8003590:	f002 f808 	bl	80055a4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003594:	1d3a      	adds	r2, r7, #4
 8003596:	2314      	movs	r3, #20
 8003598:	18fb      	adds	r3, r7, r3
 800359a:	0011      	movs	r1, r2
 800359c:	0018      	movs	r0, r3
 800359e:	f001 fa37 	bl	8004a10 <xTaskCheckForTimeOut>
 80035a2:	1e03      	subs	r3, r0, #0
 80035a4:	d11e      	bne.n	80035e4 <xQueueGenericSend+0x17a>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80035a6:	6a3b      	ldr	r3, [r7, #32]
 80035a8:	0018      	movs	r0, r3
 80035aa:	f000 fa6d 	bl	8003a88 <prvIsQueueFull>
 80035ae:	1e03      	subs	r3, r0, #0
 80035b0:	d011      	beq.n	80035d6 <xQueueGenericSend+0x16c>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80035b2:	6a3b      	ldr	r3, [r7, #32]
 80035b4:	3310      	adds	r3, #16
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	0011      	movs	r1, r2
 80035ba:	0018      	movs	r0, r3
 80035bc:	f000 fff2 	bl	80045a4 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80035c0:	6a3b      	ldr	r3, [r7, #32]
 80035c2:	0018      	movs	r0, r3
 80035c4:	f000 f9ec 	bl	80039a0 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80035c8:	f000 fd84 	bl	80040d4 <xTaskResumeAll>
 80035cc:	1e03      	subs	r3, r0, #0
 80035ce:	d18a      	bne.n	80034e6 <xQueueGenericSend+0x7c>
                {
                    portYIELD_WITHIN_API();
 80035d0:	f001 ffc6 	bl	8005560 <vPortYield>
 80035d4:	e787      	b.n	80034e6 <xQueueGenericSend+0x7c>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80035d6:	6a3b      	ldr	r3, [r7, #32]
 80035d8:	0018      	movs	r0, r3
 80035da:	f000 f9e1 	bl	80039a0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80035de:	f000 fd79 	bl	80040d4 <xTaskResumeAll>
 80035e2:	e780      	b.n	80034e6 <xQueueGenericSend+0x7c>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80035e4:	6a3b      	ldr	r3, [r7, #32]
 80035e6:	0018      	movs	r0, r3
 80035e8:	f000 f9da 	bl	80039a0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80035ec:	f000 fd72 	bl	80040d4 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80035f0:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80035f2:	0018      	movs	r0, r3
 80035f4:	46bd      	mov	sp, r7
 80035f6:	b00a      	add	sp, #40	@ 0x28
 80035f8:	bd80      	pop	{r7, pc}

080035fa <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80035fa:	b590      	push	{r4, r7, lr}
 80035fc:	b08b      	sub	sp, #44	@ 0x2c
 80035fe:	af00      	add	r7, sp, #0
 8003600:	60f8      	str	r0, [r7, #12]
 8003602:	60b9      	str	r1, [r7, #8]
 8003604:	607a      	str	r2, [r7, #4]
 8003606:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 800360c:	6a3b      	ldr	r3, [r7, #32]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d102      	bne.n	8003618 <xQueueGenericSendFromISR+0x1e>
 8003612:	b672      	cpsid	i
 8003614:	46c0      	nop			@ (mov r8, r8)
 8003616:	e7fd      	b.n	8003614 <xQueueGenericSendFromISR+0x1a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d103      	bne.n	8003626 <xQueueGenericSendFromISR+0x2c>
 800361e:	6a3b      	ldr	r3, [r7, #32]
 8003620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003622:	2b00      	cmp	r3, #0
 8003624:	d101      	bne.n	800362a <xQueueGenericSendFromISR+0x30>
 8003626:	2301      	movs	r3, #1
 8003628:	e000      	b.n	800362c <xQueueGenericSendFromISR+0x32>
 800362a:	2300      	movs	r3, #0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d102      	bne.n	8003636 <xQueueGenericSendFromISR+0x3c>
 8003630:	b672      	cpsid	i
 8003632:	46c0      	nop			@ (mov r8, r8)
 8003634:	e7fd      	b.n	8003632 <xQueueGenericSendFromISR+0x38>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	2b02      	cmp	r3, #2
 800363a:	d103      	bne.n	8003644 <xQueueGenericSendFromISR+0x4a>
 800363c:	6a3b      	ldr	r3, [r7, #32]
 800363e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003640:	2b01      	cmp	r3, #1
 8003642:	d101      	bne.n	8003648 <xQueueGenericSendFromISR+0x4e>
 8003644:	2301      	movs	r3, #1
 8003646:	e000      	b.n	800364a <xQueueGenericSendFromISR+0x50>
 8003648:	2300      	movs	r3, #0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d102      	bne.n	8003654 <xQueueGenericSendFromISR+0x5a>
 800364e:	b672      	cpsid	i
 8003650:	46c0      	nop			@ (mov r8, r8)
 8003652:	e7fd      	b.n	8003650 <xQueueGenericSendFromISR+0x56>
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003654:	f001 ffbe 	bl	80055d4 <ulSetInterruptMaskFromISR>
 8003658:	0003      	movs	r3, r0
 800365a:	61fb      	str	r3, [r7, #28]
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800365c:	6a3b      	ldr	r3, [r7, #32]
 800365e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003660:	6a3b      	ldr	r3, [r7, #32]
 8003662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003664:	429a      	cmp	r2, r3
 8003666:	d302      	bcc.n	800366e <xQueueGenericSendFromISR+0x74>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	2b02      	cmp	r3, #2
 800366c:	d144      	bne.n	80036f8 <xQueueGenericSendFromISR+0xfe>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800366e:	241b      	movs	r4, #27
 8003670:	193b      	adds	r3, r7, r4
 8003672:	6a3a      	ldr	r2, [r7, #32]
 8003674:	2145      	movs	r1, #69	@ 0x45
 8003676:	5c52      	ldrb	r2, [r2, r1]
 8003678:	701a      	strb	r2, [r3, #0]
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800367a:	6a3b      	ldr	r3, [r7, #32]
 800367c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800367e:	617b      	str	r3, [r7, #20]
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003680:	683a      	ldr	r2, [r7, #0]
 8003682:	68b9      	ldr	r1, [r7, #8]
 8003684:	6a3b      	ldr	r3, [r7, #32]
 8003686:	0018      	movs	r0, r3
 8003688:	f000 f8f9 	bl	800387e <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800368c:	193b      	adds	r3, r7, r4
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	b25b      	sxtb	r3, r3
 8003692:	3301      	adds	r3, #1
 8003694:	d111      	bne.n	80036ba <xQueueGenericSendFromISR+0xc0>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003696:	6a3b      	ldr	r3, [r7, #32]
 8003698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369a:	2b00      	cmp	r3, #0
 800369c:	d029      	beq.n	80036f2 <xQueueGenericSendFromISR+0xf8>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800369e:	6a3b      	ldr	r3, [r7, #32]
 80036a0:	3324      	adds	r3, #36	@ 0x24
 80036a2:	0018      	movs	r0, r3
 80036a4:	f001 f826 	bl	80046f4 <xTaskRemoveFromEventList>
 80036a8:	1e03      	subs	r3, r0, #0
 80036aa:	d022      	beq.n	80036f2 <xQueueGenericSendFromISR+0xf8>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d01f      	beq.n	80036f2 <xQueueGenericSendFromISR+0xf8>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2201      	movs	r2, #1
 80036b6:	601a      	str	r2, [r3, #0]
 80036b8:	e01b      	b.n	80036f2 <xQueueGenericSendFromISR+0xf8>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 80036ba:	f000 fe03 	bl	80042c4 <uxTaskGetNumberOfTasks>
 80036be:	0003      	movs	r3, r0
 80036c0:	613b      	str	r3, [r7, #16]
 80036c2:	211b      	movs	r1, #27
 80036c4:	187b      	adds	r3, r7, r1
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	b25b      	sxtb	r3, r3
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d910      	bls.n	80036f2 <xQueueGenericSendFromISR+0xf8>
 80036d0:	187b      	adds	r3, r7, r1
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	b25b      	sxtb	r3, r3
 80036d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80036d8:	d102      	bne.n	80036e0 <xQueueGenericSendFromISR+0xe6>
 80036da:	b672      	cpsid	i
 80036dc:	46c0      	nop			@ (mov r8, r8)
 80036de:	e7fd      	b.n	80036dc <xQueueGenericSendFromISR+0xe2>
 80036e0:	231b      	movs	r3, #27
 80036e2:	18fb      	adds	r3, r7, r3
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	3301      	adds	r3, #1
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	b259      	sxtb	r1, r3
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	2245      	movs	r2, #69	@ 0x45
 80036f0:	5499      	strb	r1, [r3, r2]
            }

            xReturn = pdPASS;
 80036f2:	2301      	movs	r3, #1
 80036f4:	627b      	str	r3, [r7, #36]	@ 0x24
        {
 80036f6:	e001      	b.n	80036fc <xQueueGenericSendFromISR+0x102>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80036f8:	2300      	movs	r3, #0
 80036fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	0018      	movs	r0, r3
 8003700:	f001 ff6e 	bl	80055e0 <vClearInterruptMaskFromISR>

    return xReturn;
 8003704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003706:	0018      	movs	r0, r3
 8003708:	46bd      	mov	sp, r7
 800370a:	b00b      	add	sp, #44	@ 0x2c
 800370c:	bd90      	pop	{r4, r7, pc}

0800370e <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800370e:	b580      	push	{r7, lr}
 8003710:	b08a      	sub	sp, #40	@ 0x28
 8003712:	af00      	add	r7, sp, #0
 8003714:	60f8      	str	r0, [r7, #12]
 8003716:	60b9      	str	r1, [r7, #8]
 8003718:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800371a:	2300      	movs	r3, #0
 800371c:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003722:	6a3b      	ldr	r3, [r7, #32]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d102      	bne.n	800372e <xQueueReceive+0x20>
 8003728:	b672      	cpsid	i
 800372a:	46c0      	nop			@ (mov r8, r8)
 800372c:	e7fd      	b.n	800372a <xQueueReceive+0x1c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d103      	bne.n	800373c <xQueueReceive+0x2e>
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003738:	2b00      	cmp	r3, #0
 800373a:	d101      	bne.n	8003740 <xQueueReceive+0x32>
 800373c:	2301      	movs	r3, #1
 800373e:	e000      	b.n	8003742 <xQueueReceive+0x34>
 8003740:	2300      	movs	r3, #0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d102      	bne.n	800374c <xQueueReceive+0x3e>
 8003746:	b672      	cpsid	i
 8003748:	46c0      	nop			@ (mov r8, r8)
 800374a:	e7fd      	b.n	8003748 <xQueueReceive+0x3a>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800374c:	f001 fa8e 	bl	8004c6c <xTaskGetSchedulerState>
 8003750:	1e03      	subs	r3, r0, #0
 8003752:	d102      	bne.n	800375a <xQueueReceive+0x4c>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <xQueueReceive+0x50>
 800375a:	2301      	movs	r3, #1
 800375c:	e000      	b.n	8003760 <xQueueReceive+0x52>
 800375e:	2300      	movs	r3, #0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d102      	bne.n	800376a <xQueueReceive+0x5c>
 8003764:	b672      	cpsid	i
 8003766:	46c0      	nop			@ (mov r8, r8)
 8003768:	e7fd      	b.n	8003766 <xQueueReceive+0x58>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800376a:	f001 ff09 	bl	8005580 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800376e:	6a3b      	ldr	r3, [r7, #32]
 8003770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003772:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d01a      	beq.n	80037b0 <xQueueReceive+0xa2>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	0011      	movs	r1, r2
 8003780:	0018      	movs	r0, r3
 8003782:	f000 f8e7 	bl	8003954 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	1e5a      	subs	r2, r3, #1
 800378a:	6a3b      	ldr	r3, [r7, #32]
 800378c:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800378e:	6a3b      	ldr	r3, [r7, #32]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d008      	beq.n	80037a8 <xQueueReceive+0x9a>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003796:	6a3b      	ldr	r3, [r7, #32]
 8003798:	3310      	adds	r3, #16
 800379a:	0018      	movs	r0, r3
 800379c:	f000 ffaa 	bl	80046f4 <xTaskRemoveFromEventList>
 80037a0:	1e03      	subs	r3, r0, #0
 80037a2:	d001      	beq.n	80037a8 <xQueueReceive+0x9a>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80037a4:	f001 fedc 	bl	8005560 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80037a8:	f001 fefc 	bl	80055a4 <vPortExitCritical>
                return pdPASS;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e062      	b.n	8003876 <xQueueReceive+0x168>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d103      	bne.n	80037be <xQueueReceive+0xb0>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80037b6:	f001 fef5 	bl	80055a4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80037ba:	2300      	movs	r3, #0
 80037bc:	e05b      	b.n	8003876 <xQueueReceive+0x168>
                }
                else if( xEntryTimeSet == pdFALSE )
 80037be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d106      	bne.n	80037d2 <xQueueReceive+0xc4>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80037c4:	2314      	movs	r3, #20
 80037c6:	18fb      	adds	r3, r7, r3
 80037c8:	0018      	movs	r0, r3
 80037ca:	f001 f90d 	bl	80049e8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80037ce:	2301      	movs	r3, #1
 80037d0:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80037d2:	f001 fee7 	bl	80055a4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80037d6:	f000 fc71 	bl	80040bc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80037da:	f001 fed1 	bl	8005580 <vPortEnterCritical>
 80037de:	6a3b      	ldr	r3, [r7, #32]
 80037e0:	2244      	movs	r2, #68	@ 0x44
 80037e2:	5c9b      	ldrb	r3, [r3, r2]
 80037e4:	b25b      	sxtb	r3, r3
 80037e6:	3301      	adds	r3, #1
 80037e8:	d103      	bne.n	80037f2 <xQueueReceive+0xe4>
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	2244      	movs	r2, #68	@ 0x44
 80037ee:	2100      	movs	r1, #0
 80037f0:	5499      	strb	r1, [r3, r2]
 80037f2:	6a3b      	ldr	r3, [r7, #32]
 80037f4:	2245      	movs	r2, #69	@ 0x45
 80037f6:	5c9b      	ldrb	r3, [r3, r2]
 80037f8:	b25b      	sxtb	r3, r3
 80037fa:	3301      	adds	r3, #1
 80037fc:	d103      	bne.n	8003806 <xQueueReceive+0xf8>
 80037fe:	6a3b      	ldr	r3, [r7, #32]
 8003800:	2245      	movs	r2, #69	@ 0x45
 8003802:	2100      	movs	r1, #0
 8003804:	5499      	strb	r1, [r3, r2]
 8003806:	f001 fecd 	bl	80055a4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800380a:	1d3a      	adds	r2, r7, #4
 800380c:	2314      	movs	r3, #20
 800380e:	18fb      	adds	r3, r7, r3
 8003810:	0011      	movs	r1, r2
 8003812:	0018      	movs	r0, r3
 8003814:	f001 f8fc 	bl	8004a10 <xTaskCheckForTimeOut>
 8003818:	1e03      	subs	r3, r0, #0
 800381a:	d11e      	bne.n	800385a <xQueueReceive+0x14c>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800381c:	6a3b      	ldr	r3, [r7, #32]
 800381e:	0018      	movs	r0, r3
 8003820:	f000 f91c 	bl	8003a5c <prvIsQueueEmpty>
 8003824:	1e03      	subs	r3, r0, #0
 8003826:	d011      	beq.n	800384c <xQueueReceive+0x13e>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003828:	6a3b      	ldr	r3, [r7, #32]
 800382a:	3324      	adds	r3, #36	@ 0x24
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	0011      	movs	r1, r2
 8003830:	0018      	movs	r0, r3
 8003832:	f000 feb7 	bl	80045a4 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003836:	6a3b      	ldr	r3, [r7, #32]
 8003838:	0018      	movs	r0, r3
 800383a:	f000 f8b1 	bl	80039a0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800383e:	f000 fc49 	bl	80040d4 <xTaskResumeAll>
 8003842:	1e03      	subs	r3, r0, #0
 8003844:	d191      	bne.n	800376a <xQueueReceive+0x5c>
                {
                    portYIELD_WITHIN_API();
 8003846:	f001 fe8b 	bl	8005560 <vPortYield>
 800384a:	e78e      	b.n	800376a <xQueueReceive+0x5c>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800384c:	6a3b      	ldr	r3, [r7, #32]
 800384e:	0018      	movs	r0, r3
 8003850:	f000 f8a6 	bl	80039a0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003854:	f000 fc3e 	bl	80040d4 <xTaskResumeAll>
 8003858:	e787      	b.n	800376a <xQueueReceive+0x5c>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800385a:	6a3b      	ldr	r3, [r7, #32]
 800385c:	0018      	movs	r0, r3
 800385e:	f000 f89f 	bl	80039a0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003862:	f000 fc37 	bl	80040d4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003866:	6a3b      	ldr	r3, [r7, #32]
 8003868:	0018      	movs	r0, r3
 800386a:	f000 f8f7 	bl	8003a5c <prvIsQueueEmpty>
 800386e:	1e03      	subs	r3, r0, #0
 8003870:	d100      	bne.n	8003874 <xQueueReceive+0x166>
 8003872:	e77a      	b.n	800376a <xQueueReceive+0x5c>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8003874:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8003876:	0018      	movs	r0, r3
 8003878:	46bd      	mov	sp, r7
 800387a:	b00a      	add	sp, #40	@ 0x28
 800387c:	bd80      	pop	{r7, pc}

0800387e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800387e:	b580      	push	{r7, lr}
 8003880:	b086      	sub	sp, #24
 8003882:	af00      	add	r7, sp, #0
 8003884:	60f8      	str	r0, [r7, #12]
 8003886:	60b9      	str	r1, [r7, #8]
 8003888:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800388a:	2300      	movs	r3, #0
 800388c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003892:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003898:	2b00      	cmp	r3, #0
 800389a:	d10e      	bne.n	80038ba <prvCopyDataToQueue+0x3c>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d14e      	bne.n	8003942 <prvCopyDataToQueue+0xc4>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	0018      	movs	r0, r3
 80038aa:	f001 f9fb 	bl	8004ca4 <xTaskPriorityDisinherit>
 80038ae:	0003      	movs	r3, r0
 80038b0:	617b      	str	r3, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	609a      	str	r2, [r3, #8]
 80038b8:	e043      	b.n	8003942 <prvCopyDataToQueue+0xc4>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d119      	bne.n	80038f4 <prvCopyDataToQueue+0x76>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6858      	ldr	r0, [r3, #4]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	0019      	movs	r1, r3
 80038cc:	f002 f986 	bl	8005bdc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d8:	18d2      	adds	r2, r2, r3
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	685a      	ldr	r2, [r3, #4]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d32b      	bcc.n	8003942 <prvCopyDataToQueue+0xc4>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	605a      	str	r2, [r3, #4]
 80038f2:	e026      	b.n	8003942 <prvCopyDataToQueue+0xc4>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	68d8      	ldr	r0, [r3, #12]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	0019      	movs	r1, r3
 8003900:	f002 f96c 	bl	8005bdc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	68da      	ldr	r2, [r3, #12]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390c:	425b      	negs	r3, r3
 800390e:	18d2      	adds	r2, r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	68da      	ldr	r2, [r3, #12]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	429a      	cmp	r2, r3
 800391e:	d207      	bcs.n	8003930 <prvCopyDataToQueue+0xb2>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	689a      	ldr	r2, [r3, #8]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003928:	425b      	negs	r3, r3
 800392a:	18d2      	adds	r2, r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2b02      	cmp	r3, #2
 8003934:	d105      	bne.n	8003942 <prvCopyDataToQueue+0xc4>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d002      	beq.n	8003942 <prvCopyDataToQueue+0xc4>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	3b01      	subs	r3, #1
 8003940:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	1c5a      	adds	r2, r3, #1
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 800394a:	697b      	ldr	r3, [r7, #20]
}
 800394c:	0018      	movs	r0, r3
 800394e:	46bd      	mov	sp, r7
 8003950:	b006      	add	sp, #24
 8003952:	bd80      	pop	{r7, pc}

08003954 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003962:	2b00      	cmp	r3, #0
 8003964:	d018      	beq.n	8003998 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	68da      	ldr	r2, [r3, #12]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396e:	18d2      	adds	r2, r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68da      	ldr	r2, [r3, #12]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	429a      	cmp	r2, r3
 800397e:	d303      	bcc.n	8003988 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	68d9      	ldr	r1, [r3, #12]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	0018      	movs	r0, r3
 8003994:	f002 f922 	bl	8005bdc <memcpy>
    }
}
 8003998:	46c0      	nop			@ (mov r8, r8)
 800399a:	46bd      	mov	sp, r7
 800399c:	b002      	add	sp, #8
 800399e:	bd80      	pop	{r7, pc}

080039a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80039a8:	f001 fdea 	bl	8005580 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80039ac:	230f      	movs	r3, #15
 80039ae:	18fb      	adds	r3, r7, r3
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	2145      	movs	r1, #69	@ 0x45
 80039b4:	5c52      	ldrb	r2, [r2, r1]
 80039b6:	701a      	strb	r2, [r3, #0]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80039b8:	e013      	b.n	80039e2 <prvUnlockQueue+0x42>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d016      	beq.n	80039f0 <prvUnlockQueue+0x50>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	3324      	adds	r3, #36	@ 0x24
 80039c6:	0018      	movs	r0, r3
 80039c8:	f000 fe94 	bl	80046f4 <xTaskRemoveFromEventList>
 80039cc:	1e03      	subs	r3, r0, #0
 80039ce:	d001      	beq.n	80039d4 <prvUnlockQueue+0x34>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80039d0:	f001 f874 	bl	8004abc <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80039d4:	210f      	movs	r1, #15
 80039d6:	187b      	adds	r3, r7, r1
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	3b01      	subs	r3, #1
 80039dc:	b2da      	uxtb	r2, r3
 80039de:	187b      	adds	r3, r7, r1
 80039e0:	701a      	strb	r2, [r3, #0]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80039e2:	230f      	movs	r3, #15
 80039e4:	18fb      	adds	r3, r7, r3
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	b25b      	sxtb	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	dce5      	bgt.n	80039ba <prvUnlockQueue+0x1a>
 80039ee:	e000      	b.n	80039f2 <prvUnlockQueue+0x52>
                    break;
 80039f0:	46c0      	nop			@ (mov r8, r8)
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2245      	movs	r2, #69	@ 0x45
 80039f6:	21ff      	movs	r1, #255	@ 0xff
 80039f8:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 80039fa:	f001 fdd3 	bl	80055a4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80039fe:	f001 fdbf 	bl	8005580 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003a02:	230e      	movs	r3, #14
 8003a04:	18fb      	adds	r3, r7, r3
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	2144      	movs	r1, #68	@ 0x44
 8003a0a:	5c52      	ldrb	r2, [r2, r1]
 8003a0c:	701a      	strb	r2, [r3, #0]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003a0e:	e013      	b.n	8003a38 <prvUnlockQueue+0x98>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	691b      	ldr	r3, [r3, #16]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d016      	beq.n	8003a46 <prvUnlockQueue+0xa6>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	3310      	adds	r3, #16
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	f000 fe69 	bl	80046f4 <xTaskRemoveFromEventList>
 8003a22:	1e03      	subs	r3, r0, #0
 8003a24:	d001      	beq.n	8003a2a <prvUnlockQueue+0x8a>
                {
                    vTaskMissedYield();
 8003a26:	f001 f849 	bl	8004abc <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003a2a:	210e      	movs	r1, #14
 8003a2c:	187b      	adds	r3, r7, r1
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	3b01      	subs	r3, #1
 8003a32:	b2da      	uxtb	r2, r3
 8003a34:	187b      	adds	r3, r7, r1
 8003a36:	701a      	strb	r2, [r3, #0]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003a38:	230e      	movs	r3, #14
 8003a3a:	18fb      	adds	r3, r7, r3
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	b25b      	sxtb	r3, r3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	dce5      	bgt.n	8003a10 <prvUnlockQueue+0x70>
 8003a44:	e000      	b.n	8003a48 <prvUnlockQueue+0xa8>
            }
            else
            {
                break;
 8003a46:	46c0      	nop			@ (mov r8, r8)
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2244      	movs	r2, #68	@ 0x44
 8003a4c:	21ff      	movs	r1, #255	@ 0xff
 8003a4e:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 8003a50:	f001 fda8 	bl	80055a4 <vPortExitCritical>
}
 8003a54:	46c0      	nop			@ (mov r8, r8)
 8003a56:	46bd      	mov	sp, r7
 8003a58:	b004      	add	sp, #16
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003a64:	f001 fd8c 	bl	8005580 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d102      	bne.n	8003a76 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8003a70:	2301      	movs	r3, #1
 8003a72:	60fb      	str	r3, [r7, #12]
 8003a74:	e001      	b.n	8003a7a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003a76:	2300      	movs	r3, #0
 8003a78:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003a7a:	f001 fd93 	bl	80055a4 <vPortExitCritical>

    return xReturn;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
}
 8003a80:	0018      	movs	r0, r3
 8003a82:	46bd      	mov	sp, r7
 8003a84:	b004      	add	sp, #16
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003a90:	f001 fd76 	bl	8005580 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d102      	bne.n	8003aa6 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	60fb      	str	r3, [r7, #12]
 8003aa4:	e001      	b.n	8003aaa <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003aaa:	f001 fd7b 	bl	80055a4 <vPortExitCritical>

    return xReturn;
 8003aae:	68fb      	ldr	r3, [r7, #12]
}
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b004      	add	sp, #16
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d102      	bne.n	8003ad2 <vQueueAddToRegistry+0x1a>
 8003acc:	b672      	cpsid	i
 8003ace:	46c0      	nop			@ (mov r8, r8)
 8003ad0:	e7fd      	b.n	8003ace <vQueueAddToRegistry+0x16>

        if( pcQueueName != NULL )
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d025      	beq.n	8003b24 <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003ad8:	2300      	movs	r3, #0
 8003ada:	60fb      	str	r3, [r7, #12]
 8003adc:	e01f      	b.n	8003b1e <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8003ade:	4a18      	ldr	r2, [pc, #96]	@ (8003b40 <vQueueAddToRegistry+0x88>)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	00db      	lsls	r3, r3, #3
 8003ae4:	18d3      	adds	r3, r2, r3
 8003ae6:	3304      	adds	r3, #4
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d105      	bne.n	8003afc <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	00da      	lsls	r2, r3, #3
 8003af4:	4b12      	ldr	r3, [pc, #72]	@ (8003b40 <vQueueAddToRegistry+0x88>)
 8003af6:	18d3      	adds	r3, r2, r3
 8003af8:	60bb      	str	r3, [r7, #8]
                    break;
 8003afa:	e013      	b.n	8003b24 <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d10a      	bne.n	8003b18 <vQueueAddToRegistry+0x60>
 8003b02:	4b0f      	ldr	r3, [pc, #60]	@ (8003b40 <vQueueAddToRegistry+0x88>)
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	00d2      	lsls	r2, r2, #3
 8003b08:	58d3      	ldr	r3, [r2, r3]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d104      	bne.n	8003b18 <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	00da      	lsls	r2, r3, #3
 8003b12:	4b0b      	ldr	r3, [pc, #44]	@ (8003b40 <vQueueAddToRegistry+0x88>)
 8003b14:	18d3      	adds	r3, r2, r3
 8003b16:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	60fb      	str	r3, [r7, #12]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2b07      	cmp	r3, #7
 8003b22:	d9dc      	bls.n	8003ade <vQueueAddToRegistry+0x26>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d005      	beq.n	8003b36 <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	683a      	ldr	r2, [r7, #0]
 8003b2e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8003b36:	46c0      	nop			@ (mov r8, r8)
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	b004      	add	sp, #16
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	46c0      	nop			@ (mov r8, r8)
 8003b40:	20000680 	.word	0x20000680

08003b44 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003b54:	f001 fd14 	bl	8005580 <vPortEnterCritical>
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	2244      	movs	r2, #68	@ 0x44
 8003b5c:	5c9b      	ldrb	r3, [r3, r2]
 8003b5e:	b25b      	sxtb	r3, r3
 8003b60:	3301      	adds	r3, #1
 8003b62:	d103      	bne.n	8003b6c <vQueueWaitForMessageRestricted+0x28>
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	2244      	movs	r2, #68	@ 0x44
 8003b68:	2100      	movs	r1, #0
 8003b6a:	5499      	strb	r1, [r3, r2]
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	2245      	movs	r2, #69	@ 0x45
 8003b70:	5c9b      	ldrb	r3, [r3, r2]
 8003b72:	b25b      	sxtb	r3, r3
 8003b74:	3301      	adds	r3, #1
 8003b76:	d103      	bne.n	8003b80 <vQueueWaitForMessageRestricted+0x3c>
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	2245      	movs	r2, #69	@ 0x45
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	5499      	strb	r1, [r3, r2]
 8003b80:	f001 fd10 	bl	80055a4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d106      	bne.n	8003b9a <vQueueWaitForMessageRestricted+0x56>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	3324      	adds	r3, #36	@ 0x24
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	68b9      	ldr	r1, [r7, #8]
 8003b94:	0018      	movs	r0, r3
 8003b96:	f000 fd6d 	bl	8004674 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	0018      	movs	r0, r3
 8003b9e:	f7ff feff 	bl	80039a0 <prvUnlockQueue>
    }
 8003ba2:	46c0      	nop			@ (mov r8, r8)
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	b006      	add	sp, #24
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8003baa:	b590      	push	{r4, r7, lr}
 8003bac:	b08d      	sub	sp, #52	@ 0x34
 8003bae:	af04      	add	r7, sp, #16
 8003bb0:	60f8      	str	r0, [r7, #12]
 8003bb2:	60b9      	str	r1, [r7, #8]
 8003bb4:	607a      	str	r2, [r7, #4]
 8003bb6:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 8003bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d102      	bne.n	8003bc4 <xTaskCreateStatic+0x1a>
 8003bbe:	b672      	cpsid	i
 8003bc0:	46c0      	nop			@ (mov r8, r8)
 8003bc2:	e7fd      	b.n	8003bc0 <xTaskCreateStatic+0x16>
        configASSERT( pxTaskBuffer != NULL );
 8003bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d102      	bne.n	8003bd0 <xTaskCreateStatic+0x26>
 8003bca:	b672      	cpsid	i
 8003bcc:	46c0      	nop			@ (mov r8, r8)
 8003bce:	e7fd      	b.n	8003bcc <xTaskCreateStatic+0x22>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8003bd0:	23a8      	movs	r3, #168	@ 0xa8
 8003bd2:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	2ba8      	cmp	r3, #168	@ 0xa8
 8003bd8:	d002      	beq.n	8003be0 <xTaskCreateStatic+0x36>
 8003bda:	b672      	cpsid	i
 8003bdc:	46c0      	nop			@ (mov r8, r8)
 8003bde:	e7fd      	b.n	8003bdc <xTaskCreateStatic+0x32>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003be0:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d026      	beq.n	8003c36 <xTaskCreateStatic+0x8c>
 8003be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d023      	beq.n	8003c36 <xTaskCreateStatic+0x8c>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bf0:	61fb      	str	r3, [r7, #28]
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	22a8      	movs	r2, #168	@ 0xa8
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	f001 ff5b 	bl	8005ab4 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c02:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	22a5      	movs	r2, #165	@ 0xa5
 8003c08:	2102      	movs	r1, #2
 8003c0a:	5499      	strb	r1, [r3, r2]
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003c0c:	683c      	ldr	r4, [r7, #0]
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	68b9      	ldr	r1, [r7, #8]
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	2300      	movs	r3, #0
 8003c16:	9303      	str	r3, [sp, #12]
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	9302      	str	r3, [sp, #8]
 8003c1c:	2318      	movs	r3, #24
 8003c1e:	18fb      	adds	r3, r7, r3
 8003c20:	9301      	str	r3, [sp, #4]
 8003c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c24:	9300      	str	r3, [sp, #0]
 8003c26:	0023      	movs	r3, r4
 8003c28:	f000 f85e 	bl	8003ce8 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	0018      	movs	r0, r3
 8003c30:	f000 f8f2 	bl	8003e18 <prvAddNewTaskToReadyList>
 8003c34:	e001      	b.n	8003c3a <xTaskCreateStatic+0x90>
        }
        else
        {
            xReturn = NULL;
 8003c36:	2300      	movs	r3, #0
 8003c38:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003c3a:	69bb      	ldr	r3, [r7, #24]
    }
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	b009      	add	sp, #36	@ 0x24
 8003c42:	bd90      	pop	{r4, r7, pc}

08003c44 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8003c44:	b590      	push	{r4, r7, lr}
 8003c46:	b08d      	sub	sp, #52	@ 0x34
 8003c48:	af04      	add	r7, sp, #16
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	603b      	str	r3, [r7, #0]
 8003c50:	1dbb      	adds	r3, r7, #6
 8003c52:	801a      	strh	r2, [r3, #0]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003c54:	1dbb      	adds	r3, r7, #6
 8003c56:	881b      	ldrh	r3, [r3, #0]
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	0018      	movs	r0, r3
 8003c5c:	f001 fd28 	bl	80056b0 <pvPortMalloc>
 8003c60:	0003      	movs	r3, r0
 8003c62:	617b      	str	r3, [r7, #20]

            if( pxStack != NULL )
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d016      	beq.n	8003c98 <xTaskCreate+0x54>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003c6a:	20a8      	movs	r0, #168	@ 0xa8
 8003c6c:	f001 fd20 	bl	80056b0 <pvPortMalloc>
 8003c70:	0003      	movs	r3, r0
 8003c72:	61fb      	str	r3, [r7, #28]

                if( pxNewTCB != NULL )
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d009      	beq.n	8003c8e <xTaskCreate+0x4a>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	22a8      	movs	r2, #168	@ 0xa8
 8003c7e:	2100      	movs	r1, #0
 8003c80:	0018      	movs	r0, r3
 8003c82:	f001 ff17 	bl	8005ab4 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	697a      	ldr	r2, [r7, #20]
 8003c8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c8c:	e006      	b.n	8003c9c <xTaskCreate+0x58>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	0018      	movs	r0, r3
 8003c92:	f001 fdc5 	bl	8005820 <vPortFree>
 8003c96:	e001      	b.n	8003c9c <xTaskCreate+0x58>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d01a      	beq.n	8003cd8 <xTaskCreate+0x94>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	22a5      	movs	r2, #165	@ 0xa5
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	5499      	strb	r1, [r3, r2]
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003caa:	1dbb      	adds	r3, r7, #6
 8003cac:	881a      	ldrh	r2, [r3, #0]
 8003cae:	683c      	ldr	r4, [r7, #0]
 8003cb0:	68b9      	ldr	r1, [r7, #8]
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	9303      	str	r3, [sp, #12]
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	9302      	str	r3, [sp, #8]
 8003cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cbe:	9301      	str	r3, [sp, #4]
 8003cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	0023      	movs	r3, r4
 8003cc6:	f000 f80f 	bl	8003ce8 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	0018      	movs	r0, r3
 8003cce:	f000 f8a3 	bl	8003e18 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	61bb      	str	r3, [r7, #24]
 8003cd6:	e002      	b.n	8003cde <xTaskCreate+0x9a>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	425b      	negs	r3, r3
 8003cdc:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003cde:	69bb      	ldr	r3, [r7, #24]
    }
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	b009      	add	sp, #36	@ 0x24
 8003ce6:	bd90      	pop	{r4, r7, pc}

08003ce8 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
 8003cf4:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cf8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	001a      	movs	r2, r3
 8003d00:	21a5      	movs	r1, #165	@ 0xa5
 8003d02:	f001 fed7 	bl	8005ab4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	493e      	ldr	r1, [pc, #248]	@ (8003e08 <prvInitialiseNewTask+0x120>)
 8003d0e:	468c      	mov	ip, r1
 8003d10:	4463      	add	r3, ip
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	18d3      	adds	r3, r2, r3
 8003d16:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	2207      	movs	r2, #7
 8003d1c:	4393      	bics	r3, r2
 8003d1e:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	2207      	movs	r2, #7
 8003d24:	4013      	ands	r3, r2
 8003d26:	d002      	beq.n	8003d2e <prvInitialiseNewTask+0x46>
 8003d28:	b672      	cpsid	i
 8003d2a:	46c0      	nop			@ (mov r8, r8)
 8003d2c:	e7fd      	b.n	8003d2a <prvInitialiseNewTask+0x42>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d01f      	beq.n	8003d74 <prvInitialiseNewTask+0x8c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d34:	2300      	movs	r3, #0
 8003d36:	617b      	str	r3, [r7, #20]
 8003d38:	e013      	b.n	8003d62 <prvInitialiseNewTask+0x7a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003d3a:	68ba      	ldr	r2, [r7, #8]
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	18d3      	adds	r3, r2, r3
 8003d40:	7818      	ldrb	r0, [r3, #0]
 8003d42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d44:	2134      	movs	r1, #52	@ 0x34
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	18d3      	adds	r3, r2, r3
 8003d4a:	185b      	adds	r3, r3, r1
 8003d4c:	1c02      	adds	r2, r0, #0
 8003d4e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8003d50:	68ba      	ldr	r2, [r7, #8]
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	18d3      	adds	r3, r2, r3
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d006      	beq.n	8003d6a <prvInitialiseNewTask+0x82>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	3301      	adds	r3, #1
 8003d60:	617b      	str	r3, [r7, #20]
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	2b0f      	cmp	r3, #15
 8003d66:	d9e8      	bls.n	8003d3a <prvInitialiseNewTask+0x52>
 8003d68:	e000      	b.n	8003d6c <prvInitialiseNewTask+0x84>
            {
                break;
 8003d6a:	46c0      	nop			@ (mov r8, r8)
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d6e:	2243      	movs	r2, #67	@ 0x43
 8003d70:	2100      	movs	r1, #0
 8003d72:	5499      	strb	r1, [r3, r2]
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8003d74:	6a3b      	ldr	r3, [r7, #32]
 8003d76:	2b37      	cmp	r3, #55	@ 0x37
 8003d78:	d902      	bls.n	8003d80 <prvInitialiseNewTask+0x98>
 8003d7a:	b672      	cpsid	i
 8003d7c:	46c0      	nop			@ (mov r8, r8)
 8003d7e:	e7fd      	b.n	8003d7c <prvInitialiseNewTask+0x94>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003d80:	6a3b      	ldr	r3, [r7, #32]
 8003d82:	2b37      	cmp	r3, #55	@ 0x37
 8003d84:	d901      	bls.n	8003d8a <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003d86:	2337      	movs	r3, #55	@ 0x37
 8003d88:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8c:	6a3a      	ldr	r2, [r7, #32]
 8003d8e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8003d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d92:	6a3a      	ldr	r2, [r7, #32]
 8003d94:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d98:	3304      	adds	r3, #4
 8003d9a:	0018      	movs	r0, r3
 8003d9c:	f7ff f9a0 	bl	80030e0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003da2:	3318      	adds	r3, #24
 8003da4:	0018      	movs	r0, r3
 8003da6:	f7ff f99b 	bl	80030e0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003dae:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003db0:	6a3b      	ldr	r3, [r7, #32]
 8003db2:	2238      	movs	r2, #56	@ 0x38
 8003db4:	1ad2      	subs	r2, r2, r3
 8003db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003db8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003dbe:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 8003dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc2:	3354      	adds	r3, #84	@ 0x54
 8003dc4:	224c      	movs	r2, #76	@ 0x4c
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	0018      	movs	r0, r3
 8003dca:	f001 fe73 	bl	8005ab4 <memset>
 8003dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dd0:	4a0e      	ldr	r2, [pc, #56]	@ (8003e0c <prvInitialiseNewTask+0x124>)
 8003dd2:	659a      	str	r2, [r3, #88]	@ 0x58
 8003dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dd6:	4a0e      	ldr	r2, [pc, #56]	@ (8003e10 <prvInitialiseNewTask+0x128>)
 8003dd8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8003e14 <prvInitialiseNewTask+0x12c>)
 8003dde:	661a      	str	r2, [r3, #96]	@ 0x60
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003de0:	683a      	ldr	r2, [r7, #0]
 8003de2:	68f9      	ldr	r1, [r7, #12]
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	0018      	movs	r0, r3
 8003de8:	f001 fb30 	bl	800544c <pxPortInitialiseStack>
 8003dec:	0002      	movs	r2, r0
 8003dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003df0:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d002      	beq.n	8003dfe <prvInitialiseNewTask+0x116>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003dfc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003dfe:	46c0      	nop			@ (mov r8, r8)
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b006      	add	sp, #24
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	46c0      	nop			@ (mov r8, r8)
 8003e08:	3fffffff 	.word	0x3fffffff
 8003e0c:	20001d08 	.word	0x20001d08
 8003e10:	20001d70 	.word	0x20001d70
 8003e14:	20001dd8 	.word	0x20001dd8

08003e18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003e20:	f001 fbae 	bl	8005580 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003e24:	4b3d      	ldr	r3, [pc, #244]	@ (8003f1c <prvAddNewTaskToReadyList+0x104>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	4b3c      	ldr	r3, [pc, #240]	@ (8003f1c <prvAddNewTaskToReadyList+0x104>)
 8003e2c:	601a      	str	r2, [r3, #0]

        if( pxCurrentTCB == NULL )
 8003e2e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f20 <prvAddNewTaskToReadyList+0x108>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d109      	bne.n	8003e4a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8003e36:	4b3a      	ldr	r3, [pc, #232]	@ (8003f20 <prvAddNewTaskToReadyList+0x108>)
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	601a      	str	r2, [r3, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003e3c:	4b37      	ldr	r3, [pc, #220]	@ (8003f1c <prvAddNewTaskToReadyList+0x104>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d110      	bne.n	8003e66 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8003e44:	f000 fe54 	bl	8004af0 <prvInitialiseTaskLists>
 8003e48:	e00d      	b.n	8003e66 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8003e4a:	4b36      	ldr	r3, [pc, #216]	@ (8003f24 <prvAddNewTaskToReadyList+0x10c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d109      	bne.n	8003e66 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003e52:	4b33      	ldr	r3, [pc, #204]	@ (8003f20 <prvAddNewTaskToReadyList+0x108>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d802      	bhi.n	8003e66 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8003e60:	4b2f      	ldr	r3, [pc, #188]	@ (8003f20 <prvAddNewTaskToReadyList+0x108>)
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	601a      	str	r2, [r3, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8003e66:	4b30      	ldr	r3, [pc, #192]	@ (8003f28 <prvAddNewTaskToReadyList+0x110>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	1c5a      	adds	r2, r3, #1
 8003e6c:	4b2e      	ldr	r3, [pc, #184]	@ (8003f28 <prvAddNewTaskToReadyList+0x110>)
 8003e6e:	601a      	str	r2, [r3, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003e70:	4b2d      	ldr	r3, [pc, #180]	@ (8003f28 <prvAddNewTaskToReadyList+0x110>)
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8003f2c <prvAddNewTaskToReadyList+0x114>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d903      	bls.n	8003e8c <prvAddNewTaskToReadyList+0x74>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e88:	4b28      	ldr	r3, [pc, #160]	@ (8003f2c <prvAddNewTaskToReadyList+0x114>)
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e90:	4927      	ldr	r1, [pc, #156]	@ (8003f30 <prvAddNewTaskToReadyList+0x118>)
 8003e92:	0013      	movs	r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	189b      	adds	r3, r3, r2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	18cb      	adds	r3, r1, r3
 8003e9c:	3304      	adds	r3, #4
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	60fb      	str	r3, [r7, #12]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	609a      	str	r2, [r3, #8]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	689a      	ldr	r2, [r3, #8]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	60da      	str	r2, [r3, #12]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	3204      	adds	r2, #4
 8003eb8:	605a      	str	r2, [r3, #4]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	1d1a      	adds	r2, r3, #4
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	609a      	str	r2, [r3, #8]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ec6:	0013      	movs	r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	189b      	adds	r3, r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4a18      	ldr	r2, [pc, #96]	@ (8003f30 <prvAddNewTaskToReadyList+0x118>)
 8003ed0:	189a      	adds	r2, r3, r2
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	615a      	str	r2, [r3, #20]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eda:	4915      	ldr	r1, [pc, #84]	@ (8003f30 <prvAddNewTaskToReadyList+0x118>)
 8003edc:	0013      	movs	r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	189b      	adds	r3, r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	585b      	ldr	r3, [r3, r1]
 8003ee6:	1c58      	adds	r0, r3, #1
 8003ee8:	4911      	ldr	r1, [pc, #68]	@ (8003f30 <prvAddNewTaskToReadyList+0x118>)
 8003eea:	0013      	movs	r3, r2
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	189b      	adds	r3, r3, r2
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	5058      	str	r0, [r3, r1]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003ef4:	f001 fb56 	bl	80055a4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8003f24 <prvAddNewTaskToReadyList+0x10c>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d008      	beq.n	8003f12 <prvAddNewTaskToReadyList+0xfa>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003f00:	4b07      	ldr	r3, [pc, #28]	@ (8003f20 <prvAddNewTaskToReadyList+0x108>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d201      	bcs.n	8003f12 <prvAddNewTaskToReadyList+0xfa>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003f0e:	f001 fb27 	bl	8005560 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003f12:	46c0      	nop			@ (mov r8, r8)
 8003f14:	46bd      	mov	sp, r7
 8003f16:	b004      	add	sp, #16
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	46c0      	nop			@ (mov r8, r8)
 8003f1c:	20000b94 	.word	0x20000b94
 8003f20:	200006c0 	.word	0x200006c0
 8003f24:	20000ba0 	.word	0x20000ba0
 8003f28:	20000bb0 	.word	0x20000bb0
 8003f2c:	20000b9c 	.word	0x20000b9c
 8003f30:	200006c4 	.word	0x200006c4

08003f34 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b086      	sub	sp, #24
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	617b      	str	r3, [r7, #20]

        configASSERT( pxPreviousWakeTime );
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d102      	bne.n	8003f4e <xTaskDelayUntil+0x1a>
 8003f48:	b672      	cpsid	i
 8003f4a:	46c0      	nop			@ (mov r8, r8)
 8003f4c:	e7fd      	b.n	8003f4a <xTaskDelayUntil+0x16>
        configASSERT( ( xTimeIncrement > 0U ) );
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d102      	bne.n	8003f5a <xTaskDelayUntil+0x26>
 8003f54:	b672      	cpsid	i
 8003f56:	46c0      	nop			@ (mov r8, r8)
 8003f58:	e7fd      	b.n	8003f56 <xTaskDelayUntil+0x22>
        configASSERT( uxSchedulerSuspended == ( UBaseType_t ) 0U );
 8003f5a:	4b24      	ldr	r3, [pc, #144]	@ (8003fec <xTaskDelayUntil+0xb8>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d002      	beq.n	8003f68 <xTaskDelayUntil+0x34>
 8003f62:	b672      	cpsid	i
 8003f64:	46c0      	nop			@ (mov r8, r8)
 8003f66:	e7fd      	b.n	8003f64 <xTaskDelayUntil+0x30>

        vTaskSuspendAll();
 8003f68:	f000 f8a8 	bl	80040bc <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8003f6c:	4b20      	ldr	r3, [pc, #128]	@ (8003ff0 <xTaskDelayUntil+0xbc>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	613b      	str	r3, [r7, #16]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	18d3      	adds	r3, r2, r3
 8003f7a:	60fb      	str	r3, [r7, #12]

            if( xConstTickCount < *pxPreviousWakeTime )
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	693a      	ldr	r2, [r7, #16]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d20b      	bcs.n	8003f9e <xTaskDelayUntil+0x6a>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68fa      	ldr	r2, [r7, #12]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d211      	bcs.n	8003fb4 <xTaskDelayUntil+0x80>
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d90d      	bls.n	8003fb4 <xTaskDelayUntil+0x80>
                {
                    xShouldDelay = pdTRUE;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	617b      	str	r3, [r7, #20]
 8003f9c:	e00a      	b.n	8003fb4 <xTaskDelayUntil+0x80>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68fa      	ldr	r2, [r7, #12]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d303      	bcc.n	8003fb0 <xTaskDelayUntil+0x7c>
 8003fa8:	68fa      	ldr	r2, [r7, #12]
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d901      	bls.n	8003fb4 <xTaskDelayUntil+0x80>
                {
                    xShouldDelay = pdTRUE;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	617b      	str	r3, [r7, #20]
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d006      	beq.n	8003fce <xTaskDelayUntil+0x9a>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8003fc0:	68fa      	ldr	r2, [r7, #12]
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2100      	movs	r1, #0
 8003fc8:	0018      	movs	r0, r3
 8003fca:	f000 ff05 	bl	8004dd8 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8003fce:	f000 f881 	bl	80040d4 <xTaskResumeAll>
 8003fd2:	0003      	movs	r3, r0
 8003fd4:	60bb      	str	r3, [r7, #8]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <xTaskDelayUntil+0xac>
        {
            portYIELD_WITHIN_API();
 8003fdc:	f001 fac0 	bl	8005560 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 8003fe0:	697b      	ldr	r3, [r7, #20]
    }
 8003fe2:	0018      	movs	r0, r3
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	b006      	add	sp, #24
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	46c0      	nop			@ (mov r8, r8)
 8003fec:	20000bbc 	.word	0x20000bbc
 8003ff0:	20000b98 	.word	0x20000b98

08003ff4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003ff4:	b590      	push	{r4, r7, lr}
 8003ff6:	b089      	sub	sp, #36	@ 0x24
 8003ff8:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 8003ffe:	2300      	movs	r3, #0
 8004000:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004002:	003a      	movs	r2, r7
 8004004:	1d39      	adds	r1, r7, #4
 8004006:	2308      	movs	r3, #8
 8004008:	18fb      	adds	r3, r7, r3
 800400a:	0018      	movs	r0, r3
 800400c:	f7fe fe94 	bl	8002d38 <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8004010:	683c      	ldr	r4, [r7, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	68ba      	ldr	r2, [r7, #8]
 8004016:	4920      	ldr	r1, [pc, #128]	@ (8004098 <vTaskStartScheduler+0xa4>)
 8004018:	4820      	ldr	r0, [pc, #128]	@ (800409c <vTaskStartScheduler+0xa8>)
 800401a:	9202      	str	r2, [sp, #8]
 800401c:	9301      	str	r3, [sp, #4]
 800401e:	2300      	movs	r3, #0
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	2300      	movs	r3, #0
 8004024:	0022      	movs	r2, r4
 8004026:	f7ff fdc0 	bl	8003baa <xTaskCreateStatic>
 800402a:	0002      	movs	r2, r0
 800402c:	4b1c      	ldr	r3, [pc, #112]	@ (80040a0 <vTaskStartScheduler+0xac>)
 800402e:	601a      	str	r2, [r3, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 8004030:	4b1b      	ldr	r3, [pc, #108]	@ (80040a0 <vTaskStartScheduler+0xac>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d002      	beq.n	800403e <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 8004038:	2301      	movs	r3, #1
 800403a:	60fb      	str	r3, [r7, #12]
 800403c:	e001      	b.n	8004042 <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 800403e:	2300      	movs	r3, #0
 8004040:	60fb      	str	r3, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d103      	bne.n	8004050 <vTaskStartScheduler+0x5c>
        {
            xReturn = xTimerCreateTimerTask();
 8004048:	f000 ff34 	bl	8004eb4 <xTimerCreateTimerTask>
 800404c:	0003      	movs	r3, r0
 800404e:	60fb      	str	r3, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d113      	bne.n	800407e <vTaskStartScheduler+0x8a>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8004056:	b672      	cpsid	i

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8004058:	4b12      	ldr	r3, [pc, #72]	@ (80040a4 <vTaskStartScheduler+0xb0>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	3354      	adds	r3, #84	@ 0x54
 800405e:	001a      	movs	r2, r3
 8004060:	4b11      	ldr	r3, [pc, #68]	@ (80040a8 <vTaskStartScheduler+0xb4>)
 8004062:	601a      	str	r2, [r3, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8004064:	4b11      	ldr	r3, [pc, #68]	@ (80040ac <vTaskStartScheduler+0xb8>)
 8004066:	2201      	movs	r2, #1
 8004068:	4252      	negs	r2, r2
 800406a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800406c:	4b10      	ldr	r3, [pc, #64]	@ (80040b0 <vTaskStartScheduler+0xbc>)
 800406e:	2201      	movs	r2, #1
 8004070:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004072:	4b10      	ldr	r3, [pc, #64]	@ (80040b4 <vTaskStartScheduler+0xc0>)
 8004074:	2200      	movs	r2, #0
 8004076:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8004078:	f001 fa4e 	bl	8005518 <xPortStartScheduler>
 800407c:	e005      	b.n	800408a <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	3301      	adds	r3, #1
 8004082:	d102      	bne.n	800408a <vTaskStartScheduler+0x96>
 8004084:	b672      	cpsid	i
 8004086:	46c0      	nop			@ (mov r8, r8)
 8004088:	e7fd      	b.n	8004086 <vTaskStartScheduler+0x92>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800408a:	4b0b      	ldr	r3, [pc, #44]	@ (80040b8 <vTaskStartScheduler+0xc4>)
 800408c:	681b      	ldr	r3, [r3, #0]
}
 800408e:	46c0      	nop			@ (mov r8, r8)
 8004090:	46bd      	mov	sp, r7
 8004092:	b005      	add	sp, #20
 8004094:	bd90      	pop	{r4, r7, pc}
 8004096:	46c0      	nop			@ (mov r8, r8)
 8004098:	08006e50 	.word	0x08006e50
 800409c:	08004ad1 	.word	0x08004ad1
 80040a0:	20000bb8 	.word	0x20000bb8
 80040a4:	200006c0 	.word	0x200006c0
 80040a8:	20000010 	.word	0x20000010
 80040ac:	20000bb4 	.word	0x20000bb4
 80040b0:	20000ba0 	.word	0x20000ba0
 80040b4:	20000b98 	.word	0x20000b98
 80040b8:	20000008 	.word	0x20000008

080040bc <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80040c0:	4b03      	ldr	r3, [pc, #12]	@ (80040d0 <vTaskSuspendAll+0x14>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	1c5a      	adds	r2, r3, #1
 80040c6:	4b02      	ldr	r3, [pc, #8]	@ (80040d0 <vTaskSuspendAll+0x14>)
 80040c8:	601a      	str	r2, [r3, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80040ca:	46c0      	nop			@ (mov r8, r8)
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	20000bbc 	.word	0x20000bbc

080040d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80040da:	2300      	movs	r3, #0
 80040dc:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 80040de:	2300      	movs	r3, #0
 80040e0:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended != ( UBaseType_t ) 0U );
 80040e2:	4b69      	ldr	r3, [pc, #420]	@ (8004288 <xTaskResumeAll+0x1b4>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d102      	bne.n	80040f0 <xTaskResumeAll+0x1c>
 80040ea:	b672      	cpsid	i
 80040ec:	46c0      	nop			@ (mov r8, r8)
 80040ee:	e7fd      	b.n	80040ec <xTaskResumeAll+0x18>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80040f0:	f001 fa46 	bl	8005580 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80040f4:	4b64      	ldr	r3, [pc, #400]	@ (8004288 <xTaskResumeAll+0x1b4>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	1e5a      	subs	r2, r3, #1
 80040fa:	4b63      	ldr	r3, [pc, #396]	@ (8004288 <xTaskResumeAll+0x1b4>)
 80040fc:	601a      	str	r2, [r3, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80040fe:	4b62      	ldr	r3, [pc, #392]	@ (8004288 <xTaskResumeAll+0x1b4>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d000      	beq.n	8004108 <xTaskResumeAll+0x34>
 8004106:	e0b7      	b.n	8004278 <xTaskResumeAll+0x1a4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004108:	4b60      	ldr	r3, [pc, #384]	@ (800428c <xTaskResumeAll+0x1b8>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d100      	bne.n	8004112 <xTaskResumeAll+0x3e>
 8004110:	e0b2      	b.n	8004278 <xTaskResumeAll+0x1a4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004112:	e089      	b.n	8004228 <xTaskResumeAll+0x154>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004114:	4b5e      	ldr	r3, [pc, #376]	@ (8004290 <xTaskResumeAll+0x1bc>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004120:	60bb      	str	r3, [r7, #8]
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	69db      	ldr	r3, [r3, #28]
 8004126:	697a      	ldr	r2, [r7, #20]
 8004128:	6a12      	ldr	r2, [r2, #32]
 800412a:	609a      	str	r2, [r3, #8]
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	6a1b      	ldr	r3, [r3, #32]
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	69d2      	ldr	r2, [r2, #28]
 8004134:	605a      	str	r2, [r3, #4]
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	685a      	ldr	r2, [r3, #4]
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	3318      	adds	r3, #24
 800413e:	429a      	cmp	r2, r3
 8004140:	d103      	bne.n	800414a <xTaskResumeAll+0x76>
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	6a1a      	ldr	r2, [r3, #32]
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	605a      	str	r2, [r3, #4]
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	2200      	movs	r2, #0
 800414e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	1e5a      	subs	r2, r3, #1
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	607b      	str	r3, [r7, #4]
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	697a      	ldr	r2, [r7, #20]
 8004166:	68d2      	ldr	r2, [r2, #12]
 8004168:	609a      	str	r2, [r3, #8]
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	6892      	ldr	r2, [r2, #8]
 8004172:	605a      	str	r2, [r3, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685a      	ldr	r2, [r3, #4]
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	3304      	adds	r3, #4
 800417c:	429a      	cmp	r2, r3
 800417e:	d103      	bne.n	8004188 <xTaskResumeAll+0xb4>
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	68da      	ldr	r2, [r3, #12]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	605a      	str	r2, [r3, #4]
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	2200      	movs	r2, #0
 800418c:	615a      	str	r2, [r3, #20]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	1e5a      	subs	r2, r3, #1
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800419c:	4b3d      	ldr	r3, [pc, #244]	@ (8004294 <xTaskResumeAll+0x1c0>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d903      	bls.n	80041ac <xTaskResumeAll+0xd8>
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041a8:	4b3a      	ldr	r3, [pc, #232]	@ (8004294 <xTaskResumeAll+0x1c0>)
 80041aa:	601a      	str	r2, [r3, #0]
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041b0:	4939      	ldr	r1, [pc, #228]	@ (8004298 <xTaskResumeAll+0x1c4>)
 80041b2:	0013      	movs	r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	189b      	adds	r3, r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	18cb      	adds	r3, r1, r3
 80041bc:	3304      	adds	r3, #4
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	603b      	str	r3, [r7, #0]
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	683a      	ldr	r2, [r7, #0]
 80041c6:	609a      	str	r2, [r3, #8]
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	689a      	ldr	r2, [r3, #8]
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	60da      	str	r2, [r3, #12]
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	697a      	ldr	r2, [r7, #20]
 80041d6:	3204      	adds	r2, #4
 80041d8:	605a      	str	r2, [r3, #4]
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	1d1a      	adds	r2, r3, #4
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	609a      	str	r2, [r3, #8]
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041e6:	0013      	movs	r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	189b      	adds	r3, r3, r2
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	4a2a      	ldr	r2, [pc, #168]	@ (8004298 <xTaskResumeAll+0x1c4>)
 80041f0:	189a      	adds	r2, r3, r2
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	615a      	str	r2, [r3, #20]
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041fa:	4927      	ldr	r1, [pc, #156]	@ (8004298 <xTaskResumeAll+0x1c4>)
 80041fc:	0013      	movs	r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	189b      	adds	r3, r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	585b      	ldr	r3, [r3, r1]
 8004206:	1c58      	adds	r0, r3, #1
 8004208:	4923      	ldr	r1, [pc, #140]	@ (8004298 <xTaskResumeAll+0x1c4>)
 800420a:	0013      	movs	r3, r2
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	189b      	adds	r3, r3, r2
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	5058      	str	r0, [r3, r1]

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004218:	4b20      	ldr	r3, [pc, #128]	@ (800429c <xTaskResumeAll+0x1c8>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421e:	429a      	cmp	r2, r3
 8004220:	d902      	bls.n	8004228 <xTaskResumeAll+0x154>
                    {
                        xYieldPending = pdTRUE;
 8004222:	4b1f      	ldr	r3, [pc, #124]	@ (80042a0 <xTaskResumeAll+0x1cc>)
 8004224:	2201      	movs	r2, #1
 8004226:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004228:	4b19      	ldr	r3, [pc, #100]	@ (8004290 <xTaskResumeAll+0x1bc>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d000      	beq.n	8004232 <xTaskResumeAll+0x15e>
 8004230:	e770      	b.n	8004114 <xTaskResumeAll+0x40>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d001      	beq.n	800423c <xTaskResumeAll+0x168>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8004238:	f000 fcfe 	bl	8004c38 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800423c:	4b19      	ldr	r3, [pc, #100]	@ (80042a4 <xTaskResumeAll+0x1d0>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00f      	beq.n	8004268 <xTaskResumeAll+0x194>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8004248:	f000 f846 	bl	80042d8 <xTaskIncrementTick>
 800424c:	1e03      	subs	r3, r0, #0
 800424e:	d002      	beq.n	8004256 <xTaskResumeAll+0x182>
                            {
                                xYieldPending = pdTRUE;
 8004250:	4b13      	ldr	r3, [pc, #76]	@ (80042a0 <xTaskResumeAll+0x1cc>)
 8004252:	2201      	movs	r2, #1
 8004254:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	3b01      	subs	r3, #1
 800425a:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1f2      	bne.n	8004248 <xTaskResumeAll+0x174>

                        xPendedTicks = 0;
 8004262:	4b10      	ldr	r3, [pc, #64]	@ (80042a4 <xTaskResumeAll+0x1d0>)
 8004264:	2200      	movs	r2, #0
 8004266:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8004268:	4b0d      	ldr	r3, [pc, #52]	@ (80042a0 <xTaskResumeAll+0x1cc>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d003      	beq.n	8004278 <xTaskResumeAll+0x1a4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8004270:	2301      	movs	r3, #1
 8004272:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8004274:	f001 f974 	bl	8005560 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8004278:	f001 f994 	bl	80055a4 <vPortExitCritical>

    return xAlreadyYielded;
 800427c:	693b      	ldr	r3, [r7, #16]
}
 800427e:	0018      	movs	r0, r3
 8004280:	46bd      	mov	sp, r7
 8004282:	b006      	add	sp, #24
 8004284:	bd80      	pop	{r7, pc}
 8004286:	46c0      	nop			@ (mov r8, r8)
 8004288:	20000bbc 	.word	0x20000bbc
 800428c:	20000b94 	.word	0x20000b94
 8004290:	20000b54 	.word	0x20000b54
 8004294:	20000b9c 	.word	0x20000b9c
 8004298:	200006c4 	.word	0x200006c4
 800429c:	200006c0 	.word	0x200006c0
 80042a0:	20000ba8 	.word	0x20000ba8
 80042a4:	20000ba4 	.word	0x20000ba4

080042a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80042ae:	4b04      	ldr	r3, [pc, #16]	@ (80042c0 <xTaskGetTickCount+0x18>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80042b4:	687b      	ldr	r3, [r7, #4]
}
 80042b6:	0018      	movs	r0, r3
 80042b8:	46bd      	mov	sp, r7
 80042ba:	b002      	add	sp, #8
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	46c0      	nop			@ (mov r8, r8)
 80042c0:	20000b98 	.word	0x20000b98

080042c4 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 80042c8:	4b02      	ldr	r3, [pc, #8]	@ (80042d4 <uxTaskGetNumberOfTasks+0x10>)
 80042ca:	681b      	ldr	r3, [r3, #0]
}
 80042cc:	0018      	movs	r0, r3
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	46c0      	nop			@ (mov r8, r8)
 80042d4:	20000b94 	.word	0x20000b94

080042d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b088      	sub	sp, #32
 80042dc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80042de:	2300      	movs	r3, #0
 80042e0:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80042e2:	4b78      	ldr	r3, [pc, #480]	@ (80044c4 <xTaskIncrementTick+0x1ec>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d000      	beq.n	80042ec <xTaskIncrementTick+0x14>
 80042ea:	e0e1      	b.n	80044b0 <xTaskIncrementTick+0x1d8>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80042ec:	4b76      	ldr	r3, [pc, #472]	@ (80044c8 <xTaskIncrementTick+0x1f0>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	3301      	adds	r3, #1
 80042f2:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80042f4:	4b74      	ldr	r3, [pc, #464]	@ (80044c8 <xTaskIncrementTick+0x1f0>)
 80042f6:	69ba      	ldr	r2, [r7, #24]
 80042f8:	601a      	str	r2, [r3, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d118      	bne.n	8004332 <xTaskIncrementTick+0x5a>
        {
            taskSWITCH_DELAYED_LISTS();
 8004300:	4b72      	ldr	r3, [pc, #456]	@ (80044cc <xTaskIncrementTick+0x1f4>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d002      	beq.n	8004310 <xTaskIncrementTick+0x38>
 800430a:	b672      	cpsid	i
 800430c:	46c0      	nop			@ (mov r8, r8)
 800430e:	e7fd      	b.n	800430c <xTaskIncrementTick+0x34>
 8004310:	4b6e      	ldr	r3, [pc, #440]	@ (80044cc <xTaskIncrementTick+0x1f4>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	617b      	str	r3, [r7, #20]
 8004316:	4b6e      	ldr	r3, [pc, #440]	@ (80044d0 <xTaskIncrementTick+0x1f8>)
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	4b6c      	ldr	r3, [pc, #432]	@ (80044cc <xTaskIncrementTick+0x1f4>)
 800431c:	601a      	str	r2, [r3, #0]
 800431e:	4b6c      	ldr	r3, [pc, #432]	@ (80044d0 <xTaskIncrementTick+0x1f8>)
 8004320:	697a      	ldr	r2, [r7, #20]
 8004322:	601a      	str	r2, [r3, #0]
 8004324:	4b6b      	ldr	r3, [pc, #428]	@ (80044d4 <xTaskIncrementTick+0x1fc>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	1c5a      	adds	r2, r3, #1
 800432a:	4b6a      	ldr	r3, [pc, #424]	@ (80044d4 <xTaskIncrementTick+0x1fc>)
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	f000 fc83 	bl	8004c38 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004332:	4b69      	ldr	r3, [pc, #420]	@ (80044d8 <xTaskIncrementTick+0x200>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	69ba      	ldr	r2, [r7, #24]
 8004338:	429a      	cmp	r2, r3
 800433a:	d200      	bcs.n	800433e <xTaskIncrementTick+0x66>
 800433c:	e0a4      	b.n	8004488 <xTaskIncrementTick+0x1b0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800433e:	4b63      	ldr	r3, [pc, #396]	@ (80044cc <xTaskIncrementTick+0x1f4>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d104      	bne.n	8004352 <xTaskIncrementTick+0x7a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004348:	4b63      	ldr	r3, [pc, #396]	@ (80044d8 <xTaskIncrementTick+0x200>)
 800434a:	2201      	movs	r2, #1
 800434c:	4252      	negs	r2, r2
 800434e:	601a      	str	r2, [r3, #0]
                    break;
 8004350:	e09a      	b.n	8004488 <xTaskIncrementTick+0x1b0>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004352:	4b5e      	ldr	r3, [pc, #376]	@ (80044cc <xTaskIncrementTick+0x1f4>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8004362:	69ba      	ldr	r2, [r7, #24]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	429a      	cmp	r2, r3
 8004368:	d203      	bcs.n	8004372 <xTaskIncrementTick+0x9a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800436a:	4b5b      	ldr	r3, [pc, #364]	@ (80044d8 <xTaskIncrementTick+0x200>)
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	601a      	str	r2, [r3, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8004370:	e08a      	b.n	8004488 <xTaskIncrementTick+0x1b0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	60bb      	str	r3, [r7, #8]
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	693a      	ldr	r2, [r7, #16]
 800437e:	68d2      	ldr	r2, [r2, #12]
 8004380:	609a      	str	r2, [r3, #8]
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	6892      	ldr	r2, [r2, #8]
 800438a:	605a      	str	r2, [r3, #4]
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	3304      	adds	r3, #4
 8004394:	429a      	cmp	r2, r3
 8004396:	d103      	bne.n	80043a0 <xTaskIncrementTick+0xc8>
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	68da      	ldr	r2, [r3, #12]
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	605a      	str	r2, [r3, #4]
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	2200      	movs	r2, #0
 80043a4:	615a      	str	r2, [r3, #20]
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	1e5a      	subs	r2, r3, #1
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d01e      	beq.n	80043f6 <xTaskIncrementTick+0x11e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043bc:	607b      	str	r3, [r7, #4]
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	6a12      	ldr	r2, [r2, #32]
 80043c6:	609a      	str	r2, [r3, #8]
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	6a1b      	ldr	r3, [r3, #32]
 80043cc:	693a      	ldr	r2, [r7, #16]
 80043ce:	69d2      	ldr	r2, [r2, #28]
 80043d0:	605a      	str	r2, [r3, #4]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685a      	ldr	r2, [r3, #4]
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	3318      	adds	r3, #24
 80043da:	429a      	cmp	r2, r3
 80043dc:	d103      	bne.n	80043e6 <xTaskIncrementTick+0x10e>
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	6a1a      	ldr	r2, [r3, #32]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	605a      	str	r2, [r3, #4]
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	2200      	movs	r2, #0
 80043ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	1e5a      	subs	r2, r3, #1
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043fa:	4b38      	ldr	r3, [pc, #224]	@ (80044dc <xTaskIncrementTick+0x204>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d903      	bls.n	800440a <xTaskIncrementTick+0x132>
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004406:	4b35      	ldr	r3, [pc, #212]	@ (80044dc <xTaskIncrementTick+0x204>)
 8004408:	601a      	str	r2, [r3, #0]
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800440e:	4934      	ldr	r1, [pc, #208]	@ (80044e0 <xTaskIncrementTick+0x208>)
 8004410:	0013      	movs	r3, r2
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	189b      	adds	r3, r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	18cb      	adds	r3, r1, r3
 800441a:	3304      	adds	r3, #4
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	603b      	str	r3, [r7, #0]
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	683a      	ldr	r2, [r7, #0]
 8004424:	609a      	str	r2, [r3, #8]
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	689a      	ldr	r2, [r3, #8]
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	60da      	str	r2, [r3, #12]
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	693a      	ldr	r2, [r7, #16]
 8004434:	3204      	adds	r2, #4
 8004436:	605a      	str	r2, [r3, #4]
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1d1a      	adds	r2, r3, #4
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	609a      	str	r2, [r3, #8]
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004444:	0013      	movs	r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	189b      	adds	r3, r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4a24      	ldr	r2, [pc, #144]	@ (80044e0 <xTaskIncrementTick+0x208>)
 800444e:	189a      	adds	r2, r3, r2
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	615a      	str	r2, [r3, #20]
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004458:	4921      	ldr	r1, [pc, #132]	@ (80044e0 <xTaskIncrementTick+0x208>)
 800445a:	0013      	movs	r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	189b      	adds	r3, r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	585b      	ldr	r3, [r3, r1]
 8004464:	1c58      	adds	r0, r3, #1
 8004466:	491e      	ldr	r1, [pc, #120]	@ (80044e0 <xTaskIncrementTick+0x208>)
 8004468:	0013      	movs	r3, r2
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	189b      	adds	r3, r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	5058      	str	r0, [r3, r1]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004476:	4b1b      	ldr	r3, [pc, #108]	@ (80044e4 <xTaskIncrementTick+0x20c>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800447c:	429a      	cmp	r2, r3
 800447e:	d800      	bhi.n	8004482 <xTaskIncrementTick+0x1aa>
 8004480:	e75d      	b.n	800433e <xTaskIncrementTick+0x66>
                        {
                            xSwitchRequired = pdTRUE;
 8004482:	2301      	movs	r3, #1
 8004484:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004486:	e75a      	b.n	800433e <xTaskIncrementTick+0x66>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004488:	4b16      	ldr	r3, [pc, #88]	@ (80044e4 <xTaskIncrementTick+0x20c>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800448e:	4914      	ldr	r1, [pc, #80]	@ (80044e0 <xTaskIncrementTick+0x208>)
 8004490:	0013      	movs	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	189b      	adds	r3, r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	585b      	ldr	r3, [r3, r1]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d901      	bls.n	80044a2 <xTaskIncrementTick+0x1ca>
            {
                xSwitchRequired = pdTRUE;
 800449e:	2301      	movs	r3, #1
 80044a0:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80044a2:	4b11      	ldr	r3, [pc, #68]	@ (80044e8 <xTaskIncrementTick+0x210>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d007      	beq.n	80044ba <xTaskIncrementTick+0x1e2>
            {
                xSwitchRequired = pdTRUE;
 80044aa:	2301      	movs	r3, #1
 80044ac:	61fb      	str	r3, [r7, #28]
 80044ae:	e004      	b.n	80044ba <xTaskIncrementTick+0x1e2>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80044b0:	4b0e      	ldr	r3, [pc, #56]	@ (80044ec <xTaskIncrementTick+0x214>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	1c5a      	adds	r2, r3, #1
 80044b6:	4b0d      	ldr	r3, [pc, #52]	@ (80044ec <xTaskIncrementTick+0x214>)
 80044b8:	601a      	str	r2, [r3, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80044ba:	69fb      	ldr	r3, [r7, #28]
}
 80044bc:	0018      	movs	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	b008      	add	sp, #32
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	20000bbc 	.word	0x20000bbc
 80044c8:	20000b98 	.word	0x20000b98
 80044cc:	20000b4c 	.word	0x20000b4c
 80044d0:	20000b50 	.word	0x20000b50
 80044d4:	20000bac 	.word	0x20000bac
 80044d8:	20000bb4 	.word	0x20000bb4
 80044dc:	20000b9c 	.word	0x20000b9c
 80044e0:	200006c4 	.word	0x200006c4
 80044e4:	200006c0 	.word	0x200006c0
 80044e8:	20000ba8 	.word	0x20000ba8
 80044ec:	20000ba4 	.word	0x20000ba4

080044f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 80044f6:	4b25      	ldr	r3, [pc, #148]	@ (800458c <vTaskSwitchContext+0x9c>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d003      	beq.n	8004506 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80044fe:	4b24      	ldr	r3, [pc, #144]	@ (8004590 <vTaskSwitchContext+0xa0>)
 8004500:	2201      	movs	r2, #1
 8004502:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8004504:	e03d      	b.n	8004582 <vTaskSwitchContext+0x92>
        xYieldPending = pdFALSE;
 8004506:	4b22      	ldr	r3, [pc, #136]	@ (8004590 <vTaskSwitchContext+0xa0>)
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800450c:	4b21      	ldr	r3, [pc, #132]	@ (8004594 <vTaskSwitchContext+0xa4>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	607b      	str	r3, [r7, #4]
 8004512:	e008      	b.n	8004526 <vTaskSwitchContext+0x36>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d102      	bne.n	8004520 <vTaskSwitchContext+0x30>
 800451a:	b672      	cpsid	i
 800451c:	46c0      	nop			@ (mov r8, r8)
 800451e:	e7fd      	b.n	800451c <vTaskSwitchContext+0x2c>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	3b01      	subs	r3, #1
 8004524:	607b      	str	r3, [r7, #4]
 8004526:	491c      	ldr	r1, [pc, #112]	@ (8004598 <vTaskSwitchContext+0xa8>)
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	0013      	movs	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	189b      	adds	r3, r3, r2
 8004530:	009b      	lsls	r3, r3, #2
 8004532:	585b      	ldr	r3, [r3, r1]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d0ed      	beq.n	8004514 <vTaskSwitchContext+0x24>
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	0013      	movs	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	189b      	adds	r3, r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	4a15      	ldr	r2, [pc, #84]	@ (8004598 <vTaskSwitchContext+0xa8>)
 8004544:	189b      	adds	r3, r3, r2
 8004546:	603b      	str	r3, [r7, #0]
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	685a      	ldr	r2, [r3, #4]
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	605a      	str	r2, [r3, #4]
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	3308      	adds	r3, #8
 800455a:	429a      	cmp	r2, r3
 800455c:	d103      	bne.n	8004566 <vTaskSwitchContext+0x76>
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	68da      	ldr	r2, [r3, #12]
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	605a      	str	r2, [r3, #4]
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	68da      	ldr	r2, [r3, #12]
 800456c:	4b0b      	ldr	r3, [pc, #44]	@ (800459c <vTaskSwitchContext+0xac>)
 800456e:	601a      	str	r2, [r3, #0]
 8004570:	4b08      	ldr	r3, [pc, #32]	@ (8004594 <vTaskSwitchContext+0xa4>)
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	601a      	str	r2, [r3, #0]
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8004576:	4b09      	ldr	r3, [pc, #36]	@ (800459c <vTaskSwitchContext+0xac>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	3354      	adds	r3, #84	@ 0x54
 800457c:	001a      	movs	r2, r3
 800457e:	4b08      	ldr	r3, [pc, #32]	@ (80045a0 <vTaskSwitchContext+0xb0>)
 8004580:	601a      	str	r2, [r3, #0]
}
 8004582:	46c0      	nop			@ (mov r8, r8)
 8004584:	46bd      	mov	sp, r7
 8004586:	b002      	add	sp, #8
 8004588:	bd80      	pop	{r7, pc}
 800458a:	46c0      	nop			@ (mov r8, r8)
 800458c:	20000bbc 	.word	0x20000bbc
 8004590:	20000ba8 	.word	0x20000ba8
 8004594:	20000b9c 	.word	0x20000b9c
 8004598:	200006c4 	.word	0x200006c4
 800459c:	200006c0 	.word	0x200006c0
 80045a0:	20000010 	.word	0x20000010

080045a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d102      	bne.n	80045ba <vTaskPlaceOnEventList+0x16>
 80045b4:	b672      	cpsid	i
 80045b6:	46c0      	nop			@ (mov r8, r8)
 80045b8:	e7fd      	b.n	80045b6 <vTaskPlaceOnEventList+0x12>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80045ba:	4b09      	ldr	r3, [pc, #36]	@ (80045e0 <vTaskPlaceOnEventList+0x3c>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	3318      	adds	r3, #24
 80045c0:	001a      	movs	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	0011      	movs	r1, r2
 80045c6:	0018      	movs	r0, r3
 80045c8:	f7fe fd95 	bl	80030f6 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	2101      	movs	r1, #1
 80045d0:	0018      	movs	r0, r3
 80045d2:	f000 fc01 	bl	8004dd8 <prvAddCurrentTaskToDelayedList>
}
 80045d6:	46c0      	nop			@ (mov r8, r8)
 80045d8:	46bd      	mov	sp, r7
 80045da:	b002      	add	sp, #8
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	46c0      	nop			@ (mov r8, r8)
 80045e0:	200006c0 	.word	0x200006c0

080045e4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
                                     const TickType_t xItemValue,
                                     const TickType_t xTicksToWait )
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	607a      	str	r2, [r7, #4]
    configASSERT( pxEventList );
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d102      	bne.n	80045fc <vTaskPlaceOnUnorderedEventList+0x18>
 80045f6:	b672      	cpsid	i
 80045f8:	46c0      	nop			@ (mov r8, r8)
 80045fa:	e7fd      	b.n	80045f8 <vTaskPlaceOnUnorderedEventList+0x14>

    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
     * the event groups implementation. */
    configASSERT( uxSchedulerSuspended != ( UBaseType_t ) 0U );
 80045fc:	4b1b      	ldr	r3, [pc, #108]	@ (800466c <vTaskPlaceOnUnorderedEventList+0x88>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d102      	bne.n	800460a <vTaskPlaceOnUnorderedEventList+0x26>
 8004604:	b672      	cpsid	i
 8004606:	46c0      	nop			@ (mov r8, r8)
 8004608:	e7fd      	b.n	8004606 <vTaskPlaceOnUnorderedEventList+0x22>

    /* Store the item value in the event list item.  It is safe to access the
     * event list item here as interrupts won't access the event list item of a
     * task that is not in the Blocked state. */
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800460a:	4b19      	ldr	r3, [pc, #100]	@ (8004670 <vTaskPlaceOnUnorderedEventList+0x8c>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68ba      	ldr	r2, [r7, #8]
 8004610:	2180      	movs	r1, #128	@ 0x80
 8004612:	0609      	lsls	r1, r1, #24
 8004614:	430a      	orrs	r2, r1
 8004616:	619a      	str	r2, [r3, #24]
    /* Place the event list item of the TCB at the end of the appropriate event
     * list.  It is safe to access the event list here because it is part of an
     * event group implementation - and interrupts don't access event groups
     * directly (instead they access them indirectly by pending function calls to
     * the task level). */
    listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	617b      	str	r3, [r7, #20]
 800461e:	4b14      	ldr	r3, [pc, #80]	@ (8004670 <vTaskPlaceOnUnorderedEventList+0x8c>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	61da      	str	r2, [r3, #28]
 8004626:	4b12      	ldr	r3, [pc, #72]	@ (8004670 <vTaskPlaceOnUnorderedEventList+0x8c>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	697a      	ldr	r2, [r7, #20]
 800462c:	6892      	ldr	r2, [r2, #8]
 800462e:	621a      	str	r2, [r3, #32]
 8004630:	4b0f      	ldr	r3, [pc, #60]	@ (8004670 <vTaskPlaceOnUnorderedEventList+0x8c>)
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	3218      	adds	r2, #24
 800463a:	605a      	str	r2, [r3, #4]
 800463c:	4b0c      	ldr	r3, [pc, #48]	@ (8004670 <vTaskPlaceOnUnorderedEventList+0x8c>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	3318      	adds	r3, #24
 8004642:	001a      	movs	r2, r3
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	609a      	str	r2, [r3, #8]
 8004648:	4b09      	ldr	r3, [pc, #36]	@ (8004670 <vTaskPlaceOnUnorderedEventList+0x8c>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	1c5a      	adds	r2, r3, #1
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	601a      	str	r2, [r3, #0]

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2101      	movs	r1, #1
 800465e:	0018      	movs	r0, r3
 8004660:	f000 fbba 	bl	8004dd8 <prvAddCurrentTaskToDelayedList>
}
 8004664:	46c0      	nop			@ (mov r8, r8)
 8004666:	46bd      	mov	sp, r7
 8004668:	b006      	add	sp, #24
 800466a:	bd80      	pop	{r7, pc}
 800466c:	20000bbc 	.word	0x20000bbc
 8004670:	200006c0 	.word	0x200006c0

08004674 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d102      	bne.n	800468c <vTaskPlaceOnEventListRestricted+0x18>
 8004686:	b672      	cpsid	i
 8004688:	46c0      	nop			@ (mov r8, r8)
 800468a:	e7fd      	b.n	8004688 <vTaskPlaceOnEventListRestricted+0x14>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	617b      	str	r3, [r7, #20]
 8004692:	4b17      	ldr	r3, [pc, #92]	@ (80046f0 <vTaskPlaceOnEventListRestricted+0x7c>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	697a      	ldr	r2, [r7, #20]
 8004698:	61da      	str	r2, [r3, #28]
 800469a:	4b15      	ldr	r3, [pc, #84]	@ (80046f0 <vTaskPlaceOnEventListRestricted+0x7c>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	697a      	ldr	r2, [r7, #20]
 80046a0:	6892      	ldr	r2, [r2, #8]
 80046a2:	621a      	str	r2, [r3, #32]
 80046a4:	4b12      	ldr	r3, [pc, #72]	@ (80046f0 <vTaskPlaceOnEventListRestricted+0x7c>)
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	3218      	adds	r2, #24
 80046ae:	605a      	str	r2, [r3, #4]
 80046b0:	4b0f      	ldr	r3, [pc, #60]	@ (80046f0 <vTaskPlaceOnEventListRestricted+0x7c>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	3318      	adds	r3, #24
 80046b6:	001a      	movs	r2, r3
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	609a      	str	r2, [r3, #8]
 80046bc:	4b0c      	ldr	r3, [pc, #48]	@ (80046f0 <vTaskPlaceOnEventListRestricted+0x7c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68fa      	ldr	r2, [r7, #12]
 80046c2:	629a      	str	r2, [r3, #40]	@ 0x28
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	1c5a      	adds	r2, r3, #1
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d002      	beq.n	80046da <vTaskPlaceOnEventListRestricted+0x66>
        {
            xTicksToWait = portMAX_DELAY;
 80046d4:	2301      	movs	r3, #1
 80046d6:	425b      	negs	r3, r3
 80046d8:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	0011      	movs	r1, r2
 80046e0:	0018      	movs	r0, r3
 80046e2:	f000 fb79 	bl	8004dd8 <prvAddCurrentTaskToDelayedList>
    }
 80046e6:	46c0      	nop			@ (mov r8, r8)
 80046e8:	46bd      	mov	sp, r7
 80046ea:	b006      	add	sp, #24
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	46c0      	nop			@ (mov r8, r8)
 80046f0:	200006c0 	.word	0x200006c0

080046f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b088      	sub	sp, #32
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d102      	bne.n	8004710 <xTaskRemoveFromEventList+0x1c>
 800470a:	b672      	cpsid	i
 800470c:	46c0      	nop			@ (mov r8, r8)
 800470e:	e7fd      	b.n	800470c <xTaskRemoveFromEventList+0x18>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004714:	617b      	str	r3, [r7, #20]
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	69db      	ldr	r3, [r3, #28]
 800471a:	69ba      	ldr	r2, [r7, #24]
 800471c:	6a12      	ldr	r2, [r2, #32]
 800471e:	609a      	str	r2, [r3, #8]
 8004720:	69bb      	ldr	r3, [r7, #24]
 8004722:	6a1b      	ldr	r3, [r3, #32]
 8004724:	69ba      	ldr	r2, [r7, #24]
 8004726:	69d2      	ldr	r2, [r2, #28]
 8004728:	605a      	str	r2, [r3, #4]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	685a      	ldr	r2, [r3, #4]
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	3318      	adds	r3, #24
 8004732:	429a      	cmp	r2, r3
 8004734:	d103      	bne.n	800473e <xTaskRemoveFromEventList+0x4a>
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	6a1a      	ldr	r2, [r3, #32]
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	605a      	str	r2, [r3, #4]
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	2200      	movs	r2, #0
 8004742:	629a      	str	r2, [r3, #40]	@ 0x28
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	1e5a      	subs	r2, r3, #1
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800474e:	4b49      	ldr	r3, [pc, #292]	@ (8004874 <xTaskRemoveFromEventList+0x180>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d15d      	bne.n	8004812 <xTaskRemoveFromEventList+0x11e>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	68d2      	ldr	r2, [r2, #12]
 8004764:	609a      	str	r2, [r3, #8]
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	69ba      	ldr	r2, [r7, #24]
 800476c:	6892      	ldr	r2, [r2, #8]
 800476e:	605a      	str	r2, [r3, #4]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	69bb      	ldr	r3, [r7, #24]
 8004776:	3304      	adds	r3, #4
 8004778:	429a      	cmp	r2, r3
 800477a:	d103      	bne.n	8004784 <xTaskRemoveFromEventList+0x90>
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	68da      	ldr	r2, [r3, #12]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	605a      	str	r2, [r3, #4]
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	2200      	movs	r2, #0
 8004788:	615a      	str	r2, [r3, #20]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	1e5a      	subs	r2, r3, #1
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004798:	4b37      	ldr	r3, [pc, #220]	@ (8004878 <xTaskRemoveFromEventList+0x184>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	429a      	cmp	r2, r3
 800479e:	d903      	bls.n	80047a8 <xTaskRemoveFromEventList+0xb4>
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047a4:	4b34      	ldr	r3, [pc, #208]	@ (8004878 <xTaskRemoveFromEventList+0x184>)
 80047a6:	601a      	str	r2, [r3, #0]
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047ac:	4933      	ldr	r1, [pc, #204]	@ (800487c <xTaskRemoveFromEventList+0x188>)
 80047ae:	0013      	movs	r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	189b      	adds	r3, r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	18cb      	adds	r3, r1, r3
 80047b8:	3304      	adds	r3, #4
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	60bb      	str	r3, [r7, #8]
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	609a      	str	r2, [r3, #8]
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	689a      	ldr	r2, [r3, #8]
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	60da      	str	r2, [r3, #12]
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	69ba      	ldr	r2, [r7, #24]
 80047d2:	3204      	adds	r2, #4
 80047d4:	605a      	str	r2, [r3, #4]
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	1d1a      	adds	r2, r3, #4
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	609a      	str	r2, [r3, #8]
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047e2:	0013      	movs	r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	189b      	adds	r3, r3, r2
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	4a24      	ldr	r2, [pc, #144]	@ (800487c <xTaskRemoveFromEventList+0x188>)
 80047ec:	189a      	adds	r2, r3, r2
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	615a      	str	r2, [r3, #20]
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047f6:	4921      	ldr	r1, [pc, #132]	@ (800487c <xTaskRemoveFromEventList+0x188>)
 80047f8:	0013      	movs	r3, r2
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	189b      	adds	r3, r3, r2
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	585b      	ldr	r3, [r3, r1]
 8004802:	1c58      	adds	r0, r3, #1
 8004804:	491d      	ldr	r1, [pc, #116]	@ (800487c <xTaskRemoveFromEventList+0x188>)
 8004806:	0013      	movs	r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	189b      	adds	r3, r3, r2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	5058      	str	r0, [r3, r1]
 8004810:	e01b      	b.n	800484a <xTaskRemoveFromEventList+0x156>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004812:	4b1b      	ldr	r3, [pc, #108]	@ (8004880 <xTaskRemoveFromEventList+0x18c>)
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	613b      	str	r3, [r7, #16]
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	693a      	ldr	r2, [r7, #16]
 800481c:	61da      	str	r2, [r3, #28]
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	689a      	ldr	r2, [r3, #8]
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	621a      	str	r2, [r3, #32]
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	69ba      	ldr	r2, [r7, #24]
 800482c:	3218      	adds	r2, #24
 800482e:	605a      	str	r2, [r3, #4]
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	3318      	adds	r3, #24
 8004834:	001a      	movs	r2, r3
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	609a      	str	r2, [r3, #8]
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	4a10      	ldr	r2, [pc, #64]	@ (8004880 <xTaskRemoveFromEventList+0x18c>)
 800483e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004840:	4b0f      	ldr	r3, [pc, #60]	@ (8004880 <xTaskRemoveFromEventList+0x18c>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	1c5a      	adds	r2, r3, #1
 8004846:	4b0e      	ldr	r3, [pc, #56]	@ (8004880 <xTaskRemoveFromEventList+0x18c>)
 8004848:	601a      	str	r2, [r3, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800484a:	69bb      	ldr	r3, [r7, #24]
 800484c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800484e:	4b0d      	ldr	r3, [pc, #52]	@ (8004884 <xTaskRemoveFromEventList+0x190>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004854:	429a      	cmp	r2, r3
 8004856:	d905      	bls.n	8004864 <xTaskRemoveFromEventList+0x170>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8004858:	2301      	movs	r3, #1
 800485a:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800485c:	4b0a      	ldr	r3, [pc, #40]	@ (8004888 <xTaskRemoveFromEventList+0x194>)
 800485e:	2201      	movs	r2, #1
 8004860:	601a      	str	r2, [r3, #0]
 8004862:	e001      	b.n	8004868 <xTaskRemoveFromEventList+0x174>
    }
    else
    {
        xReturn = pdFALSE;
 8004864:	2300      	movs	r3, #0
 8004866:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 8004868:	69fb      	ldr	r3, [r7, #28]
}
 800486a:	0018      	movs	r0, r3
 800486c:	46bd      	mov	sp, r7
 800486e:	b008      	add	sp, #32
 8004870:	bd80      	pop	{r7, pc}
 8004872:	46c0      	nop			@ (mov r8, r8)
 8004874:	20000bbc 	.word	0x20000bbc
 8004878:	20000b9c 	.word	0x20000b9c
 800487c:	200006c4 	.word	0x200006c4
 8004880:	20000b54 	.word	0x20000b54
 8004884:	200006c0 	.word	0x200006c0
 8004888:	20000ba8 	.word	0x20000ba8

0800488c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem,
                                        const TickType_t xItemValue )
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b086      	sub	sp, #24
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
    TCB_t * pxUnblockedTCB;

    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
     * the event flags implementation. */
    configASSERT( uxSchedulerSuspended != ( UBaseType_t ) 0U );
 8004896:	4b4f      	ldr	r3, [pc, #316]	@ (80049d4 <vTaskRemoveFromUnorderedEventList+0x148>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d102      	bne.n	80048a4 <vTaskRemoveFromUnorderedEventList+0x18>
 800489e:	b672      	cpsid	i
 80048a0:	46c0      	nop			@ (mov r8, r8)
 80048a2:	e7fd      	b.n	80048a0 <vTaskRemoveFromUnorderedEventList+0x14>

    /* Store the new item value in the event list. */
    listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	2280      	movs	r2, #128	@ 0x80
 80048a8:	0612      	lsls	r2, r2, #24
 80048aa:	431a      	orrs	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	601a      	str	r2, [r3, #0]

    /* Remove the event list form the event flag.  Interrupts do not access
     * event flags. */
    pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	617b      	str	r3, [r7, #20]
    configASSERT( pxUnblockedTCB );
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d102      	bne.n	80048c2 <vTaskRemoveFromUnorderedEventList+0x36>
 80048bc:	b672      	cpsid	i
 80048be:	46c0      	nop			@ (mov r8, r8)
 80048c0:	e7fd      	b.n	80048be <vTaskRemoveFromUnorderedEventList+0x32>
    listREMOVE_ITEM( pxEventListItem );
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	613b      	str	r3, [r7, #16]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	6892      	ldr	r2, [r2, #8]
 80048d0:	609a      	str	r2, [r3, #8]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	6852      	ldr	r2, [r2, #4]
 80048da:	605a      	str	r2, [r3, #4]
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d103      	bne.n	80048ee <vTaskRemoveFromUnorderedEventList+0x62>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	689a      	ldr	r2, [r3, #8]
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	605a      	str	r2, [r3, #4]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	611a      	str	r2, [r3, #16]
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	1e5a      	subs	r2, r3, #1
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	601a      	str	r2, [r3, #0]
    #endif

    /* Remove the task from the delayed list and add it to the ready list.  The
     * scheduler is suspended so interrupts will not be accessing the ready
     * lists. */
    listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	60fb      	str	r3, [r7, #12]
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	697a      	ldr	r2, [r7, #20]
 800490a:	68d2      	ldr	r2, [r2, #12]
 800490c:	609a      	str	r2, [r3, #8]
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	6892      	ldr	r2, [r2, #8]
 8004916:	605a      	str	r2, [r3, #4]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	685a      	ldr	r2, [r3, #4]
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	3304      	adds	r3, #4
 8004920:	429a      	cmp	r2, r3
 8004922:	d103      	bne.n	800492c <vTaskRemoveFromUnorderedEventList+0xa0>
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	68da      	ldr	r2, [r3, #12]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	605a      	str	r2, [r3, #4]
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	2200      	movs	r2, #0
 8004930:	615a      	str	r2, [r3, #20]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	1e5a      	subs	r2, r3, #1
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	601a      	str	r2, [r3, #0]
    prvAddTaskToReadyList( pxUnblockedTCB );
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004940:	4b25      	ldr	r3, [pc, #148]	@ (80049d8 <vTaskRemoveFromUnorderedEventList+0x14c>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	429a      	cmp	r2, r3
 8004946:	d903      	bls.n	8004950 <vTaskRemoveFromUnorderedEventList+0xc4>
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800494c:	4b22      	ldr	r3, [pc, #136]	@ (80049d8 <vTaskRemoveFromUnorderedEventList+0x14c>)
 800494e:	601a      	str	r2, [r3, #0]
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004954:	4921      	ldr	r1, [pc, #132]	@ (80049dc <vTaskRemoveFromUnorderedEventList+0x150>)
 8004956:	0013      	movs	r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	189b      	adds	r3, r3, r2
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	18cb      	adds	r3, r1, r3
 8004960:	3304      	adds	r3, #4
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	60bb      	str	r3, [r7, #8]
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	68ba      	ldr	r2, [r7, #8]
 800496a:	609a      	str	r2, [r3, #8]
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	689a      	ldr	r2, [r3, #8]
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	60da      	str	r2, [r3, #12]
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	3204      	adds	r2, #4
 800497c:	605a      	str	r2, [r3, #4]
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	1d1a      	adds	r2, r3, #4
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	609a      	str	r2, [r3, #8]
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800498a:	0013      	movs	r3, r2
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	189b      	adds	r3, r3, r2
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	4a12      	ldr	r2, [pc, #72]	@ (80049dc <vTaskRemoveFromUnorderedEventList+0x150>)
 8004994:	189a      	adds	r2, r3, r2
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	615a      	str	r2, [r3, #20]
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800499e:	490f      	ldr	r1, [pc, #60]	@ (80049dc <vTaskRemoveFromUnorderedEventList+0x150>)
 80049a0:	0013      	movs	r3, r2
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	189b      	adds	r3, r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	585b      	ldr	r3, [r3, r1]
 80049aa:	1c58      	adds	r0, r3, #1
 80049ac:	490b      	ldr	r1, [pc, #44]	@ (80049dc <vTaskRemoveFromUnorderedEventList+0x150>)
 80049ae:	0013      	movs	r3, r2
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	189b      	adds	r3, r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	5058      	str	r0, [r3, r1]

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049bc:	4b08      	ldr	r3, [pc, #32]	@ (80049e0 <vTaskRemoveFromUnorderedEventList+0x154>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d902      	bls.n	80049cc <vTaskRemoveFromUnorderedEventList+0x140>
    {
        /* The unblocked task has a priority above that of the calling task, so
         * a context switch is required.  This function is called with the
         * scheduler suspended so xYieldPending is set so the context switch
         * occurs immediately that the scheduler is resumed (unsuspended). */
        xYieldPending = pdTRUE;
 80049c6:	4b07      	ldr	r3, [pc, #28]	@ (80049e4 <vTaskRemoveFromUnorderedEventList+0x158>)
 80049c8:	2201      	movs	r2, #1
 80049ca:	601a      	str	r2, [r3, #0]
    }
}
 80049cc:	46c0      	nop			@ (mov r8, r8)
 80049ce:	46bd      	mov	sp, r7
 80049d0:	b006      	add	sp, #24
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	20000bbc 	.word	0x20000bbc
 80049d8:	20000b9c 	.word	0x20000b9c
 80049dc:	200006c4 	.word	0x200006c4
 80049e0:	200006c0 	.word	0x200006c0
 80049e4:	20000ba8 	.word	0x20000ba8

080049e8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b082      	sub	sp, #8
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80049f0:	4b05      	ldr	r3, [pc, #20]	@ (8004a08 <vTaskInternalSetTimeOutState+0x20>)
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80049f8:	4b04      	ldr	r3, [pc, #16]	@ (8004a0c <vTaskInternalSetTimeOutState+0x24>)
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	605a      	str	r2, [r3, #4]
}
 8004a00:	46c0      	nop			@ (mov r8, r8)
 8004a02:	46bd      	mov	sp, r7
 8004a04:	b002      	add	sp, #8
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	20000bac 	.word	0x20000bac
 8004a0c:	20000b98 	.word	0x20000b98

08004a10 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d102      	bne.n	8004a26 <xTaskCheckForTimeOut+0x16>
 8004a20:	b672      	cpsid	i
 8004a22:	46c0      	nop			@ (mov r8, r8)
 8004a24:	e7fd      	b.n	8004a22 <xTaskCheckForTimeOut+0x12>
    configASSERT( pxTicksToWait );
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d102      	bne.n	8004a32 <xTaskCheckForTimeOut+0x22>
 8004a2c:	b672      	cpsid	i
 8004a2e:	46c0      	nop			@ (mov r8, r8)
 8004a30:	e7fd      	b.n	8004a2e <xTaskCheckForTimeOut+0x1e>

    taskENTER_CRITICAL();
 8004a32:	f000 fda5 	bl	8005580 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004a36:	4b1f      	ldr	r3, [pc, #124]	@ (8004ab4 <xTaskCheckForTimeOut+0xa4>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	693a      	ldr	r2, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	3301      	adds	r3, #1
 8004a4c:	d102      	bne.n	8004a54 <xTaskCheckForTimeOut+0x44>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	617b      	str	r3, [r7, #20]
 8004a52:	e027      	b.n	8004aa4 <xTaskCheckForTimeOut+0x94>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	4b17      	ldr	r3, [pc, #92]	@ (8004ab8 <xTaskCheckForTimeOut+0xa8>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d00a      	beq.n	8004a76 <xTaskCheckForTimeOut+0x66>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	693a      	ldr	r2, [r7, #16]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d305      	bcc.n	8004a76 <xTaskCheckForTimeOut+0x66>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	2200      	movs	r2, #0
 8004a72:	601a      	str	r2, [r3, #0]
 8004a74:	e016      	b.n	8004aa4 <xTaskCheckForTimeOut+0x94>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	68fa      	ldr	r2, [r7, #12]
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d20c      	bcs.n	8004a9a <xTaskCheckForTimeOut+0x8a>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	1ad2      	subs	r2, r2, r3
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	0018      	movs	r0, r3
 8004a90:	f7ff ffaa 	bl	80049e8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004a94:	2300      	movs	r3, #0
 8004a96:	617b      	str	r3, [r7, #20]
 8004a98:	e004      	b.n	8004aa4 <xTaskCheckForTimeOut+0x94>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8004aa4:	f000 fd7e 	bl	80055a4 <vPortExitCritical>

    return xReturn;
 8004aa8:	697b      	ldr	r3, [r7, #20]
}
 8004aaa:	0018      	movs	r0, r3
 8004aac:	46bd      	mov	sp, r7
 8004aae:	b006      	add	sp, #24
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	46c0      	nop			@ (mov r8, r8)
 8004ab4:	20000b98 	.word	0x20000b98
 8004ab8:	20000bac 	.word	0x20000bac

08004abc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8004ac0:	4b02      	ldr	r3, [pc, #8]	@ (8004acc <vTaskMissedYield+0x10>)
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	601a      	str	r2, [r3, #0]
}
 8004ac6:	46c0      	nop			@ (mov r8, r8)
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	20000ba8 	.word	0x20000ba8

08004ad0 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004ad8:	f000 f84e 	bl	8004b78 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004adc:	4b03      	ldr	r3, [pc, #12]	@ (8004aec <prvIdleTask+0x1c>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d9f9      	bls.n	8004ad8 <prvIdleTask+0x8>
            {
                taskYIELD();
 8004ae4:	f000 fd3c 	bl	8005560 <vPortYield>
        prvCheckTasksWaitingTermination();
 8004ae8:	e7f6      	b.n	8004ad8 <prvIdleTask+0x8>
 8004aea:	46c0      	nop			@ (mov r8, r8)
 8004aec:	200006c4 	.word	0x200006c4

08004af0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004af6:	2300      	movs	r3, #0
 8004af8:	607b      	str	r3, [r7, #4]
 8004afa:	e00c      	b.n	8004b16 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	0013      	movs	r3, r2
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	189b      	adds	r3, r3, r2
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	4a14      	ldr	r2, [pc, #80]	@ (8004b58 <prvInitialiseTaskLists+0x68>)
 8004b08:	189b      	adds	r3, r3, r2
 8004b0a:	0018      	movs	r0, r3
 8004b0c:	f7fe faca 	bl	80030a4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	3301      	adds	r3, #1
 8004b14:	607b      	str	r3, [r7, #4]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2b37      	cmp	r3, #55	@ 0x37
 8004b1a:	d9ef      	bls.n	8004afc <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8004b5c <prvInitialiseTaskLists+0x6c>)
 8004b1e:	0018      	movs	r0, r3
 8004b20:	f7fe fac0 	bl	80030a4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004b24:	4b0e      	ldr	r3, [pc, #56]	@ (8004b60 <prvInitialiseTaskLists+0x70>)
 8004b26:	0018      	movs	r0, r3
 8004b28:	f7fe fabc 	bl	80030a4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004b2c:	4b0d      	ldr	r3, [pc, #52]	@ (8004b64 <prvInitialiseTaskLists+0x74>)
 8004b2e:	0018      	movs	r0, r3
 8004b30:	f7fe fab8 	bl	80030a4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8004b34:	4b0c      	ldr	r3, [pc, #48]	@ (8004b68 <prvInitialiseTaskLists+0x78>)
 8004b36:	0018      	movs	r0, r3
 8004b38:	f7fe fab4 	bl	80030a4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8004b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b6c <prvInitialiseTaskLists+0x7c>)
 8004b3e:	0018      	movs	r0, r3
 8004b40:	f7fe fab0 	bl	80030a4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004b44:	4b0a      	ldr	r3, [pc, #40]	@ (8004b70 <prvInitialiseTaskLists+0x80>)
 8004b46:	4a05      	ldr	r2, [pc, #20]	@ (8004b5c <prvInitialiseTaskLists+0x6c>)
 8004b48:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b74 <prvInitialiseTaskLists+0x84>)
 8004b4c:	4a04      	ldr	r2, [pc, #16]	@ (8004b60 <prvInitialiseTaskLists+0x70>)
 8004b4e:	601a      	str	r2, [r3, #0]
}
 8004b50:	46c0      	nop			@ (mov r8, r8)
 8004b52:	46bd      	mov	sp, r7
 8004b54:	b002      	add	sp, #8
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	200006c4 	.word	0x200006c4
 8004b5c:	20000b24 	.word	0x20000b24
 8004b60:	20000b38 	.word	0x20000b38
 8004b64:	20000b54 	.word	0x20000b54
 8004b68:	20000b68 	.word	0x20000b68
 8004b6c:	20000b80 	.word	0x20000b80
 8004b70:	20000b4c 	.word	0x20000b4c
 8004b74:	20000b50 	.word	0x20000b50

08004b78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b7e:	e01a      	b.n	8004bb6 <prvCheckTasksWaitingTermination+0x3e>
        {
            taskENTER_CRITICAL();
 8004b80:	f000 fcfe 	bl	8005580 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b84:	4b10      	ldr	r3, [pc, #64]	@ (8004bc8 <prvCheckTasksWaitingTermination+0x50>)
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	3304      	adds	r3, #4
 8004b90:	0018      	movs	r0, r3
 8004b92:	f7fe fae6 	bl	8003162 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8004b96:	4b0d      	ldr	r3, [pc, #52]	@ (8004bcc <prvCheckTasksWaitingTermination+0x54>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	1e5a      	subs	r2, r3, #1
 8004b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004bcc <prvCheckTasksWaitingTermination+0x54>)
 8004b9e:	601a      	str	r2, [r3, #0]
                --uxDeletedTasksWaitingCleanUp;
 8004ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8004bd0 <prvCheckTasksWaitingTermination+0x58>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	1e5a      	subs	r2, r3, #1
 8004ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd0 <prvCheckTasksWaitingTermination+0x58>)
 8004ba8:	601a      	str	r2, [r3, #0]
            }
            taskEXIT_CRITICAL();
 8004baa:	f000 fcfb 	bl	80055a4 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	0018      	movs	r0, r3
 8004bb2:	f000 f80f 	bl	8004bd4 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004bb6:	4b06      	ldr	r3, [pc, #24]	@ (8004bd0 <prvCheckTasksWaitingTermination+0x58>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d1e0      	bne.n	8004b80 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8004bbe:	46c0      	nop			@ (mov r8, r8)
 8004bc0:	46c0      	nop			@ (mov r8, r8)
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	b002      	add	sp, #8
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	20000b68 	.word	0x20000b68
 8004bcc:	20000b94 	.word	0x20000b94
 8004bd0:	20000b7c 	.word	0x20000b7c

08004bd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8004bdc:	4b15      	ldr	r3, [pc, #84]	@ (8004c34 <prvDeleteTCB+0x60>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	3354      	adds	r3, #84	@ 0x54
 8004be2:	0018      	movs	r0, r3
 8004be4:	f000 ff6e 	bl	8005ac4 <_reclaim_reent>
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	22a5      	movs	r2, #165	@ 0xa5
 8004bec:	5c9b      	ldrb	r3, [r3, r2]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d109      	bne.n	8004c06 <prvDeleteTCB+0x32>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf6:	0018      	movs	r0, r3
 8004bf8:	f000 fe12 	bl	8005820 <vPortFree>
                vPortFree( pxTCB );
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	0018      	movs	r0, r3
 8004c00:	f000 fe0e 	bl	8005820 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004c04:	e011      	b.n	8004c2a <prvDeleteTCB+0x56>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	22a5      	movs	r2, #165	@ 0xa5
 8004c0a:	5c9b      	ldrb	r3, [r3, r2]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d104      	bne.n	8004c1a <prvDeleteTCB+0x46>
                vPortFree( pxTCB );
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	0018      	movs	r0, r3
 8004c14:	f000 fe04 	bl	8005820 <vPortFree>
    }
 8004c18:	e007      	b.n	8004c2a <prvDeleteTCB+0x56>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	22a5      	movs	r2, #165	@ 0xa5
 8004c1e:	5c9b      	ldrb	r3, [r3, r2]
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d002      	beq.n	8004c2a <prvDeleteTCB+0x56>
 8004c24:	b672      	cpsid	i
 8004c26:	46c0      	nop			@ (mov r8, r8)
 8004c28:	e7fd      	b.n	8004c26 <prvDeleteTCB+0x52>
    }
 8004c2a:	46c0      	nop			@ (mov r8, r8)
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	b002      	add	sp, #8
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	46c0      	nop			@ (mov r8, r8)
 8004c34:	200006c0 	.word	0x200006c0

08004c38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c3c:	4b09      	ldr	r3, [pc, #36]	@ (8004c64 <prvResetNextTaskUnblockTime+0x2c>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d104      	bne.n	8004c50 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004c46:	4b08      	ldr	r3, [pc, #32]	@ (8004c68 <prvResetNextTaskUnblockTime+0x30>)
 8004c48:	2201      	movs	r2, #1
 8004c4a:	4252      	negs	r2, r2
 8004c4c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004c4e:	e005      	b.n	8004c5c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004c50:	4b04      	ldr	r3, [pc, #16]	@ (8004c64 <prvResetNextTaskUnblockTime+0x2c>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	4b03      	ldr	r3, [pc, #12]	@ (8004c68 <prvResetNextTaskUnblockTime+0x30>)
 8004c5a:	601a      	str	r2, [r3, #0]
}
 8004c5c:	46c0      	nop			@ (mov r8, r8)
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	46c0      	nop			@ (mov r8, r8)
 8004c64:	20000b4c 	.word	0x20000b4c
 8004c68:	20000bb4 	.word	0x20000bb4

08004c6c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8004c72:	4b0a      	ldr	r3, [pc, #40]	@ (8004c9c <xTaskGetSchedulerState+0x30>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d102      	bne.n	8004c80 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	607b      	str	r3, [r7, #4]
 8004c7e:	e008      	b.n	8004c92 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004c80:	4b07      	ldr	r3, [pc, #28]	@ (8004ca0 <xTaskGetSchedulerState+0x34>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d102      	bne.n	8004c8e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8004c88:	2302      	movs	r3, #2
 8004c8a:	607b      	str	r3, [r7, #4]
 8004c8c:	e001      	b.n	8004c92 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8004c92:	687b      	ldr	r3, [r7, #4]
    }
 8004c94:	0018      	movs	r0, r3
 8004c96:	46bd      	mov	sp, r7
 8004c98:	b002      	add	sp, #8
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	20000ba0 	.word	0x20000ba0
 8004ca0:	20000bbc 	.word	0x20000bbc

08004ca4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b086      	sub	sp, #24
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d06c      	beq.n	8004d94 <xTaskPriorityDisinherit+0xf0>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8004cba:	4b39      	ldr	r3, [pc, #228]	@ (8004da0 <xTaskPriorityDisinherit+0xfc>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d002      	beq.n	8004cca <xTaskPriorityDisinherit+0x26>
 8004cc4:	b672      	cpsid	i
 8004cc6:	46c0      	nop			@ (mov r8, r8)
 8004cc8:	e7fd      	b.n	8004cc6 <xTaskPriorityDisinherit+0x22>
            configASSERT( pxTCB->uxMutexesHeld );
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d102      	bne.n	8004cd8 <xTaskPriorityDisinherit+0x34>
 8004cd2:	b672      	cpsid	i
 8004cd4:	46c0      	nop			@ (mov r8, r8)
 8004cd6:	e7fd      	b.n	8004cd4 <xTaskPriorityDisinherit+0x30>
            ( pxTCB->uxMutexesHeld )--;
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cdc:	1e5a      	subs	r2, r3, #1
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d052      	beq.n	8004d94 <xTaskPriorityDisinherit+0xf0>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d14e      	bne.n	8004d94 <xTaskPriorityDisinherit+0xf0>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	3304      	adds	r3, #4
 8004cfa:	0018      	movs	r0, r3
 8004cfc:	f7fe fa31 	bl	8003162 <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d0c:	2238      	movs	r2, #56	@ 0x38
 8004d0e:	1ad2      	subs	r2, r2, r3
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d18:	4b22      	ldr	r3, [pc, #136]	@ (8004da4 <xTaskPriorityDisinherit+0x100>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d903      	bls.n	8004d28 <xTaskPriorityDisinherit+0x84>
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d24:	4b1f      	ldr	r3, [pc, #124]	@ (8004da4 <xTaskPriorityDisinherit+0x100>)
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d2c:	491e      	ldr	r1, [pc, #120]	@ (8004da8 <xTaskPriorityDisinherit+0x104>)
 8004d2e:	0013      	movs	r3, r2
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	189b      	adds	r3, r3, r2
 8004d34:	009b      	lsls	r3, r3, #2
 8004d36:	18cb      	adds	r3, r1, r3
 8004d38:	3304      	adds	r3, #4
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	60fb      	str	r3, [r7, #12]
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	609a      	str	r2, [r3, #8]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	689a      	ldr	r2, [r3, #8]
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	60da      	str	r2, [r3, #12]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	3204      	adds	r2, #4
 8004d54:	605a      	str	r2, [r3, #4]
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	1d1a      	adds	r2, r3, #4
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	609a      	str	r2, [r3, #8]
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d62:	0013      	movs	r3, r2
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	189b      	adds	r3, r3, r2
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	4a0f      	ldr	r2, [pc, #60]	@ (8004da8 <xTaskPriorityDisinherit+0x104>)
 8004d6c:	189a      	adds	r2, r3, r2
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	615a      	str	r2, [r3, #20]
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d76:	490c      	ldr	r1, [pc, #48]	@ (8004da8 <xTaskPriorityDisinherit+0x104>)
 8004d78:	0013      	movs	r3, r2
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	189b      	adds	r3, r3, r2
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	585b      	ldr	r3, [r3, r1]
 8004d82:	1c58      	adds	r0, r3, #1
 8004d84:	4908      	ldr	r1, [pc, #32]	@ (8004da8 <xTaskPriorityDisinherit+0x104>)
 8004d86:	0013      	movs	r3, r2
 8004d88:	009b      	lsls	r3, r3, #2
 8004d8a:	189b      	adds	r3, r3, r2
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	5058      	str	r0, [r3, r1]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8004d90:	2301      	movs	r3, #1
 8004d92:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8004d94:	697b      	ldr	r3, [r7, #20]
    }
 8004d96:	0018      	movs	r0, r3
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	b006      	add	sp, #24
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	46c0      	nop			@ (mov r8, r8)
 8004da0:	200006c0 	.word	0x200006c0
 8004da4:	20000b9c 	.word	0x20000b9c
 8004da8:	200006c4 	.word	0x200006c4

08004dac <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
    TickType_t uxReturn;

    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8004db2:	4b08      	ldr	r3, [pc, #32]	@ (8004dd4 <uxTaskResetEventItemValue+0x28>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	699b      	ldr	r3, [r3, #24]
 8004db8:	607b      	str	r3, [r7, #4]

    /* Reset the event list item to its normal value - so it can be used with
     * queues and semaphores. */
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dba:	4b06      	ldr	r3, [pc, #24]	@ (8004dd4 <uxTaskResetEventItemValue+0x28>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dc0:	4b04      	ldr	r3, [pc, #16]	@ (8004dd4 <uxTaskResetEventItemValue+0x28>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2138      	movs	r1, #56	@ 0x38
 8004dc6:	1a8a      	subs	r2, r1, r2
 8004dc8:	619a      	str	r2, [r3, #24]

    return uxReturn;
 8004dca:	687b      	ldr	r3, [r7, #4]
}
 8004dcc:	0018      	movs	r0, r3
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	b002      	add	sp, #8
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	200006c0 	.word	0x200006c0

08004dd8 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b086      	sub	sp, #24
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8004de2:	4b2e      	ldr	r3, [pc, #184]	@ (8004e9c <prvAddCurrentTaskToDelayedList+0xc4>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004de8:	4b2d      	ldr	r3, [pc, #180]	@ (8004ea0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	3304      	adds	r3, #4
 8004dee:	0018      	movs	r0, r3
 8004df0:	f7fe f9b7 	bl	8003162 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	3301      	adds	r3, #1
 8004df8:	d124      	bne.n	8004e44 <prvAddCurrentTaskToDelayedList+0x6c>
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d021      	beq.n	8004e44 <prvAddCurrentTaskToDelayedList+0x6c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e00:	4b28      	ldr	r3, [pc, #160]	@ (8004ea4 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	613b      	str	r3, [r7, #16]
 8004e06:	4b26      	ldr	r3, [pc, #152]	@ (8004ea0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	609a      	str	r2, [r3, #8]
 8004e0e:	4b24      	ldr	r3, [pc, #144]	@ (8004ea0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	693a      	ldr	r2, [r7, #16]
 8004e14:	6892      	ldr	r2, [r2, #8]
 8004e16:	60da      	str	r2, [r3, #12]
 8004e18:	4b21      	ldr	r3, [pc, #132]	@ (8004ea0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	3204      	adds	r2, #4
 8004e22:	605a      	str	r2, [r3, #4]
 8004e24:	4b1e      	ldr	r3, [pc, #120]	@ (8004ea0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	1d1a      	adds	r2, r3, #4
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	609a      	str	r2, [r3, #8]
 8004e2e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ea0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a1c      	ldr	r2, [pc, #112]	@ (8004ea4 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004e34:	615a      	str	r2, [r3, #20]
 8004e36:	4b1b      	ldr	r3, [pc, #108]	@ (8004ea4 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	1c5a      	adds	r2, r3, #1
 8004e3c:	4b19      	ldr	r3, [pc, #100]	@ (8004ea4 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004e3e:	601a      	str	r2, [r3, #0]
 8004e40:	46c0      	nop			@ (mov r8, r8)

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8004e42:	e026      	b.n	8004e92 <prvAddCurrentTaskToDelayedList+0xba>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8004e44:	697a      	ldr	r2, [r7, #20]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	18d3      	adds	r3, r2, r3
 8004e4a:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004e4c:	4b14      	ldr	r3, [pc, #80]	@ (8004ea0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d209      	bcs.n	8004e70 <prvAddCurrentTaskToDelayedList+0x98>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e5c:	4b12      	ldr	r3, [pc, #72]	@ (8004ea8 <prvAddCurrentTaskToDelayedList+0xd0>)
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	4b0f      	ldr	r3, [pc, #60]	@ (8004ea0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	3304      	adds	r3, #4
 8004e66:	0019      	movs	r1, r3
 8004e68:	0010      	movs	r0, r2
 8004e6a:	f7fe f944 	bl	80030f6 <vListInsert>
}
 8004e6e:	e010      	b.n	8004e92 <prvAddCurrentTaskToDelayedList+0xba>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e70:	4b0e      	ldr	r3, [pc, #56]	@ (8004eac <prvAddCurrentTaskToDelayedList+0xd4>)
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	3304      	adds	r3, #4
 8004e7a:	0019      	movs	r1, r3
 8004e7c:	0010      	movs	r0, r2
 8004e7e:	f7fe f93a 	bl	80030f6 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8004e82:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d202      	bcs.n	8004e92 <prvAddCurrentTaskToDelayedList+0xba>
                    xNextTaskUnblockTime = xTimeToWake;
 8004e8c:	4b08      	ldr	r3, [pc, #32]	@ (8004eb0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	601a      	str	r2, [r3, #0]
}
 8004e92:	46c0      	nop			@ (mov r8, r8)
 8004e94:	46bd      	mov	sp, r7
 8004e96:	b006      	add	sp, #24
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	46c0      	nop			@ (mov r8, r8)
 8004e9c:	20000b98 	.word	0x20000b98
 8004ea0:	200006c0 	.word	0x200006c0
 8004ea4:	20000b80 	.word	0x20000b80
 8004ea8:	20000b50 	.word	0x20000b50
 8004eac:	20000b4c 	.word	0x20000b4c
 8004eb0:	20000bb4 	.word	0x20000bb4

08004eb4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8004eb4:	b590      	push	{r4, r7, lr}
 8004eb6:	b089      	sub	sp, #36	@ 0x24
 8004eb8:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8004ebe:	f000 fa5d 	bl	800537c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8004ec2:	4b18      	ldr	r3, [pc, #96]	@ (8004f24 <xTimerCreateTimerTask+0x70>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d020      	beq.n	8004f0c <xTimerCreateTimerTask+0x58>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	60bb      	str	r3, [r7, #8]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	607b      	str	r3, [r7, #4]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004ed2:	003a      	movs	r2, r7
 8004ed4:	1d39      	adds	r1, r7, #4
 8004ed6:	2308      	movs	r3, #8
 8004ed8:	18fb      	adds	r3, r7, r3
 8004eda:	0018      	movs	r0, r3
 8004edc:	f7fd ff44 	bl	8002d68 <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8004ee0:	683c      	ldr	r4, [r7, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	68ba      	ldr	r2, [r7, #8]
 8004ee6:	4910      	ldr	r1, [pc, #64]	@ (8004f28 <xTimerCreateTimerTask+0x74>)
 8004ee8:	4810      	ldr	r0, [pc, #64]	@ (8004f2c <xTimerCreateTimerTask+0x78>)
 8004eea:	9202      	str	r2, [sp, #8]
 8004eec:	9301      	str	r3, [sp, #4]
 8004eee:	2302      	movs	r3, #2
 8004ef0:	9300      	str	r3, [sp, #0]
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	0022      	movs	r2, r4
 8004ef6:	f7fe fe58 	bl	8003baa <xTaskCreateStatic>
 8004efa:	0002      	movs	r2, r0
 8004efc:	4b0c      	ldr	r3, [pc, #48]	@ (8004f30 <xTimerCreateTimerTask+0x7c>)
 8004efe:	601a      	str	r2, [r3, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 8004f00:	4b0b      	ldr	r3, [pc, #44]	@ (8004f30 <xTimerCreateTimerTask+0x7c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d001      	beq.n	8004f0c <xTimerCreateTimerTask+0x58>
                {
                    xReturn = pdPASS;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d102      	bne.n	8004f18 <xTimerCreateTimerTask+0x64>
 8004f12:	b672      	cpsid	i
 8004f14:	46c0      	nop			@ (mov r8, r8)
 8004f16:	e7fd      	b.n	8004f14 <xTimerCreateTimerTask+0x60>
        return xReturn;
 8004f18:	68fb      	ldr	r3, [r7, #12]
    }
 8004f1a:	0018      	movs	r0, r3
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	b005      	add	sp, #20
 8004f20:	bd90      	pop	{r4, r7, pc}
 8004f22:	46c0      	nop			@ (mov r8, r8)
 8004f24:	20000bf0 	.word	0x20000bf0
 8004f28:	08006e58 	.word	0x08006e58
 8004f2c:	08004fdd 	.word	0x08004fdd
 8004f30:	20000bf4 	.word	0x20000bf4

08004f34 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004f40:	e009      	b.n	8004f56 <prvReloadTimer+0x22>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	68ba      	ldr	r2, [r7, #8]
 8004f48:	18d3      	adds	r3, r2, r3
 8004f4a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6a1b      	ldr	r3, [r3, #32]
 8004f50:	68fa      	ldr	r2, [r7, #12]
 8004f52:	0010      	movs	r0, r2
 8004f54:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	699a      	ldr	r2, [r3, #24]
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	18d1      	adds	r1, r2, r3
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	687a      	ldr	r2, [r7, #4]
 8004f62:	68f8      	ldr	r0, [r7, #12]
 8004f64:	f000 f8da 	bl	800511c <prvInsertTimerInActiveList>
 8004f68:	1e03      	subs	r3, r0, #0
 8004f6a:	d1ea      	bne.n	8004f42 <prvReloadTimer+0xe>
        }
    }
 8004f6c:	46c0      	nop			@ (mov r8, r8)
 8004f6e:	46c0      	nop			@ (mov r8, r8)
 8004f70:	46bd      	mov	sp, r7
 8004f72:	b004      	add	sp, #16
 8004f74:	bd80      	pop	{r7, pc}
	...

08004f78 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f82:	4b15      	ldr	r3, [pc, #84]	@ (8004fd8 <prvProcessExpiredTimer+0x60>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	3304      	adds	r3, #4
 8004f90:	0018      	movs	r0, r3
 8004f92:	f7fe f8e6 	bl	8003162 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2228      	movs	r2, #40	@ 0x28
 8004f9a:	5c9b      	ldrb	r3, [r3, r2]
 8004f9c:	001a      	movs	r2, r3
 8004f9e:	2304      	movs	r3, #4
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	d006      	beq.n	8004fb2 <prvProcessExpiredTimer+0x3a>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8004fa4:	683a      	ldr	r2, [r7, #0]
 8004fa6:	6879      	ldr	r1, [r7, #4]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	0018      	movs	r0, r3
 8004fac:	f7ff ffc2 	bl	8004f34 <prvReloadTimer>
 8004fb0:	e008      	b.n	8004fc4 <prvProcessExpiredTimer+0x4c>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2228      	movs	r2, #40	@ 0x28
 8004fb6:	5c9b      	ldrb	r3, [r3, r2]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	4393      	bics	r3, r2
 8004fbc:	b2d9      	uxtb	r1, r3
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2228      	movs	r2, #40	@ 0x28
 8004fc2:	5499      	strb	r1, [r3, r2]
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	0010      	movs	r0, r2
 8004fcc:	4798      	blx	r3
    }
 8004fce:	46c0      	nop			@ (mov r8, r8)
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	b004      	add	sp, #16
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	46c0      	nop			@ (mov r8, r8)
 8004fd8:	20000be8 	.word	0x20000be8

08004fdc <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004fe4:	2308      	movs	r3, #8
 8004fe6:	18fb      	adds	r3, r7, r3
 8004fe8:	0018      	movs	r0, r3
 8004fea:	f000 f855 	bl	8005098 <prvGetNextExpireTime>
 8004fee:	0003      	movs	r3, r0
 8004ff0:	60fb      	str	r3, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	0011      	movs	r1, r2
 8004ff8:	0018      	movs	r0, r3
 8004ffa:	f000 f805 	bl	8005008 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8004ffe:	f000 f8cf 	bl	80051a0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005002:	46c0      	nop			@ (mov r8, r8)
 8005004:	e7ee      	b.n	8004fe4 <prvTimerTask+0x8>
	...

08005008 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005012:	f7ff f853 	bl	80040bc <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005016:	2308      	movs	r3, #8
 8005018:	18fb      	adds	r3, r7, r3
 800501a:	0018      	movs	r0, r3
 800501c:	f000 f85e 	bl	80050dc <prvSampleTimeNow>
 8005020:	0003      	movs	r3, r0
 8005022:	60fb      	str	r3, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d12b      	bne.n	8005082 <prvProcessTimerOrBlockTask+0x7a>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d10c      	bne.n	800504a <prvProcessTimerOrBlockTask+0x42>
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	429a      	cmp	r2, r3
 8005036:	d808      	bhi.n	800504a <prvProcessTimerOrBlockTask+0x42>
                {
                    ( void ) xTaskResumeAll();
 8005038:	f7ff f84c 	bl	80040d4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	0011      	movs	r1, r2
 8005042:	0018      	movs	r0, r3
 8005044:	f7ff ff98 	bl	8004f78 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8005048:	e01d      	b.n	8005086 <prvProcessTimerOrBlockTask+0x7e>
                    if( xListWasEmpty != pdFALSE )
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d008      	beq.n	8005062 <prvProcessTimerOrBlockTask+0x5a>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005050:	4b0f      	ldr	r3, [pc, #60]	@ (8005090 <prvProcessTimerOrBlockTask+0x88>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <prvProcessTimerOrBlockTask+0x56>
 800505a:	2301      	movs	r3, #1
 800505c:	e000      	b.n	8005060 <prvProcessTimerOrBlockTask+0x58>
 800505e:	2300      	movs	r3, #0
 8005060:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005062:	4b0c      	ldr	r3, [pc, #48]	@ (8005094 <prvProcessTimerOrBlockTask+0x8c>)
 8005064:	6818      	ldr	r0, [r3, #0]
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	1ad3      	subs	r3, r2, r3
 800506c:	683a      	ldr	r2, [r7, #0]
 800506e:	0019      	movs	r1, r3
 8005070:	f7fe fd68 	bl	8003b44 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005074:	f7ff f82e 	bl	80040d4 <xTaskResumeAll>
 8005078:	1e03      	subs	r3, r0, #0
 800507a:	d104      	bne.n	8005086 <prvProcessTimerOrBlockTask+0x7e>
                        portYIELD_WITHIN_API();
 800507c:	f000 fa70 	bl	8005560 <vPortYield>
    }
 8005080:	e001      	b.n	8005086 <prvProcessTimerOrBlockTask+0x7e>
                ( void ) xTaskResumeAll();
 8005082:	f7ff f827 	bl	80040d4 <xTaskResumeAll>
    }
 8005086:	46c0      	nop			@ (mov r8, r8)
 8005088:	46bd      	mov	sp, r7
 800508a:	b004      	add	sp, #16
 800508c:	bd80      	pop	{r7, pc}
 800508e:	46c0      	nop			@ (mov r8, r8)
 8005090:	20000bec 	.word	0x20000bec
 8005094:	20000bf0 	.word	0x20000bf0

08005098 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80050a0:	4b0d      	ldr	r3, [pc, #52]	@ (80050d8 <prvGetNextExpireTime+0x40>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d101      	bne.n	80050ae <prvGetNextExpireTime+0x16>
 80050aa:	2201      	movs	r2, #1
 80050ac:	e000      	b.n	80050b0 <prvGetNextExpireTime+0x18>
 80050ae:	2200      	movs	r2, #0
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d105      	bne.n	80050c8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80050bc:	4b06      	ldr	r3, [pc, #24]	@ (80050d8 <prvGetNextExpireTime+0x40>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	60fb      	str	r3, [r7, #12]
 80050c6:	e001      	b.n	80050cc <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80050c8:	2300      	movs	r3, #0
 80050ca:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80050cc:	68fb      	ldr	r3, [r7, #12]
    }
 80050ce:	0018      	movs	r0, r3
 80050d0:	46bd      	mov	sp, r7
 80050d2:	b004      	add	sp, #16
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	46c0      	nop			@ (mov r8, r8)
 80050d8:	20000be8 	.word	0x20000be8

080050dc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80050e4:	f7ff f8e0 	bl	80042a8 <xTaskGetTickCount>
 80050e8:	0003      	movs	r3, r0
 80050ea:	60fb      	str	r3, [r7, #12]

        if( xTimeNow < xLastTime )
 80050ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005118 <prvSampleTimeNow+0x3c>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d205      	bcs.n	8005102 <prvSampleTimeNow+0x26>
        {
            prvSwitchTimerLists();
 80050f6:	f000 f919 	bl	800532c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2201      	movs	r2, #1
 80050fe:	601a      	str	r2, [r3, #0]
 8005100:	e002      	b.n	8005108 <prvSampleTimeNow+0x2c>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8005108:	4b03      	ldr	r3, [pc, #12]	@ (8005118 <prvSampleTimeNow+0x3c>)
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	601a      	str	r2, [r3, #0]

        return xTimeNow;
 800510e:	68fb      	ldr	r3, [r7, #12]
    }
 8005110:	0018      	movs	r0, r3
 8005112:	46bd      	mov	sp, r7
 8005114:	b004      	add	sp, #16
 8005116:	bd80      	pop	{r7, pc}
 8005118:	20000bf8 	.word	0x20000bf8

0800511c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800511c:	b580      	push	{r7, lr}
 800511e:	b086      	sub	sp, #24
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	607a      	str	r2, [r7, #4]
 8005128:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800512a:	2300      	movs	r3, #0
 800512c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	68ba      	ldr	r2, [r7, #8]
 8005132:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800513a:	68ba      	ldr	r2, [r7, #8]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	429a      	cmp	r2, r3
 8005140:	d812      	bhi.n	8005168 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	1ad2      	subs	r2, r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	429a      	cmp	r2, r3
 800514e:	d302      	bcc.n	8005156 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8005150:	2301      	movs	r3, #1
 8005152:	617b      	str	r3, [r7, #20]
 8005154:	e01b      	b.n	800518e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005156:	4b10      	ldr	r3, [pc, #64]	@ (8005198 <prvInsertTimerInActiveList+0x7c>)
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	3304      	adds	r3, #4
 800515e:	0019      	movs	r1, r3
 8005160:	0010      	movs	r0, r2
 8005162:	f7fd ffc8 	bl	80030f6 <vListInsert>
 8005166:	e012      	b.n	800518e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	429a      	cmp	r2, r3
 800516e:	d206      	bcs.n	800517e <prvInsertTimerInActiveList+0x62>
 8005170:	68ba      	ldr	r2, [r7, #8]
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	429a      	cmp	r2, r3
 8005176:	d302      	bcc.n	800517e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8005178:	2301      	movs	r3, #1
 800517a:	617b      	str	r3, [r7, #20]
 800517c:	e007      	b.n	800518e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800517e:	4b07      	ldr	r3, [pc, #28]	@ (800519c <prvInsertTimerInActiveList+0x80>)
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	3304      	adds	r3, #4
 8005186:	0019      	movs	r1, r3
 8005188:	0010      	movs	r0, r2
 800518a:	f7fd ffb4 	bl	80030f6 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800518e:	697b      	ldr	r3, [r7, #20]
    }
 8005190:	0018      	movs	r0, r3
 8005192:	46bd      	mov	sp, r7
 8005194:	b006      	add	sp, #24
 8005196:	bd80      	pop	{r7, pc}
 8005198:	20000bec 	.word	0x20000bec
 800519c:	20000be8 	.word	0x20000be8

080051a0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b088      	sub	sp, #32
 80051a4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80051a6:	e0ad      	b.n	8005304 <prvProcessReceivedCommands+0x164>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80051a8:	1d3b      	adds	r3, r7, #4
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	da10      	bge.n	80051d2 <prvProcessReceivedCommands+0x32>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80051b0:	1d3b      	adds	r3, r7, #4
 80051b2:	3304      	adds	r3, #4
 80051b4:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d102      	bne.n	80051c2 <prvProcessReceivedCommands+0x22>
 80051bc:	b672      	cpsid	i
 80051be:	46c0      	nop			@ (mov r8, r8)
 80051c0:	e7fd      	b.n	80051be <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	6858      	ldr	r0, [r3, #4]
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	0019      	movs	r1, r3
 80051d0:	4790      	blx	r2
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80051d2:	1d3b      	adds	r3, r7, #4
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	da00      	bge.n	80051dc <prvProcessReceivedCommands+0x3c>
 80051da:	e093      	b.n	8005304 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80051dc:	1d3b      	adds	r3, r7, #4
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d004      	beq.n	80051f4 <prvProcessReceivedCommands+0x54>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80051ea:	69bb      	ldr	r3, [r7, #24]
 80051ec:	3304      	adds	r3, #4
 80051ee:	0018      	movs	r0, r3
 80051f0:	f7fd ffb7 	bl	8003162 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80051f4:	003b      	movs	r3, r7
 80051f6:	0018      	movs	r0, r3
 80051f8:	f7ff ff70 	bl	80050dc <prvSampleTimeNow>
 80051fc:	0003      	movs	r3, r0
 80051fe:	617b      	str	r3, [r7, #20]

                switch( xMessage.xMessageID )
 8005200:	1d3b      	adds	r3, r7, #4
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2b09      	cmp	r3, #9
 8005206:	d900      	bls.n	800520a <prvProcessReceivedCommands+0x6a>
 8005208:	e079      	b.n	80052fe <prvProcessReceivedCommands+0x15e>
 800520a:	009a      	lsls	r2, r3, #2
 800520c:	4b45      	ldr	r3, [pc, #276]	@ (8005324 <prvProcessReceivedCommands+0x184>)
 800520e:	18d3      	adds	r3, r2, r3
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	469f      	mov	pc, r3
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	2228      	movs	r2, #40	@ 0x28
 8005218:	5c9b      	ldrb	r3, [r3, r2]
 800521a:	2201      	movs	r2, #1
 800521c:	4313      	orrs	r3, r2
 800521e:	b2d9      	uxtb	r1, r3
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	2228      	movs	r2, #40	@ 0x28
 8005224:	5499      	strb	r1, [r3, r2]

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005226:	1d3b      	adds	r3, r7, #4
 8005228:	685a      	ldr	r2, [r3, #4]
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	699b      	ldr	r3, [r3, #24]
 800522e:	18d1      	adds	r1, r2, r3
 8005230:	1d3b      	adds	r3, r7, #4
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	69b8      	ldr	r0, [r7, #24]
 8005238:	f7ff ff70 	bl	800511c <prvInsertTimerInActiveList>
 800523c:	1e03      	subs	r3, r0, #0
 800523e:	d060      	beq.n	8005302 <prvProcessReceivedCommands+0x162>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	2228      	movs	r2, #40	@ 0x28
 8005244:	5c9b      	ldrb	r3, [r3, r2]
 8005246:	001a      	movs	r2, r3
 8005248:	2304      	movs	r3, #4
 800524a:	4013      	ands	r3, r2
 800524c:	d00a      	beq.n	8005264 <prvProcessReceivedCommands+0xc4>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800524e:	1d3b      	adds	r3, r7, #4
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	699b      	ldr	r3, [r3, #24]
 8005256:	18d1      	adds	r1, r2, r3
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	0018      	movs	r0, r3
 800525e:	f7ff fe69 	bl	8004f34 <prvReloadTimer>
 8005262:	e008      	b.n	8005276 <prvProcessReceivedCommands+0xd6>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	2228      	movs	r2, #40	@ 0x28
 8005268:	5c9b      	ldrb	r3, [r3, r2]
 800526a:	2201      	movs	r2, #1
 800526c:	4393      	bics	r3, r2
 800526e:	b2d9      	uxtb	r1, r3
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	2228      	movs	r2, #40	@ 0x28
 8005274:	5499      	strb	r1, [r3, r2]
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	69ba      	ldr	r2, [r7, #24]
 800527c:	0010      	movs	r0, r2
 800527e:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8005280:	e03f      	b.n	8005302 <prvProcessReceivedCommands+0x162>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	2228      	movs	r2, #40	@ 0x28
 8005286:	5c9b      	ldrb	r3, [r3, r2]
 8005288:	2201      	movs	r2, #1
 800528a:	4393      	bics	r3, r2
 800528c:	b2d9      	uxtb	r1, r3
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	2228      	movs	r2, #40	@ 0x28
 8005292:	5499      	strb	r1, [r3, r2]
                        break;
 8005294:	e036      	b.n	8005304 <prvProcessReceivedCommands+0x164>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	2228      	movs	r2, #40	@ 0x28
 800529a:	5c9b      	ldrb	r3, [r3, r2]
 800529c:	2201      	movs	r2, #1
 800529e:	4313      	orrs	r3, r2
 80052a0:	b2d9      	uxtb	r1, r3
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	2228      	movs	r2, #40	@ 0x28
 80052a6:	5499      	strb	r1, [r3, r2]
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80052a8:	1d3b      	adds	r3, r7, #4
 80052aa:	685a      	ldr	r2, [r3, #4]
 80052ac:	69bb      	ldr	r3, [r7, #24]
 80052ae:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d102      	bne.n	80052be <prvProcessReceivedCommands+0x11e>
 80052b8:	b672      	cpsid	i
 80052ba:	46c0      	nop			@ (mov r8, r8)
 80052bc:	e7fd      	b.n	80052ba <prvProcessReceivedCommands+0x11a>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	699a      	ldr	r2, [r3, #24]
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	18d1      	adds	r1, r2, r3
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	697a      	ldr	r2, [r7, #20]
 80052ca:	69b8      	ldr	r0, [r7, #24]
 80052cc:	f7ff ff26 	bl	800511c <prvInsertTimerInActiveList>
                        break;
 80052d0:	e018      	b.n	8005304 <prvProcessReceivedCommands+0x164>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	2228      	movs	r2, #40	@ 0x28
 80052d6:	5c9b      	ldrb	r3, [r3, r2]
 80052d8:	001a      	movs	r2, r3
 80052da:	2302      	movs	r3, #2
 80052dc:	4013      	ands	r3, r2
 80052de:	d104      	bne.n	80052ea <prvProcessReceivedCommands+0x14a>
                            {
                                vPortFree( pxTimer );
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	0018      	movs	r0, r3
 80052e4:	f000 fa9c 	bl	8005820 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80052e8:	e00c      	b.n	8005304 <prvProcessReceivedCommands+0x164>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	2228      	movs	r2, #40	@ 0x28
 80052ee:	5c9b      	ldrb	r3, [r3, r2]
 80052f0:	2201      	movs	r2, #1
 80052f2:	4393      	bics	r3, r2
 80052f4:	b2d9      	uxtb	r1, r3
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	2228      	movs	r2, #40	@ 0x28
 80052fa:	5499      	strb	r1, [r3, r2]
                        break;
 80052fc:	e002      	b.n	8005304 <prvProcessReceivedCommands+0x164>

                    default:
                        /* Don't expect to get here. */
                        break;
 80052fe:	46c0      	nop			@ (mov r8, r8)
 8005300:	e000      	b.n	8005304 <prvProcessReceivedCommands+0x164>
                        break;
 8005302:	46c0      	nop			@ (mov r8, r8)
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005304:	4b08      	ldr	r3, [pc, #32]	@ (8005328 <prvProcessReceivedCommands+0x188>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	1d39      	adds	r1, r7, #4
 800530a:	2200      	movs	r2, #0
 800530c:	0018      	movs	r0, r3
 800530e:	f7fe f9fe 	bl	800370e <xQueueReceive>
 8005312:	1e03      	subs	r3, r0, #0
 8005314:	d000      	beq.n	8005318 <prvProcessReceivedCommands+0x178>
 8005316:	e747      	b.n	80051a8 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8005318:	46c0      	nop			@ (mov r8, r8)
 800531a:	46c0      	nop			@ (mov r8, r8)
 800531c:	46bd      	mov	sp, r7
 800531e:	b008      	add	sp, #32
 8005320:	bd80      	pop	{r7, pc}
 8005322:	46c0      	nop			@ (mov r8, r8)
 8005324:	08006f14 	.word	0x08006f14
 8005328:	20000bf0 	.word	0x20000bf0

0800532c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800532c:	b580      	push	{r7, lr}
 800532e:	b082      	sub	sp, #8
 8005330:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005332:	e00b      	b.n	800534c <prvSwitchTimerLists+0x20>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005334:	4b0f      	ldr	r3, [pc, #60]	@ (8005374 <prvSwitchTimerLists+0x48>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800533e:	2301      	movs	r3, #1
 8005340:	425a      	negs	r2, r3
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	0011      	movs	r1, r2
 8005346:	0018      	movs	r0, r3
 8005348:	f7ff fe16 	bl	8004f78 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800534c:	4b09      	ldr	r3, [pc, #36]	@ (8005374 <prvSwitchTimerLists+0x48>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1ee      	bne.n	8005334 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8005356:	4b07      	ldr	r3, [pc, #28]	@ (8005374 <prvSwitchTimerLists+0x48>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800535c:	4b06      	ldr	r3, [pc, #24]	@ (8005378 <prvSwitchTimerLists+0x4c>)
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	4b04      	ldr	r3, [pc, #16]	@ (8005374 <prvSwitchTimerLists+0x48>)
 8005362:	601a      	str	r2, [r3, #0]
        pxOverflowTimerList = pxTemp;
 8005364:	4b04      	ldr	r3, [pc, #16]	@ (8005378 <prvSwitchTimerLists+0x4c>)
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	601a      	str	r2, [r3, #0]
    }
 800536a:	46c0      	nop			@ (mov r8, r8)
 800536c:	46bd      	mov	sp, r7
 800536e:	b002      	add	sp, #8
 8005370:	bd80      	pop	{r7, pc}
 8005372:	46c0      	nop			@ (mov r8, r8)
 8005374:	20000be8 	.word	0x20000be8
 8005378:	20000bec 	.word	0x20000bec

0800537c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800537c:	b580      	push	{r7, lr}
 800537e:	b082      	sub	sp, #8
 8005380:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8005382:	f000 f8fd 	bl	8005580 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8005386:	4b16      	ldr	r3, [pc, #88]	@ (80053e0 <prvCheckForValidListAndQueue+0x64>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d123      	bne.n	80053d6 <prvCheckForValidListAndQueue+0x5a>
            {
                vListInitialise( &xActiveTimerList1 );
 800538e:	4b15      	ldr	r3, [pc, #84]	@ (80053e4 <prvCheckForValidListAndQueue+0x68>)
 8005390:	0018      	movs	r0, r3
 8005392:	f7fd fe87 	bl	80030a4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8005396:	4b14      	ldr	r3, [pc, #80]	@ (80053e8 <prvCheckForValidListAndQueue+0x6c>)
 8005398:	0018      	movs	r0, r3
 800539a:	f7fd fe83 	bl	80030a4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800539e:	4b13      	ldr	r3, [pc, #76]	@ (80053ec <prvCheckForValidListAndQueue+0x70>)
 80053a0:	4a10      	ldr	r2, [pc, #64]	@ (80053e4 <prvCheckForValidListAndQueue+0x68>)
 80053a2:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80053a4:	4b12      	ldr	r3, [pc, #72]	@ (80053f0 <prvCheckForValidListAndQueue+0x74>)
 80053a6:	4a10      	ldr	r2, [pc, #64]	@ (80053e8 <prvCheckForValidListAndQueue+0x6c>)
 80053a8:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80053aa:	4b12      	ldr	r3, [pc, #72]	@ (80053f4 <prvCheckForValidListAndQueue+0x78>)
 80053ac:	4a12      	ldr	r2, [pc, #72]	@ (80053f8 <prvCheckForValidListAndQueue+0x7c>)
 80053ae:	2100      	movs	r1, #0
 80053b0:	9100      	str	r1, [sp, #0]
 80053b2:	2110      	movs	r1, #16
 80053b4:	200a      	movs	r0, #10
 80053b6:	f7fd ff87 	bl	80032c8 <xQueueGenericCreateStatic>
 80053ba:	0002      	movs	r2, r0
 80053bc:	4b08      	ldr	r3, [pc, #32]	@ (80053e0 <prvCheckForValidListAndQueue+0x64>)
 80053be:	601a      	str	r2, [r3, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80053c0:	4b07      	ldr	r3, [pc, #28]	@ (80053e0 <prvCheckForValidListAndQueue+0x64>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d006      	beq.n	80053d6 <prvCheckForValidListAndQueue+0x5a>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80053c8:	4b05      	ldr	r3, [pc, #20]	@ (80053e0 <prvCheckForValidListAndQueue+0x64>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a0b      	ldr	r2, [pc, #44]	@ (80053fc <prvCheckForValidListAndQueue+0x80>)
 80053ce:	0011      	movs	r1, r2
 80053d0:	0018      	movs	r0, r3
 80053d2:	f7fe fb71 	bl	8003ab8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80053d6:	f000 f8e5 	bl	80055a4 <vPortExitCritical>
    }
 80053da:	46c0      	nop			@ (mov r8, r8)
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	20000bf0 	.word	0x20000bf0
 80053e4:	20000bc0 	.word	0x20000bc0
 80053e8:	20000bd4 	.word	0x20000bd4
 80053ec:	20000be8 	.word	0x20000be8
 80053f0:	20000bec 	.word	0x20000bec
 80053f4:	20000c9c 	.word	0x20000c9c
 80053f8:	20000bfc 	.word	0x20000bfc
 80053fc:	08006e60 	.word	0x08006e60

08005400 <xTimerPendFunctionCallFromISR>:

        BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend,
                                                  void * pvParameter1,
                                                  uint32_t ulParameter2,
                                                  BaseType_t * pxHigherPriorityTaskWoken )
        {
 8005400:	b580      	push	{r7, lr}
 8005402:	b08a      	sub	sp, #40	@ 0x28
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
 800540c:	603b      	str	r3, [r7, #0]
            DaemonTaskMessage_t xMessage;
            BaseType_t xReturn;

            /* Complete the message with the function parameters and post it to the
             * daemon task. */
            xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800540e:	2114      	movs	r1, #20
 8005410:	187b      	adds	r3, r7, r1
 8005412:	2202      	movs	r2, #2
 8005414:	4252      	negs	r2, r2
 8005416:	601a      	str	r2, [r3, #0]
            xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8005418:	187b      	adds	r3, r7, r1
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	605a      	str	r2, [r3, #4]
            xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800541e:	187b      	adds	r3, r7, r1
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	609a      	str	r2, [r3, #8]
            xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8005424:	187b      	adds	r3, r7, r1
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	60da      	str	r2, [r3, #12]

            xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800542a:	4b07      	ldr	r3, [pc, #28]	@ (8005448 <xTimerPendFunctionCallFromISR+0x48>)
 800542c:	6818      	ldr	r0, [r3, #0]
 800542e:	683a      	ldr	r2, [r7, #0]
 8005430:	1879      	adds	r1, r7, r1
 8005432:	2300      	movs	r3, #0
 8005434:	f7fe f8e1 	bl	80035fa <xQueueGenericSendFromISR>
 8005438:	0003      	movs	r3, r0
 800543a:	627b      	str	r3, [r7, #36]	@ 0x24

            tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

            return xReturn;
 800543c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 800543e:	0018      	movs	r0, r3
 8005440:	46bd      	mov	sp, r7
 8005442:	b00a      	add	sp, #40	@ 0x28
 8005444:	bd80      	pop	{r7, pc}
 8005446:	46c0      	nop			@ (mov r8, r8)
 8005448:	20000bf0 	.word	0x20000bf0

0800544c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	60b9      	str	r1, [r7, #8]
 8005456:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	3b04      	subs	r3, #4
 800545c:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR */
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2280      	movs	r2, #128	@ 0x80
 8005462:	0452      	lsls	r2, r2, #17
 8005464:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	3b04      	subs	r3, #4
 800546a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC */
 800546c:	68ba      	ldr	r2, [r7, #8]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	3b04      	subs	r3, #4
 8005476:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
 8005478:	4a08      	ldr	r2, [pc, #32]	@ (800549c <pxPortInitialiseStack+0x50>)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                       /* R12, R3, R2 and R1. */
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	3b14      	subs	r3, #20
 8005482:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0 */
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                       /* R11..R4. */
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	3b20      	subs	r3, #32
 800548e:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005490:	68fb      	ldr	r3, [r7, #12]
}
 8005492:	0018      	movs	r0, r3
 8005494:	46bd      	mov	sp, r7
 8005496:	b004      	add	sp, #16
 8005498:	bd80      	pop	{r7, pc}
 800549a:	46c0      	nop			@ (mov r8, r8)
 800549c:	080054a1 	.word	0x080054a1

080054a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b082      	sub	sp, #8
 80054a4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 80054a6:	2300      	movs	r3, #0
 80054a8:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80054aa:	4b08      	ldr	r3, [pc, #32]	@ (80054cc <prvTaskExitError+0x2c>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	3301      	adds	r3, #1
 80054b0:	d002      	beq.n	80054b8 <prvTaskExitError+0x18>
 80054b2:	b672      	cpsid	i
 80054b4:	46c0      	nop			@ (mov r8, r8)
 80054b6:	e7fd      	b.n	80054b4 <prvTaskExitError+0x14>
    portDISABLE_INTERRUPTS();
 80054b8:	b672      	cpsid	i

    while( ulDummy == 0 )
 80054ba:	46c0      	nop			@ (mov r8, r8)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d0fc      	beq.n	80054bc <prvTaskExitError+0x1c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80054c2:	46c0      	nop			@ (mov r8, r8)
 80054c4:	46c0      	nop			@ (mov r8, r8)
 80054c6:	46bd      	mov	sp, r7
 80054c8:	b002      	add	sp, #8
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	2000000c 	.word	0x2000000c

080054d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	af00      	add	r7, sp, #0
    /* This function is no longer used, but retained for backward
     * compatibility. */
}
 80054d4:	46c0      	nop			@ (mov r8, r8)
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	0000      	movs	r0, r0
 80054dc:	0000      	movs	r0, r0
	...

080054e0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
    /* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
     * table offset register that can be used to locate the initial stack value.
     * Not all M0 parts have the application vector table at address 0. */
    __asm volatile (
 80054e0:	4a0b      	ldr	r2, [pc, #44]	@ (8005510 <pxCurrentTCBConst2>)
 80054e2:	6813      	ldr	r3, [r2, #0]
 80054e4:	6818      	ldr	r0, [r3, #0]
 80054e6:	3020      	adds	r0, #32
 80054e8:	f380 8809 	msr	PSP, r0
 80054ec:	2002      	movs	r0, #2
 80054ee:	f380 8814 	msr	CONTROL, r0
 80054f2:	f3bf 8f6f 	isb	sy
 80054f6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80054f8:	46ae      	mov	lr, r5
 80054fa:	bc08      	pop	{r3}
 80054fc:	bc04      	pop	{r2}
 80054fe:	b662      	cpsie	i
 8005500:	4718      	bx	r3
 8005502:	46c0      	nop			@ (mov r8, r8)
 8005504:	46c0      	nop			@ (mov r8, r8)
 8005506:	46c0      	nop			@ (mov r8, r8)
 8005508:	46c0      	nop			@ (mov r8, r8)
 800550a:	46c0      	nop			@ (mov r8, r8)
 800550c:	46c0      	nop			@ (mov r8, r8)
 800550e:	46c0      	nop			@ (mov r8, r8)

08005510 <pxCurrentTCBConst2>:
 8005510:	200006c0 	.word	0x200006c0
        "   bx   r3                     \n"/* Finally, jump to the user defined task code. */
        "                               \n"
        "   .align 4                    \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB   "
        );
}
 8005514:	46c0      	nop			@ (mov r8, r8)
 8005516:	46c0      	nop			@ (mov r8, r8)

08005518 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005518:	b580      	push	{r7, lr}
 800551a:	af00      	add	r7, sp, #0
    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800551c:	4b0e      	ldr	r3, [pc, #56]	@ (8005558 <xPortStartScheduler+0x40>)
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	4b0d      	ldr	r3, [pc, #52]	@ (8005558 <xPortStartScheduler+0x40>)
 8005522:	21ff      	movs	r1, #255	@ 0xff
 8005524:	0409      	lsls	r1, r1, #16
 8005526:	430a      	orrs	r2, r1
 8005528:	601a      	str	r2, [r3, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800552a:	4b0b      	ldr	r3, [pc, #44]	@ (8005558 <xPortStartScheduler+0x40>)
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	4b0a      	ldr	r3, [pc, #40]	@ (8005558 <xPortStartScheduler+0x40>)
 8005530:	21ff      	movs	r1, #255	@ 0xff
 8005532:	0609      	lsls	r1, r1, #24
 8005534:	430a      	orrs	r2, r1
 8005536:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8005538:	f000 f898 	bl	800566c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800553c:	4b07      	ldr	r3, [pc, #28]	@ (800555c <xPortStartScheduler+0x44>)
 800553e:	2200      	movs	r2, #0
 8005540:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    vPortStartFirstTask();
 8005542:	f7ff ffcd 	bl	80054e0 <vPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005546:	f7fe ffd3 	bl	80044f0 <vTaskSwitchContext>
    prvTaskExitError();
 800554a:	f7ff ffa9 	bl	80054a0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800554e:	2300      	movs	r3, #0
}
 8005550:	0018      	movs	r0, r3
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	46c0      	nop			@ (mov r8, r8)
 8005558:	e000ed20 	.word	0xe000ed20
 800555c:	2000000c 	.word	0x2000000c

08005560 <vPortYield>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8005560:	b580      	push	{r7, lr}
 8005562:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005564:	4b05      	ldr	r3, [pc, #20]	@ (800557c <vPortYield+0x1c>)
 8005566:	2280      	movs	r2, #128	@ 0x80
 8005568:	0552      	lsls	r2, r2, #21
 800556a:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is completely
     * within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 800556c:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8005570:	f3bf 8f6f 	isb	sy
}
 8005574:	46c0      	nop			@ (mov r8, r8)
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	46c0      	nop			@ (mov r8, r8)
 800557c:	e000ed04 	.word	0xe000ed04

08005580 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005580:	b580      	push	{r7, lr}
 8005582:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8005584:	b672      	cpsid	i
    uxCriticalNesting++;
 8005586:	4b06      	ldr	r3, [pc, #24]	@ (80055a0 <vPortEnterCritical+0x20>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	1c5a      	adds	r2, r3, #1
 800558c:	4b04      	ldr	r3, [pc, #16]	@ (80055a0 <vPortEnterCritical+0x20>)
 800558e:	601a      	str	r2, [r3, #0]
    __asm volatile ( "dsb" ::: "memory" );
 8005590:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8005594:	f3bf 8f6f 	isb	sy
}
 8005598:	46c0      	nop			@ (mov r8, r8)
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	46c0      	nop			@ (mov r8, r8)
 80055a0:	2000000c 	.word	0x2000000c

080055a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80055a8:	4b09      	ldr	r3, [pc, #36]	@ (80055d0 <vPortExitCritical+0x2c>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d102      	bne.n	80055b6 <vPortExitCritical+0x12>
 80055b0:	b672      	cpsid	i
 80055b2:	46c0      	nop			@ (mov r8, r8)
 80055b4:	e7fd      	b.n	80055b2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 80055b6:	4b06      	ldr	r3, [pc, #24]	@ (80055d0 <vPortExitCritical+0x2c>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	1e5a      	subs	r2, r3, #1
 80055bc:	4b04      	ldr	r3, [pc, #16]	@ (80055d0 <vPortExitCritical+0x2c>)
 80055be:	601a      	str	r2, [r3, #0]

    if( uxCriticalNesting == 0 )
 80055c0:	4b03      	ldr	r3, [pc, #12]	@ (80055d0 <vPortExitCritical+0x2c>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d100      	bne.n	80055ca <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 80055c8:	b662      	cpsie	i
    }
}
 80055ca:	46c0      	nop			@ (mov r8, r8)
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}
 80055d0:	2000000c 	.word	0x2000000c

080055d4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
    __asm volatile (
 80055d4:	f3ef 8010 	mrs	r0, PRIMASK
 80055d8:	b672      	cpsid	i
 80055da:	4770      	bx	lr
        " mrs r0, PRIMASK   \n"
        " cpsid i           \n"
        " bx lr               "
        ::: "memory"
        );
}
 80055dc:	46c0      	nop			@ (mov r8, r8)
 80055de:	0018      	movs	r0, r3

080055e0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
    __asm volatile (
 80055e0:	f380 8810 	msr	PRIMASK, r0
 80055e4:	4770      	bx	lr
        " msr PRIMASK, r0   \n"
        " bx lr               "
        ::: "memory"
        );
}
 80055e6:	46c0      	nop			@ (mov r8, r8)
	...

080055f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80055f0:	f3ef 8009 	mrs	r0, PSP
 80055f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005630 <pxCurrentTCBConst>)
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	3820      	subs	r0, #32
 80055fa:	6010      	str	r0, [r2, #0]
 80055fc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80055fe:	4644      	mov	r4, r8
 8005600:	464d      	mov	r5, r9
 8005602:	4656      	mov	r6, sl
 8005604:	465f      	mov	r7, fp
 8005606:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005608:	b508      	push	{r3, lr}
 800560a:	b672      	cpsid	i
 800560c:	f7fe ff70 	bl	80044f0 <vTaskSwitchContext>
 8005610:	b662      	cpsie	i
 8005612:	bc0c      	pop	{r2, r3}
 8005614:	6811      	ldr	r1, [r2, #0]
 8005616:	6808      	ldr	r0, [r1, #0]
 8005618:	3010      	adds	r0, #16
 800561a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800561c:	46a0      	mov	r8, r4
 800561e:	46a9      	mov	r9, r5
 8005620:	46b2      	mov	sl, r6
 8005622:	46bb      	mov	fp, r7
 8005624:	f380 8809 	msr	PSP, r0
 8005628:	3820      	subs	r0, #32
 800562a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800562c:	4718      	bx	r3
 800562e:	46c0      	nop			@ (mov r8, r8)

08005630 <pxCurrentTCBConst>:
 8005630:	200006c0 	.word	0x200006c0
        "   bx r3                               \n"
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB    "
    );
}
 8005634:	46c0      	nop			@ (mov r8, r8)
 8005636:	46c0      	nop			@ (mov r8, r8)

08005638 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800563e:	f7ff ffc9 	bl	80055d4 <ulSetInterruptMaskFromISR>
 8005642:	0003      	movs	r3, r0
 8005644:	607b      	str	r3, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005646:	f7fe fe47 	bl	80042d8 <xTaskIncrementTick>
 800564a:	1e03      	subs	r3, r0, #0
 800564c:	d003      	beq.n	8005656 <xPortSysTickHandler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800564e:	4b06      	ldr	r3, [pc, #24]	@ (8005668 <xPortSysTickHandler+0x30>)
 8005650:	2280      	movs	r2, #128	@ 0x80
 8005652:	0552      	lsls	r2, r2, #21
 8005654:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	0018      	movs	r0, r3
 800565a:	f7ff ffc1 	bl	80055e0 <vClearInterruptMaskFromISR>
}
 800565e:	46c0      	nop			@ (mov r8, r8)
 8005660:	46bd      	mov	sp, r7
 8005662:	b002      	add	sp, #8
 8005664:	bd80      	pop	{r7, pc}
 8005666:	46c0      	nop			@ (mov r8, r8)
 8005668:	e000ed04 	.word	0xe000ed04

0800566c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800566c:	b580      	push	{r7, lr}
 800566e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005670:	4b0b      	ldr	r3, [pc, #44]	@ (80056a0 <vPortSetupTimerInterrupt+0x34>)
 8005672:	2200      	movs	r2, #0
 8005674:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005676:	4b0b      	ldr	r3, [pc, #44]	@ (80056a4 <vPortSetupTimerInterrupt+0x38>)
 8005678:	2200      	movs	r2, #0
 800567a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800567c:	4b0a      	ldr	r3, [pc, #40]	@ (80056a8 <vPortSetupTimerInterrupt+0x3c>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	22fa      	movs	r2, #250	@ 0xfa
 8005682:	0091      	lsls	r1, r2, #2
 8005684:	0018      	movs	r0, r3
 8005686:	f7fa fd51 	bl	800012c <__udivsi3>
 800568a:	0003      	movs	r3, r0
 800568c:	001a      	movs	r2, r3
 800568e:	4b07      	ldr	r3, [pc, #28]	@ (80056ac <vPortSetupTimerInterrupt+0x40>)
 8005690:	3a01      	subs	r2, #1
 8005692:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005694:	4b02      	ldr	r3, [pc, #8]	@ (80056a0 <vPortSetupTimerInterrupt+0x34>)
 8005696:	2207      	movs	r2, #7
 8005698:	601a      	str	r2, [r3, #0]
}
 800569a:	46c0      	nop			@ (mov r8, r8)
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	e000e010 	.word	0xe000e010
 80056a4:	e000e018 	.word	0xe000e018
 80056a8:	20000000 	.word	0x20000000
 80056ac:	e000e014 	.word	0xe000e014

080056b0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b088      	sub	sp, #32
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80056b8:	2300      	movs	r3, #0
 80056ba:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 80056bc:	f7fe fcfe 	bl	80040bc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80056c0:	4b52      	ldr	r3, [pc, #328]	@ (800580c <pvPortMalloc+0x15c>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80056c8:	f000 f8f8 	bl	80058bc <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d021      	beq.n	8005716 <pvPortMalloc+0x66>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 80056d2:	2308      	movs	r3, #8
 80056d4:	43db      	mvns	r3, r3
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d81a      	bhi.n	8005712 <pvPortMalloc+0x62>
            {
                xWantedSize += xHeapStructSize;
 80056dc:	2208      	movs	r2, #8
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	189b      	adds	r3, r3, r2
 80056e2:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned to the required number
                 * of bytes. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2207      	movs	r2, #7
 80056e8:	4013      	ands	r3, r2
 80056ea:	d014      	beq.n	8005716 <pvPortMalloc+0x66>
                {
                    /* Byte alignment required. */
                    xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2207      	movs	r2, #7
 80056f0:	4013      	ands	r3, r2
 80056f2:	2208      	movs	r2, #8
 80056f4:	1ad3      	subs	r3, r2, r3
 80056f6:	613b      	str	r3, [r7, #16]

                    if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	43db      	mvns	r3, r3
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	429a      	cmp	r2, r3
 8005700:	d804      	bhi.n	800570c <pvPortMalloc+0x5c>
                    {
                        xWantedSize += xAdditionalRequiredSize;
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	18d3      	adds	r3, r2, r3
 8005708:	607b      	str	r3, [r7, #4]
 800570a:	e004      	b.n	8005716 <pvPortMalloc+0x66>
                    }
                    else
                    {
                        xWantedSize = 0;
 800570c:	2300      	movs	r3, #0
 800570e:	607b      	str	r3, [r7, #4]
 8005710:	e001      	b.n	8005716 <pvPortMalloc+0x66>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 8005712:	2300      	movs	r3, #0
 8005714:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2b00      	cmp	r3, #0
 800571a:	db69      	blt.n	80057f0 <pvPortMalloc+0x140>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d066      	beq.n	80057f0 <pvPortMalloc+0x140>
 8005722:	4b3b      	ldr	r3, [pc, #236]	@ (8005810 <pvPortMalloc+0x160>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	429a      	cmp	r2, r3
 800572a:	d861      	bhi.n	80057f0 <pvPortMalloc+0x140>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800572c:	4b39      	ldr	r3, [pc, #228]	@ (8005814 <pvPortMalloc+0x164>)
 800572e:	61bb      	str	r3, [r7, #24]
                pxBlock = xStart.pxNextFreeBlock;
 8005730:	4b38      	ldr	r3, [pc, #224]	@ (8005814 <pvPortMalloc+0x164>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	61fb      	str	r3, [r7, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005736:	e004      	b.n	8005742 <pvPortMalloc+0x92>
                {
                    pxPreviousBlock = pxBlock;
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	61bb      	str	r3, [r7, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	429a      	cmp	r2, r3
 800574a:	d903      	bls.n	8005754 <pvPortMalloc+0xa4>
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d1f1      	bne.n	8005738 <pvPortMalloc+0x88>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8005754:	4b2d      	ldr	r3, [pc, #180]	@ (800580c <pvPortMalloc+0x15c>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	69fa      	ldr	r2, [r7, #28]
 800575a:	429a      	cmp	r2, r3
 800575c:	d048      	beq.n	80057f0 <pvPortMalloc+0x140>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2208      	movs	r2, #8
 8005764:	189b      	adds	r3, r3, r2
 8005766:	617b      	str	r3, [r7, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	685a      	ldr	r2, [r3, #4]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	1ad2      	subs	r2, r2, r3
 8005778:	2308      	movs	r3, #8
 800577a:	005b      	lsls	r3, r3, #1
 800577c:	429a      	cmp	r2, r3
 800577e:	d917      	bls.n	80057b0 <pvPortMalloc+0x100>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005780:	69fa      	ldr	r2, [r7, #28]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	18d3      	adds	r3, r2, r3
 8005786:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2207      	movs	r2, #7
 800578c:	4013      	ands	r3, r2
 800578e:	d002      	beq.n	8005796 <pvPortMalloc+0xe6>
 8005790:	b672      	cpsid	i
 8005792:	46c0      	nop			@ (mov r8, r8)
 8005794:	e7fd      	b.n	8005792 <pvPortMalloc+0xe2>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	685a      	ldr	r2, [r3, #4]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	1ad2      	subs	r2, r2, r3
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	0018      	movs	r0, r3
 80057ac:	f000 f8e0 	bl	8005970 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80057b0:	4b17      	ldr	r3, [pc, #92]	@ (8005810 <pvPortMalloc+0x160>)
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	1ad2      	subs	r2, r2, r3
 80057ba:	4b15      	ldr	r3, [pc, #84]	@ (8005810 <pvPortMalloc+0x160>)
 80057bc:	601a      	str	r2, [r3, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80057be:	4b14      	ldr	r3, [pc, #80]	@ (8005810 <pvPortMalloc+0x160>)
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	4b15      	ldr	r3, [pc, #84]	@ (8005818 <pvPortMalloc+0x168>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d203      	bcs.n	80057d2 <pvPortMalloc+0x122>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80057ca:	4b11      	ldr	r3, [pc, #68]	@ (8005810 <pvPortMalloc+0x160>)
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	4b12      	ldr	r3, [pc, #72]	@ (8005818 <pvPortMalloc+0x168>)
 80057d0:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	2280      	movs	r2, #128	@ 0x80
 80057d8:	0612      	lsls	r2, r2, #24
 80057da:	431a      	orrs	r2, r3
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	2200      	movs	r2, #0
 80057e4:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80057e6:	4b0d      	ldr	r3, [pc, #52]	@ (800581c <pvPortMalloc+0x16c>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	1c5a      	adds	r2, r3, #1
 80057ec:	4b0b      	ldr	r3, [pc, #44]	@ (800581c <pvPortMalloc+0x16c>)
 80057ee:	601a      	str	r2, [r3, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80057f0:	f7fe fc70 	bl	80040d4 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	2207      	movs	r2, #7
 80057f8:	4013      	ands	r3, r2
 80057fa:	d002      	beq.n	8005802 <pvPortMalloc+0x152>
 80057fc:	b672      	cpsid	i
 80057fe:	46c0      	nop			@ (mov r8, r8)
 8005800:	e7fd      	b.n	80057fe <pvPortMalloc+0x14e>
    return pvReturn;
 8005802:	697b      	ldr	r3, [r7, #20]
}
 8005804:	0018      	movs	r0, r3
 8005806:	46bd      	mov	sp, r7
 8005808:	b008      	add	sp, #32
 800580a:	bd80      	pop	{r7, pc}
 800580c:	20001cf4 	.word	0x20001cf4
 8005810:	20001cf8 	.word	0x20001cf8
 8005814:	20001cec 	.word	0x20001cec
 8005818:	20001cfc 	.word	0x20001cfc
 800581c:	20001d00 	.word	0x20001d00

08005820 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d03b      	beq.n	80058aa <vPortFree+0x8a>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8005832:	2308      	movs	r3, #8
 8005834:	425b      	negs	r3, r3
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	18d3      	adds	r3, r2, r3
 800583a:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	60bb      	str	r3, [r7, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	2b00      	cmp	r3, #0
 8005846:	db02      	blt.n	800584e <vPortFree+0x2e>
 8005848:	b672      	cpsid	i
 800584a:	46c0      	nop			@ (mov r8, r8)
 800584c:	e7fd      	b.n	800584a <vPortFree+0x2a>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d002      	beq.n	800585c <vPortFree+0x3c>
 8005856:	b672      	cpsid	i
 8005858:	46c0      	nop			@ (mov r8, r8)
 800585a:	e7fd      	b.n	8005858 <vPortFree+0x38>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	0fdb      	lsrs	r3, r3, #31
 8005862:	1c1a      	adds	r2, r3, #0
 8005864:	2301      	movs	r3, #1
 8005866:	4013      	ands	r3, r2
 8005868:	b2db      	uxtb	r3, r3
 800586a:	2b00      	cmp	r3, #0
 800586c:	d01d      	beq.n	80058aa <vPortFree+0x8a>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d119      	bne.n	80058aa <vPortFree+0x8a>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	005b      	lsls	r3, r3, #1
 800587c:	085a      	lsrs	r2, r3, #1
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8005882:	f7fe fc1b 	bl	80040bc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	685a      	ldr	r2, [r3, #4]
 800588a:	4b0a      	ldr	r3, [pc, #40]	@ (80058b4 <vPortFree+0x94>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	18d2      	adds	r2, r2, r3
 8005890:	4b08      	ldr	r3, [pc, #32]	@ (80058b4 <vPortFree+0x94>)
 8005892:	601a      	str	r2, [r3, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	0018      	movs	r0, r3
 8005898:	f000 f86a 	bl	8005970 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800589c:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <vPortFree+0x98>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	1c5a      	adds	r2, r3, #1
 80058a2:	4b05      	ldr	r3, [pc, #20]	@ (80058b8 <vPortFree+0x98>)
 80058a4:	601a      	str	r2, [r3, #0]
                }
                ( void ) xTaskResumeAll();
 80058a6:	f7fe fc15 	bl	80040d4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80058aa:	46c0      	nop			@ (mov r8, r8)
 80058ac:	46bd      	mov	sp, r7
 80058ae:	b004      	add	sp, #16
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	46c0      	nop			@ (mov r8, r8)
 80058b4:	20001cf8 	.word	0x20001cf8
 80058b8:	20001d04 	.word	0x20001d04

080058bc <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80058c2:	2380      	movs	r3, #128	@ 0x80
 80058c4:	015b      	lsls	r3, r3, #5
 80058c6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80058c8:	4b24      	ldr	r3, [pc, #144]	@ (800595c <prvHeapInit+0xa0>)
 80058ca:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2207      	movs	r2, #7
 80058d0:	4013      	ands	r3, r2
 80058d2:	d00c      	beq.n	80058ee <prvHeapInit+0x32>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	3307      	adds	r3, #7
 80058d8:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2207      	movs	r2, #7
 80058de:	4393      	bics	r3, r2
 80058e0:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80058e2:	68ba      	ldr	r2, [r7, #8]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	1ad2      	subs	r2, r2, r3
 80058e8:	4b1c      	ldr	r3, [pc, #112]	@ (800595c <prvHeapInit+0xa0>)
 80058ea:	18d3      	adds	r3, r2, r3
 80058ec:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80058f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005960 <prvHeapInit+0xa4>)
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	601a      	str	r2, [r3, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80058f8:	4b19      	ldr	r3, [pc, #100]	@ (8005960 <prvHeapInit+0xa4>)
 80058fa:	2200      	movs	r2, #0
 80058fc:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ( pucAlignedHeap + xTotalHeapSize );
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	18d3      	adds	r3, r2, r3
 8005904:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8005906:	2208      	movs	r2, #8
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	1a9b      	subs	r3, r3, r2
 800590c:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2207      	movs	r2, #7
 8005912:	4393      	bics	r3, r2
 8005914:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8005916:	68fa      	ldr	r2, [r7, #12]
 8005918:	4b12      	ldr	r3, [pc, #72]	@ (8005964 <prvHeapInit+0xa8>)
 800591a:	601a      	str	r2, [r3, #0]
    pxEnd->xBlockSize = 0;
 800591c:	4b11      	ldr	r3, [pc, #68]	@ (8005964 <prvHeapInit+0xa8>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2200      	movs	r2, #0
 8005922:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8005924:	4b0f      	ldr	r3, [pc, #60]	@ (8005964 <prvHeapInit+0xa8>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2200      	movs	r2, #0
 800592a:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	68fa      	ldr	r2, [r7, #12]
 8005934:	1ad2      	subs	r2, r2, r3
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800593a:	4b0a      	ldr	r3, [pc, #40]	@ (8005964 <prvHeapInit+0xa8>)
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	685a      	ldr	r2, [r3, #4]
 8005946:	4b08      	ldr	r3, [pc, #32]	@ (8005968 <prvHeapInit+0xac>)
 8005948:	601a      	str	r2, [r3, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	685a      	ldr	r2, [r3, #4]
 800594e:	4b07      	ldr	r3, [pc, #28]	@ (800596c <prvHeapInit+0xb0>)
 8005950:	601a      	str	r2, [r3, #0]
}
 8005952:	46c0      	nop			@ (mov r8, r8)
 8005954:	46bd      	mov	sp, r7
 8005956:	b004      	add	sp, #16
 8005958:	bd80      	pop	{r7, pc}
 800595a:	46c0      	nop			@ (mov r8, r8)
 800595c:	20000cec 	.word	0x20000cec
 8005960:	20001cec 	.word	0x20001cec
 8005964:	20001cf4 	.word	0x20001cf4
 8005968:	20001cfc 	.word	0x20001cfc
 800596c:	20001cf8 	.word	0x20001cf8

08005970 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005978:	4b27      	ldr	r3, [pc, #156]	@ (8005a18 <prvInsertBlockIntoFreeList+0xa8>)
 800597a:	60fb      	str	r3, [r7, #12]
 800597c:	e002      	b.n	8005984 <prvInsertBlockIntoFreeList+0x14>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	60fb      	str	r3, [r7, #12]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	429a      	cmp	r2, r3
 800598c:	d8f7      	bhi.n	800597e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	68ba      	ldr	r2, [r7, #8]
 8005998:	18d3      	adds	r3, r2, r3
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	429a      	cmp	r2, r3
 800599e:	d108      	bne.n	80059b2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	685a      	ldr	r2, [r3, #4]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	18d2      	adds	r2, r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	68ba      	ldr	r2, [r7, #8]
 80059bc:	18d2      	adds	r2, r2, r3
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d118      	bne.n	80059f8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	4b14      	ldr	r3, [pc, #80]	@ (8005a1c <prvInsertBlockIntoFreeList+0xac>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d00d      	beq.n	80059ee <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685a      	ldr	r2, [r3, #4]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	18d2      	adds	r2, r2, r3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	601a      	str	r2, [r3, #0]
 80059ec:	e008      	b.n	8005a00 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80059ee:	4b0b      	ldr	r3, [pc, #44]	@ (8005a1c <prvInsertBlockIntoFreeList+0xac>)
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	601a      	str	r2, [r3, #0]
 80059f6:	e003      	b.n	8005a00 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d002      	beq.n	8005a0e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005a0e:	46c0      	nop			@ (mov r8, r8)
 8005a10:	46bd      	mov	sp, r7
 8005a12:	b004      	add	sp, #16
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	46c0      	nop			@ (mov r8, r8)
 8005a18:	20001cec 	.word	0x20001cec
 8005a1c:	20001cf4 	.word	0x20001cf4

08005a20 <siprintf>:
 8005a20:	b40e      	push	{r1, r2, r3}
 8005a22:	b500      	push	{lr}
 8005a24:	490b      	ldr	r1, [pc, #44]	@ (8005a54 <siprintf+0x34>)
 8005a26:	b09c      	sub	sp, #112	@ 0x70
 8005a28:	ab1d      	add	r3, sp, #116	@ 0x74
 8005a2a:	9002      	str	r0, [sp, #8]
 8005a2c:	9006      	str	r0, [sp, #24]
 8005a2e:	9107      	str	r1, [sp, #28]
 8005a30:	9104      	str	r1, [sp, #16]
 8005a32:	4809      	ldr	r0, [pc, #36]	@ (8005a58 <siprintf+0x38>)
 8005a34:	4909      	ldr	r1, [pc, #36]	@ (8005a5c <siprintf+0x3c>)
 8005a36:	cb04      	ldmia	r3!, {r2}
 8005a38:	9105      	str	r1, [sp, #20]
 8005a3a:	6800      	ldr	r0, [r0, #0]
 8005a3c:	a902      	add	r1, sp, #8
 8005a3e:	9301      	str	r3, [sp, #4]
 8005a40:	f000 fa32 	bl	8005ea8 <_svfiprintf_r>
 8005a44:	2200      	movs	r2, #0
 8005a46:	9b02      	ldr	r3, [sp, #8]
 8005a48:	701a      	strb	r2, [r3, #0]
 8005a4a:	b01c      	add	sp, #112	@ 0x70
 8005a4c:	bc08      	pop	{r3}
 8005a4e:	b003      	add	sp, #12
 8005a50:	4718      	bx	r3
 8005a52:	46c0      	nop			@ (mov r8, r8)
 8005a54:	7fffffff 	.word	0x7fffffff
 8005a58:	20000010 	.word	0x20000010
 8005a5c:	ffff0208 	.word	0xffff0208

08005a60 <siscanf>:
 8005a60:	b40e      	push	{r1, r2, r3}
 8005a62:	b530      	push	{r4, r5, lr}
 8005a64:	2381      	movs	r3, #129	@ 0x81
 8005a66:	b09c      	sub	sp, #112	@ 0x70
 8005a68:	466a      	mov	r2, sp
 8005a6a:	ac1f      	add	r4, sp, #124	@ 0x7c
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	cc20      	ldmia	r4!, {r5}
 8005a70:	8293      	strh	r3, [r2, #20]
 8005a72:	9002      	str	r0, [sp, #8]
 8005a74:	9006      	str	r0, [sp, #24]
 8005a76:	f7fa fb47 	bl	8000108 <strlen>
 8005a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8005aa8 <siscanf+0x48>)
 8005a7c:	466a      	mov	r2, sp
 8005a7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a80:	2300      	movs	r3, #0
 8005a82:	9003      	str	r0, [sp, #12]
 8005a84:	9007      	str	r0, [sp, #28]
 8005a86:	4809      	ldr	r0, [pc, #36]	@ (8005aac <siscanf+0x4c>)
 8005a88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005a8a:	9314      	str	r3, [sp, #80]	@ 0x50
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	82d3      	strh	r3, [r2, #22]
 8005a90:	a902      	add	r1, sp, #8
 8005a92:	0023      	movs	r3, r4
 8005a94:	002a      	movs	r2, r5
 8005a96:	6800      	ldr	r0, [r0, #0]
 8005a98:	9401      	str	r4, [sp, #4]
 8005a9a:	f000 fb5f 	bl	800615c <__ssvfiscanf_r>
 8005a9e:	b01c      	add	sp, #112	@ 0x70
 8005aa0:	bc30      	pop	{r4, r5}
 8005aa2:	bc08      	pop	{r3}
 8005aa4:	b003      	add	sp, #12
 8005aa6:	4718      	bx	r3
 8005aa8:	08005ab1 	.word	0x08005ab1
 8005aac:	20000010 	.word	0x20000010

08005ab0 <__seofread>:
 8005ab0:	2000      	movs	r0, #0
 8005ab2:	4770      	bx	lr

08005ab4 <memset>:
 8005ab4:	0003      	movs	r3, r0
 8005ab6:	1882      	adds	r2, r0, r2
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d100      	bne.n	8005abe <memset+0xa>
 8005abc:	4770      	bx	lr
 8005abe:	7019      	strb	r1, [r3, #0]
 8005ac0:	3301      	adds	r3, #1
 8005ac2:	e7f9      	b.n	8005ab8 <memset+0x4>

08005ac4 <_reclaim_reent>:
 8005ac4:	4b2e      	ldr	r3, [pc, #184]	@ (8005b80 <_reclaim_reent+0xbc>)
 8005ac6:	b570      	push	{r4, r5, r6, lr}
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	0004      	movs	r4, r0
 8005acc:	4283      	cmp	r3, r0
 8005ace:	d04f      	beq.n	8005b70 <_reclaim_reent+0xac>
 8005ad0:	69c3      	ldr	r3, [r0, #28]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d017      	beq.n	8005b06 <_reclaim_reent+0x42>
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d00d      	beq.n	8005af8 <_reclaim_reent+0x34>
 8005adc:	2500      	movs	r5, #0
 8005ade:	69e3      	ldr	r3, [r4, #28]
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	5959      	ldr	r1, [r3, r5]
 8005ae4:	2900      	cmp	r1, #0
 8005ae6:	d144      	bne.n	8005b72 <_reclaim_reent+0xae>
 8005ae8:	3504      	adds	r5, #4
 8005aea:	2d80      	cmp	r5, #128	@ 0x80
 8005aec:	d1f7      	bne.n	8005ade <_reclaim_reent+0x1a>
 8005aee:	69e3      	ldr	r3, [r4, #28]
 8005af0:	0020      	movs	r0, r4
 8005af2:	68d9      	ldr	r1, [r3, #12]
 8005af4:	f000 f87c 	bl	8005bf0 <_free_r>
 8005af8:	69e3      	ldr	r3, [r4, #28]
 8005afa:	6819      	ldr	r1, [r3, #0]
 8005afc:	2900      	cmp	r1, #0
 8005afe:	d002      	beq.n	8005b06 <_reclaim_reent+0x42>
 8005b00:	0020      	movs	r0, r4
 8005b02:	f000 f875 	bl	8005bf0 <_free_r>
 8005b06:	6961      	ldr	r1, [r4, #20]
 8005b08:	2900      	cmp	r1, #0
 8005b0a:	d002      	beq.n	8005b12 <_reclaim_reent+0x4e>
 8005b0c:	0020      	movs	r0, r4
 8005b0e:	f000 f86f 	bl	8005bf0 <_free_r>
 8005b12:	69e1      	ldr	r1, [r4, #28]
 8005b14:	2900      	cmp	r1, #0
 8005b16:	d002      	beq.n	8005b1e <_reclaim_reent+0x5a>
 8005b18:	0020      	movs	r0, r4
 8005b1a:	f000 f869 	bl	8005bf0 <_free_r>
 8005b1e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005b20:	2900      	cmp	r1, #0
 8005b22:	d002      	beq.n	8005b2a <_reclaim_reent+0x66>
 8005b24:	0020      	movs	r0, r4
 8005b26:	f000 f863 	bl	8005bf0 <_free_r>
 8005b2a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b2c:	2900      	cmp	r1, #0
 8005b2e:	d002      	beq.n	8005b36 <_reclaim_reent+0x72>
 8005b30:	0020      	movs	r0, r4
 8005b32:	f000 f85d 	bl	8005bf0 <_free_r>
 8005b36:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005b38:	2900      	cmp	r1, #0
 8005b3a:	d002      	beq.n	8005b42 <_reclaim_reent+0x7e>
 8005b3c:	0020      	movs	r0, r4
 8005b3e:	f000 f857 	bl	8005bf0 <_free_r>
 8005b42:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005b44:	2900      	cmp	r1, #0
 8005b46:	d002      	beq.n	8005b4e <_reclaim_reent+0x8a>
 8005b48:	0020      	movs	r0, r4
 8005b4a:	f000 f851 	bl	8005bf0 <_free_r>
 8005b4e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005b50:	2900      	cmp	r1, #0
 8005b52:	d002      	beq.n	8005b5a <_reclaim_reent+0x96>
 8005b54:	0020      	movs	r0, r4
 8005b56:	f000 f84b 	bl	8005bf0 <_free_r>
 8005b5a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005b5c:	2900      	cmp	r1, #0
 8005b5e:	d002      	beq.n	8005b66 <_reclaim_reent+0xa2>
 8005b60:	0020      	movs	r0, r4
 8005b62:	f000 f845 	bl	8005bf0 <_free_r>
 8005b66:	6a23      	ldr	r3, [r4, #32]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <_reclaim_reent+0xac>
 8005b6c:	0020      	movs	r0, r4
 8005b6e:	4798      	blx	r3
 8005b70:	bd70      	pop	{r4, r5, r6, pc}
 8005b72:	680e      	ldr	r6, [r1, #0]
 8005b74:	0020      	movs	r0, r4
 8005b76:	f000 f83b 	bl	8005bf0 <_free_r>
 8005b7a:	0031      	movs	r1, r6
 8005b7c:	e7b2      	b.n	8005ae4 <_reclaim_reent+0x20>
 8005b7e:	46c0      	nop			@ (mov r8, r8)
 8005b80:	20000010 	.word	0x20000010

08005b84 <__errno>:
 8005b84:	4b01      	ldr	r3, [pc, #4]	@ (8005b8c <__errno+0x8>)
 8005b86:	6818      	ldr	r0, [r3, #0]
 8005b88:	4770      	bx	lr
 8005b8a:	46c0      	nop			@ (mov r8, r8)
 8005b8c:	20000010 	.word	0x20000010

08005b90 <__libc_init_array>:
 8005b90:	b570      	push	{r4, r5, r6, lr}
 8005b92:	2600      	movs	r6, #0
 8005b94:	4c0c      	ldr	r4, [pc, #48]	@ (8005bc8 <__libc_init_array+0x38>)
 8005b96:	4d0d      	ldr	r5, [pc, #52]	@ (8005bcc <__libc_init_array+0x3c>)
 8005b98:	1b64      	subs	r4, r4, r5
 8005b9a:	10a4      	asrs	r4, r4, #2
 8005b9c:	42a6      	cmp	r6, r4
 8005b9e:	d109      	bne.n	8005bb4 <__libc_init_array+0x24>
 8005ba0:	2600      	movs	r6, #0
 8005ba2:	f001 f90f 	bl	8006dc4 <_init>
 8005ba6:	4c0a      	ldr	r4, [pc, #40]	@ (8005bd0 <__libc_init_array+0x40>)
 8005ba8:	4d0a      	ldr	r5, [pc, #40]	@ (8005bd4 <__libc_init_array+0x44>)
 8005baa:	1b64      	subs	r4, r4, r5
 8005bac:	10a4      	asrs	r4, r4, #2
 8005bae:	42a6      	cmp	r6, r4
 8005bb0:	d105      	bne.n	8005bbe <__libc_init_array+0x2e>
 8005bb2:	bd70      	pop	{r4, r5, r6, pc}
 8005bb4:	00b3      	lsls	r3, r6, #2
 8005bb6:	58eb      	ldr	r3, [r5, r3]
 8005bb8:	4798      	blx	r3
 8005bba:	3601      	adds	r6, #1
 8005bbc:	e7ee      	b.n	8005b9c <__libc_init_array+0xc>
 8005bbe:	00b3      	lsls	r3, r6, #2
 8005bc0:	58eb      	ldr	r3, [r5, r3]
 8005bc2:	4798      	blx	r3
 8005bc4:	3601      	adds	r6, #1
 8005bc6:	e7f2      	b.n	8005bae <__libc_init_array+0x1e>
 8005bc8:	0800708c 	.word	0x0800708c
 8005bcc:	0800708c 	.word	0x0800708c
 8005bd0:	08007090 	.word	0x08007090
 8005bd4:	0800708c 	.word	0x0800708c

08005bd8 <__retarget_lock_acquire_recursive>:
 8005bd8:	4770      	bx	lr

08005bda <__retarget_lock_release_recursive>:
 8005bda:	4770      	bx	lr

08005bdc <memcpy>:
 8005bdc:	2300      	movs	r3, #0
 8005bde:	b510      	push	{r4, lr}
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d100      	bne.n	8005be6 <memcpy+0xa>
 8005be4:	bd10      	pop	{r4, pc}
 8005be6:	5ccc      	ldrb	r4, [r1, r3]
 8005be8:	54c4      	strb	r4, [r0, r3]
 8005bea:	3301      	adds	r3, #1
 8005bec:	e7f8      	b.n	8005be0 <memcpy+0x4>
	...

08005bf0 <_free_r>:
 8005bf0:	b570      	push	{r4, r5, r6, lr}
 8005bf2:	0005      	movs	r5, r0
 8005bf4:	1e0c      	subs	r4, r1, #0
 8005bf6:	d010      	beq.n	8005c1a <_free_r+0x2a>
 8005bf8:	3c04      	subs	r4, #4
 8005bfa:	6823      	ldr	r3, [r4, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	da00      	bge.n	8005c02 <_free_r+0x12>
 8005c00:	18e4      	adds	r4, r4, r3
 8005c02:	0028      	movs	r0, r5
 8005c04:	f000 f8e0 	bl	8005dc8 <__malloc_lock>
 8005c08:	4a1d      	ldr	r2, [pc, #116]	@ (8005c80 <_free_r+0x90>)
 8005c0a:	6813      	ldr	r3, [r2, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d105      	bne.n	8005c1c <_free_r+0x2c>
 8005c10:	6063      	str	r3, [r4, #4]
 8005c12:	6014      	str	r4, [r2, #0]
 8005c14:	0028      	movs	r0, r5
 8005c16:	f000 f8df 	bl	8005dd8 <__malloc_unlock>
 8005c1a:	bd70      	pop	{r4, r5, r6, pc}
 8005c1c:	42a3      	cmp	r3, r4
 8005c1e:	d908      	bls.n	8005c32 <_free_r+0x42>
 8005c20:	6820      	ldr	r0, [r4, #0]
 8005c22:	1821      	adds	r1, r4, r0
 8005c24:	428b      	cmp	r3, r1
 8005c26:	d1f3      	bne.n	8005c10 <_free_r+0x20>
 8005c28:	6819      	ldr	r1, [r3, #0]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	1809      	adds	r1, r1, r0
 8005c2e:	6021      	str	r1, [r4, #0]
 8005c30:	e7ee      	b.n	8005c10 <_free_r+0x20>
 8005c32:	001a      	movs	r2, r3
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d001      	beq.n	8005c3e <_free_r+0x4e>
 8005c3a:	42a3      	cmp	r3, r4
 8005c3c:	d9f9      	bls.n	8005c32 <_free_r+0x42>
 8005c3e:	6811      	ldr	r1, [r2, #0]
 8005c40:	1850      	adds	r0, r2, r1
 8005c42:	42a0      	cmp	r0, r4
 8005c44:	d10b      	bne.n	8005c5e <_free_r+0x6e>
 8005c46:	6820      	ldr	r0, [r4, #0]
 8005c48:	1809      	adds	r1, r1, r0
 8005c4a:	1850      	adds	r0, r2, r1
 8005c4c:	6011      	str	r1, [r2, #0]
 8005c4e:	4283      	cmp	r3, r0
 8005c50:	d1e0      	bne.n	8005c14 <_free_r+0x24>
 8005c52:	6818      	ldr	r0, [r3, #0]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	1841      	adds	r1, r0, r1
 8005c58:	6011      	str	r1, [r2, #0]
 8005c5a:	6053      	str	r3, [r2, #4]
 8005c5c:	e7da      	b.n	8005c14 <_free_r+0x24>
 8005c5e:	42a0      	cmp	r0, r4
 8005c60:	d902      	bls.n	8005c68 <_free_r+0x78>
 8005c62:	230c      	movs	r3, #12
 8005c64:	602b      	str	r3, [r5, #0]
 8005c66:	e7d5      	b.n	8005c14 <_free_r+0x24>
 8005c68:	6820      	ldr	r0, [r4, #0]
 8005c6a:	1821      	adds	r1, r4, r0
 8005c6c:	428b      	cmp	r3, r1
 8005c6e:	d103      	bne.n	8005c78 <_free_r+0x88>
 8005c70:	6819      	ldr	r1, [r3, #0]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	1809      	adds	r1, r1, r0
 8005c76:	6021      	str	r1, [r4, #0]
 8005c78:	6063      	str	r3, [r4, #4]
 8005c7a:	6054      	str	r4, [r2, #4]
 8005c7c:	e7ca      	b.n	8005c14 <_free_r+0x24>
 8005c7e:	46c0      	nop			@ (mov r8, r8)
 8005c80:	20001e4c 	.word	0x20001e4c

08005c84 <sbrk_aligned>:
 8005c84:	b570      	push	{r4, r5, r6, lr}
 8005c86:	4e0f      	ldr	r6, [pc, #60]	@ (8005cc4 <sbrk_aligned+0x40>)
 8005c88:	000d      	movs	r5, r1
 8005c8a:	6831      	ldr	r1, [r6, #0]
 8005c8c:	0004      	movs	r4, r0
 8005c8e:	2900      	cmp	r1, #0
 8005c90:	d102      	bne.n	8005c98 <sbrk_aligned+0x14>
 8005c92:	f000 ff2f 	bl	8006af4 <_sbrk_r>
 8005c96:	6030      	str	r0, [r6, #0]
 8005c98:	0029      	movs	r1, r5
 8005c9a:	0020      	movs	r0, r4
 8005c9c:	f000 ff2a 	bl	8006af4 <_sbrk_r>
 8005ca0:	1c43      	adds	r3, r0, #1
 8005ca2:	d103      	bne.n	8005cac <sbrk_aligned+0x28>
 8005ca4:	2501      	movs	r5, #1
 8005ca6:	426d      	negs	r5, r5
 8005ca8:	0028      	movs	r0, r5
 8005caa:	bd70      	pop	{r4, r5, r6, pc}
 8005cac:	2303      	movs	r3, #3
 8005cae:	1cc5      	adds	r5, r0, #3
 8005cb0:	439d      	bics	r5, r3
 8005cb2:	42a8      	cmp	r0, r5
 8005cb4:	d0f8      	beq.n	8005ca8 <sbrk_aligned+0x24>
 8005cb6:	1a29      	subs	r1, r5, r0
 8005cb8:	0020      	movs	r0, r4
 8005cba:	f000 ff1b 	bl	8006af4 <_sbrk_r>
 8005cbe:	3001      	adds	r0, #1
 8005cc0:	d1f2      	bne.n	8005ca8 <sbrk_aligned+0x24>
 8005cc2:	e7ef      	b.n	8005ca4 <sbrk_aligned+0x20>
 8005cc4:	20001e48 	.word	0x20001e48

08005cc8 <_malloc_r>:
 8005cc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cca:	2203      	movs	r2, #3
 8005ccc:	1ccb      	adds	r3, r1, #3
 8005cce:	4393      	bics	r3, r2
 8005cd0:	3308      	adds	r3, #8
 8005cd2:	0005      	movs	r5, r0
 8005cd4:	001f      	movs	r7, r3
 8005cd6:	2b0c      	cmp	r3, #12
 8005cd8:	d234      	bcs.n	8005d44 <_malloc_r+0x7c>
 8005cda:	270c      	movs	r7, #12
 8005cdc:	42b9      	cmp	r1, r7
 8005cde:	d833      	bhi.n	8005d48 <_malloc_r+0x80>
 8005ce0:	0028      	movs	r0, r5
 8005ce2:	f000 f871 	bl	8005dc8 <__malloc_lock>
 8005ce6:	4e37      	ldr	r6, [pc, #220]	@ (8005dc4 <_malloc_r+0xfc>)
 8005ce8:	6833      	ldr	r3, [r6, #0]
 8005cea:	001c      	movs	r4, r3
 8005cec:	2c00      	cmp	r4, #0
 8005cee:	d12f      	bne.n	8005d50 <_malloc_r+0x88>
 8005cf0:	0039      	movs	r1, r7
 8005cf2:	0028      	movs	r0, r5
 8005cf4:	f7ff ffc6 	bl	8005c84 <sbrk_aligned>
 8005cf8:	0004      	movs	r4, r0
 8005cfa:	1c43      	adds	r3, r0, #1
 8005cfc:	d15f      	bne.n	8005dbe <_malloc_r+0xf6>
 8005cfe:	6834      	ldr	r4, [r6, #0]
 8005d00:	9400      	str	r4, [sp, #0]
 8005d02:	9b00      	ldr	r3, [sp, #0]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d14a      	bne.n	8005d9e <_malloc_r+0xd6>
 8005d08:	2c00      	cmp	r4, #0
 8005d0a:	d052      	beq.n	8005db2 <_malloc_r+0xea>
 8005d0c:	6823      	ldr	r3, [r4, #0]
 8005d0e:	0028      	movs	r0, r5
 8005d10:	18e3      	adds	r3, r4, r3
 8005d12:	9900      	ldr	r1, [sp, #0]
 8005d14:	9301      	str	r3, [sp, #4]
 8005d16:	f000 feed 	bl	8006af4 <_sbrk_r>
 8005d1a:	9b01      	ldr	r3, [sp, #4]
 8005d1c:	4283      	cmp	r3, r0
 8005d1e:	d148      	bne.n	8005db2 <_malloc_r+0xea>
 8005d20:	6823      	ldr	r3, [r4, #0]
 8005d22:	0028      	movs	r0, r5
 8005d24:	1aff      	subs	r7, r7, r3
 8005d26:	0039      	movs	r1, r7
 8005d28:	f7ff ffac 	bl	8005c84 <sbrk_aligned>
 8005d2c:	3001      	adds	r0, #1
 8005d2e:	d040      	beq.n	8005db2 <_malloc_r+0xea>
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	19db      	adds	r3, r3, r7
 8005d34:	6023      	str	r3, [r4, #0]
 8005d36:	6833      	ldr	r3, [r6, #0]
 8005d38:	685a      	ldr	r2, [r3, #4]
 8005d3a:	2a00      	cmp	r2, #0
 8005d3c:	d133      	bne.n	8005da6 <_malloc_r+0xde>
 8005d3e:	9b00      	ldr	r3, [sp, #0]
 8005d40:	6033      	str	r3, [r6, #0]
 8005d42:	e019      	b.n	8005d78 <_malloc_r+0xb0>
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	dac9      	bge.n	8005cdc <_malloc_r+0x14>
 8005d48:	230c      	movs	r3, #12
 8005d4a:	602b      	str	r3, [r5, #0]
 8005d4c:	2000      	movs	r0, #0
 8005d4e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005d50:	6821      	ldr	r1, [r4, #0]
 8005d52:	1bc9      	subs	r1, r1, r7
 8005d54:	d420      	bmi.n	8005d98 <_malloc_r+0xd0>
 8005d56:	290b      	cmp	r1, #11
 8005d58:	d90a      	bls.n	8005d70 <_malloc_r+0xa8>
 8005d5a:	19e2      	adds	r2, r4, r7
 8005d5c:	6027      	str	r7, [r4, #0]
 8005d5e:	42a3      	cmp	r3, r4
 8005d60:	d104      	bne.n	8005d6c <_malloc_r+0xa4>
 8005d62:	6032      	str	r2, [r6, #0]
 8005d64:	6863      	ldr	r3, [r4, #4]
 8005d66:	6011      	str	r1, [r2, #0]
 8005d68:	6053      	str	r3, [r2, #4]
 8005d6a:	e005      	b.n	8005d78 <_malloc_r+0xb0>
 8005d6c:	605a      	str	r2, [r3, #4]
 8005d6e:	e7f9      	b.n	8005d64 <_malloc_r+0x9c>
 8005d70:	6862      	ldr	r2, [r4, #4]
 8005d72:	42a3      	cmp	r3, r4
 8005d74:	d10e      	bne.n	8005d94 <_malloc_r+0xcc>
 8005d76:	6032      	str	r2, [r6, #0]
 8005d78:	0028      	movs	r0, r5
 8005d7a:	f000 f82d 	bl	8005dd8 <__malloc_unlock>
 8005d7e:	0020      	movs	r0, r4
 8005d80:	2207      	movs	r2, #7
 8005d82:	300b      	adds	r0, #11
 8005d84:	1d23      	adds	r3, r4, #4
 8005d86:	4390      	bics	r0, r2
 8005d88:	1ac2      	subs	r2, r0, r3
 8005d8a:	4298      	cmp	r0, r3
 8005d8c:	d0df      	beq.n	8005d4e <_malloc_r+0x86>
 8005d8e:	1a1b      	subs	r3, r3, r0
 8005d90:	50a3      	str	r3, [r4, r2]
 8005d92:	e7dc      	b.n	8005d4e <_malloc_r+0x86>
 8005d94:	605a      	str	r2, [r3, #4]
 8005d96:	e7ef      	b.n	8005d78 <_malloc_r+0xb0>
 8005d98:	0023      	movs	r3, r4
 8005d9a:	6864      	ldr	r4, [r4, #4]
 8005d9c:	e7a6      	b.n	8005cec <_malloc_r+0x24>
 8005d9e:	9c00      	ldr	r4, [sp, #0]
 8005da0:	6863      	ldr	r3, [r4, #4]
 8005da2:	9300      	str	r3, [sp, #0]
 8005da4:	e7ad      	b.n	8005d02 <_malloc_r+0x3a>
 8005da6:	001a      	movs	r2, r3
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	42a3      	cmp	r3, r4
 8005dac:	d1fb      	bne.n	8005da6 <_malloc_r+0xde>
 8005dae:	2300      	movs	r3, #0
 8005db0:	e7da      	b.n	8005d68 <_malloc_r+0xa0>
 8005db2:	230c      	movs	r3, #12
 8005db4:	0028      	movs	r0, r5
 8005db6:	602b      	str	r3, [r5, #0]
 8005db8:	f000 f80e 	bl	8005dd8 <__malloc_unlock>
 8005dbc:	e7c6      	b.n	8005d4c <_malloc_r+0x84>
 8005dbe:	6007      	str	r7, [r0, #0]
 8005dc0:	e7da      	b.n	8005d78 <_malloc_r+0xb0>
 8005dc2:	46c0      	nop			@ (mov r8, r8)
 8005dc4:	20001e4c 	.word	0x20001e4c

08005dc8 <__malloc_lock>:
 8005dc8:	b510      	push	{r4, lr}
 8005dca:	4802      	ldr	r0, [pc, #8]	@ (8005dd4 <__malloc_lock+0xc>)
 8005dcc:	f7ff ff04 	bl	8005bd8 <__retarget_lock_acquire_recursive>
 8005dd0:	bd10      	pop	{r4, pc}
 8005dd2:	46c0      	nop			@ (mov r8, r8)
 8005dd4:	20001e44 	.word	0x20001e44

08005dd8 <__malloc_unlock>:
 8005dd8:	b510      	push	{r4, lr}
 8005dda:	4802      	ldr	r0, [pc, #8]	@ (8005de4 <__malloc_unlock+0xc>)
 8005ddc:	f7ff fefd 	bl	8005bda <__retarget_lock_release_recursive>
 8005de0:	bd10      	pop	{r4, pc}
 8005de2:	46c0      	nop			@ (mov r8, r8)
 8005de4:	20001e44 	.word	0x20001e44

08005de8 <__ssputs_r>:
 8005de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dea:	688e      	ldr	r6, [r1, #8]
 8005dec:	b085      	sub	sp, #20
 8005dee:	001f      	movs	r7, r3
 8005df0:	000c      	movs	r4, r1
 8005df2:	680b      	ldr	r3, [r1, #0]
 8005df4:	9002      	str	r0, [sp, #8]
 8005df6:	9203      	str	r2, [sp, #12]
 8005df8:	42be      	cmp	r6, r7
 8005dfa:	d830      	bhi.n	8005e5e <__ssputs_r+0x76>
 8005dfc:	210c      	movs	r1, #12
 8005dfe:	5e62      	ldrsh	r2, [r4, r1]
 8005e00:	2190      	movs	r1, #144	@ 0x90
 8005e02:	00c9      	lsls	r1, r1, #3
 8005e04:	420a      	tst	r2, r1
 8005e06:	d028      	beq.n	8005e5a <__ssputs_r+0x72>
 8005e08:	2003      	movs	r0, #3
 8005e0a:	6921      	ldr	r1, [r4, #16]
 8005e0c:	1a5b      	subs	r3, r3, r1
 8005e0e:	9301      	str	r3, [sp, #4]
 8005e10:	6963      	ldr	r3, [r4, #20]
 8005e12:	4343      	muls	r3, r0
 8005e14:	9801      	ldr	r0, [sp, #4]
 8005e16:	0fdd      	lsrs	r5, r3, #31
 8005e18:	18ed      	adds	r5, r5, r3
 8005e1a:	1c7b      	adds	r3, r7, #1
 8005e1c:	181b      	adds	r3, r3, r0
 8005e1e:	106d      	asrs	r5, r5, #1
 8005e20:	42ab      	cmp	r3, r5
 8005e22:	d900      	bls.n	8005e26 <__ssputs_r+0x3e>
 8005e24:	001d      	movs	r5, r3
 8005e26:	0552      	lsls	r2, r2, #21
 8005e28:	d528      	bpl.n	8005e7c <__ssputs_r+0x94>
 8005e2a:	0029      	movs	r1, r5
 8005e2c:	9802      	ldr	r0, [sp, #8]
 8005e2e:	f7ff ff4b 	bl	8005cc8 <_malloc_r>
 8005e32:	1e06      	subs	r6, r0, #0
 8005e34:	d02c      	beq.n	8005e90 <__ssputs_r+0xa8>
 8005e36:	9a01      	ldr	r2, [sp, #4]
 8005e38:	6921      	ldr	r1, [r4, #16]
 8005e3a:	f7ff fecf 	bl	8005bdc <memcpy>
 8005e3e:	89a2      	ldrh	r2, [r4, #12]
 8005e40:	4b18      	ldr	r3, [pc, #96]	@ (8005ea4 <__ssputs_r+0xbc>)
 8005e42:	401a      	ands	r2, r3
 8005e44:	2380      	movs	r3, #128	@ 0x80
 8005e46:	4313      	orrs	r3, r2
 8005e48:	81a3      	strh	r3, [r4, #12]
 8005e4a:	9b01      	ldr	r3, [sp, #4]
 8005e4c:	6126      	str	r6, [r4, #16]
 8005e4e:	18f6      	adds	r6, r6, r3
 8005e50:	6026      	str	r6, [r4, #0]
 8005e52:	003e      	movs	r6, r7
 8005e54:	6165      	str	r5, [r4, #20]
 8005e56:	1aed      	subs	r5, r5, r3
 8005e58:	60a5      	str	r5, [r4, #8]
 8005e5a:	42be      	cmp	r6, r7
 8005e5c:	d900      	bls.n	8005e60 <__ssputs_r+0x78>
 8005e5e:	003e      	movs	r6, r7
 8005e60:	0032      	movs	r2, r6
 8005e62:	9903      	ldr	r1, [sp, #12]
 8005e64:	6820      	ldr	r0, [r4, #0]
 8005e66:	f000 fe31 	bl	8006acc <memmove>
 8005e6a:	2000      	movs	r0, #0
 8005e6c:	68a3      	ldr	r3, [r4, #8]
 8005e6e:	1b9b      	subs	r3, r3, r6
 8005e70:	60a3      	str	r3, [r4, #8]
 8005e72:	6823      	ldr	r3, [r4, #0]
 8005e74:	199b      	adds	r3, r3, r6
 8005e76:	6023      	str	r3, [r4, #0]
 8005e78:	b005      	add	sp, #20
 8005e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e7c:	002a      	movs	r2, r5
 8005e7e:	9802      	ldr	r0, [sp, #8]
 8005e80:	f000 fe55 	bl	8006b2e <_realloc_r>
 8005e84:	1e06      	subs	r6, r0, #0
 8005e86:	d1e0      	bne.n	8005e4a <__ssputs_r+0x62>
 8005e88:	6921      	ldr	r1, [r4, #16]
 8005e8a:	9802      	ldr	r0, [sp, #8]
 8005e8c:	f7ff feb0 	bl	8005bf0 <_free_r>
 8005e90:	230c      	movs	r3, #12
 8005e92:	2001      	movs	r0, #1
 8005e94:	9a02      	ldr	r2, [sp, #8]
 8005e96:	4240      	negs	r0, r0
 8005e98:	6013      	str	r3, [r2, #0]
 8005e9a:	89a2      	ldrh	r2, [r4, #12]
 8005e9c:	3334      	adds	r3, #52	@ 0x34
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	81a3      	strh	r3, [r4, #12]
 8005ea2:	e7e9      	b.n	8005e78 <__ssputs_r+0x90>
 8005ea4:	fffffb7f 	.word	0xfffffb7f

08005ea8 <_svfiprintf_r>:
 8005ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005eaa:	b0a1      	sub	sp, #132	@ 0x84
 8005eac:	9003      	str	r0, [sp, #12]
 8005eae:	001d      	movs	r5, r3
 8005eb0:	898b      	ldrh	r3, [r1, #12]
 8005eb2:	000f      	movs	r7, r1
 8005eb4:	0016      	movs	r6, r2
 8005eb6:	061b      	lsls	r3, r3, #24
 8005eb8:	d511      	bpl.n	8005ede <_svfiprintf_r+0x36>
 8005eba:	690b      	ldr	r3, [r1, #16]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d10e      	bne.n	8005ede <_svfiprintf_r+0x36>
 8005ec0:	2140      	movs	r1, #64	@ 0x40
 8005ec2:	f7ff ff01 	bl	8005cc8 <_malloc_r>
 8005ec6:	6038      	str	r0, [r7, #0]
 8005ec8:	6138      	str	r0, [r7, #16]
 8005eca:	2800      	cmp	r0, #0
 8005ecc:	d105      	bne.n	8005eda <_svfiprintf_r+0x32>
 8005ece:	230c      	movs	r3, #12
 8005ed0:	9a03      	ldr	r2, [sp, #12]
 8005ed2:	6013      	str	r3, [r2, #0]
 8005ed4:	2001      	movs	r0, #1
 8005ed6:	4240      	negs	r0, r0
 8005ed8:	e0cf      	b.n	800607a <_svfiprintf_r+0x1d2>
 8005eda:	2340      	movs	r3, #64	@ 0x40
 8005edc:	617b      	str	r3, [r7, #20]
 8005ede:	2300      	movs	r3, #0
 8005ee0:	ac08      	add	r4, sp, #32
 8005ee2:	6163      	str	r3, [r4, #20]
 8005ee4:	3320      	adds	r3, #32
 8005ee6:	7663      	strb	r3, [r4, #25]
 8005ee8:	3310      	adds	r3, #16
 8005eea:	76a3      	strb	r3, [r4, #26]
 8005eec:	9507      	str	r5, [sp, #28]
 8005eee:	0035      	movs	r5, r6
 8005ef0:	782b      	ldrb	r3, [r5, #0]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d001      	beq.n	8005efa <_svfiprintf_r+0x52>
 8005ef6:	2b25      	cmp	r3, #37	@ 0x25
 8005ef8:	d148      	bne.n	8005f8c <_svfiprintf_r+0xe4>
 8005efa:	1bab      	subs	r3, r5, r6
 8005efc:	9305      	str	r3, [sp, #20]
 8005efe:	42b5      	cmp	r5, r6
 8005f00:	d00b      	beq.n	8005f1a <_svfiprintf_r+0x72>
 8005f02:	0032      	movs	r2, r6
 8005f04:	0039      	movs	r1, r7
 8005f06:	9803      	ldr	r0, [sp, #12]
 8005f08:	f7ff ff6e 	bl	8005de8 <__ssputs_r>
 8005f0c:	3001      	adds	r0, #1
 8005f0e:	d100      	bne.n	8005f12 <_svfiprintf_r+0x6a>
 8005f10:	e0ae      	b.n	8006070 <_svfiprintf_r+0x1c8>
 8005f12:	6963      	ldr	r3, [r4, #20]
 8005f14:	9a05      	ldr	r2, [sp, #20]
 8005f16:	189b      	adds	r3, r3, r2
 8005f18:	6163      	str	r3, [r4, #20]
 8005f1a:	782b      	ldrb	r3, [r5, #0]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d100      	bne.n	8005f22 <_svfiprintf_r+0x7a>
 8005f20:	e0a6      	b.n	8006070 <_svfiprintf_r+0x1c8>
 8005f22:	2201      	movs	r2, #1
 8005f24:	2300      	movs	r3, #0
 8005f26:	4252      	negs	r2, r2
 8005f28:	6062      	str	r2, [r4, #4]
 8005f2a:	a904      	add	r1, sp, #16
 8005f2c:	3254      	adds	r2, #84	@ 0x54
 8005f2e:	1852      	adds	r2, r2, r1
 8005f30:	1c6e      	adds	r6, r5, #1
 8005f32:	6023      	str	r3, [r4, #0]
 8005f34:	60e3      	str	r3, [r4, #12]
 8005f36:	60a3      	str	r3, [r4, #8]
 8005f38:	7013      	strb	r3, [r2, #0]
 8005f3a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005f3c:	4b54      	ldr	r3, [pc, #336]	@ (8006090 <_svfiprintf_r+0x1e8>)
 8005f3e:	2205      	movs	r2, #5
 8005f40:	0018      	movs	r0, r3
 8005f42:	7831      	ldrb	r1, [r6, #0]
 8005f44:	9305      	str	r3, [sp, #20]
 8005f46:	f000 fde7 	bl	8006b18 <memchr>
 8005f4a:	1c75      	adds	r5, r6, #1
 8005f4c:	2800      	cmp	r0, #0
 8005f4e:	d11f      	bne.n	8005f90 <_svfiprintf_r+0xe8>
 8005f50:	6822      	ldr	r2, [r4, #0]
 8005f52:	06d3      	lsls	r3, r2, #27
 8005f54:	d504      	bpl.n	8005f60 <_svfiprintf_r+0xb8>
 8005f56:	2353      	movs	r3, #83	@ 0x53
 8005f58:	a904      	add	r1, sp, #16
 8005f5a:	185b      	adds	r3, r3, r1
 8005f5c:	2120      	movs	r1, #32
 8005f5e:	7019      	strb	r1, [r3, #0]
 8005f60:	0713      	lsls	r3, r2, #28
 8005f62:	d504      	bpl.n	8005f6e <_svfiprintf_r+0xc6>
 8005f64:	2353      	movs	r3, #83	@ 0x53
 8005f66:	a904      	add	r1, sp, #16
 8005f68:	185b      	adds	r3, r3, r1
 8005f6a:	212b      	movs	r1, #43	@ 0x2b
 8005f6c:	7019      	strb	r1, [r3, #0]
 8005f6e:	7833      	ldrb	r3, [r6, #0]
 8005f70:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f72:	d016      	beq.n	8005fa2 <_svfiprintf_r+0xfa>
 8005f74:	0035      	movs	r5, r6
 8005f76:	2100      	movs	r1, #0
 8005f78:	200a      	movs	r0, #10
 8005f7a:	68e3      	ldr	r3, [r4, #12]
 8005f7c:	782a      	ldrb	r2, [r5, #0]
 8005f7e:	1c6e      	adds	r6, r5, #1
 8005f80:	3a30      	subs	r2, #48	@ 0x30
 8005f82:	2a09      	cmp	r2, #9
 8005f84:	d950      	bls.n	8006028 <_svfiprintf_r+0x180>
 8005f86:	2900      	cmp	r1, #0
 8005f88:	d111      	bne.n	8005fae <_svfiprintf_r+0x106>
 8005f8a:	e017      	b.n	8005fbc <_svfiprintf_r+0x114>
 8005f8c:	3501      	adds	r5, #1
 8005f8e:	e7af      	b.n	8005ef0 <_svfiprintf_r+0x48>
 8005f90:	9b05      	ldr	r3, [sp, #20]
 8005f92:	6822      	ldr	r2, [r4, #0]
 8005f94:	1ac0      	subs	r0, r0, r3
 8005f96:	2301      	movs	r3, #1
 8005f98:	4083      	lsls	r3, r0
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	002e      	movs	r6, r5
 8005f9e:	6023      	str	r3, [r4, #0]
 8005fa0:	e7cc      	b.n	8005f3c <_svfiprintf_r+0x94>
 8005fa2:	9b07      	ldr	r3, [sp, #28]
 8005fa4:	1d19      	adds	r1, r3, #4
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	9107      	str	r1, [sp, #28]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	db01      	blt.n	8005fb2 <_svfiprintf_r+0x10a>
 8005fae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fb0:	e004      	b.n	8005fbc <_svfiprintf_r+0x114>
 8005fb2:	425b      	negs	r3, r3
 8005fb4:	60e3      	str	r3, [r4, #12]
 8005fb6:	2302      	movs	r3, #2
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	6023      	str	r3, [r4, #0]
 8005fbc:	782b      	ldrb	r3, [r5, #0]
 8005fbe:	2b2e      	cmp	r3, #46	@ 0x2e
 8005fc0:	d10c      	bne.n	8005fdc <_svfiprintf_r+0x134>
 8005fc2:	786b      	ldrb	r3, [r5, #1]
 8005fc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fc6:	d134      	bne.n	8006032 <_svfiprintf_r+0x18a>
 8005fc8:	9b07      	ldr	r3, [sp, #28]
 8005fca:	3502      	adds	r5, #2
 8005fcc:	1d1a      	adds	r2, r3, #4
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	9207      	str	r2, [sp, #28]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	da01      	bge.n	8005fda <_svfiprintf_r+0x132>
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	425b      	negs	r3, r3
 8005fda:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fdc:	4e2d      	ldr	r6, [pc, #180]	@ (8006094 <_svfiprintf_r+0x1ec>)
 8005fde:	2203      	movs	r2, #3
 8005fe0:	0030      	movs	r0, r6
 8005fe2:	7829      	ldrb	r1, [r5, #0]
 8005fe4:	f000 fd98 	bl	8006b18 <memchr>
 8005fe8:	2800      	cmp	r0, #0
 8005fea:	d006      	beq.n	8005ffa <_svfiprintf_r+0x152>
 8005fec:	2340      	movs	r3, #64	@ 0x40
 8005fee:	1b80      	subs	r0, r0, r6
 8005ff0:	4083      	lsls	r3, r0
 8005ff2:	6822      	ldr	r2, [r4, #0]
 8005ff4:	3501      	adds	r5, #1
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	6023      	str	r3, [r4, #0]
 8005ffa:	7829      	ldrb	r1, [r5, #0]
 8005ffc:	2206      	movs	r2, #6
 8005ffe:	4826      	ldr	r0, [pc, #152]	@ (8006098 <_svfiprintf_r+0x1f0>)
 8006000:	1c6e      	adds	r6, r5, #1
 8006002:	7621      	strb	r1, [r4, #24]
 8006004:	f000 fd88 	bl	8006b18 <memchr>
 8006008:	2800      	cmp	r0, #0
 800600a:	d038      	beq.n	800607e <_svfiprintf_r+0x1d6>
 800600c:	4b23      	ldr	r3, [pc, #140]	@ (800609c <_svfiprintf_r+0x1f4>)
 800600e:	2b00      	cmp	r3, #0
 8006010:	d122      	bne.n	8006058 <_svfiprintf_r+0x1b0>
 8006012:	2207      	movs	r2, #7
 8006014:	9b07      	ldr	r3, [sp, #28]
 8006016:	3307      	adds	r3, #7
 8006018:	4393      	bics	r3, r2
 800601a:	3308      	adds	r3, #8
 800601c:	9307      	str	r3, [sp, #28]
 800601e:	6963      	ldr	r3, [r4, #20]
 8006020:	9a04      	ldr	r2, [sp, #16]
 8006022:	189b      	adds	r3, r3, r2
 8006024:	6163      	str	r3, [r4, #20]
 8006026:	e762      	b.n	8005eee <_svfiprintf_r+0x46>
 8006028:	4343      	muls	r3, r0
 800602a:	0035      	movs	r5, r6
 800602c:	2101      	movs	r1, #1
 800602e:	189b      	adds	r3, r3, r2
 8006030:	e7a4      	b.n	8005f7c <_svfiprintf_r+0xd4>
 8006032:	2300      	movs	r3, #0
 8006034:	200a      	movs	r0, #10
 8006036:	0019      	movs	r1, r3
 8006038:	3501      	adds	r5, #1
 800603a:	6063      	str	r3, [r4, #4]
 800603c:	782a      	ldrb	r2, [r5, #0]
 800603e:	1c6e      	adds	r6, r5, #1
 8006040:	3a30      	subs	r2, #48	@ 0x30
 8006042:	2a09      	cmp	r2, #9
 8006044:	d903      	bls.n	800604e <_svfiprintf_r+0x1a6>
 8006046:	2b00      	cmp	r3, #0
 8006048:	d0c8      	beq.n	8005fdc <_svfiprintf_r+0x134>
 800604a:	9109      	str	r1, [sp, #36]	@ 0x24
 800604c:	e7c6      	b.n	8005fdc <_svfiprintf_r+0x134>
 800604e:	4341      	muls	r1, r0
 8006050:	0035      	movs	r5, r6
 8006052:	2301      	movs	r3, #1
 8006054:	1889      	adds	r1, r1, r2
 8006056:	e7f1      	b.n	800603c <_svfiprintf_r+0x194>
 8006058:	aa07      	add	r2, sp, #28
 800605a:	9200      	str	r2, [sp, #0]
 800605c:	0021      	movs	r1, r4
 800605e:	003a      	movs	r2, r7
 8006060:	4b0f      	ldr	r3, [pc, #60]	@ (80060a0 <_svfiprintf_r+0x1f8>)
 8006062:	9803      	ldr	r0, [sp, #12]
 8006064:	e000      	b.n	8006068 <_svfiprintf_r+0x1c0>
 8006066:	bf00      	nop
 8006068:	9004      	str	r0, [sp, #16]
 800606a:	9b04      	ldr	r3, [sp, #16]
 800606c:	3301      	adds	r3, #1
 800606e:	d1d6      	bne.n	800601e <_svfiprintf_r+0x176>
 8006070:	89bb      	ldrh	r3, [r7, #12]
 8006072:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006074:	065b      	lsls	r3, r3, #25
 8006076:	d500      	bpl.n	800607a <_svfiprintf_r+0x1d2>
 8006078:	e72c      	b.n	8005ed4 <_svfiprintf_r+0x2c>
 800607a:	b021      	add	sp, #132	@ 0x84
 800607c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800607e:	aa07      	add	r2, sp, #28
 8006080:	9200      	str	r2, [sp, #0]
 8006082:	0021      	movs	r1, r4
 8006084:	003a      	movs	r2, r7
 8006086:	4b06      	ldr	r3, [pc, #24]	@ (80060a0 <_svfiprintf_r+0x1f8>)
 8006088:	9803      	ldr	r0, [sp, #12]
 800608a:	f000 fa39 	bl	8006500 <_printf_i>
 800608e:	e7eb      	b.n	8006068 <_svfiprintf_r+0x1c0>
 8006090:	08006f3c 	.word	0x08006f3c
 8006094:	08006f42 	.word	0x08006f42
 8006098:	08006f46 	.word	0x08006f46
 800609c:	00000000 	.word	0x00000000
 80060a0:	08005de9 	.word	0x08005de9

080060a4 <_sungetc_r>:
 80060a4:	b570      	push	{r4, r5, r6, lr}
 80060a6:	0014      	movs	r4, r2
 80060a8:	1c4b      	adds	r3, r1, #1
 80060aa:	d103      	bne.n	80060b4 <_sungetc_r+0x10>
 80060ac:	2501      	movs	r5, #1
 80060ae:	426d      	negs	r5, r5
 80060b0:	0028      	movs	r0, r5
 80060b2:	bd70      	pop	{r4, r5, r6, pc}
 80060b4:	8993      	ldrh	r3, [r2, #12]
 80060b6:	2220      	movs	r2, #32
 80060b8:	4393      	bics	r3, r2
 80060ba:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80060bc:	81a3      	strh	r3, [r4, #12]
 80060be:	b2ce      	uxtb	r6, r1
 80060c0:	6863      	ldr	r3, [r4, #4]
 80060c2:	b2cd      	uxtb	r5, r1
 80060c4:	2a00      	cmp	r2, #0
 80060c6:	d010      	beq.n	80060ea <_sungetc_r+0x46>
 80060c8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80060ca:	429a      	cmp	r2, r3
 80060cc:	dd07      	ble.n	80060de <_sungetc_r+0x3a>
 80060ce:	6823      	ldr	r3, [r4, #0]
 80060d0:	3b01      	subs	r3, #1
 80060d2:	6023      	str	r3, [r4, #0]
 80060d4:	701e      	strb	r6, [r3, #0]
 80060d6:	6863      	ldr	r3, [r4, #4]
 80060d8:	3301      	adds	r3, #1
 80060da:	6063      	str	r3, [r4, #4]
 80060dc:	e7e8      	b.n	80060b0 <_sungetc_r+0xc>
 80060de:	0021      	movs	r1, r4
 80060e0:	f000 fcb6 	bl	8006a50 <__submore>
 80060e4:	2800      	cmp	r0, #0
 80060e6:	d0f2      	beq.n	80060ce <_sungetc_r+0x2a>
 80060e8:	e7e0      	b.n	80060ac <_sungetc_r+0x8>
 80060ea:	6921      	ldr	r1, [r4, #16]
 80060ec:	6822      	ldr	r2, [r4, #0]
 80060ee:	2900      	cmp	r1, #0
 80060f0:	d007      	beq.n	8006102 <_sungetc_r+0x5e>
 80060f2:	4291      	cmp	r1, r2
 80060f4:	d205      	bcs.n	8006102 <_sungetc_r+0x5e>
 80060f6:	1e51      	subs	r1, r2, #1
 80060f8:	7808      	ldrb	r0, [r1, #0]
 80060fa:	42a8      	cmp	r0, r5
 80060fc:	d101      	bne.n	8006102 <_sungetc_r+0x5e>
 80060fe:	6021      	str	r1, [r4, #0]
 8006100:	e7ea      	b.n	80060d8 <_sungetc_r+0x34>
 8006102:	6423      	str	r3, [r4, #64]	@ 0x40
 8006104:	0023      	movs	r3, r4
 8006106:	3344      	adds	r3, #68	@ 0x44
 8006108:	6363      	str	r3, [r4, #52]	@ 0x34
 800610a:	2303      	movs	r3, #3
 800610c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800610e:	0023      	movs	r3, r4
 8006110:	3346      	adds	r3, #70	@ 0x46
 8006112:	63e2      	str	r2, [r4, #60]	@ 0x3c
 8006114:	701e      	strb	r6, [r3, #0]
 8006116:	6023      	str	r3, [r4, #0]
 8006118:	2301      	movs	r3, #1
 800611a:	e7de      	b.n	80060da <_sungetc_r+0x36>

0800611c <__ssrefill_r>:
 800611c:	b510      	push	{r4, lr}
 800611e:	000c      	movs	r4, r1
 8006120:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8006122:	2900      	cmp	r1, #0
 8006124:	d00e      	beq.n	8006144 <__ssrefill_r+0x28>
 8006126:	0023      	movs	r3, r4
 8006128:	3344      	adds	r3, #68	@ 0x44
 800612a:	4299      	cmp	r1, r3
 800612c:	d001      	beq.n	8006132 <__ssrefill_r+0x16>
 800612e:	f7ff fd5f 	bl	8005bf0 <_free_r>
 8006132:	2000      	movs	r0, #0
 8006134:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006136:	6360      	str	r0, [r4, #52]	@ 0x34
 8006138:	6063      	str	r3, [r4, #4]
 800613a:	4283      	cmp	r3, r0
 800613c:	d002      	beq.n	8006144 <__ssrefill_r+0x28>
 800613e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006140:	6023      	str	r3, [r4, #0]
 8006142:	bd10      	pop	{r4, pc}
 8006144:	6923      	ldr	r3, [r4, #16]
 8006146:	2001      	movs	r0, #1
 8006148:	6023      	str	r3, [r4, #0]
 800614a:	2300      	movs	r3, #0
 800614c:	89a2      	ldrh	r2, [r4, #12]
 800614e:	6063      	str	r3, [r4, #4]
 8006150:	3320      	adds	r3, #32
 8006152:	4313      	orrs	r3, r2
 8006154:	81a3      	strh	r3, [r4, #12]
 8006156:	4240      	negs	r0, r0
 8006158:	e7f3      	b.n	8006142 <__ssrefill_r+0x26>
	...

0800615c <__ssvfiscanf_r>:
 800615c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800615e:	4caa      	ldr	r4, [pc, #680]	@ (8006408 <__ssvfiscanf_r+0x2ac>)
 8006160:	44a5      	add	sp, r4
 8006162:	000c      	movs	r4, r1
 8006164:	2100      	movs	r1, #0
 8006166:	9001      	str	r0, [sp, #4]
 8006168:	20be      	movs	r0, #190	@ 0xbe
 800616a:	9146      	str	r1, [sp, #280]	@ 0x118
 800616c:	9147      	str	r1, [sp, #284]	@ 0x11c
 800616e:	a903      	add	r1, sp, #12
 8006170:	9148      	str	r1, [sp, #288]	@ 0x120
 8006172:	49a6      	ldr	r1, [pc, #664]	@ (800640c <__ssvfiscanf_r+0x2b0>)
 8006174:	0040      	lsls	r0, r0, #1
 8006176:	ad43      	add	r5, sp, #268	@ 0x10c
 8006178:	5029      	str	r1, [r5, r0]
 800617a:	49a5      	ldr	r1, [pc, #660]	@ (8006410 <__ssvfiscanf_r+0x2b4>)
 800617c:	3004      	adds	r0, #4
 800617e:	ad43      	add	r5, sp, #268	@ 0x10c
 8006180:	5029      	str	r1, [r5, r0]
 8006182:	9302      	str	r3, [sp, #8]
 8006184:	7813      	ldrb	r3, [r2, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d100      	bne.n	800618c <__ssvfiscanf_r+0x30>
 800618a:	e13a      	b.n	8006402 <__ssvfiscanf_r+0x2a6>
 800618c:	2108      	movs	r1, #8
 800618e:	2708      	movs	r7, #8
 8006190:	4ea0      	ldr	r6, [pc, #640]	@ (8006414 <__ssvfiscanf_r+0x2b8>)
 8006192:	1c55      	adds	r5, r2, #1
 8006194:	5cf0      	ldrb	r0, [r6, r3]
 8006196:	4001      	ands	r1, r0
 8006198:	4238      	tst	r0, r7
 800619a:	d01c      	beq.n	80061d6 <__ssvfiscanf_r+0x7a>
 800619c:	6863      	ldr	r3, [r4, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	dd0f      	ble.n	80061c2 <__ssvfiscanf_r+0x66>
 80061a2:	6823      	ldr	r3, [r4, #0]
 80061a4:	781a      	ldrb	r2, [r3, #0]
 80061a6:	5cb2      	ldrb	r2, [r6, r2]
 80061a8:	423a      	tst	r2, r7
 80061aa:	d101      	bne.n	80061b0 <__ssvfiscanf_r+0x54>
 80061ac:	002a      	movs	r2, r5
 80061ae:	e7e9      	b.n	8006184 <__ssvfiscanf_r+0x28>
 80061b0:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 80061b2:	3301      	adds	r3, #1
 80061b4:	3201      	adds	r2, #1
 80061b6:	9247      	str	r2, [sp, #284]	@ 0x11c
 80061b8:	6862      	ldr	r2, [r4, #4]
 80061ba:	6023      	str	r3, [r4, #0]
 80061bc:	3a01      	subs	r2, #1
 80061be:	6062      	str	r2, [r4, #4]
 80061c0:	e7ec      	b.n	800619c <__ssvfiscanf_r+0x40>
 80061c2:	22c0      	movs	r2, #192	@ 0xc0
 80061c4:	ab43      	add	r3, sp, #268	@ 0x10c
 80061c6:	0052      	lsls	r2, r2, #1
 80061c8:	0021      	movs	r1, r4
 80061ca:	589b      	ldr	r3, [r3, r2]
 80061cc:	9801      	ldr	r0, [sp, #4]
 80061ce:	4798      	blx	r3
 80061d0:	2800      	cmp	r0, #0
 80061d2:	d0e6      	beq.n	80061a2 <__ssvfiscanf_r+0x46>
 80061d4:	e7ea      	b.n	80061ac <__ssvfiscanf_r+0x50>
 80061d6:	001e      	movs	r6, r3
 80061d8:	2b25      	cmp	r3, #37	@ 0x25
 80061da:	d160      	bne.n	800629e <__ssvfiscanf_r+0x142>
 80061dc:	9145      	str	r1, [sp, #276]	@ 0x114
 80061de:	9143      	str	r1, [sp, #268]	@ 0x10c
 80061e0:	7853      	ldrb	r3, [r2, #1]
 80061e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80061e4:	d102      	bne.n	80061ec <__ssvfiscanf_r+0x90>
 80061e6:	3b1a      	subs	r3, #26
 80061e8:	9343      	str	r3, [sp, #268]	@ 0x10c
 80061ea:	1c95      	adds	r5, r2, #2
 80061ec:	002e      	movs	r6, r5
 80061ee:	220a      	movs	r2, #10
 80061f0:	7831      	ldrb	r1, [r6, #0]
 80061f2:	1c75      	adds	r5, r6, #1
 80061f4:	000b      	movs	r3, r1
 80061f6:	3b30      	subs	r3, #48	@ 0x30
 80061f8:	2b09      	cmp	r3, #9
 80061fa:	d91d      	bls.n	8006238 <__ssvfiscanf_r+0xdc>
 80061fc:	4f86      	ldr	r7, [pc, #536]	@ (8006418 <__ssvfiscanf_r+0x2bc>)
 80061fe:	2203      	movs	r2, #3
 8006200:	0038      	movs	r0, r7
 8006202:	f000 fc89 	bl	8006b18 <memchr>
 8006206:	2800      	cmp	r0, #0
 8006208:	d006      	beq.n	8006218 <__ssvfiscanf_r+0xbc>
 800620a:	2301      	movs	r3, #1
 800620c:	1bc0      	subs	r0, r0, r7
 800620e:	4083      	lsls	r3, r0
 8006210:	002e      	movs	r6, r5
 8006212:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006214:	4313      	orrs	r3, r2
 8006216:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006218:	1c75      	adds	r5, r6, #1
 800621a:	7836      	ldrb	r6, [r6, #0]
 800621c:	2e78      	cmp	r6, #120	@ 0x78
 800621e:	d806      	bhi.n	800622e <__ssvfiscanf_r+0xd2>
 8006220:	2e57      	cmp	r6, #87	@ 0x57
 8006222:	d810      	bhi.n	8006246 <__ssvfiscanf_r+0xea>
 8006224:	2e25      	cmp	r6, #37	@ 0x25
 8006226:	d03a      	beq.n	800629e <__ssvfiscanf_r+0x142>
 8006228:	d834      	bhi.n	8006294 <__ssvfiscanf_r+0x138>
 800622a:	2e00      	cmp	r6, #0
 800622c:	d055      	beq.n	80062da <__ssvfiscanf_r+0x17e>
 800622e:	2303      	movs	r3, #3
 8006230:	9349      	str	r3, [sp, #292]	@ 0x124
 8006232:	3307      	adds	r3, #7
 8006234:	9344      	str	r3, [sp, #272]	@ 0x110
 8006236:	e069      	b.n	800630c <__ssvfiscanf_r+0x1b0>
 8006238:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800623a:	002e      	movs	r6, r5
 800623c:	4353      	muls	r3, r2
 800623e:	3b30      	subs	r3, #48	@ 0x30
 8006240:	185b      	adds	r3, r3, r1
 8006242:	9345      	str	r3, [sp, #276]	@ 0x114
 8006244:	e7d4      	b.n	80061f0 <__ssvfiscanf_r+0x94>
 8006246:	0030      	movs	r0, r6
 8006248:	3858      	subs	r0, #88	@ 0x58
 800624a:	2820      	cmp	r0, #32
 800624c:	d8ef      	bhi.n	800622e <__ssvfiscanf_r+0xd2>
 800624e:	f7f9 ff63 	bl	8000118 <__gnu_thumb1_case_shi>
 8006252:	004b      	.short	0x004b
 8006254:	ffeeffee 	.word	0xffeeffee
 8006258:	ffee007d 	.word	0xffee007d
 800625c:	ffeeffee 	.word	0xffeeffee
 8006260:	ffeeffee 	.word	0xffeeffee
 8006264:	ffeeffee 	.word	0xffeeffee
 8006268:	007b0088 	.word	0x007b0088
 800626c:	00240024 	.word	0x00240024
 8006270:	ffee0024 	.word	0xffee0024
 8006274:	ffee0055 	.word	0xffee0055
 8006278:	ffeeffee 	.word	0xffeeffee
 800627c:	0090ffee 	.word	0x0090ffee
 8006280:	00470059 	.word	0x00470059
 8006284:	ffeeffee 	.word	0xffeeffee
 8006288:	ffee008e 	.word	0xffee008e
 800628c:	ffee007b 	.word	0xffee007b
 8006290:	004bffee 	.word	0x004bffee
 8006294:	3e45      	subs	r6, #69	@ 0x45
 8006296:	2e02      	cmp	r6, #2
 8006298:	d8c9      	bhi.n	800622e <__ssvfiscanf_r+0xd2>
 800629a:	2305      	movs	r3, #5
 800629c:	e035      	b.n	800630a <__ssvfiscanf_r+0x1ae>
 800629e:	6863      	ldr	r3, [r4, #4]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	dd0d      	ble.n	80062c0 <__ssvfiscanf_r+0x164>
 80062a4:	6823      	ldr	r3, [r4, #0]
 80062a6:	781a      	ldrb	r2, [r3, #0]
 80062a8:	42b2      	cmp	r2, r6
 80062aa:	d000      	beq.n	80062ae <__ssvfiscanf_r+0x152>
 80062ac:	e0a9      	b.n	8006402 <__ssvfiscanf_r+0x2a6>
 80062ae:	3301      	adds	r3, #1
 80062b0:	6862      	ldr	r2, [r4, #4]
 80062b2:	6023      	str	r3, [r4, #0]
 80062b4:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80062b6:	3a01      	subs	r2, #1
 80062b8:	3301      	adds	r3, #1
 80062ba:	6062      	str	r2, [r4, #4]
 80062bc:	9347      	str	r3, [sp, #284]	@ 0x11c
 80062be:	e775      	b.n	80061ac <__ssvfiscanf_r+0x50>
 80062c0:	23c0      	movs	r3, #192	@ 0xc0
 80062c2:	aa43      	add	r2, sp, #268	@ 0x10c
 80062c4:	005b      	lsls	r3, r3, #1
 80062c6:	0021      	movs	r1, r4
 80062c8:	58d3      	ldr	r3, [r2, r3]
 80062ca:	9801      	ldr	r0, [sp, #4]
 80062cc:	4798      	blx	r3
 80062ce:	2800      	cmp	r0, #0
 80062d0:	d0e8      	beq.n	80062a4 <__ssvfiscanf_r+0x148>
 80062d2:	9846      	ldr	r0, [sp, #280]	@ 0x118
 80062d4:	2800      	cmp	r0, #0
 80062d6:	d000      	beq.n	80062da <__ssvfiscanf_r+0x17e>
 80062d8:	e08b      	b.n	80063f2 <__ssvfiscanf_r+0x296>
 80062da:	2001      	movs	r0, #1
 80062dc:	4240      	negs	r0, r0
 80062de:	e08c      	b.n	80063fa <__ssvfiscanf_r+0x29e>
 80062e0:	2320      	movs	r3, #32
 80062e2:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80062e4:	4313      	orrs	r3, r2
 80062e6:	9343      	str	r3, [sp, #268]	@ 0x10c
 80062e8:	2380      	movs	r3, #128	@ 0x80
 80062ea:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80062ec:	009b      	lsls	r3, r3, #2
 80062ee:	4313      	orrs	r3, r2
 80062f0:	9343      	str	r3, [sp, #268]	@ 0x10c
 80062f2:	2310      	movs	r3, #16
 80062f4:	9344      	str	r3, [sp, #272]	@ 0x110
 80062f6:	2e6e      	cmp	r6, #110	@ 0x6e
 80062f8:	d902      	bls.n	8006300 <__ssvfiscanf_r+0x1a4>
 80062fa:	e005      	b.n	8006308 <__ssvfiscanf_r+0x1ac>
 80062fc:	2300      	movs	r3, #0
 80062fe:	9344      	str	r3, [sp, #272]	@ 0x110
 8006300:	2303      	movs	r3, #3
 8006302:	e002      	b.n	800630a <__ssvfiscanf_r+0x1ae>
 8006304:	2308      	movs	r3, #8
 8006306:	9344      	str	r3, [sp, #272]	@ 0x110
 8006308:	2304      	movs	r3, #4
 800630a:	9349      	str	r3, [sp, #292]	@ 0x124
 800630c:	6863      	ldr	r3, [r4, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	dd3e      	ble.n	8006390 <__ssvfiscanf_r+0x234>
 8006312:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8006314:	065b      	lsls	r3, r3, #25
 8006316:	d408      	bmi.n	800632a <__ssvfiscanf_r+0x1ce>
 8006318:	27c0      	movs	r7, #192	@ 0xc0
 800631a:	2608      	movs	r6, #8
 800631c:	007f      	lsls	r7, r7, #1
 800631e:	6823      	ldr	r3, [r4, #0]
 8006320:	493c      	ldr	r1, [pc, #240]	@ (8006414 <__ssvfiscanf_r+0x2b8>)
 8006322:	781a      	ldrb	r2, [r3, #0]
 8006324:	5c8a      	ldrb	r2, [r1, r2]
 8006326:	4232      	tst	r2, r6
 8006328:	d13c      	bne.n	80063a4 <__ssvfiscanf_r+0x248>
 800632a:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 800632c:	2b02      	cmp	r3, #2
 800632e:	dc4c      	bgt.n	80063ca <__ssvfiscanf_r+0x26e>
 8006330:	0022      	movs	r2, r4
 8006332:	9801      	ldr	r0, [sp, #4]
 8006334:	ab02      	add	r3, sp, #8
 8006336:	a943      	add	r1, sp, #268	@ 0x10c
 8006338:	f000 f9f0 	bl	800671c <_scanf_chars>
 800633c:	2801      	cmp	r0, #1
 800633e:	d060      	beq.n	8006402 <__ssvfiscanf_r+0x2a6>
 8006340:	2802      	cmp	r0, #2
 8006342:	d000      	beq.n	8006346 <__ssvfiscanf_r+0x1ea>
 8006344:	e732      	b.n	80061ac <__ssvfiscanf_r+0x50>
 8006346:	e7c4      	b.n	80062d2 <__ssvfiscanf_r+0x176>
 8006348:	230a      	movs	r3, #10
 800634a:	e7d3      	b.n	80062f4 <__ssvfiscanf_r+0x198>
 800634c:	0029      	movs	r1, r5
 800634e:	a803      	add	r0, sp, #12
 8006350:	f000 fb44 	bl	80069dc <__sccl>
 8006354:	2340      	movs	r3, #64	@ 0x40
 8006356:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006358:	0005      	movs	r5, r0
 800635a:	4313      	orrs	r3, r2
 800635c:	9343      	str	r3, [sp, #268]	@ 0x10c
 800635e:	2301      	movs	r3, #1
 8006360:	e7d3      	b.n	800630a <__ssvfiscanf_r+0x1ae>
 8006362:	2340      	movs	r3, #64	@ 0x40
 8006364:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006366:	4313      	orrs	r3, r2
 8006368:	9343      	str	r3, [sp, #268]	@ 0x10c
 800636a:	2300      	movs	r3, #0
 800636c:	e7cd      	b.n	800630a <__ssvfiscanf_r+0x1ae>
 800636e:	2302      	movs	r3, #2
 8006370:	e7cb      	b.n	800630a <__ssvfiscanf_r+0x1ae>
 8006372:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006374:	06d3      	lsls	r3, r2, #27
 8006376:	d500      	bpl.n	800637a <__ssvfiscanf_r+0x21e>
 8006378:	e718      	b.n	80061ac <__ssvfiscanf_r+0x50>
 800637a:	9b02      	ldr	r3, [sp, #8]
 800637c:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 800637e:	1d18      	adds	r0, r3, #4
 8006380:	9002      	str	r0, [sp, #8]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	07d6      	lsls	r6, r2, #31
 8006386:	d501      	bpl.n	800638c <__ssvfiscanf_r+0x230>
 8006388:	8019      	strh	r1, [r3, #0]
 800638a:	e70f      	b.n	80061ac <__ssvfiscanf_r+0x50>
 800638c:	6019      	str	r1, [r3, #0]
 800638e:	e70d      	b.n	80061ac <__ssvfiscanf_r+0x50>
 8006390:	23c0      	movs	r3, #192	@ 0xc0
 8006392:	aa43      	add	r2, sp, #268	@ 0x10c
 8006394:	005b      	lsls	r3, r3, #1
 8006396:	0021      	movs	r1, r4
 8006398:	58d3      	ldr	r3, [r2, r3]
 800639a:	9801      	ldr	r0, [sp, #4]
 800639c:	4798      	blx	r3
 800639e:	2800      	cmp	r0, #0
 80063a0:	d0b7      	beq.n	8006312 <__ssvfiscanf_r+0x1b6>
 80063a2:	e796      	b.n	80062d2 <__ssvfiscanf_r+0x176>
 80063a4:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 80063a6:	3201      	adds	r2, #1
 80063a8:	9247      	str	r2, [sp, #284]	@ 0x11c
 80063aa:	6862      	ldr	r2, [r4, #4]
 80063ac:	3a01      	subs	r2, #1
 80063ae:	6062      	str	r2, [r4, #4]
 80063b0:	2a00      	cmp	r2, #0
 80063b2:	dd02      	ble.n	80063ba <__ssvfiscanf_r+0x25e>
 80063b4:	3301      	adds	r3, #1
 80063b6:	6023      	str	r3, [r4, #0]
 80063b8:	e7b1      	b.n	800631e <__ssvfiscanf_r+0x1c2>
 80063ba:	ab43      	add	r3, sp, #268	@ 0x10c
 80063bc:	0021      	movs	r1, r4
 80063be:	59db      	ldr	r3, [r3, r7]
 80063c0:	9801      	ldr	r0, [sp, #4]
 80063c2:	4798      	blx	r3
 80063c4:	2800      	cmp	r0, #0
 80063c6:	d0aa      	beq.n	800631e <__ssvfiscanf_r+0x1c2>
 80063c8:	e783      	b.n	80062d2 <__ssvfiscanf_r+0x176>
 80063ca:	2b04      	cmp	r3, #4
 80063cc:	dc06      	bgt.n	80063dc <__ssvfiscanf_r+0x280>
 80063ce:	0022      	movs	r2, r4
 80063d0:	9801      	ldr	r0, [sp, #4]
 80063d2:	ab02      	add	r3, sp, #8
 80063d4:	a943      	add	r1, sp, #268	@ 0x10c
 80063d6:	f000 fa01 	bl	80067dc <_scanf_i>
 80063da:	e7af      	b.n	800633c <__ssvfiscanf_r+0x1e0>
 80063dc:	4b0f      	ldr	r3, [pc, #60]	@ (800641c <__ssvfiscanf_r+0x2c0>)
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d100      	bne.n	80063e4 <__ssvfiscanf_r+0x288>
 80063e2:	e6e3      	b.n	80061ac <__ssvfiscanf_r+0x50>
 80063e4:	0022      	movs	r2, r4
 80063e6:	9801      	ldr	r0, [sp, #4]
 80063e8:	ab02      	add	r3, sp, #8
 80063ea:	a943      	add	r1, sp, #268	@ 0x10c
 80063ec:	e000      	b.n	80063f0 <__ssvfiscanf_r+0x294>
 80063ee:	bf00      	nop
 80063f0:	e7a4      	b.n	800633c <__ssvfiscanf_r+0x1e0>
 80063f2:	89a3      	ldrh	r3, [r4, #12]
 80063f4:	065b      	lsls	r3, r3, #25
 80063f6:	d500      	bpl.n	80063fa <__ssvfiscanf_r+0x29e>
 80063f8:	e76f      	b.n	80062da <__ssvfiscanf_r+0x17e>
 80063fa:	23a5      	movs	r3, #165	@ 0xa5
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	449d      	add	sp, r3
 8006400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006402:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8006404:	e7f9      	b.n	80063fa <__ssvfiscanf_r+0x29e>
 8006406:	46c0      	nop			@ (mov r8, r8)
 8006408:	fffffd6c 	.word	0xfffffd6c
 800640c:	080060a5 	.word	0x080060a5
 8006410:	0800611d 	.word	0x0800611d
 8006414:	08006f8b 	.word	0x08006f8b
 8006418:	08006f42 	.word	0x08006f42
 800641c:	00000000 	.word	0x00000000

08006420 <_printf_common>:
 8006420:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006422:	0016      	movs	r6, r2
 8006424:	9301      	str	r3, [sp, #4]
 8006426:	688a      	ldr	r2, [r1, #8]
 8006428:	690b      	ldr	r3, [r1, #16]
 800642a:	000c      	movs	r4, r1
 800642c:	9000      	str	r0, [sp, #0]
 800642e:	4293      	cmp	r3, r2
 8006430:	da00      	bge.n	8006434 <_printf_common+0x14>
 8006432:	0013      	movs	r3, r2
 8006434:	0022      	movs	r2, r4
 8006436:	6033      	str	r3, [r6, #0]
 8006438:	3243      	adds	r2, #67	@ 0x43
 800643a:	7812      	ldrb	r2, [r2, #0]
 800643c:	2a00      	cmp	r2, #0
 800643e:	d001      	beq.n	8006444 <_printf_common+0x24>
 8006440:	3301      	adds	r3, #1
 8006442:	6033      	str	r3, [r6, #0]
 8006444:	6823      	ldr	r3, [r4, #0]
 8006446:	069b      	lsls	r3, r3, #26
 8006448:	d502      	bpl.n	8006450 <_printf_common+0x30>
 800644a:	6833      	ldr	r3, [r6, #0]
 800644c:	3302      	adds	r3, #2
 800644e:	6033      	str	r3, [r6, #0]
 8006450:	6822      	ldr	r2, [r4, #0]
 8006452:	2306      	movs	r3, #6
 8006454:	0015      	movs	r5, r2
 8006456:	401d      	ands	r5, r3
 8006458:	421a      	tst	r2, r3
 800645a:	d027      	beq.n	80064ac <_printf_common+0x8c>
 800645c:	0023      	movs	r3, r4
 800645e:	3343      	adds	r3, #67	@ 0x43
 8006460:	781b      	ldrb	r3, [r3, #0]
 8006462:	1e5a      	subs	r2, r3, #1
 8006464:	4193      	sbcs	r3, r2
 8006466:	6822      	ldr	r2, [r4, #0]
 8006468:	0692      	lsls	r2, r2, #26
 800646a:	d430      	bmi.n	80064ce <_printf_common+0xae>
 800646c:	0022      	movs	r2, r4
 800646e:	9901      	ldr	r1, [sp, #4]
 8006470:	9800      	ldr	r0, [sp, #0]
 8006472:	9d08      	ldr	r5, [sp, #32]
 8006474:	3243      	adds	r2, #67	@ 0x43
 8006476:	47a8      	blx	r5
 8006478:	3001      	adds	r0, #1
 800647a:	d025      	beq.n	80064c8 <_printf_common+0xa8>
 800647c:	2206      	movs	r2, #6
 800647e:	6823      	ldr	r3, [r4, #0]
 8006480:	2500      	movs	r5, #0
 8006482:	4013      	ands	r3, r2
 8006484:	2b04      	cmp	r3, #4
 8006486:	d105      	bne.n	8006494 <_printf_common+0x74>
 8006488:	6833      	ldr	r3, [r6, #0]
 800648a:	68e5      	ldr	r5, [r4, #12]
 800648c:	1aed      	subs	r5, r5, r3
 800648e:	43eb      	mvns	r3, r5
 8006490:	17db      	asrs	r3, r3, #31
 8006492:	401d      	ands	r5, r3
 8006494:	68a3      	ldr	r3, [r4, #8]
 8006496:	6922      	ldr	r2, [r4, #16]
 8006498:	4293      	cmp	r3, r2
 800649a:	dd01      	ble.n	80064a0 <_printf_common+0x80>
 800649c:	1a9b      	subs	r3, r3, r2
 800649e:	18ed      	adds	r5, r5, r3
 80064a0:	2600      	movs	r6, #0
 80064a2:	42b5      	cmp	r5, r6
 80064a4:	d120      	bne.n	80064e8 <_printf_common+0xc8>
 80064a6:	2000      	movs	r0, #0
 80064a8:	e010      	b.n	80064cc <_printf_common+0xac>
 80064aa:	3501      	adds	r5, #1
 80064ac:	68e3      	ldr	r3, [r4, #12]
 80064ae:	6832      	ldr	r2, [r6, #0]
 80064b0:	1a9b      	subs	r3, r3, r2
 80064b2:	42ab      	cmp	r3, r5
 80064b4:	ddd2      	ble.n	800645c <_printf_common+0x3c>
 80064b6:	0022      	movs	r2, r4
 80064b8:	2301      	movs	r3, #1
 80064ba:	9901      	ldr	r1, [sp, #4]
 80064bc:	9800      	ldr	r0, [sp, #0]
 80064be:	9f08      	ldr	r7, [sp, #32]
 80064c0:	3219      	adds	r2, #25
 80064c2:	47b8      	blx	r7
 80064c4:	3001      	adds	r0, #1
 80064c6:	d1f0      	bne.n	80064aa <_printf_common+0x8a>
 80064c8:	2001      	movs	r0, #1
 80064ca:	4240      	negs	r0, r0
 80064cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80064ce:	2030      	movs	r0, #48	@ 0x30
 80064d0:	18e1      	adds	r1, r4, r3
 80064d2:	3143      	adds	r1, #67	@ 0x43
 80064d4:	7008      	strb	r0, [r1, #0]
 80064d6:	0021      	movs	r1, r4
 80064d8:	1c5a      	adds	r2, r3, #1
 80064da:	3145      	adds	r1, #69	@ 0x45
 80064dc:	7809      	ldrb	r1, [r1, #0]
 80064de:	18a2      	adds	r2, r4, r2
 80064e0:	3243      	adds	r2, #67	@ 0x43
 80064e2:	3302      	adds	r3, #2
 80064e4:	7011      	strb	r1, [r2, #0]
 80064e6:	e7c1      	b.n	800646c <_printf_common+0x4c>
 80064e8:	0022      	movs	r2, r4
 80064ea:	2301      	movs	r3, #1
 80064ec:	9901      	ldr	r1, [sp, #4]
 80064ee:	9800      	ldr	r0, [sp, #0]
 80064f0:	9f08      	ldr	r7, [sp, #32]
 80064f2:	321a      	adds	r2, #26
 80064f4:	47b8      	blx	r7
 80064f6:	3001      	adds	r0, #1
 80064f8:	d0e6      	beq.n	80064c8 <_printf_common+0xa8>
 80064fa:	3601      	adds	r6, #1
 80064fc:	e7d1      	b.n	80064a2 <_printf_common+0x82>
	...

08006500 <_printf_i>:
 8006500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006502:	b08b      	sub	sp, #44	@ 0x2c
 8006504:	9206      	str	r2, [sp, #24]
 8006506:	000a      	movs	r2, r1
 8006508:	3243      	adds	r2, #67	@ 0x43
 800650a:	9307      	str	r3, [sp, #28]
 800650c:	9005      	str	r0, [sp, #20]
 800650e:	9203      	str	r2, [sp, #12]
 8006510:	7e0a      	ldrb	r2, [r1, #24]
 8006512:	000c      	movs	r4, r1
 8006514:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006516:	2a78      	cmp	r2, #120	@ 0x78
 8006518:	d809      	bhi.n	800652e <_printf_i+0x2e>
 800651a:	2a62      	cmp	r2, #98	@ 0x62
 800651c:	d80b      	bhi.n	8006536 <_printf_i+0x36>
 800651e:	2a00      	cmp	r2, #0
 8006520:	d100      	bne.n	8006524 <_printf_i+0x24>
 8006522:	e0bc      	b.n	800669e <_printf_i+0x19e>
 8006524:	497b      	ldr	r1, [pc, #492]	@ (8006714 <_printf_i+0x214>)
 8006526:	9104      	str	r1, [sp, #16]
 8006528:	2a58      	cmp	r2, #88	@ 0x58
 800652a:	d100      	bne.n	800652e <_printf_i+0x2e>
 800652c:	e090      	b.n	8006650 <_printf_i+0x150>
 800652e:	0025      	movs	r5, r4
 8006530:	3542      	adds	r5, #66	@ 0x42
 8006532:	702a      	strb	r2, [r5, #0]
 8006534:	e022      	b.n	800657c <_printf_i+0x7c>
 8006536:	0010      	movs	r0, r2
 8006538:	3863      	subs	r0, #99	@ 0x63
 800653a:	2815      	cmp	r0, #21
 800653c:	d8f7      	bhi.n	800652e <_printf_i+0x2e>
 800653e:	f7f9 fdeb 	bl	8000118 <__gnu_thumb1_case_shi>
 8006542:	0016      	.short	0x0016
 8006544:	fff6001f 	.word	0xfff6001f
 8006548:	fff6fff6 	.word	0xfff6fff6
 800654c:	001ffff6 	.word	0x001ffff6
 8006550:	fff6fff6 	.word	0xfff6fff6
 8006554:	fff6fff6 	.word	0xfff6fff6
 8006558:	003600a1 	.word	0x003600a1
 800655c:	fff60080 	.word	0xfff60080
 8006560:	00b2fff6 	.word	0x00b2fff6
 8006564:	0036fff6 	.word	0x0036fff6
 8006568:	fff6fff6 	.word	0xfff6fff6
 800656c:	0084      	.short	0x0084
 800656e:	0025      	movs	r5, r4
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	3542      	adds	r5, #66	@ 0x42
 8006574:	1d11      	adds	r1, r2, #4
 8006576:	6019      	str	r1, [r3, #0]
 8006578:	6813      	ldr	r3, [r2, #0]
 800657a:	702b      	strb	r3, [r5, #0]
 800657c:	2301      	movs	r3, #1
 800657e:	e0a0      	b.n	80066c2 <_printf_i+0x1c2>
 8006580:	6818      	ldr	r0, [r3, #0]
 8006582:	6809      	ldr	r1, [r1, #0]
 8006584:	1d02      	adds	r2, r0, #4
 8006586:	060d      	lsls	r5, r1, #24
 8006588:	d50b      	bpl.n	80065a2 <_printf_i+0xa2>
 800658a:	6806      	ldr	r6, [r0, #0]
 800658c:	601a      	str	r2, [r3, #0]
 800658e:	2e00      	cmp	r6, #0
 8006590:	da03      	bge.n	800659a <_printf_i+0x9a>
 8006592:	232d      	movs	r3, #45	@ 0x2d
 8006594:	9a03      	ldr	r2, [sp, #12]
 8006596:	4276      	negs	r6, r6
 8006598:	7013      	strb	r3, [r2, #0]
 800659a:	4b5e      	ldr	r3, [pc, #376]	@ (8006714 <_printf_i+0x214>)
 800659c:	270a      	movs	r7, #10
 800659e:	9304      	str	r3, [sp, #16]
 80065a0:	e018      	b.n	80065d4 <_printf_i+0xd4>
 80065a2:	6806      	ldr	r6, [r0, #0]
 80065a4:	601a      	str	r2, [r3, #0]
 80065a6:	0649      	lsls	r1, r1, #25
 80065a8:	d5f1      	bpl.n	800658e <_printf_i+0x8e>
 80065aa:	b236      	sxth	r6, r6
 80065ac:	e7ef      	b.n	800658e <_printf_i+0x8e>
 80065ae:	6808      	ldr	r0, [r1, #0]
 80065b0:	6819      	ldr	r1, [r3, #0]
 80065b2:	c940      	ldmia	r1!, {r6}
 80065b4:	0605      	lsls	r5, r0, #24
 80065b6:	d402      	bmi.n	80065be <_printf_i+0xbe>
 80065b8:	0640      	lsls	r0, r0, #25
 80065ba:	d500      	bpl.n	80065be <_printf_i+0xbe>
 80065bc:	b2b6      	uxth	r6, r6
 80065be:	6019      	str	r1, [r3, #0]
 80065c0:	4b54      	ldr	r3, [pc, #336]	@ (8006714 <_printf_i+0x214>)
 80065c2:	270a      	movs	r7, #10
 80065c4:	9304      	str	r3, [sp, #16]
 80065c6:	2a6f      	cmp	r2, #111	@ 0x6f
 80065c8:	d100      	bne.n	80065cc <_printf_i+0xcc>
 80065ca:	3f02      	subs	r7, #2
 80065cc:	0023      	movs	r3, r4
 80065ce:	2200      	movs	r2, #0
 80065d0:	3343      	adds	r3, #67	@ 0x43
 80065d2:	701a      	strb	r2, [r3, #0]
 80065d4:	6863      	ldr	r3, [r4, #4]
 80065d6:	60a3      	str	r3, [r4, #8]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	db03      	blt.n	80065e4 <_printf_i+0xe4>
 80065dc:	2104      	movs	r1, #4
 80065de:	6822      	ldr	r2, [r4, #0]
 80065e0:	438a      	bics	r2, r1
 80065e2:	6022      	str	r2, [r4, #0]
 80065e4:	2e00      	cmp	r6, #0
 80065e6:	d102      	bne.n	80065ee <_printf_i+0xee>
 80065e8:	9d03      	ldr	r5, [sp, #12]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00c      	beq.n	8006608 <_printf_i+0x108>
 80065ee:	9d03      	ldr	r5, [sp, #12]
 80065f0:	0030      	movs	r0, r6
 80065f2:	0039      	movs	r1, r7
 80065f4:	f7f9 fe20 	bl	8000238 <__aeabi_uidivmod>
 80065f8:	9b04      	ldr	r3, [sp, #16]
 80065fa:	3d01      	subs	r5, #1
 80065fc:	5c5b      	ldrb	r3, [r3, r1]
 80065fe:	702b      	strb	r3, [r5, #0]
 8006600:	0033      	movs	r3, r6
 8006602:	0006      	movs	r6, r0
 8006604:	429f      	cmp	r7, r3
 8006606:	d9f3      	bls.n	80065f0 <_printf_i+0xf0>
 8006608:	2f08      	cmp	r7, #8
 800660a:	d109      	bne.n	8006620 <_printf_i+0x120>
 800660c:	6823      	ldr	r3, [r4, #0]
 800660e:	07db      	lsls	r3, r3, #31
 8006610:	d506      	bpl.n	8006620 <_printf_i+0x120>
 8006612:	6862      	ldr	r2, [r4, #4]
 8006614:	6923      	ldr	r3, [r4, #16]
 8006616:	429a      	cmp	r2, r3
 8006618:	dc02      	bgt.n	8006620 <_printf_i+0x120>
 800661a:	2330      	movs	r3, #48	@ 0x30
 800661c:	3d01      	subs	r5, #1
 800661e:	702b      	strb	r3, [r5, #0]
 8006620:	9b03      	ldr	r3, [sp, #12]
 8006622:	1b5b      	subs	r3, r3, r5
 8006624:	6123      	str	r3, [r4, #16]
 8006626:	9b07      	ldr	r3, [sp, #28]
 8006628:	0021      	movs	r1, r4
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	9805      	ldr	r0, [sp, #20]
 800662e:	9b06      	ldr	r3, [sp, #24]
 8006630:	aa09      	add	r2, sp, #36	@ 0x24
 8006632:	f7ff fef5 	bl	8006420 <_printf_common>
 8006636:	3001      	adds	r0, #1
 8006638:	d148      	bne.n	80066cc <_printf_i+0x1cc>
 800663a:	2001      	movs	r0, #1
 800663c:	4240      	negs	r0, r0
 800663e:	b00b      	add	sp, #44	@ 0x2c
 8006640:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006642:	2220      	movs	r2, #32
 8006644:	6809      	ldr	r1, [r1, #0]
 8006646:	430a      	orrs	r2, r1
 8006648:	6022      	str	r2, [r4, #0]
 800664a:	2278      	movs	r2, #120	@ 0x78
 800664c:	4932      	ldr	r1, [pc, #200]	@ (8006718 <_printf_i+0x218>)
 800664e:	9104      	str	r1, [sp, #16]
 8006650:	0021      	movs	r1, r4
 8006652:	3145      	adds	r1, #69	@ 0x45
 8006654:	700a      	strb	r2, [r1, #0]
 8006656:	6819      	ldr	r1, [r3, #0]
 8006658:	6822      	ldr	r2, [r4, #0]
 800665a:	c940      	ldmia	r1!, {r6}
 800665c:	0610      	lsls	r0, r2, #24
 800665e:	d402      	bmi.n	8006666 <_printf_i+0x166>
 8006660:	0650      	lsls	r0, r2, #25
 8006662:	d500      	bpl.n	8006666 <_printf_i+0x166>
 8006664:	b2b6      	uxth	r6, r6
 8006666:	6019      	str	r1, [r3, #0]
 8006668:	07d3      	lsls	r3, r2, #31
 800666a:	d502      	bpl.n	8006672 <_printf_i+0x172>
 800666c:	2320      	movs	r3, #32
 800666e:	4313      	orrs	r3, r2
 8006670:	6023      	str	r3, [r4, #0]
 8006672:	2e00      	cmp	r6, #0
 8006674:	d001      	beq.n	800667a <_printf_i+0x17a>
 8006676:	2710      	movs	r7, #16
 8006678:	e7a8      	b.n	80065cc <_printf_i+0xcc>
 800667a:	2220      	movs	r2, #32
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	4393      	bics	r3, r2
 8006680:	6023      	str	r3, [r4, #0]
 8006682:	e7f8      	b.n	8006676 <_printf_i+0x176>
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	680d      	ldr	r5, [r1, #0]
 8006688:	1d10      	adds	r0, r2, #4
 800668a:	6949      	ldr	r1, [r1, #20]
 800668c:	6018      	str	r0, [r3, #0]
 800668e:	6813      	ldr	r3, [r2, #0]
 8006690:	062e      	lsls	r6, r5, #24
 8006692:	d501      	bpl.n	8006698 <_printf_i+0x198>
 8006694:	6019      	str	r1, [r3, #0]
 8006696:	e002      	b.n	800669e <_printf_i+0x19e>
 8006698:	066d      	lsls	r5, r5, #25
 800669a:	d5fb      	bpl.n	8006694 <_printf_i+0x194>
 800669c:	8019      	strh	r1, [r3, #0]
 800669e:	2300      	movs	r3, #0
 80066a0:	9d03      	ldr	r5, [sp, #12]
 80066a2:	6123      	str	r3, [r4, #16]
 80066a4:	e7bf      	b.n	8006626 <_printf_i+0x126>
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	1d11      	adds	r1, r2, #4
 80066aa:	6019      	str	r1, [r3, #0]
 80066ac:	6815      	ldr	r5, [r2, #0]
 80066ae:	2100      	movs	r1, #0
 80066b0:	0028      	movs	r0, r5
 80066b2:	6862      	ldr	r2, [r4, #4]
 80066b4:	f000 fa30 	bl	8006b18 <memchr>
 80066b8:	2800      	cmp	r0, #0
 80066ba:	d001      	beq.n	80066c0 <_printf_i+0x1c0>
 80066bc:	1b40      	subs	r0, r0, r5
 80066be:	6060      	str	r0, [r4, #4]
 80066c0:	6863      	ldr	r3, [r4, #4]
 80066c2:	6123      	str	r3, [r4, #16]
 80066c4:	2300      	movs	r3, #0
 80066c6:	9a03      	ldr	r2, [sp, #12]
 80066c8:	7013      	strb	r3, [r2, #0]
 80066ca:	e7ac      	b.n	8006626 <_printf_i+0x126>
 80066cc:	002a      	movs	r2, r5
 80066ce:	6923      	ldr	r3, [r4, #16]
 80066d0:	9906      	ldr	r1, [sp, #24]
 80066d2:	9805      	ldr	r0, [sp, #20]
 80066d4:	9d07      	ldr	r5, [sp, #28]
 80066d6:	47a8      	blx	r5
 80066d8:	3001      	adds	r0, #1
 80066da:	d0ae      	beq.n	800663a <_printf_i+0x13a>
 80066dc:	6823      	ldr	r3, [r4, #0]
 80066de:	079b      	lsls	r3, r3, #30
 80066e0:	d415      	bmi.n	800670e <_printf_i+0x20e>
 80066e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066e4:	68e0      	ldr	r0, [r4, #12]
 80066e6:	4298      	cmp	r0, r3
 80066e8:	daa9      	bge.n	800663e <_printf_i+0x13e>
 80066ea:	0018      	movs	r0, r3
 80066ec:	e7a7      	b.n	800663e <_printf_i+0x13e>
 80066ee:	0022      	movs	r2, r4
 80066f0:	2301      	movs	r3, #1
 80066f2:	9906      	ldr	r1, [sp, #24]
 80066f4:	9805      	ldr	r0, [sp, #20]
 80066f6:	9e07      	ldr	r6, [sp, #28]
 80066f8:	3219      	adds	r2, #25
 80066fa:	47b0      	blx	r6
 80066fc:	3001      	adds	r0, #1
 80066fe:	d09c      	beq.n	800663a <_printf_i+0x13a>
 8006700:	3501      	adds	r5, #1
 8006702:	68e3      	ldr	r3, [r4, #12]
 8006704:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006706:	1a9b      	subs	r3, r3, r2
 8006708:	42ab      	cmp	r3, r5
 800670a:	dcf0      	bgt.n	80066ee <_printf_i+0x1ee>
 800670c:	e7e9      	b.n	80066e2 <_printf_i+0x1e2>
 800670e:	2500      	movs	r5, #0
 8006710:	e7f7      	b.n	8006702 <_printf_i+0x202>
 8006712:	46c0      	nop			@ (mov r8, r8)
 8006714:	08006f4d 	.word	0x08006f4d
 8006718:	08006f5e 	.word	0x08006f5e

0800671c <_scanf_chars>:
 800671c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800671e:	0015      	movs	r5, r2
 8006720:	688a      	ldr	r2, [r1, #8]
 8006722:	000c      	movs	r4, r1
 8006724:	9001      	str	r0, [sp, #4]
 8006726:	2a00      	cmp	r2, #0
 8006728:	d104      	bne.n	8006734 <_scanf_chars+0x18>
 800672a:	698a      	ldr	r2, [r1, #24]
 800672c:	2a00      	cmp	r2, #0
 800672e:	d117      	bne.n	8006760 <_scanf_chars+0x44>
 8006730:	3201      	adds	r2, #1
 8006732:	60a2      	str	r2, [r4, #8]
 8006734:	6822      	ldr	r2, [r4, #0]
 8006736:	06d2      	lsls	r2, r2, #27
 8006738:	d403      	bmi.n	8006742 <_scanf_chars+0x26>
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	1d11      	adds	r1, r2, #4
 800673e:	6019      	str	r1, [r3, #0]
 8006740:	6817      	ldr	r7, [r2, #0]
 8006742:	2600      	movs	r6, #0
 8006744:	69a0      	ldr	r0, [r4, #24]
 8006746:	2800      	cmp	r0, #0
 8006748:	d016      	beq.n	8006778 <_scanf_chars+0x5c>
 800674a:	2801      	cmp	r0, #1
 800674c:	d10b      	bne.n	8006766 <_scanf_chars+0x4a>
 800674e:	682b      	ldr	r3, [r5, #0]
 8006750:	6962      	ldr	r2, [r4, #20]
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	5cd3      	ldrb	r3, [r2, r3]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d10e      	bne.n	8006778 <_scanf_chars+0x5c>
 800675a:	2e00      	cmp	r6, #0
 800675c:	d03b      	beq.n	80067d6 <_scanf_chars+0xba>
 800675e:	e029      	b.n	80067b4 <_scanf_chars+0x98>
 8006760:	2201      	movs	r2, #1
 8006762:	4252      	negs	r2, r2
 8006764:	e7e5      	b.n	8006732 <_scanf_chars+0x16>
 8006766:	2802      	cmp	r0, #2
 8006768:	d124      	bne.n	80067b4 <_scanf_chars+0x98>
 800676a:	682b      	ldr	r3, [r5, #0]
 800676c:	4a1a      	ldr	r2, [pc, #104]	@ (80067d8 <_scanf_chars+0xbc>)
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	5cd3      	ldrb	r3, [r2, r3]
 8006772:	2208      	movs	r2, #8
 8006774:	4213      	tst	r3, r2
 8006776:	d11d      	bne.n	80067b4 <_scanf_chars+0x98>
 8006778:	2210      	movs	r2, #16
 800677a:	6823      	ldr	r3, [r4, #0]
 800677c:	3601      	adds	r6, #1
 800677e:	4213      	tst	r3, r2
 8006780:	d103      	bne.n	800678a <_scanf_chars+0x6e>
 8006782:	682b      	ldr	r3, [r5, #0]
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	703b      	strb	r3, [r7, #0]
 8006788:	3701      	adds	r7, #1
 800678a:	682a      	ldr	r2, [r5, #0]
 800678c:	686b      	ldr	r3, [r5, #4]
 800678e:	3201      	adds	r2, #1
 8006790:	602a      	str	r2, [r5, #0]
 8006792:	68a2      	ldr	r2, [r4, #8]
 8006794:	3b01      	subs	r3, #1
 8006796:	3a01      	subs	r2, #1
 8006798:	606b      	str	r3, [r5, #4]
 800679a:	60a2      	str	r2, [r4, #8]
 800679c:	2a00      	cmp	r2, #0
 800679e:	d009      	beq.n	80067b4 <_scanf_chars+0x98>
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	dccf      	bgt.n	8006744 <_scanf_chars+0x28>
 80067a4:	23c0      	movs	r3, #192	@ 0xc0
 80067a6:	005b      	lsls	r3, r3, #1
 80067a8:	0029      	movs	r1, r5
 80067aa:	58e3      	ldr	r3, [r4, r3]
 80067ac:	9801      	ldr	r0, [sp, #4]
 80067ae:	4798      	blx	r3
 80067b0:	2800      	cmp	r0, #0
 80067b2:	d0c7      	beq.n	8006744 <_scanf_chars+0x28>
 80067b4:	6822      	ldr	r2, [r4, #0]
 80067b6:	2310      	movs	r3, #16
 80067b8:	0011      	movs	r1, r2
 80067ba:	4019      	ands	r1, r3
 80067bc:	421a      	tst	r2, r3
 80067be:	d106      	bne.n	80067ce <_scanf_chars+0xb2>
 80067c0:	68e3      	ldr	r3, [r4, #12]
 80067c2:	3301      	adds	r3, #1
 80067c4:	60e3      	str	r3, [r4, #12]
 80067c6:	69a3      	ldr	r3, [r4, #24]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d000      	beq.n	80067ce <_scanf_chars+0xb2>
 80067cc:	7039      	strb	r1, [r7, #0]
 80067ce:	2000      	movs	r0, #0
 80067d0:	6923      	ldr	r3, [r4, #16]
 80067d2:	199b      	adds	r3, r3, r6
 80067d4:	6123      	str	r3, [r4, #16]
 80067d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80067d8:	08006f8b 	.word	0x08006f8b

080067dc <_scanf_i>:
 80067dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067de:	b08b      	sub	sp, #44	@ 0x2c
 80067e0:	9301      	str	r3, [sp, #4]
 80067e2:	4b78      	ldr	r3, [pc, #480]	@ (80069c4 <_scanf_i+0x1e8>)
 80067e4:	0016      	movs	r6, r2
 80067e6:	9004      	str	r0, [sp, #16]
 80067e8:	aa07      	add	r2, sp, #28
 80067ea:	cba1      	ldmia	r3!, {r0, r5, r7}
 80067ec:	c2a1      	stmia	r2!, {r0, r5, r7}
 80067ee:	4a76      	ldr	r2, [pc, #472]	@ (80069c8 <_scanf_i+0x1ec>)
 80067f0:	698b      	ldr	r3, [r1, #24]
 80067f2:	000c      	movs	r4, r1
 80067f4:	9205      	str	r2, [sp, #20]
 80067f6:	2b03      	cmp	r3, #3
 80067f8:	d101      	bne.n	80067fe <_scanf_i+0x22>
 80067fa:	4b74      	ldr	r3, [pc, #464]	@ (80069cc <_scanf_i+0x1f0>)
 80067fc:	9305      	str	r3, [sp, #20]
 80067fe:	22ae      	movs	r2, #174	@ 0xae
 8006800:	2000      	movs	r0, #0
 8006802:	68a3      	ldr	r3, [r4, #8]
 8006804:	0052      	lsls	r2, r2, #1
 8006806:	1e59      	subs	r1, r3, #1
 8006808:	9003      	str	r0, [sp, #12]
 800680a:	4291      	cmp	r1, r2
 800680c:	d905      	bls.n	800681a <_scanf_i+0x3e>
 800680e:	3b5e      	subs	r3, #94	@ 0x5e
 8006810:	3bff      	subs	r3, #255	@ 0xff
 8006812:	9303      	str	r3, [sp, #12]
 8006814:	235e      	movs	r3, #94	@ 0x5e
 8006816:	33ff      	adds	r3, #255	@ 0xff
 8006818:	60a3      	str	r3, [r4, #8]
 800681a:	0023      	movs	r3, r4
 800681c:	331c      	adds	r3, #28
 800681e:	9300      	str	r3, [sp, #0]
 8006820:	23d0      	movs	r3, #208	@ 0xd0
 8006822:	2700      	movs	r7, #0
 8006824:	6822      	ldr	r2, [r4, #0]
 8006826:	011b      	lsls	r3, r3, #4
 8006828:	4313      	orrs	r3, r2
 800682a:	6023      	str	r3, [r4, #0]
 800682c:	9b00      	ldr	r3, [sp, #0]
 800682e:	9302      	str	r3, [sp, #8]
 8006830:	6833      	ldr	r3, [r6, #0]
 8006832:	a807      	add	r0, sp, #28
 8006834:	7819      	ldrb	r1, [r3, #0]
 8006836:	00bb      	lsls	r3, r7, #2
 8006838:	2202      	movs	r2, #2
 800683a:	5818      	ldr	r0, [r3, r0]
 800683c:	f000 f96c 	bl	8006b18 <memchr>
 8006840:	2800      	cmp	r0, #0
 8006842:	d029      	beq.n	8006898 <_scanf_i+0xbc>
 8006844:	2f01      	cmp	r7, #1
 8006846:	d15e      	bne.n	8006906 <_scanf_i+0x12a>
 8006848:	6863      	ldr	r3, [r4, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d106      	bne.n	800685c <_scanf_i+0x80>
 800684e:	3308      	adds	r3, #8
 8006850:	6822      	ldr	r2, [r4, #0]
 8006852:	6063      	str	r3, [r4, #4]
 8006854:	33f9      	adds	r3, #249	@ 0xf9
 8006856:	33ff      	adds	r3, #255	@ 0xff
 8006858:	4313      	orrs	r3, r2
 800685a:	6023      	str	r3, [r4, #0]
 800685c:	6823      	ldr	r3, [r4, #0]
 800685e:	4a5c      	ldr	r2, [pc, #368]	@ (80069d0 <_scanf_i+0x1f4>)
 8006860:	4013      	ands	r3, r2
 8006862:	6023      	str	r3, [r4, #0]
 8006864:	68a3      	ldr	r3, [r4, #8]
 8006866:	1e5a      	subs	r2, r3, #1
 8006868:	60a2      	str	r2, [r4, #8]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d014      	beq.n	8006898 <_scanf_i+0xbc>
 800686e:	6833      	ldr	r3, [r6, #0]
 8006870:	1c5a      	adds	r2, r3, #1
 8006872:	6032      	str	r2, [r6, #0]
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	9a02      	ldr	r2, [sp, #8]
 8006878:	7013      	strb	r3, [r2, #0]
 800687a:	6873      	ldr	r3, [r6, #4]
 800687c:	1c55      	adds	r5, r2, #1
 800687e:	3b01      	subs	r3, #1
 8006880:	6073      	str	r3, [r6, #4]
 8006882:	2b00      	cmp	r3, #0
 8006884:	dc07      	bgt.n	8006896 <_scanf_i+0xba>
 8006886:	23c0      	movs	r3, #192	@ 0xc0
 8006888:	005b      	lsls	r3, r3, #1
 800688a:	0031      	movs	r1, r6
 800688c:	58e3      	ldr	r3, [r4, r3]
 800688e:	9804      	ldr	r0, [sp, #16]
 8006890:	4798      	blx	r3
 8006892:	2800      	cmp	r0, #0
 8006894:	d17e      	bne.n	8006994 <_scanf_i+0x1b8>
 8006896:	9502      	str	r5, [sp, #8]
 8006898:	3701      	adds	r7, #1
 800689a:	2f03      	cmp	r7, #3
 800689c:	d1c8      	bne.n	8006830 <_scanf_i+0x54>
 800689e:	6863      	ldr	r3, [r4, #4]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d101      	bne.n	80068a8 <_scanf_i+0xcc>
 80068a4:	330a      	adds	r3, #10
 80068a6:	6063      	str	r3, [r4, #4]
 80068a8:	2700      	movs	r7, #0
 80068aa:	6863      	ldr	r3, [r4, #4]
 80068ac:	4949      	ldr	r1, [pc, #292]	@ (80069d4 <_scanf_i+0x1f8>)
 80068ae:	6960      	ldr	r0, [r4, #20]
 80068b0:	1ac9      	subs	r1, r1, r3
 80068b2:	f000 f893 	bl	80069dc <__sccl>
 80068b6:	9d02      	ldr	r5, [sp, #8]
 80068b8:	68a3      	ldr	r3, [r4, #8]
 80068ba:	6820      	ldr	r0, [r4, #0]
 80068bc:	9302      	str	r3, [sp, #8]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d03f      	beq.n	8006942 <_scanf_i+0x166>
 80068c2:	6831      	ldr	r1, [r6, #0]
 80068c4:	6963      	ldr	r3, [r4, #20]
 80068c6:	780a      	ldrb	r2, [r1, #0]
 80068c8:	5c9b      	ldrb	r3, [r3, r2]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d039      	beq.n	8006942 <_scanf_i+0x166>
 80068ce:	2a30      	cmp	r2, #48	@ 0x30
 80068d0:	d128      	bne.n	8006924 <_scanf_i+0x148>
 80068d2:	2380      	movs	r3, #128	@ 0x80
 80068d4:	011b      	lsls	r3, r3, #4
 80068d6:	4218      	tst	r0, r3
 80068d8:	d024      	beq.n	8006924 <_scanf_i+0x148>
 80068da:	9b03      	ldr	r3, [sp, #12]
 80068dc:	3701      	adds	r7, #1
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d005      	beq.n	80068ee <_scanf_i+0x112>
 80068e2:	001a      	movs	r2, r3
 80068e4:	9b02      	ldr	r3, [sp, #8]
 80068e6:	3a01      	subs	r2, #1
 80068e8:	3301      	adds	r3, #1
 80068ea:	9203      	str	r2, [sp, #12]
 80068ec:	60a3      	str	r3, [r4, #8]
 80068ee:	6873      	ldr	r3, [r6, #4]
 80068f0:	3b01      	subs	r3, #1
 80068f2:	6073      	str	r3, [r6, #4]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	dd1c      	ble.n	8006932 <_scanf_i+0x156>
 80068f8:	6833      	ldr	r3, [r6, #0]
 80068fa:	3301      	adds	r3, #1
 80068fc:	6033      	str	r3, [r6, #0]
 80068fe:	68a3      	ldr	r3, [r4, #8]
 8006900:	3b01      	subs	r3, #1
 8006902:	60a3      	str	r3, [r4, #8]
 8006904:	e7d8      	b.n	80068b8 <_scanf_i+0xdc>
 8006906:	2f02      	cmp	r7, #2
 8006908:	d1ac      	bne.n	8006864 <_scanf_i+0x88>
 800690a:	23c0      	movs	r3, #192	@ 0xc0
 800690c:	2180      	movs	r1, #128	@ 0x80
 800690e:	6822      	ldr	r2, [r4, #0]
 8006910:	00db      	lsls	r3, r3, #3
 8006912:	4013      	ands	r3, r2
 8006914:	0089      	lsls	r1, r1, #2
 8006916:	428b      	cmp	r3, r1
 8006918:	d1c1      	bne.n	800689e <_scanf_i+0xc2>
 800691a:	2310      	movs	r3, #16
 800691c:	6063      	str	r3, [r4, #4]
 800691e:	33f0      	adds	r3, #240	@ 0xf0
 8006920:	4313      	orrs	r3, r2
 8006922:	e79e      	b.n	8006862 <_scanf_i+0x86>
 8006924:	4b2c      	ldr	r3, [pc, #176]	@ (80069d8 <_scanf_i+0x1fc>)
 8006926:	4003      	ands	r3, r0
 8006928:	6023      	str	r3, [r4, #0]
 800692a:	780b      	ldrb	r3, [r1, #0]
 800692c:	702b      	strb	r3, [r5, #0]
 800692e:	3501      	adds	r5, #1
 8006930:	e7dd      	b.n	80068ee <_scanf_i+0x112>
 8006932:	23c0      	movs	r3, #192	@ 0xc0
 8006934:	005b      	lsls	r3, r3, #1
 8006936:	0031      	movs	r1, r6
 8006938:	58e3      	ldr	r3, [r4, r3]
 800693a:	9804      	ldr	r0, [sp, #16]
 800693c:	4798      	blx	r3
 800693e:	2800      	cmp	r0, #0
 8006940:	d0dd      	beq.n	80068fe <_scanf_i+0x122>
 8006942:	6823      	ldr	r3, [r4, #0]
 8006944:	05db      	lsls	r3, r3, #23
 8006946:	d50e      	bpl.n	8006966 <_scanf_i+0x18a>
 8006948:	9b00      	ldr	r3, [sp, #0]
 800694a:	429d      	cmp	r5, r3
 800694c:	d907      	bls.n	800695e <_scanf_i+0x182>
 800694e:	23be      	movs	r3, #190	@ 0xbe
 8006950:	3d01      	subs	r5, #1
 8006952:	005b      	lsls	r3, r3, #1
 8006954:	0032      	movs	r2, r6
 8006956:	7829      	ldrb	r1, [r5, #0]
 8006958:	58e3      	ldr	r3, [r4, r3]
 800695a:	9804      	ldr	r0, [sp, #16]
 800695c:	4798      	blx	r3
 800695e:	9b00      	ldr	r3, [sp, #0]
 8006960:	2001      	movs	r0, #1
 8006962:	429d      	cmp	r5, r3
 8006964:	d029      	beq.n	80069ba <_scanf_i+0x1de>
 8006966:	6821      	ldr	r1, [r4, #0]
 8006968:	2310      	movs	r3, #16
 800696a:	000a      	movs	r2, r1
 800696c:	401a      	ands	r2, r3
 800696e:	4219      	tst	r1, r3
 8006970:	d11c      	bne.n	80069ac <_scanf_i+0x1d0>
 8006972:	702a      	strb	r2, [r5, #0]
 8006974:	6863      	ldr	r3, [r4, #4]
 8006976:	9900      	ldr	r1, [sp, #0]
 8006978:	9804      	ldr	r0, [sp, #16]
 800697a:	9e05      	ldr	r6, [sp, #20]
 800697c:	47b0      	blx	r6
 800697e:	9b01      	ldr	r3, [sp, #4]
 8006980:	6822      	ldr	r2, [r4, #0]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	0691      	lsls	r1, r2, #26
 8006986:	d507      	bpl.n	8006998 <_scanf_i+0x1bc>
 8006988:	9901      	ldr	r1, [sp, #4]
 800698a:	1d1a      	adds	r2, r3, #4
 800698c:	600a      	str	r2, [r1, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	6018      	str	r0, [r3, #0]
 8006992:	e008      	b.n	80069a6 <_scanf_i+0x1ca>
 8006994:	2700      	movs	r7, #0
 8006996:	e7d4      	b.n	8006942 <_scanf_i+0x166>
 8006998:	1d19      	adds	r1, r3, #4
 800699a:	07d6      	lsls	r6, r2, #31
 800699c:	d50f      	bpl.n	80069be <_scanf_i+0x1e2>
 800699e:	9a01      	ldr	r2, [sp, #4]
 80069a0:	6011      	str	r1, [r2, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	8018      	strh	r0, [r3, #0]
 80069a6:	68e3      	ldr	r3, [r4, #12]
 80069a8:	3301      	adds	r3, #1
 80069aa:	60e3      	str	r3, [r4, #12]
 80069ac:	2000      	movs	r0, #0
 80069ae:	9b00      	ldr	r3, [sp, #0]
 80069b0:	1aed      	subs	r5, r5, r3
 80069b2:	6923      	ldr	r3, [r4, #16]
 80069b4:	19ed      	adds	r5, r5, r7
 80069b6:	195b      	adds	r3, r3, r5
 80069b8:	6123      	str	r3, [r4, #16]
 80069ba:	b00b      	add	sp, #44	@ 0x2c
 80069bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069be:	9a01      	ldr	r2, [sp, #4]
 80069c0:	6011      	str	r1, [r2, #0]
 80069c2:	e7e4      	b.n	800698e <_scanf_i+0x1b2>
 80069c4:	08006e68 	.word	0x08006e68
 80069c8:	08006dad 	.word	0x08006dad
 80069cc:	08006ca1 	.word	0x08006ca1
 80069d0:	fffffaff 	.word	0xfffffaff
 80069d4:	08006f7f 	.word	0x08006f7f
 80069d8:	fffff6ff 	.word	0xfffff6ff

080069dc <__sccl>:
 80069dc:	b570      	push	{r4, r5, r6, lr}
 80069de:	780b      	ldrb	r3, [r1, #0]
 80069e0:	0004      	movs	r4, r0
 80069e2:	2b5e      	cmp	r3, #94	@ 0x5e
 80069e4:	d018      	beq.n	8006a18 <__sccl+0x3c>
 80069e6:	2200      	movs	r2, #0
 80069e8:	1c4d      	adds	r5, r1, #1
 80069ea:	0021      	movs	r1, r4
 80069ec:	1c60      	adds	r0, r4, #1
 80069ee:	30ff      	adds	r0, #255	@ 0xff
 80069f0:	700a      	strb	r2, [r1, #0]
 80069f2:	3101      	adds	r1, #1
 80069f4:	4281      	cmp	r1, r0
 80069f6:	d1fb      	bne.n	80069f0 <__sccl+0x14>
 80069f8:	1e68      	subs	r0, r5, #1
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d00b      	beq.n	8006a16 <__sccl+0x3a>
 80069fe:	2101      	movs	r1, #1
 8006a00:	404a      	eors	r2, r1
 8006a02:	0028      	movs	r0, r5
 8006a04:	54e2      	strb	r2, [r4, r3]
 8006a06:	7801      	ldrb	r1, [r0, #0]
 8006a08:	1c45      	adds	r5, r0, #1
 8006a0a:	292d      	cmp	r1, #45	@ 0x2d
 8006a0c:	d00a      	beq.n	8006a24 <__sccl+0x48>
 8006a0e:	295d      	cmp	r1, #93	@ 0x5d
 8006a10:	d01b      	beq.n	8006a4a <__sccl+0x6e>
 8006a12:	2900      	cmp	r1, #0
 8006a14:	d104      	bne.n	8006a20 <__sccl+0x44>
 8006a16:	bd70      	pop	{r4, r5, r6, pc}
 8006a18:	2201      	movs	r2, #1
 8006a1a:	784b      	ldrb	r3, [r1, #1]
 8006a1c:	1c8d      	adds	r5, r1, #2
 8006a1e:	e7e4      	b.n	80069ea <__sccl+0xe>
 8006a20:	000b      	movs	r3, r1
 8006a22:	e7ee      	b.n	8006a02 <__sccl+0x26>
 8006a24:	7846      	ldrb	r6, [r0, #1]
 8006a26:	2e5d      	cmp	r6, #93	@ 0x5d
 8006a28:	d0fa      	beq.n	8006a20 <__sccl+0x44>
 8006a2a:	42b3      	cmp	r3, r6
 8006a2c:	dcf8      	bgt.n	8006a20 <__sccl+0x44>
 8006a2e:	0019      	movs	r1, r3
 8006a30:	3002      	adds	r0, #2
 8006a32:	3101      	adds	r1, #1
 8006a34:	5462      	strb	r2, [r4, r1]
 8006a36:	428e      	cmp	r6, r1
 8006a38:	dcfb      	bgt.n	8006a32 <__sccl+0x56>
 8006a3a:	2100      	movs	r1, #0
 8006a3c:	1c5d      	adds	r5, r3, #1
 8006a3e:	42b3      	cmp	r3, r6
 8006a40:	da01      	bge.n	8006a46 <__sccl+0x6a>
 8006a42:	1af1      	subs	r1, r6, r3
 8006a44:	3901      	subs	r1, #1
 8006a46:	186b      	adds	r3, r5, r1
 8006a48:	e7dd      	b.n	8006a06 <__sccl+0x2a>
 8006a4a:	0028      	movs	r0, r5
 8006a4c:	e7e3      	b.n	8006a16 <__sccl+0x3a>
	...

08006a50 <__submore>:
 8006a50:	000b      	movs	r3, r1
 8006a52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a54:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 8006a56:	3344      	adds	r3, #68	@ 0x44
 8006a58:	000c      	movs	r4, r1
 8006a5a:	429d      	cmp	r5, r3
 8006a5c:	d11c      	bne.n	8006a98 <__submore+0x48>
 8006a5e:	2680      	movs	r6, #128	@ 0x80
 8006a60:	00f6      	lsls	r6, r6, #3
 8006a62:	0031      	movs	r1, r6
 8006a64:	f7ff f930 	bl	8005cc8 <_malloc_r>
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	d102      	bne.n	8006a72 <__submore+0x22>
 8006a6c:	2001      	movs	r0, #1
 8006a6e:	4240      	negs	r0, r0
 8006a70:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006a72:	0023      	movs	r3, r4
 8006a74:	6360      	str	r0, [r4, #52]	@ 0x34
 8006a76:	63a6      	str	r6, [r4, #56]	@ 0x38
 8006a78:	3346      	adds	r3, #70	@ 0x46
 8006a7a:	781a      	ldrb	r2, [r3, #0]
 8006a7c:	4b10      	ldr	r3, [pc, #64]	@ (8006ac0 <__submore+0x70>)
 8006a7e:	54c2      	strb	r2, [r0, r3]
 8006a80:	0023      	movs	r3, r4
 8006a82:	3345      	adds	r3, #69	@ 0x45
 8006a84:	781a      	ldrb	r2, [r3, #0]
 8006a86:	4b0f      	ldr	r3, [pc, #60]	@ (8006ac4 <__submore+0x74>)
 8006a88:	54c2      	strb	r2, [r0, r3]
 8006a8a:	782a      	ldrb	r2, [r5, #0]
 8006a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8006ac8 <__submore+0x78>)
 8006a8e:	54c2      	strb	r2, [r0, r3]
 8006a90:	18c0      	adds	r0, r0, r3
 8006a92:	6020      	str	r0, [r4, #0]
 8006a94:	2000      	movs	r0, #0
 8006a96:	e7eb      	b.n	8006a70 <__submore+0x20>
 8006a98:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 8006a9a:	0029      	movs	r1, r5
 8006a9c:	0073      	lsls	r3, r6, #1
 8006a9e:	001a      	movs	r2, r3
 8006aa0:	9301      	str	r3, [sp, #4]
 8006aa2:	f000 f844 	bl	8006b2e <_realloc_r>
 8006aa6:	1e05      	subs	r5, r0, #0
 8006aa8:	d0e0      	beq.n	8006a6c <__submore+0x1c>
 8006aaa:	1987      	adds	r7, r0, r6
 8006aac:	0001      	movs	r1, r0
 8006aae:	0032      	movs	r2, r6
 8006ab0:	0038      	movs	r0, r7
 8006ab2:	f7ff f893 	bl	8005bdc <memcpy>
 8006ab6:	9b01      	ldr	r3, [sp, #4]
 8006ab8:	6027      	str	r7, [r4, #0]
 8006aba:	6365      	str	r5, [r4, #52]	@ 0x34
 8006abc:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006abe:	e7e9      	b.n	8006a94 <__submore+0x44>
 8006ac0:	000003ff 	.word	0x000003ff
 8006ac4:	000003fe 	.word	0x000003fe
 8006ac8:	000003fd 	.word	0x000003fd

08006acc <memmove>:
 8006acc:	b510      	push	{r4, lr}
 8006ace:	4288      	cmp	r0, r1
 8006ad0:	d806      	bhi.n	8006ae0 <memmove+0x14>
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d008      	beq.n	8006aea <memmove+0x1e>
 8006ad8:	5ccc      	ldrb	r4, [r1, r3]
 8006ada:	54c4      	strb	r4, [r0, r3]
 8006adc:	3301      	adds	r3, #1
 8006ade:	e7f9      	b.n	8006ad4 <memmove+0x8>
 8006ae0:	188b      	adds	r3, r1, r2
 8006ae2:	4298      	cmp	r0, r3
 8006ae4:	d2f5      	bcs.n	8006ad2 <memmove+0x6>
 8006ae6:	3a01      	subs	r2, #1
 8006ae8:	d200      	bcs.n	8006aec <memmove+0x20>
 8006aea:	bd10      	pop	{r4, pc}
 8006aec:	5c8b      	ldrb	r3, [r1, r2]
 8006aee:	5483      	strb	r3, [r0, r2]
 8006af0:	e7f9      	b.n	8006ae6 <memmove+0x1a>
	...

08006af4 <_sbrk_r>:
 8006af4:	2300      	movs	r3, #0
 8006af6:	b570      	push	{r4, r5, r6, lr}
 8006af8:	4d06      	ldr	r5, [pc, #24]	@ (8006b14 <_sbrk_r+0x20>)
 8006afa:	0004      	movs	r4, r0
 8006afc:	0008      	movs	r0, r1
 8006afe:	602b      	str	r3, [r5, #0]
 8006b00:	f7fb f90e 	bl	8001d20 <_sbrk>
 8006b04:	1c43      	adds	r3, r0, #1
 8006b06:	d103      	bne.n	8006b10 <_sbrk_r+0x1c>
 8006b08:	682b      	ldr	r3, [r5, #0]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d000      	beq.n	8006b10 <_sbrk_r+0x1c>
 8006b0e:	6023      	str	r3, [r4, #0]
 8006b10:	bd70      	pop	{r4, r5, r6, pc}
 8006b12:	46c0      	nop			@ (mov r8, r8)
 8006b14:	20001e40 	.word	0x20001e40

08006b18 <memchr>:
 8006b18:	b2c9      	uxtb	r1, r1
 8006b1a:	1882      	adds	r2, r0, r2
 8006b1c:	4290      	cmp	r0, r2
 8006b1e:	d101      	bne.n	8006b24 <memchr+0xc>
 8006b20:	2000      	movs	r0, #0
 8006b22:	4770      	bx	lr
 8006b24:	7803      	ldrb	r3, [r0, #0]
 8006b26:	428b      	cmp	r3, r1
 8006b28:	d0fb      	beq.n	8006b22 <memchr+0xa>
 8006b2a:	3001      	adds	r0, #1
 8006b2c:	e7f6      	b.n	8006b1c <memchr+0x4>

08006b2e <_realloc_r>:
 8006b2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b30:	0006      	movs	r6, r0
 8006b32:	000c      	movs	r4, r1
 8006b34:	0015      	movs	r5, r2
 8006b36:	2900      	cmp	r1, #0
 8006b38:	d105      	bne.n	8006b46 <_realloc_r+0x18>
 8006b3a:	0011      	movs	r1, r2
 8006b3c:	f7ff f8c4 	bl	8005cc8 <_malloc_r>
 8006b40:	0004      	movs	r4, r0
 8006b42:	0020      	movs	r0, r4
 8006b44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b46:	2a00      	cmp	r2, #0
 8006b48:	d103      	bne.n	8006b52 <_realloc_r+0x24>
 8006b4a:	f7ff f851 	bl	8005bf0 <_free_r>
 8006b4e:	2400      	movs	r4, #0
 8006b50:	e7f7      	b.n	8006b42 <_realloc_r+0x14>
 8006b52:	f000 f92f 	bl	8006db4 <_malloc_usable_size_r>
 8006b56:	0007      	movs	r7, r0
 8006b58:	4285      	cmp	r5, r0
 8006b5a:	d802      	bhi.n	8006b62 <_realloc_r+0x34>
 8006b5c:	0843      	lsrs	r3, r0, #1
 8006b5e:	42ab      	cmp	r3, r5
 8006b60:	d3ef      	bcc.n	8006b42 <_realloc_r+0x14>
 8006b62:	0029      	movs	r1, r5
 8006b64:	0030      	movs	r0, r6
 8006b66:	f7ff f8af 	bl	8005cc8 <_malloc_r>
 8006b6a:	9001      	str	r0, [sp, #4]
 8006b6c:	2800      	cmp	r0, #0
 8006b6e:	d0ee      	beq.n	8006b4e <_realloc_r+0x20>
 8006b70:	002a      	movs	r2, r5
 8006b72:	42bd      	cmp	r5, r7
 8006b74:	d900      	bls.n	8006b78 <_realloc_r+0x4a>
 8006b76:	003a      	movs	r2, r7
 8006b78:	0021      	movs	r1, r4
 8006b7a:	9801      	ldr	r0, [sp, #4]
 8006b7c:	f7ff f82e 	bl	8005bdc <memcpy>
 8006b80:	0021      	movs	r1, r4
 8006b82:	0030      	movs	r0, r6
 8006b84:	f7ff f834 	bl	8005bf0 <_free_r>
 8006b88:	9c01      	ldr	r4, [sp, #4]
 8006b8a:	e7da      	b.n	8006b42 <_realloc_r+0x14>

08006b8c <_strtol_l.constprop.0>:
 8006b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b8e:	b085      	sub	sp, #20
 8006b90:	0017      	movs	r7, r2
 8006b92:	001e      	movs	r6, r3
 8006b94:	9003      	str	r0, [sp, #12]
 8006b96:	9101      	str	r1, [sp, #4]
 8006b98:	2b24      	cmp	r3, #36	@ 0x24
 8006b9a:	d844      	bhi.n	8006c26 <_strtol_l.constprop.0+0x9a>
 8006b9c:	000c      	movs	r4, r1
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d041      	beq.n	8006c26 <_strtol_l.constprop.0+0x9a>
 8006ba2:	4b3d      	ldr	r3, [pc, #244]	@ (8006c98 <_strtol_l.constprop.0+0x10c>)
 8006ba4:	2208      	movs	r2, #8
 8006ba6:	469c      	mov	ip, r3
 8006ba8:	0023      	movs	r3, r4
 8006baa:	4661      	mov	r1, ip
 8006bac:	781d      	ldrb	r5, [r3, #0]
 8006bae:	3401      	adds	r4, #1
 8006bb0:	5d48      	ldrb	r0, [r1, r5]
 8006bb2:	0001      	movs	r1, r0
 8006bb4:	4011      	ands	r1, r2
 8006bb6:	4210      	tst	r0, r2
 8006bb8:	d1f6      	bne.n	8006ba8 <_strtol_l.constprop.0+0x1c>
 8006bba:	2d2d      	cmp	r5, #45	@ 0x2d
 8006bbc:	d13a      	bne.n	8006c34 <_strtol_l.constprop.0+0xa8>
 8006bbe:	7825      	ldrb	r5, [r4, #0]
 8006bc0:	1c9c      	adds	r4, r3, #2
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	9300      	str	r3, [sp, #0]
 8006bc6:	2210      	movs	r2, #16
 8006bc8:	0033      	movs	r3, r6
 8006bca:	4393      	bics	r3, r2
 8006bcc:	d109      	bne.n	8006be2 <_strtol_l.constprop.0+0x56>
 8006bce:	2d30      	cmp	r5, #48	@ 0x30
 8006bd0:	d136      	bne.n	8006c40 <_strtol_l.constprop.0+0xb4>
 8006bd2:	2120      	movs	r1, #32
 8006bd4:	7823      	ldrb	r3, [r4, #0]
 8006bd6:	438b      	bics	r3, r1
 8006bd8:	2b58      	cmp	r3, #88	@ 0x58
 8006bda:	d131      	bne.n	8006c40 <_strtol_l.constprop.0+0xb4>
 8006bdc:	0016      	movs	r6, r2
 8006bde:	7865      	ldrb	r5, [r4, #1]
 8006be0:	3402      	adds	r4, #2
 8006be2:	4a2e      	ldr	r2, [pc, #184]	@ (8006c9c <_strtol_l.constprop.0+0x110>)
 8006be4:	9b00      	ldr	r3, [sp, #0]
 8006be6:	4694      	mov	ip, r2
 8006be8:	4463      	add	r3, ip
 8006bea:	0031      	movs	r1, r6
 8006bec:	0018      	movs	r0, r3
 8006bee:	9302      	str	r3, [sp, #8]
 8006bf0:	f7f9 fb22 	bl	8000238 <__aeabi_uidivmod>
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	4684      	mov	ip, r0
 8006bf8:	0010      	movs	r0, r2
 8006bfa:	002b      	movs	r3, r5
 8006bfc:	3b30      	subs	r3, #48	@ 0x30
 8006bfe:	2b09      	cmp	r3, #9
 8006c00:	d825      	bhi.n	8006c4e <_strtol_l.constprop.0+0xc2>
 8006c02:	001d      	movs	r5, r3
 8006c04:	42ae      	cmp	r6, r5
 8006c06:	dd31      	ble.n	8006c6c <_strtol_l.constprop.0+0xe0>
 8006c08:	1c53      	adds	r3, r2, #1
 8006c0a:	d009      	beq.n	8006c20 <_strtol_l.constprop.0+0x94>
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	4252      	negs	r2, r2
 8006c10:	4584      	cmp	ip, r0
 8006c12:	d305      	bcc.n	8006c20 <_strtol_l.constprop.0+0x94>
 8006c14:	d101      	bne.n	8006c1a <_strtol_l.constprop.0+0x8e>
 8006c16:	42a9      	cmp	r1, r5
 8006c18:	db25      	blt.n	8006c66 <_strtol_l.constprop.0+0xda>
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	4370      	muls	r0, r6
 8006c1e:	1828      	adds	r0, r5, r0
 8006c20:	7825      	ldrb	r5, [r4, #0]
 8006c22:	3401      	adds	r4, #1
 8006c24:	e7e9      	b.n	8006bfa <_strtol_l.constprop.0+0x6e>
 8006c26:	f7fe ffad 	bl	8005b84 <__errno>
 8006c2a:	2316      	movs	r3, #22
 8006c2c:	6003      	str	r3, [r0, #0]
 8006c2e:	2000      	movs	r0, #0
 8006c30:	b005      	add	sp, #20
 8006c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c34:	9100      	str	r1, [sp, #0]
 8006c36:	2d2b      	cmp	r5, #43	@ 0x2b
 8006c38:	d1c5      	bne.n	8006bc6 <_strtol_l.constprop.0+0x3a>
 8006c3a:	7825      	ldrb	r5, [r4, #0]
 8006c3c:	1c9c      	adds	r4, r3, #2
 8006c3e:	e7c2      	b.n	8006bc6 <_strtol_l.constprop.0+0x3a>
 8006c40:	2e00      	cmp	r6, #0
 8006c42:	d1ce      	bne.n	8006be2 <_strtol_l.constprop.0+0x56>
 8006c44:	3608      	adds	r6, #8
 8006c46:	2d30      	cmp	r5, #48	@ 0x30
 8006c48:	d0cb      	beq.n	8006be2 <_strtol_l.constprop.0+0x56>
 8006c4a:	3602      	adds	r6, #2
 8006c4c:	e7c9      	b.n	8006be2 <_strtol_l.constprop.0+0x56>
 8006c4e:	002b      	movs	r3, r5
 8006c50:	3b41      	subs	r3, #65	@ 0x41
 8006c52:	2b19      	cmp	r3, #25
 8006c54:	d801      	bhi.n	8006c5a <_strtol_l.constprop.0+0xce>
 8006c56:	3d37      	subs	r5, #55	@ 0x37
 8006c58:	e7d4      	b.n	8006c04 <_strtol_l.constprop.0+0x78>
 8006c5a:	002b      	movs	r3, r5
 8006c5c:	3b61      	subs	r3, #97	@ 0x61
 8006c5e:	2b19      	cmp	r3, #25
 8006c60:	d804      	bhi.n	8006c6c <_strtol_l.constprop.0+0xe0>
 8006c62:	3d57      	subs	r5, #87	@ 0x57
 8006c64:	e7ce      	b.n	8006c04 <_strtol_l.constprop.0+0x78>
 8006c66:	2201      	movs	r2, #1
 8006c68:	4252      	negs	r2, r2
 8006c6a:	e7d9      	b.n	8006c20 <_strtol_l.constprop.0+0x94>
 8006c6c:	1c53      	adds	r3, r2, #1
 8006c6e:	d108      	bne.n	8006c82 <_strtol_l.constprop.0+0xf6>
 8006c70:	2322      	movs	r3, #34	@ 0x22
 8006c72:	9a03      	ldr	r2, [sp, #12]
 8006c74:	9802      	ldr	r0, [sp, #8]
 8006c76:	6013      	str	r3, [r2, #0]
 8006c78:	2f00      	cmp	r7, #0
 8006c7a:	d0d9      	beq.n	8006c30 <_strtol_l.constprop.0+0xa4>
 8006c7c:	1e63      	subs	r3, r4, #1
 8006c7e:	9301      	str	r3, [sp, #4]
 8006c80:	e007      	b.n	8006c92 <_strtol_l.constprop.0+0x106>
 8006c82:	9b00      	ldr	r3, [sp, #0]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d000      	beq.n	8006c8a <_strtol_l.constprop.0+0xfe>
 8006c88:	4240      	negs	r0, r0
 8006c8a:	2f00      	cmp	r7, #0
 8006c8c:	d0d0      	beq.n	8006c30 <_strtol_l.constprop.0+0xa4>
 8006c8e:	2a00      	cmp	r2, #0
 8006c90:	d1f4      	bne.n	8006c7c <_strtol_l.constprop.0+0xf0>
 8006c92:	9b01      	ldr	r3, [sp, #4]
 8006c94:	603b      	str	r3, [r7, #0]
 8006c96:	e7cb      	b.n	8006c30 <_strtol_l.constprop.0+0xa4>
 8006c98:	08006f8b 	.word	0x08006f8b
 8006c9c:	7fffffff 	.word	0x7fffffff

08006ca0 <_strtol_r>:
 8006ca0:	b510      	push	{r4, lr}
 8006ca2:	f7ff ff73 	bl	8006b8c <_strtol_l.constprop.0>
 8006ca6:	bd10      	pop	{r4, pc}

08006ca8 <_strtoul_l.constprop.0>:
 8006ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006caa:	001e      	movs	r6, r3
 8006cac:	4b3e      	ldr	r3, [pc, #248]	@ (8006da8 <_strtoul_l.constprop.0+0x100>)
 8006cae:	0017      	movs	r7, r2
 8006cb0:	000c      	movs	r4, r1
 8006cb2:	469c      	mov	ip, r3
 8006cb4:	2208      	movs	r2, #8
 8006cb6:	b085      	sub	sp, #20
 8006cb8:	9003      	str	r0, [sp, #12]
 8006cba:	9100      	str	r1, [sp, #0]
 8006cbc:	0023      	movs	r3, r4
 8006cbe:	4661      	mov	r1, ip
 8006cc0:	781d      	ldrb	r5, [r3, #0]
 8006cc2:	3401      	adds	r4, #1
 8006cc4:	5d48      	ldrb	r0, [r1, r5]
 8006cc6:	0001      	movs	r1, r0
 8006cc8:	4011      	ands	r1, r2
 8006cca:	4210      	tst	r0, r2
 8006ccc:	d1f6      	bne.n	8006cbc <_strtoul_l.constprop.0+0x14>
 8006cce:	2d2d      	cmp	r5, #45	@ 0x2d
 8006cd0:	d137      	bne.n	8006d42 <_strtoul_l.constprop.0+0x9a>
 8006cd2:	7825      	ldrb	r5, [r4, #0]
 8006cd4:	1c9c      	adds	r4, r3, #2
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	9302      	str	r3, [sp, #8]
 8006cda:	2210      	movs	r2, #16
 8006cdc:	0033      	movs	r3, r6
 8006cde:	4393      	bics	r3, r2
 8006ce0:	d109      	bne.n	8006cf6 <_strtoul_l.constprop.0+0x4e>
 8006ce2:	2d30      	cmp	r5, #48	@ 0x30
 8006ce4:	d133      	bne.n	8006d4e <_strtoul_l.constprop.0+0xa6>
 8006ce6:	2120      	movs	r1, #32
 8006ce8:	7823      	ldrb	r3, [r4, #0]
 8006cea:	438b      	bics	r3, r1
 8006cec:	2b58      	cmp	r3, #88	@ 0x58
 8006cee:	d12e      	bne.n	8006d4e <_strtoul_l.constprop.0+0xa6>
 8006cf0:	0016      	movs	r6, r2
 8006cf2:	7865      	ldrb	r5, [r4, #1]
 8006cf4:	3402      	adds	r4, #2
 8006cf6:	2001      	movs	r0, #1
 8006cf8:	0031      	movs	r1, r6
 8006cfa:	4240      	negs	r0, r0
 8006cfc:	f7f9 fa16 	bl	800012c <__udivsi3>
 8006d00:	9001      	str	r0, [sp, #4]
 8006d02:	2001      	movs	r0, #1
 8006d04:	0031      	movs	r1, r6
 8006d06:	4240      	negs	r0, r0
 8006d08:	f7f9 fa96 	bl	8000238 <__aeabi_uidivmod>
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	2201      	movs	r2, #1
 8006d10:	0018      	movs	r0, r3
 8006d12:	4694      	mov	ip, r2
 8006d14:	002a      	movs	r2, r5
 8006d16:	3a30      	subs	r2, #48	@ 0x30
 8006d18:	2a09      	cmp	r2, #9
 8006d1a:	d81f      	bhi.n	8006d5c <_strtoul_l.constprop.0+0xb4>
 8006d1c:	0015      	movs	r5, r2
 8006d1e:	42ae      	cmp	r6, r5
 8006d20:	dd2b      	ble.n	8006d7a <_strtoul_l.constprop.0+0xd2>
 8006d22:	1c5a      	adds	r2, r3, #1
 8006d24:	d00a      	beq.n	8006d3c <_strtoul_l.constprop.0+0x94>
 8006d26:	2301      	movs	r3, #1
 8006d28:	9a01      	ldr	r2, [sp, #4]
 8006d2a:	425b      	negs	r3, r3
 8006d2c:	4282      	cmp	r2, r0
 8006d2e:	d305      	bcc.n	8006d3c <_strtoul_l.constprop.0+0x94>
 8006d30:	d101      	bne.n	8006d36 <_strtoul_l.constprop.0+0x8e>
 8006d32:	42a9      	cmp	r1, r5
 8006d34:	db1e      	blt.n	8006d74 <_strtoul_l.constprop.0+0xcc>
 8006d36:	4663      	mov	r3, ip
 8006d38:	4370      	muls	r0, r6
 8006d3a:	1828      	adds	r0, r5, r0
 8006d3c:	7825      	ldrb	r5, [r4, #0]
 8006d3e:	3401      	adds	r4, #1
 8006d40:	e7e8      	b.n	8006d14 <_strtoul_l.constprop.0+0x6c>
 8006d42:	9102      	str	r1, [sp, #8]
 8006d44:	2d2b      	cmp	r5, #43	@ 0x2b
 8006d46:	d1c8      	bne.n	8006cda <_strtoul_l.constprop.0+0x32>
 8006d48:	7825      	ldrb	r5, [r4, #0]
 8006d4a:	1c9c      	adds	r4, r3, #2
 8006d4c:	e7c5      	b.n	8006cda <_strtoul_l.constprop.0+0x32>
 8006d4e:	2e00      	cmp	r6, #0
 8006d50:	d1d1      	bne.n	8006cf6 <_strtoul_l.constprop.0+0x4e>
 8006d52:	3608      	adds	r6, #8
 8006d54:	2d30      	cmp	r5, #48	@ 0x30
 8006d56:	d0ce      	beq.n	8006cf6 <_strtoul_l.constprop.0+0x4e>
 8006d58:	3602      	adds	r6, #2
 8006d5a:	e7cc      	b.n	8006cf6 <_strtoul_l.constprop.0+0x4e>
 8006d5c:	002a      	movs	r2, r5
 8006d5e:	3a41      	subs	r2, #65	@ 0x41
 8006d60:	2a19      	cmp	r2, #25
 8006d62:	d801      	bhi.n	8006d68 <_strtoul_l.constprop.0+0xc0>
 8006d64:	3d37      	subs	r5, #55	@ 0x37
 8006d66:	e7da      	b.n	8006d1e <_strtoul_l.constprop.0+0x76>
 8006d68:	002a      	movs	r2, r5
 8006d6a:	3a61      	subs	r2, #97	@ 0x61
 8006d6c:	2a19      	cmp	r2, #25
 8006d6e:	d804      	bhi.n	8006d7a <_strtoul_l.constprop.0+0xd2>
 8006d70:	3d57      	subs	r5, #87	@ 0x57
 8006d72:	e7d4      	b.n	8006d1e <_strtoul_l.constprop.0+0x76>
 8006d74:	2301      	movs	r3, #1
 8006d76:	425b      	negs	r3, r3
 8006d78:	e7e0      	b.n	8006d3c <_strtoul_l.constprop.0+0x94>
 8006d7a:	1c5a      	adds	r2, r3, #1
 8006d7c:	d107      	bne.n	8006d8e <_strtoul_l.constprop.0+0xe6>
 8006d7e:	2222      	movs	r2, #34	@ 0x22
 8006d80:	9903      	ldr	r1, [sp, #12]
 8006d82:	0018      	movs	r0, r3
 8006d84:	600a      	str	r2, [r1, #0]
 8006d86:	2f00      	cmp	r7, #0
 8006d88:	d109      	bne.n	8006d9e <_strtoul_l.constprop.0+0xf6>
 8006d8a:	b005      	add	sp, #20
 8006d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d8e:	9a02      	ldr	r2, [sp, #8]
 8006d90:	2a00      	cmp	r2, #0
 8006d92:	d000      	beq.n	8006d96 <_strtoul_l.constprop.0+0xee>
 8006d94:	4240      	negs	r0, r0
 8006d96:	2f00      	cmp	r7, #0
 8006d98:	d0f7      	beq.n	8006d8a <_strtoul_l.constprop.0+0xe2>
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d001      	beq.n	8006da2 <_strtoul_l.constprop.0+0xfa>
 8006d9e:	1e63      	subs	r3, r4, #1
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	9b00      	ldr	r3, [sp, #0]
 8006da4:	603b      	str	r3, [r7, #0]
 8006da6:	e7f0      	b.n	8006d8a <_strtoul_l.constprop.0+0xe2>
 8006da8:	08006f8b 	.word	0x08006f8b

08006dac <_strtoul_r>:
 8006dac:	b510      	push	{r4, lr}
 8006dae:	f7ff ff7b 	bl	8006ca8 <_strtoul_l.constprop.0>
 8006db2:	bd10      	pop	{r4, pc}

08006db4 <_malloc_usable_size_r>:
 8006db4:	1f0b      	subs	r3, r1, #4
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	1f18      	subs	r0, r3, #4
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	da01      	bge.n	8006dc2 <_malloc_usable_size_r+0xe>
 8006dbe:	580b      	ldr	r3, [r1, r0]
 8006dc0:	18c0      	adds	r0, r0, r3
 8006dc2:	4770      	bx	lr

08006dc4 <_init>:
 8006dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dc6:	46c0      	nop			@ (mov r8, r8)
 8006dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dca:	bc08      	pop	{r3}
 8006dcc:	469e      	mov	lr, r3
 8006dce:	4770      	bx	lr

08006dd0 <_fini>:
 8006dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dd2:	46c0      	nop			@ (mov r8, r8)
 8006dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dd6:	bc08      	pop	{r3}
 8006dd8:	469e      	mov	lr, r3
 8006dda:	4770      	bx	lr
