#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb3e8c305d0 .scope module, "tb" "tb" 2 9;
 .timescale -9 -9;
v0x7fb3e8c04180_0 .var "a_in", 7 0;
v0x7fb3e8c40450_0 .var "aa", 0 0;
v0x7fb3e8c404f0_0 .var "b_in", 7 0;
v0x7fb3e8c40590_0 .var "bb", 0 0;
v0x7fb3e8c40630_0 .var/i "idx", 31 0;
v0x7fb3e8c40720_0 .var "y_out", 7 0;
v0x7fb3e8c407d0_0 .var "yy", 0 0;
    .scope S_0x7fb3e8c305d0;
T_0 ;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0x7fb3e8c04180_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fb3e8c404f0_0, 0, 8;
    %vpi_call 2 22 "$write", "\012\012*****************************************************************\012" {0 0 0};
    %vpi_call 2 25 "$write", "\012 the NOT gate truth table:\012\012" {0 0 0};
    %vpi_call 2 26 "$write", "\011\011\011\011 a  |  Y\012" {0 0 0};
    %vpi_call 2 27 "$write", "\011\011\011\011 --------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fb3e8c40630_0;
    %pad/s 1;
    %store/vec4 v0x7fb3e8c40450_0, 0, 1;
    %load/vec4 v0x7fb3e8c40450_0;
    %inv;
    %store/vec4 v0x7fb3e8c407d0_0, 0, 1;
    %vpi_call 2 31 "$write", "\011\011\011\011 %1b  |  %1b\012", v0x7fb3e8c40450_0, v0x7fb3e8c407d0_0 {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 33 "$write", "\012" {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x7fb3e8c04180_0;
    %load/vec4 v0x7fb3e8c40630_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x7fb3e8c40630_0;
    %store/vec4 v0x7fb3e8c40720_0, 4, 1;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 37 "$write", " the example inputs:  NOT a  --> Y\012\012" {0 0 0};
    %vpi_call 2 38 "$write", "\011\011\011\011 a:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.5, 5;
    %vpi_call 2 40 "$write", "%1b", &PV<v0x7fb3e8c04180_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 41 "$write", "_" {0 0 0};
T_0.6 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 2 43 "$write", "\012\011\011\011\011-----------------\012" {0 0 0};
    %vpi_call 2 44 "$write", "\011\011\011\011 Y:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.9, 5;
    %vpi_call 2 46 "$write", "%1b", &PV<v0x7fb3e8c40720_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 2 47 "$write", "_" {0 0 0};
T_0.10 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %vpi_call 2 50 "$write", "\012\012*****************************************************************\012" {0 0 0};
    %vpi_call 2 53 "$write", "\012 the AND gate truth table:\012\012" {0 0 0};
    %vpi_call 2 54 "$write", "\011\011\011\011 a  b  |  Y\012" {0 0 0};
    %vpi_call 2 55 "$write", "\011\011\011\011 -----------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.12 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.13, 5;
    %load/vec4 v0x7fb3e8c40630_0;
    %pad/s 2;
    %split/vec4 1;
    %store/vec4 v0x7fb3e8c40590_0, 0, 1;
    %store/vec4 v0x7fb3e8c40450_0, 0, 1;
    %load/vec4 v0x7fb3e8c40450_0;
    %load/vec4 v0x7fb3e8c40590_0;
    %and;
    %store/vec4 v0x7fb3e8c407d0_0, 0, 1;
    %vpi_call 2 59 "$write", "\011\011\011\011 %1b  %1b  |  %1b\012", v0x7fb3e8c40450_0, v0x7fb3e8c40590_0, v0x7fb3e8c407d0_0 {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.12;
T_0.13 ;
    %vpi_call 2 61 "$write", "\012" {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.15, 5;
    %load/vec4 v0x7fb3e8c04180_0;
    %load/vec4 v0x7fb3e8c40630_0;
    %part/s 1;
    %load/vec4 v0x7fb3e8c404f0_0;
    %load/vec4 v0x7fb3e8c40630_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0x7fb3e8c40630_0;
    %store/vec4 v0x7fb3e8c40720_0, 4, 1;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
    %vpi_call 2 65 "$write", " the example inputs:  a AND b  --> Y\012\012" {0 0 0};
    %vpi_call 2 66 "$write", "\011\011\011\011 a:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.16 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.17, 5;
    %vpi_call 2 68 "$write", "%1b", &PV<v0x7fb3e8c04180_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %vpi_call 2 69 "$write", "_" {0 0 0};
T_0.18 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.16;
T_0.17 ;
    %vpi_call 2 71 "$write", "\012" {0 0 0};
    %vpi_call 2 72 "$write", "\011\011\011\011 b:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.20 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.21, 5;
    %vpi_call 2 74 "$write", "%1b", &PV<v0x7fb3e8c404f0_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %vpi_call 2 75 "$write", "_" {0 0 0};
T_0.22 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.20;
T_0.21 ;
    %vpi_call 2 77 "$write", "\012\011\011\011\011-----------------\012" {0 0 0};
    %vpi_call 2 78 "$write", "\011\011\011\011 Y:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.24 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.25, 5;
    %vpi_call 2 80 "$write", "%1b", &PV<v0x7fb3e8c40720_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %vpi_call 2 81 "$write", "_" {0 0 0};
T_0.26 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.24;
T_0.25 ;
    %vpi_call 2 84 "$write", "\012\012*****************************************************************\012" {0 0 0};
    %vpi_call 2 87 "$write", "\012 the NAND gate truth table:\012\012" {0 0 0};
    %vpi_call 2 88 "$write", "\011\011\011\011 a  b  |  Y\012" {0 0 0};
    %vpi_call 2 89 "$write", "\011\011\011\011 -----------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.28 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.29, 5;
    %load/vec4 v0x7fb3e8c40630_0;
    %pad/s 2;
    %split/vec4 1;
    %store/vec4 v0x7fb3e8c40590_0, 0, 1;
    %store/vec4 v0x7fb3e8c40450_0, 0, 1;
    %load/vec4 v0x7fb3e8c40450_0;
    %load/vec4 v0x7fb3e8c40590_0;
    %and;
    %inv;
    %store/vec4 v0x7fb3e8c407d0_0, 0, 1;
    %vpi_call 2 93 "$write", "\011\011\011\011 %1b  %1b  |  %1b\012", v0x7fb3e8c40450_0, v0x7fb3e8c40590_0, v0x7fb3e8c407d0_0 {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.28;
T_0.29 ;
    %vpi_call 2 95 "$write", "\012" {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.30 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.31, 5;
    %load/vec4 v0x7fb3e8c04180_0;
    %load/vec4 v0x7fb3e8c40630_0;
    %part/s 1;
    %load/vec4 v0x7fb3e8c404f0_0;
    %load/vec4 v0x7fb3e8c40630_0;
    %part/s 1;
    %and;
    %inv;
    %ix/getv/s 4, v0x7fb3e8c40630_0;
    %store/vec4 v0x7fb3e8c40720_0, 4, 1;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.30;
T_0.31 ;
    %vpi_call 2 99 "$write", " the example inputs:  a NAND b  --> Y\012\012" {0 0 0};
    %vpi_call 2 100 "$write", "\011\011\011\011 a:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.32 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.33, 5;
    %vpi_call 2 102 "$write", "%1b", &PV<v0x7fb3e8c04180_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %vpi_call 2 103 "$write", "_" {0 0 0};
T_0.34 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.32;
T_0.33 ;
    %vpi_call 2 105 "$write", "\012" {0 0 0};
    %vpi_call 2 106 "$write", "\011\011\011\011 b:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.36 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.37, 5;
    %vpi_call 2 108 "$write", "%1b", &PV<v0x7fb3e8c404f0_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %vpi_call 2 109 "$write", "_" {0 0 0};
T_0.38 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.36;
T_0.37 ;
    %vpi_call 2 111 "$write", "\012\011\011\011\011-----------------\012" {0 0 0};
    %vpi_call 2 112 "$write", "\011\011\011\011 Y:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.40 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.41, 5;
    %vpi_call 2 114 "$write", "%1b", &PV<v0x7fb3e8c40720_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %vpi_call 2 115 "$write", "_" {0 0 0};
T_0.42 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.40;
T_0.41 ;
    %vpi_call 2 118 "$write", "\012\012*****************************************************************\012" {0 0 0};
    %vpi_call 2 121 "$write", "\012 the OR gate truth table:\012\012" {0 0 0};
    %vpi_call 2 122 "$write", "\011\011\011\011 a  b  |  Y\012" {0 0 0};
    %vpi_call 2 123 "$write", "\011\011\011\011 -----------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.44 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.45, 5;
    %load/vec4 v0x7fb3e8c40630_0;
    %pad/s 2;
    %split/vec4 1;
    %store/vec4 v0x7fb3e8c40590_0, 0, 1;
    %store/vec4 v0x7fb3e8c40450_0, 0, 1;
    %load/vec4 v0x7fb3e8c40450_0;
    %load/vec4 v0x7fb3e8c40590_0;
    %or;
    %store/vec4 v0x7fb3e8c407d0_0, 0, 1;
    %vpi_call 2 127 "$write", "\011\011\011\011 %1b  %1b  |  %1b\012", v0x7fb3e8c40450_0, v0x7fb3e8c40590_0, v0x7fb3e8c407d0_0 {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.44;
T_0.45 ;
    %vpi_call 2 129 "$write", "\012" {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.46 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.47, 5;
    %load/vec4 v0x7fb3e8c04180_0;
    %load/vec4 v0x7fb3e8c40630_0;
    %part/s 1;
    %load/vec4 v0x7fb3e8c404f0_0;
    %load/vec4 v0x7fb3e8c40630_0;
    %part/s 1;
    %or;
    %ix/getv/s 4, v0x7fb3e8c40630_0;
    %store/vec4 v0x7fb3e8c40720_0, 4, 1;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.46;
T_0.47 ;
    %vpi_call 2 133 "$write", " the example inputs:  a OR b  --> Y\012\012" {0 0 0};
    %vpi_call 2 134 "$write", "\011\011\011\011 a:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.48 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.49, 5;
    %vpi_call 2 136 "$write", "%1b", &PV<v0x7fb3e8c04180_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.50, 4;
    %vpi_call 2 137 "$write", "_" {0 0 0};
T_0.50 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.48;
T_0.49 ;
    %vpi_call 2 139 "$write", "\012" {0 0 0};
    %vpi_call 2 140 "$write", "\011\011\011\011 b:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.52 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.53, 5;
    %vpi_call 2 142 "$write", "%1b", &PV<v0x7fb3e8c404f0_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.54, 4;
    %vpi_call 2 143 "$write", "_" {0 0 0};
T_0.54 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.52;
T_0.53 ;
    %vpi_call 2 145 "$write", "\012\011\011\011\011-----------------\012" {0 0 0};
    %vpi_call 2 146 "$write", "\011\011\011\011 Y:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.56 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.57, 5;
    %vpi_call 2 148 "$write", "%1b", &PV<v0x7fb3e8c40720_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.58, 4;
    %vpi_call 2 149 "$write", "_" {0 0 0};
T_0.58 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.56;
T_0.57 ;
    %vpi_call 2 152 "$write", "\012\012*****************************************************************\012" {0 0 0};
    %vpi_call 2 155 "$write", "\012 the NOR gate truth table:\012\012" {0 0 0};
    %vpi_call 2 156 "$write", "\011\011\011\011 a  b  |  Y\012" {0 0 0};
    %vpi_call 2 157 "$write", "\011\011\011\011 -----------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.60 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.61, 5;
    %load/vec4 v0x7fb3e8c40630_0;
    %pad/s 2;
    %split/vec4 1;
    %store/vec4 v0x7fb3e8c40590_0, 0, 1;
    %store/vec4 v0x7fb3e8c40450_0, 0, 1;
    %load/vec4 v0x7fb3e8c40450_0;
    %load/vec4 v0x7fb3e8c40590_0;
    %or;
    %inv;
    %store/vec4 v0x7fb3e8c407d0_0, 0, 1;
    %vpi_call 2 161 "$write", "\011\011\011\011 %1b  %1b  |  %1b\012", v0x7fb3e8c40450_0, v0x7fb3e8c40590_0, v0x7fb3e8c407d0_0 {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.60;
T_0.61 ;
    %vpi_call 2 163 "$write", "\012" {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.62 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.63, 5;
    %load/vec4 v0x7fb3e8c04180_0;
    %load/vec4 v0x7fb3e8c40630_0;
    %part/s 1;
    %load/vec4 v0x7fb3e8c404f0_0;
    %load/vec4 v0x7fb3e8c40630_0;
    %part/s 1;
    %or;
    %inv;
    %ix/getv/s 4, v0x7fb3e8c40630_0;
    %store/vec4 v0x7fb3e8c40720_0, 4, 1;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.62;
T_0.63 ;
    %vpi_call 2 167 "$write", " the example inputs:  a NOR b  --> Y\012\012" {0 0 0};
    %vpi_call 2 168 "$write", "\011\011\011\011 a:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.64 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.65, 5;
    %vpi_call 2 170 "$write", "%1b", &PV<v0x7fb3e8c04180_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.66, 4;
    %vpi_call 2 171 "$write", "_" {0 0 0};
T_0.66 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.64;
T_0.65 ;
    %vpi_call 2 173 "$write", "\012" {0 0 0};
    %vpi_call 2 174 "$write", "\011\011\011\011 b:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.68 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.69, 5;
    %vpi_call 2 176 "$write", "%1b", &PV<v0x7fb3e8c404f0_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.70, 4;
    %vpi_call 2 177 "$write", "_" {0 0 0};
T_0.70 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.68;
T_0.69 ;
    %vpi_call 2 179 "$write", "\012\011\011\011\011-----------------\012" {0 0 0};
    %vpi_call 2 180 "$write", "\011\011\011\011 Y:  " {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
T_0.72 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.73, 5;
    %vpi_call 2 182 "$write", "%1b", &PV<v0x7fb3e8c40720_0, v0x7fb3e8c40630_0, 1> {0 0 0};
    %load/vec4 v0x7fb3e8c40630_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.74, 4;
    %vpi_call 2 183 "$write", "_" {0 0 0};
T_0.74 ;
    %load/vec4 v0x7fb3e8c40630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fb3e8c40630_0, 0, 32;
    %jmp T_0.72;
T_0.73 ;
    %vpi_call 2 186 "$write", "\012\012*****************************************************************\012" {0 0 0};
    %vpi_call 2 187 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 188 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "truth.v";
