Classic Timing Analyzer report for time_shower
Mon Jun 12 15:06:37 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                     ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.130 ns                         ; q6[3]                    ; led_shower:inst|SHUJU[3] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.581 ns                        ; led_shower:inst|SHUJU[3] ; d[0]                     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.909 ns                        ; q3[2]                    ; led_shower:inst|SHUJU[2] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 160.77 MHz ( period = 6.220 ns ) ; led_shower:inst|CNT6[0]  ; led_shower:inst|SHUJU[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                          ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+--------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570T100C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 160.77 MHz ( period = 6.220 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|SHUJU[1] ; clk        ; clk      ; None                        ; None                      ; 5.511 ns                ;
; N/A   ; 164.53 MHz ( period = 6.078 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|SHUJU[3] ; clk        ; clk      ; None                        ; None                      ; 5.369 ns                ;
; N/A   ; 170.21 MHz ( period = 5.875 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|SHUJU[1] ; clk        ; clk      ; None                        ; None                      ; 5.166 ns                ;
; N/A   ; 170.50 MHz ( period = 5.865 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|SHUJU[2] ; clk        ; clk      ; None                        ; None                      ; 5.156 ns                ;
; N/A   ; 171.88 MHz ( period = 5.818 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|SHUJU[0] ; clk        ; clk      ; None                        ; None                      ; 5.109 ns                ;
; N/A   ; 184.98 MHz ( period = 5.406 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|SHUJU[3] ; clk        ; clk      ; None                        ; None                      ; 4.697 ns                ;
; N/A   ; 218.29 MHz ( period = 4.581 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|WLED[2]  ; clk        ; clk      ; None                        ; None                      ; 3.872 ns                ;
; N/A   ; 218.58 MHz ( period = 4.575 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|SHUJU[2] ; clk        ; clk      ; None                        ; None                      ; 3.866 ns                ;
; N/A   ; 230.73 MHz ( period = 4.334 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|WLED[0]  ; clk        ; clk      ; None                        ; None                      ; 3.625 ns                ;
; N/A   ; 230.79 MHz ( period = 4.333 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|CNT6[2]  ; clk        ; clk      ; None                        ; None                      ; 3.624 ns                ;
; N/A   ; 231.05 MHz ( period = 4.328 ns )               ; led_shower:inst|CNT6[2] ; led_shower:inst|SHUJU[3] ; clk        ; clk      ; None                        ; None                      ; 3.619 ns                ;
; N/A   ; 231.16 MHz ( period = 4.326 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|WLED[1]  ; clk        ; clk      ; None                        ; None                      ; 3.617 ns                ;
; N/A   ; 233.32 MHz ( period = 4.286 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|WLED[5]  ; clk        ; clk      ; None                        ; None                      ; 3.577 ns                ;
; N/A   ; 233.37 MHz ( period = 4.285 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|WLED[1]  ; clk        ; clk      ; None                        ; None                      ; 3.576 ns                ;
; N/A   ; 233.54 MHz ( period = 4.282 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|WLED[4]  ; clk        ; clk      ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 233.92 MHz ( period = 4.275 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|CNT6[2]  ; clk        ; clk      ; None                        ; None                      ; 3.566 ns                ;
; N/A   ; 234.08 MHz ( period = 4.272 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|WLED[0]  ; clk        ; clk      ; None                        ; None                      ; 3.563 ns                ;
; N/A   ; 234.52 MHz ( period = 4.264 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|WLED[3]  ; clk        ; clk      ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 243.31 MHz ( period = 4.110 ns )               ; led_shower:inst|CNT6[2] ; led_shower:inst|SHUJU[1] ; clk        ; clk      ; None                        ; None                      ; 3.401 ns                ;
; N/A   ; 248.63 MHz ( period = 4.022 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|SHUJU[0] ; clk        ; clk      ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 248.94 MHz ( period = 4.017 ns )               ; led_shower:inst|CNT6[2] ; led_shower:inst|SHUJU[2] ; clk        ; clk      ; None                        ; None                      ; 3.308 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns )               ; led_shower:inst|CNT6[2] ; led_shower:inst|SHUJU[0] ; clk        ; clk      ; None                        ; None                      ; 3.295 ns                ;
; N/A   ; 258.73 MHz ( period = 3.865 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|WLED[3]  ; clk        ; clk      ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 259.07 MHz ( period = 3.860 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|WLED[2]  ; clk        ; clk      ; None                        ; None                      ; 3.151 ns                ;
; N/A   ; 290.53 MHz ( period = 3.442 ns )               ; led_shower:inst|CNT6[2] ; led_shower:inst|CNT6[1]  ; clk        ; clk      ; None                        ; None                      ; 2.733 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[1] ; led_shower:inst|CNT6[1]  ; clk        ; clk      ; None                        ; None                      ; 2.064 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[0] ; led_shower:inst|CNT6[1]  ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[0] ; led_shower:inst|CNT6[0]  ; clk        ; clk      ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[2] ; led_shower:inst|WLED[5]  ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[2] ; led_shower:inst|WLED[1]  ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[2] ; led_shower:inst|WLED[4]  ; clk        ; clk      ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[2] ; led_shower:inst|CNT6[2]  ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[2] ; led_shower:inst|WLED[0]  ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
+-------+------------------------------------------------+-------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+-------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                       ; To Clock ;
+-------+--------------+------------+-------+--------------------------+----------+
; N/A   ; None         ; 4.130 ns   ; q6[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A   ; None         ; 4.068 ns   ; q2[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A   ; None         ; 4.008 ns   ; q5[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A   ; None         ; 3.988 ns   ; q2[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A   ; None         ; 3.860 ns   ; q6[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A   ; None         ; 3.827 ns   ; q1[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A   ; None         ; 3.788 ns   ; q4[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A   ; None         ; 3.741 ns   ; q5[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A   ; None         ; 3.642 ns   ; q1[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A   ; None         ; 3.586 ns   ; q6[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A   ; None         ; 3.564 ns   ; q1[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A   ; None         ; 3.440 ns   ; q3[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A   ; None         ; 3.404 ns   ; q6[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A   ; None         ; 3.357 ns   ; q5[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A   ; None         ; 3.351 ns   ; q2[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A   ; None         ; 3.170 ns   ; q4[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A   ; None         ; 3.102 ns   ; q4[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A   ; None         ; 3.062 ns   ; q3[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A   ; None         ; 2.873 ns   ; q3[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A   ; None         ; 2.670 ns   ; q5[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A   ; None         ; 2.613 ns   ; q2[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A   ; None         ; 2.600 ns   ; q1[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A   ; None         ; 2.475 ns   ; q4[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A   ; None         ; 2.463 ns   ; q3[2] ; led_shower:inst|SHUJU[2] ; clk      ;
+-------+--------------+------------+-------+--------------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+--------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To   ; From Clock ;
+-------+--------------+------------+--------------------------+------+------------+
; N/A   ; None         ; 12.581 ns  ; led_shower:inst|SHUJU[3] ; d[0] ; clk        ;
; N/A   ; None         ; 12.432 ns  ; led_shower:inst|SHUJU[0] ; d[0] ; clk        ;
; N/A   ; None         ; 12.144 ns  ; led_shower:inst|SHUJU[1] ; d[0] ; clk        ;
; N/A   ; None         ; 12.133 ns  ; led_shower:inst|SHUJU[2] ; d[0] ; clk        ;
; N/A   ; None         ; 11.820 ns  ; led_shower:inst|SHUJU[2] ; d[3] ; clk        ;
; N/A   ; None         ; 11.644 ns  ; led_shower:inst|SHUJU[2] ; d[1] ; clk        ;
; N/A   ; None         ; 11.261 ns  ; led_shower:inst|SHUJU[2] ; d[4] ; clk        ;
; N/A   ; None         ; 11.246 ns  ; led_shower:inst|SHUJU[2] ; d[2] ; clk        ;
; N/A   ; None         ; 11.189 ns  ; led_shower:inst|SHUJU[2] ; d[6] ; clk        ;
; N/A   ; None         ; 11.081 ns  ; led_shower:inst|SHUJU[0] ; d[3] ; clk        ;
; N/A   ; None         ; 11.072 ns  ; led_shower:inst|SHUJU[1] ; d[3] ; clk        ;
; N/A   ; None         ; 10.938 ns  ; led_shower:inst|SHUJU[0] ; d[1] ; clk        ;
; N/A   ; None         ; 10.924 ns  ; led_shower:inst|SHUJU[1] ; d[1] ; clk        ;
; N/A   ; None         ; 10.896 ns  ; led_shower:inst|SHUJU[3] ; d[3] ; clk        ;
; N/A   ; None         ; 10.723 ns  ; led_shower:inst|SHUJU[3] ; d[1] ; clk        ;
; N/A   ; None         ; 10.695 ns  ; led_shower:inst|SHUJU[2] ; d[5] ; clk        ;
; N/A   ; None         ; 10.561 ns  ; led_shower:inst|SHUJU[0] ; d[4] ; clk        ;
; N/A   ; None         ; 10.546 ns  ; led_shower:inst|SHUJU[1] ; d[4] ; clk        ;
; N/A   ; None         ; 10.518 ns  ; led_shower:inst|SHUJU[0] ; d[2] ; clk        ;
; N/A   ; None         ; 10.503 ns  ; led_shower:inst|SHUJU[1] ; d[2] ; clk        ;
; N/A   ; None         ; 10.490 ns  ; led_shower:inst|SHUJU[0] ; d[6] ; clk        ;
; N/A   ; None         ; 10.474 ns  ; led_shower:inst|SHUJU[1] ; d[6] ; clk        ;
; N/A   ; None         ; 10.453 ns  ; led_shower:inst|SHUJU[0] ; d[5] ; clk        ;
; N/A   ; None         ; 10.342 ns  ; led_shower:inst|SHUJU[3] ; d[4] ; clk        ;
; N/A   ; None         ; 10.323 ns  ; led_shower:inst|SHUJU[3] ; d[2] ; clk        ;
; N/A   ; None         ; 10.267 ns  ; led_shower:inst|SHUJU[3] ; d[6] ; clk        ;
; N/A   ; None         ; 10.148 ns  ; led_shower:inst|SHUJU[3] ; d[5] ; clk        ;
; N/A   ; None         ; 9.969 ns   ; led_shower:inst|SHUJU[1] ; d[5] ; clk        ;
; N/A   ; None         ; 9.144 ns   ; led_shower:inst|WLED[1]  ; w[1] ; clk        ;
; N/A   ; None         ; 8.977 ns   ; led_shower:inst|WLED[5]  ; w[5] ; clk        ;
; N/A   ; None         ; 8.910 ns   ; led_shower:inst|WLED[4]  ; w[4] ; clk        ;
; N/A   ; None         ; 8.781 ns   ; led_shower:inst|WLED[2]  ; w[2] ; clk        ;
; N/A   ; None         ; 8.401 ns   ; led_shower:inst|WLED[3]  ; w[3] ; clk        ;
; N/A   ; None         ; 8.344 ns   ; led_shower:inst|WLED[0]  ; w[0] ; clk        ;
+-------+--------------+------------+--------------------------+------+------------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                       ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; N/A           ; None        ; -1.909 ns ; q3[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A           ; None        ; -1.921 ns ; q4[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A           ; None        ; -2.046 ns ; q1[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A           ; None        ; -2.059 ns ; q2[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A           ; None        ; -2.116 ns ; q5[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A           ; None        ; -2.319 ns ; q3[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A           ; None        ; -2.508 ns ; q3[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A           ; None        ; -2.548 ns ; q4[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A           ; None        ; -2.616 ns ; q4[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A           ; None        ; -2.797 ns ; q2[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A           ; None        ; -2.803 ns ; q5[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A           ; None        ; -2.850 ns ; q6[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A           ; None        ; -2.886 ns ; q3[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A           ; None        ; -3.010 ns ; q1[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A           ; None        ; -3.032 ns ; q6[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A           ; None        ; -3.088 ns ; q1[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A           ; None        ; -3.187 ns ; q5[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A           ; None        ; -3.234 ns ; q4[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A           ; None        ; -3.273 ns ; q1[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A           ; None        ; -3.306 ns ; q6[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A           ; None        ; -3.434 ns ; q2[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A           ; None        ; -3.454 ns ; q5[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A           ; None        ; -3.514 ns ; q2[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A           ; None        ; -3.576 ns ; q6[3] ; led_shower:inst|SHUJU[3] ; clk      ;
+---------------+-------------+-----------+-------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Jun 12 15:06:37 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off time_shower -c time_shower
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 160.77 MHz between source register "led_shower:inst|CNT6[0]" and destination register "led_shower:inst|SHUJU[1]" (period= 6.22 ns)
    Info: + Longest register to register delay is 5.511 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y6_N0; Fanout = 17; REG Node = 'led_shower:inst|CNT6[0]'
        Info: 2: + IC(2.048 ns) + CELL(0.511 ns) = 2.559 ns; Loc. = LC_X8_Y5_N1; Fanout = 1; COMB Node = 'led_shower:inst|Mux8~2'
        Info: 3: + IC(2.361 ns) + CELL(0.591 ns) = 5.511 ns; Loc. = LC_X6_Y6_N2; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[1]'
        Info: Total cell delay = 1.102 ns ( 20.00 % )
        Info: Total interconnect delay = 4.409 ns ( 80.00 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 13; CLK Node = 'clk'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y6_N2; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[1]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
        Info: - Longest clock path from clock "clk" to source register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 13; CLK Node = 'clk'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y6_N0; Fanout = 17; REG Node = 'led_shower:inst|CNT6[0]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "led_shower:inst|SHUJU[3]" (data pin = "q6[3]", clock pin = "clk") is 4.130 ns
    Info: + Longest pin to register delay is 7.478 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_33; Fanout = 1; PIN Node = 'q6[3]'
        Info: 2: + IC(2.718 ns) + CELL(0.740 ns) = 4.590 ns; Loc. = LC_X8_Y5_N7; Fanout = 1; COMB Node = 'led_shower:inst|Mux6~2'
        Info: 3: + IC(2.297 ns) + CELL(0.591 ns) = 7.478 ns; Loc. = LC_X6_Y6_N5; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[3]'
        Info: Total cell delay = 2.463 ns ( 32.94 % )
        Info: Total interconnect delay = 5.015 ns ( 67.06 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 13; CLK Node = 'clk'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y6_N5; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[3]'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
Info: tco from clock "clk" to destination pin "d[0]" through register "led_shower:inst|SHUJU[3]" is 12.581 ns
    Info: + Longest clock path from clock "clk" to source register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 13; CLK Node = 'clk'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y6_N5; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[3]'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 8.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N5; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[3]'
        Info: 2: + IC(2.594 ns) + CELL(0.511 ns) = 3.105 ns; Loc. = LC_X8_Y4_N2; Fanout = 1; COMB Node = 'led_shower:inst|Mux20~0'
        Info: 3: + IC(3.097 ns) + CELL(2.322 ns) = 8.524 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'd[0]'
        Info: Total cell delay = 2.833 ns ( 33.24 % )
        Info: Total interconnect delay = 5.691 ns ( 66.76 % )
Info: th for register "led_shower:inst|SHUJU[2]" (data pin = "q3[2]", clock pin = "clk") is -1.909 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 13; CLK Node = 'clk'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y6_N7; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[2]'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.811 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'q3[2]'
        Info: 2: + IC(3.241 ns) + CELL(0.511 ns) = 4.915 ns; Loc. = LC_X7_Y6_N6; Fanout = 1; COMB Node = 'led_shower:inst|Mux7~1'
        Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 5.811 ns; Loc. = LC_X7_Y6_N7; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[2]'
        Info: Total cell delay = 2.265 ns ( 38.98 % )
        Info: Total interconnect delay = 3.546 ns ( 61.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Mon Jun 12 15:06:37 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


