library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

library work;
use work.TdmaMinTypes.all;

entity PipConfig is
	generic (stages : positive
	);
	port (clk : in std_logic;
			data_i_sel, data_o_sel : out std_logic_vector(stages-1 downto 0)
	);
end entity;

