// Seed: 1564882841
module module_0 ();
  wire id_1;
  wire id_2;
endmodule
program module_1 (
    id_1,
    id_2[1 :-1]
);
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_2 = id_2;
  module_0 modCall_1 ();
endprogram
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_0 = 32'd25,
    parameter id_2 = 32'd77
) (
    input supply1 _id_0,
    input wand id_1,
    input tri _id_2
);
  parameter [id_0 : 1] id_4 = -1'b0;
  wire [1 : -1 'h0] id_5 = id_0;
  logic id_6 = -1;
  assign id_5 = id_6;
  assign id_6 = 1'd0;
  wire id_7 = id_6;
  assign id_7 = (id_0);
  wor [id_0 : id_2] id_8 = 1;
  module_0 modCall_1 ();
  logic id_9;
endmodule
