# //  ModelSim SE-64 10.4b May 26 2015 Linux 4.15.0-52-generic
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do scripts/test.tcl
# ==== CSCE611 regfile LabTest Script ===============================================
# 
# TIP: you can run this test again without re-starting modelsim using the command
# do scripts/test.tcl
# 
# ------ Compile Verilog Files --------------------------------------------------
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 16:56:47 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Error (suppressible): (vlog-12003) rpncalc.sv(193): Variable 'count' written by continuous and procedural assignments. See rpncalc.sv(101). 
# ** Warning: rpncalc.sv(160): (vlog-2182) 'count' might be read before written in always_comb or always @* block.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# End time: 16:56:47 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./scripts/test.tcl line 8
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 16:58:09 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Error: (vlog-13069) rpncalc.sv(121): near "else": syntax error, unexpected else.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# End time: 16:58:09 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 16:58:28 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Error (suppressible): (vlog-12003) rpncalc.sv(120): Variable 'count' written by continuous and procedural assignments. See rpncalc.sv(101). 
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# End time: 16:58:28 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:01:42 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:01:42 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -novopt work.rpncalc 
# Start time: 17:01:42 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 800 ns.
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1785 ns
# Causality operation skipped due to absence of debug database file
add dataflow \
sim:/rpncalc/count 
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:08:29 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Error: (vlog-13069) rpncalc.sv(125): near "'1": syntax error, unexpected UNSIZED_BIT.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# End time: 17:08:29 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:09:01 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:09:01 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:09:01 on Dec 03,2019, Elapsed time: 0:07:19
# Errors: 5, Warnings: 15
# vsim -novopt work.rpncalc 
# Start time: 17:09:01 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1785 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:10:40 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:10:40 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:10:40 on Dec 03,2019, Elapsed time: 0:01:39
# Errors: 0, Warnings: 12
# vsim -novopt work.rpncalc 
# Start time: 17:10:40 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1575 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:12:54 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:12:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:12:54 on Dec 03,2019, Elapsed time: 0:02:14
# Errors: 0, Warnings: 12
# vsim -novopt work.rpncalc 
# Start time: 17:12:54 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error: Invalid binary digit: f.
# ** Error: (vsim-4011) Invalid force value: 4'bf.
# Error in macro ./sim.do line 80
# Invalid binary digit: f.
# ** Error: (vsim-4011) Invalid force value: 4'bf.
# 
#     while executing
# "force key 4'bf"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:13:43 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:13:43 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:13:43 on Dec 03,2019, Elapsed time: 0:00:49
# Errors: 2, Warnings: 12
# vsim -novopt work.rpncalc 
# Start time: 17:13:43 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error: Invalid binary digit: f.
# ** Error: (vsim-4011) Invalid force value: 4'bf.
# Error in macro ./sim.do line 80
# Invalid binary digit: f.
# ** Error: (vsim-4011) Invalid force value: 4'bf.
# 
#     while executing
# "force key 4'bf"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:14:34 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:14:34 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:14:34 on Dec 03,2019, Elapsed time: 0:00:51
# Errors: 2, Warnings: 12
# vsim -novopt work.rpncalc 
# Start time: 17:14:34 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1575 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:15:19 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:15:19 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:15:19 on Dec 03,2019, Elapsed time: 0:00:45
# Errors: 0, Warnings: 12
# vsim -novopt work.rpncalc 
# Start time: 17:15:19 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (4) does not match connection size (1) for port 'op'. The port definition is at: alu.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:26:35 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Error: (vlog-13069) rpncalc.sv(170): near "=": syntax error, unexpected '=', expecting '('.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# End time: 17:26:35 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:27:02 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:27:02 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:27:02 on Dec 03,2019, Elapsed time: 0:11:43
# Errors: 4, Warnings: 14
# vsim -novopt work.rpncalc 
# Start time: 17:27:02 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error: (vish-4014) No objects found matching '/rpncalc/op'.
# Error in macro ./sim.do line 30
# (vish-4014) No objects found matching '/rpncalc/op'.
#     while executing
# "add wave /rpncalc/op"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:28:15 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:28:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:28:15 on Dec 03,2019, Elapsed time: 0:01:13
# Errors: 3, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 17:28:15 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1890 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:29:50 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:29:50 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:29:50 on Dec 03,2019, Elapsed time: 0:01:35
# Errors: 0, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 17:29:50 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:33:02 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:33:02 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:33:02 on Dec 03,2019, Elapsed time: 0:03:12
# Errors: 0, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 17:33:02 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:36:56 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:36:56 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:36:56 on Dec 03,2019, Elapsed time: 0:03:54
# Errors: 0, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 17:36:56 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:43:19 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:43:19 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:43:19 on Dec 03,2019, Elapsed time: 0:06:23
# Errors: 0, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 17:43:19 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:44:09 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:44:09 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:44:09 on Dec 03,2019, Elapsed time: 0:00:50
# Errors: 0, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 17:44:09 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:46:10 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:46:11 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 17:46:11 on Dec 03,2019, Elapsed time: 0:02:02
# Errors: 0, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 17:46:11 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (32) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:49:15 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:49:15 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:49:15 on Dec 03,2019, Elapsed time: 0:03:04
# Errors: 0, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 17:49:15 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (32) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:51:50 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:51:50 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:51:50 on Dec 03,2019, Elapsed time: 0:02:35
# Errors: 0, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 17:51:50 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:53:13 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:53:13 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:53:14 on Dec 03,2019, Elapsed time: 0:01:24
# Errors: 0, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 17:53:14 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:55:24 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:55:24 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:55:24 on Dec 03,2019, Elapsed time: 0:02:10
# Errors: 0, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 17:55:24 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 17:59:49 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 17:59:49 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:59:49 on Dec 03,2019, Elapsed time: 0:04:25
# Errors: 0, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 17:59:49 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'lo'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:02:30 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:02:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:02:30 on Dec 03,2019, Elapsed time: 0:02:41
# Errors: 0, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 18:02:30 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 1400 ns.
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:06:16 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:06:16 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:06:16 on Dec 03,2019, Elapsed time: 0:03:46
# Errors: 1, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:06:16 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (32) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
add dataflow \
sim:/rpncalc/readdata2 
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:10:19 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:10:19 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:10:20 on Dec 03,2019, Elapsed time: 0:04:04
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:10:20 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (32) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:13:00 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:13:00 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:13:00 on Dec 03,2019, Elapsed time: 0:02:40
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:13:00 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 1400 ns.
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:15:47 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:15:47 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:15:48 on Dec 03,2019, Elapsed time: 0:02:48
# Errors: 1, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:15:48 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 1400 ns.
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:17:36 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:17:36 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:17:37 on Dec 03,2019, Elapsed time: 0:01:49
# Errors: 1, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:17:37 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 1400 ns.
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:19:05 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:19:05 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:19:06 on Dec 03,2019, Elapsed time: 0:01:29
# Errors: 1, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:19:06 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 1400 ns.
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:20:57 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:20:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:20:57 on Dec 03,2019, Elapsed time: 0:01:51
# Errors: 1, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:20:57 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:22:10 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:22:10 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:22:10 on Dec 03,2019, Elapsed time: 0:01:13
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:22:10 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 1400 ns.
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:24:57 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:24:57 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:24:57 on Dec 03,2019, Elapsed time: 0:02:47
# Errors: 1, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:24:57 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 1400 ns.
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:28:30 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:28:30 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:28:31 on Dec 03,2019, Elapsed time: 0:03:34
# Errors: 1, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:28:31 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (32) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:29:51 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Error: (vlog-13069) rpncalc.sv(174): near "push_by": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# End time: 18:29:51 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:30:13 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:30:13 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:30:13 on Dec 03,2019, Elapsed time: 0:01:42
# Errors: 4, Warnings: 12
# vsim -novopt work.rpncalc 
# Start time: 18:30:13 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (32) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:33:42 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:33:43 on Dec 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 18:33:43 on Dec 03,2019, Elapsed time: 0:03:30
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:33:43 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (32) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:38:34 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Error: (vlog-13069) rpncalc.sv(203): near "else": syntax error, unexpected else.
# ** Error: rpncalc.sv(205): (vlog-13205) Syntax error found in the scope following 'push_by'. Is there a missing '::'?
# -- Compiling module CSCE611_regfile_testbench
# End time: 18:38:34 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /usr/local/3rdparty/mentor/modelsim104b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:38:54 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:38:54 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:38:54 on Dec 03,2019, Elapsed time: 0:05:11
# Errors: 5, Warnings: 11
# vsim -novopt work.rpncalc 
# Start time: 18:38:54 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (32) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:39:40 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:39:40 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:39:40 on Dec 03,2019, Elapsed time: 0:00:46
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:39:40 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (32) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:40:44 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:40:44 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:40:44 on Dec 03,2019, Elapsed time: 0:01:04
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:40:44 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (32) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:43:51 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:43:51 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:43:52 on Dec 03,2019, Elapsed time: 0:03:08
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:43:52 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (32) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:44:43 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:44:43 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:44:44 on Dec 03,2019, Elapsed time: 0:00:52
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:44:44 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (32) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:55:14 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:55:14 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:55:15 on Dec 03,2019, Elapsed time: 0:10:31
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:55:15 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 18:57:21 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 18:57:21 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:57:21 on Dec 03,2019, Elapsed time: 0:02:06
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 18:57:21 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 19:00:44 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 19:00:44 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 19:00:44 on Dec 03,2019, Elapsed time: 0:03:23
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 19:00:44 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 1995 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 19:20:46 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 19:20:46 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 19:20:47 on Dec 03,2019, Elapsed time: 0:20:03
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 19:20:47 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 2100 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 19:25:10 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 19:25:10 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 19:25:10 on Dec 03,2019, Elapsed time: 0:04:23
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 19:25:10 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 2100 ns
do sim.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 19:29:37 on Dec 03,2019
# vlog -reportprogress 300 -novopt CSCE611_lab_regfile.sv alu.sv csce611_regfile_testbench.sv oldtestbench.sv regfile.sv rpncalc.sv testbench.sv 
# -- Compiling module CSCE611_lab_regfile
# -- Compiling module alu
# -- Compiling module CSCE611_regfile_testbench
# ** Warning: oldtestbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# -- Compiling module regfile
# -- Compiling module rpncalc
# ** Warning: testbench.sv(1): (vlog-2275) 'CSCE611_regfile_testbench' already exists and will be overwritten.
# -- Compiling module CSCE611_regfile_testbench
# 
# Top level modules:
# 	CSCE611_lab_regfile
# 	CSCE611_regfile_testbench
# 	rpncalc
# End time: 19:29:37 on Dec 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 19:29:38 on Dec 03,2019, Elapsed time: 0:04:28
# Errors: 0, Warnings: 10
# vsim -novopt work.rpncalc 
# Start time: 19:29:38 on Dec 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.rpncalc
# Loading work.regfile
# Loading work.alu
# ** Warning: (vsim-3017) rpncalc.sv(71): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr1'. The port definition is at: regfile.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'readaddr2'. The port definition is at: regfile.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3015) rpncalc.sv(71): [PCDPC] - Port size (5) does not match connection size (8) for port 'writeaddr'. The port definition is at: regfile.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/memory File: regfile.sv
# ** Warning: (vsim-3722) rpncalc.sv(71): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: alu.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# ** Warning: (vsim-3015) rpncalc.sv(84): [PCDPC] - Port size (32) does not match connection size (1) for port 'hi'. The port definition is at: alu.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /rpncalc/myalu File: alu.sv
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 2100 ns
# End time: 19:31:20 on Dec 03,2019, Elapsed time: 0:01:42
# Errors: 0, Warnings: 8
