{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475901934728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475901934728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 21:45:34 2016 " "Processing started: Fri Oct 07 21:45:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475901934728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475901934728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off storm_sdram -c baseline " "Command: quartus_map --read_settings_files=on --write_settings_files=off storm_sdram -c baseline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475901934728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1475901937046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/amber/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/amber/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 amber_uart " "Found entity 1: amber_uart" {  } { { "storm_soc/components/amber/uart.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/amber/uart.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901937278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901937278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/amber/timer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/amber/timer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 amber_timer_module " "Found entity 1: amber_timer_module" {  } { { "storm_soc/components/amber/timer_module.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/amber/timer_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901937305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901937305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/amber/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/amber/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 amber_interrupt_controller " "Found entity 1: amber_interrupt_controller" {  } { { "storm_soc/components/amber/interrupt_controller.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/amber/interrupt_controller.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901937318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901937318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/reset_protector/rtl/rst_protect_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/reset_protector/rtl/rst_protect_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RST_PROTECT-Behavioral " "Found design unit 1: RST_PROTECT-Behavioral" {  } { { "storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939086 ""} { "Info" "ISGN_ENTITY_NAME" "1 RST_PROTECT " "Found entity 1: RST_PROTECT" {  } { { "storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/pwm_controller/rtl/pwm_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/pwm_controller/rtl/pwm_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_CTRL-Structure " "Found design unit 1: PWM_CTRL-Structure" {  } { { "storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939095 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_CTRL " "Found entity 1: PWM_CTRL" {  } { { "storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/dpram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/dpram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_altera " "Found entity 1: dpram_altera" {  } { { "storm_soc/components/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/dpram_altera.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_clock_fifo " "Found entity 1: dual_clock_fifo" {  } { { "storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/wb_port.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/wb_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port " "Found entity 1: wb_port" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/arbiter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/dpram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/dpram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_generic " "Found entity 1: dpram_generic" {  } { { "storm_soc/components/wb_sdram_ctrl/dpram_generic.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/dpram_generic.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_sdram_ctrl " "Found entity 1: wb_sdram_ctrl" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/bufram.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/bufram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufram " "Found entity 1: bufram" {  } { { "storm_soc/components/wb_sdram_ctrl/bufram.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/bufram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/vector_interrupt_controller/rtl/vic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/vector_interrupt_controller/rtl/vic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIC-Structure " "Found design unit 1: VIC-Structure" {  } { { "storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939209 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIC " "Found entity 1: VIC" {  } { { "storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/timer/rtl/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/timer/rtl/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-Structure " "Found design unit 1: TIMER-Structure" {  } { { "storm_soc/components/timer/rtl/TIMER.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/timer/rtl/TIMER.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939222 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "storm_soc/components/timer/rtl/TIMER.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/timer/rtl/TIMER.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/wb_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/wb_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB_UNIT-Structure " "Found design unit 1: WB_UNIT-Structure" {  } { { "storm_core/rtl/WB_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/WB_UNIT.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939229 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB_UNIT " "Found entity 1: WB_UNIT" {  } { { "storm_core/rtl/WB_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/WB_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/storm_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/storm_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STORM_TOP-Structure " "Found design unit 1: STORM_TOP-Structure" {  } { { "storm_core/rtl/STORM_TOP.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939239 ""} { "Info" "ISGN_ENTITY_NAME" "1 STORM_TOP " "Found entity 1: STORM_TOP" {  } { { "storm_core/rtl/STORM_TOP.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/reg_file.vhd 4 2 " "Found 4 design units, including 2 entities, in source file storm_core/rtl/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE-REG_FILE_STRUCTURE " "Found design unit 1: REG_FILE-REG_FILE_STRUCTURE" {  } { { "storm_core/rtl/REG_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/REG_FILE.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939249 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADR_TRANSLATION_UNIT-ADRTU_STRUCTURE " "Found design unit 2: ADR_TRANSLATION_UNIT-ADRTU_STRUCTURE" {  } { { "storm_core/rtl/REG_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/REG_FILE.vhd" 188 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939249 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "storm_core/rtl/REG_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/REG_FILE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939249 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADR_TRANSLATION_UNIT " "Found entity 2: ADR_TRANSLATION_UNIT" {  } { { "storm_core/rtl/REG_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/REG_FILE.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/operand_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/operand_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPERAND_UNIT-OPERAND_UNIT_STRUCTURE " "Found design unit 1: OPERAND_UNIT-OPERAND_UNIT_STRUCTURE" {  } { { "storm_core/rtl/OPERAND_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/OPERAND_UNIT.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939260 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPERAND_UNIT " "Found entity 1: OPERAND_UNIT" {  } { { "storm_core/rtl/OPERAND_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/OPERAND_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/opcode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/opcode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPCODE_DECODER-instruction_decoder " "Found design unit 1: OPCODE_DECODER-instruction_decoder" {  } { { "storm_core/rtl/OPCODE_DECODER.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/OPCODE_DECODER.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939271 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPCODE_DECODER " "Found entity 1: OPCODE_DECODER" {  } { { "storm_core/rtl/OPCODE_DECODER.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/OPCODE_DECODER.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/multiply_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/multiply_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTIPLY_UNIT-Behavioral " "Found design unit 1: MULTIPLY_UNIT-Behavioral" {  } { { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MULTIPLY_UNIT.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939279 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLY_UNIT " "Found entity 1: MULTIPLY_UNIT" {  } { { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MULTIPLY_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/ms_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/ms_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MS_UNIT-Structural " "Found design unit 1: MS_UNIT-Structural" {  } { { "storm_core/rtl/MS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MS_UNIT.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939287 ""} { "Info" "ISGN_ENTITY_NAME" "1 MS_UNIT " "Found entity 1: MS_UNIT" {  } { { "storm_core/rtl/MS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MS_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/mc_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/mc_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MC_SYS-MC_SYS_STRUCTURE " "Found design unit 1: MC_SYS-MC_SYS_STRUCTURE" {  } { { "storm_core/rtl/MC_SYS.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MC_SYS.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939298 ""} { "Info" "ISGN_ENTITY_NAME" "1 MC_SYS " "Found entity 1: MC_SYS" {  } { { "storm_core/rtl/MC_SYS.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MC_SYS.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/load_store_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/load_store_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOAD_STORE_UNIT-Structure " "Found design unit 1: LOAD_STORE_UNIT-Structure" {  } { { "storm_core/rtl/LOAD_STORE_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/LOAD_STORE_UNIT.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939306 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOAD_STORE_UNIT " "Found entity 1: LOAD_STORE_UNIT" {  } { { "storm_core/rtl/LOAD_STORE_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/LOAD_STORE_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/flow_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/flow_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLOW_CTRL-FLOW_CTRL_STRUCTURE " "Found design unit 1: FLOW_CTRL-FLOW_CTRL_STRUCTURE" {  } { { "storm_core/rtl/FLOW_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/FLOW_CTRL.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939320 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLOW_CTRL " "Found entity 1: FLOW_CTRL" {  } { { "storm_core/rtl/FLOW_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/FLOW_CTRL.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/core_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file storm_core/rtl/core_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STORM_core_package " "Found design unit 1: STORM_core_package" {  } { { "storm_core/rtl/CORE_PKG.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE_PKG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORE-CORE_STRUCTURE " "Found design unit 1: CORE-CORE_STRUCTURE" {  } { { "storm_core/rtl/CORE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939353 ""} { "Info" "ISGN_ENTITY_NAME" "1 CORE " "Found entity 1: CORE" {  } { { "storm_core/rtl/CORE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CACHE-Behavioral " "Found design unit 1: CACHE-Behavioral" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CACHE.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939363 ""} { "Info" "ISGN_ENTITY_NAME" "1 CACHE " "Found entity 1: CACHE" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CACHE.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/bus_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/bus_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUS_UNIT-Structure " "Found design unit 1: BUS_UNIT-Structure" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939369 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUS_UNIT " "Found entity 1: BUS_UNIT" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BARREL_SHIFTER-Structure " "Found design unit 1: BARREL_SHIFTER-Structure" {  } { { "storm_core/rtl/BARREL_SHIFTER.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BARREL_SHIFTER.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939377 ""} { "Info" "ISGN_ENTITY_NAME" "1 BARREL_SHIFTER " "Found entity 1: BARREL_SHIFTER" {  } { { "storm_core/rtl/BARREL_SHIFTER.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BARREL_SHIFTER.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_STRUCTURE " "Found design unit 1: ALU-ALU_STRUCTURE" {  } { { "storm_core/rtl/ALU.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/ALU.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939387 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "storm_core/rtl/ALU.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/ALU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/basic_system/rtl/storm_soc_basic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/basic_system/rtl/storm_soc_basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STORM_SoC_basic-Structure " "Found design unit 1: STORM_SoC_basic-Structure" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939398 ""} { "Info" "ISGN_ENTITY_NAME" "1 STORM_SoC_basic " "Found entity 1: STORM_SoC_basic" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/sram_memory/rtl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/sram_memory/rtl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY-Behavioral " "Found design unit 1: MEMORY-Behavioral" {  } { { "storm_soc/components/sram_memory/rtl/MEMORY.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/sram_memory/rtl/MEMORY.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939402 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Found entity 1: MEMORY" {  } { { "storm_soc/components/sram_memory/rtl/MEMORY.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/sram_memory/rtl/MEMORY.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file storm_soc/components/spi_controller/rtl/verilog/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/spi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_top " "Found entity 1: spi_top" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_top.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/spi_controller/rtl/verilog/spi_top.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/spi_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_shift " "Found entity 1: spi_shift" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_shift.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/spi_controller/rtl/verilog/spi_shift.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/spi_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_clgen " "Found entity 1: spi_clgen" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/miniuart/rtl/vhdl/utils.vhd 4 2 " "Found 4 design units, including 2 entities, in source file storm_soc/components/miniuart/rtl/vhdl/utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchroniser-Behaviour " "Found design unit 1: synchroniser-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939483 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Counter-Behaviour " "Found design unit 2: Counter-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939483 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchroniser " "Found entity 1: synchroniser" {  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939483 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/miniuart/rtl/vhdl/txunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/miniuart/rtl/vhdl/txunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TxUnit-Behaviour " "Found design unit 1: TxUnit-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939495 ""} { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Found entity 1: TxUnit" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/miniuart/rtl/vhdl/rxunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/miniuart/rtl/vhdl/rxunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RxUnit-Behaviour " "Found design unit 1: RxUnit-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939505 ""} { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Found entity 1: RxUnit" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/miniuart/rtl/vhdl/mini_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/miniuart/rtl/vhdl/mini_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MINI_UART-Behaviour " "Found design unit 1: MINI_UART-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939513 ""} { "Info" "ISGN_ENTITY_NAME" "1 MINI_UART " "Found entity 1: MINI_UART" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/io_controller/rtl/gp_io_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/io_controller/rtl/gp_io_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GP_IO_CTRL-Structure " "Found design unit 1: GP_IO_CTRL-Structure" {  } { { "storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939522 ""} { "Info" "ISGN_ENTITY_NAME" "1 GP_IO_CTRL " "Found entity 1: GP_IO_CTRL" {  } { { "storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/boot_rom/rtl/boot_rom_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/boot_rom/rtl/boot_rom_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOOT_ROM_FILE-Behavioral " "Found design unit 1: BOOT_ROM_FILE-Behavioral" {  } { { "storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939534 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOOT_ROM_FILE " "Found entity 1: BOOT_ROM_FILE" {  } { { "storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_top-structural " "Found design unit 1: i2c_master_top-structural" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939544 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_byte_ctrl-structural " "Found design unit 1: i2c_master_byte_ctrl-structural" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939554 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_bit_ctrl-structural " "Found design unit 1: i2c_master_bit_ctrl-structural" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939567 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_pll-SYN " "Found design unit 1: system_pll-SYN" {  } { { "system_pll.vhd" "" { Text "D:/de0-storm-sdram5/system_pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939573 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_pll " "Found entity 1: system_pll" {  } { { "system_pll.vhd" "" { Text "D:/de0-storm-sdram5/system_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475901939573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475901939573 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(67) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(67): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1475901939672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(69) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(69): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1475901939672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(71) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(71): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1475901939672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(76) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(76): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1475901939672 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(81) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(81): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1475901939673 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(85) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(85): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1475901939673 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(99) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(99): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1475901939673 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(112) " "Verilog HDL Parameter Declaration warning at wb_port.v(112): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_port.v" 112 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1475901939680 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(119) " "Verilog HDL Parameter Declaration warning at wb_port.v(119): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_port.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1475901939680 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(125) " "Verilog HDL Parameter Declaration warning at wb_port.v(125): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_port.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1475901939681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STORM_SoC_basic " "Elaborating entity \"STORM_SoC_basic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1475901944257 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAIN_RST_N STORM_SoC_basic.vhd(153) " "Verilog HDL or VHDL warning at STORM_SoC_basic.vhd(153): object \"MAIN_RST_N\" assigned a value but never read" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1475901944765 "|STORM_SoC_basic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XMEMD_CLK STORM_SoC_basic.vhd(155) " "Verilog HDL or VHDL warning at STORM_SoC_basic.vhd(155): object \"XMEMD_CLK\" assigned a value but never read" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1475901944765 "|STORM_SoC_basic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INT_LINES_ACK STORM_SoC_basic.vhd(290) " "Verilog HDL or VHDL warning at STORM_SoC_basic.vhd(290): object \"INT_LINES_ACK\" assigned a value but never read" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1475901944765 "|STORM_SoC_basic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_pll system_pll:SYSCON_CLK " "Elaborating entity \"system_pll\" for hierarchy \"system_pll:SYSCON_CLK\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "SYSCON_CLK" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901944771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_pll:SYSCON_CLK\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_pll:SYSCON_CLK\|altpll:altpll_component\"" {  } { { "system_pll.vhd" "altpll_component" { Text "D:/de0-storm-sdram5/system_pll.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_pll:SYSCON_CLK\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_pll:SYSCON_CLK\|altpll:altpll_component\"" {  } { { "system_pll.vhd" "" { Text "D:/de0-storm-sdram5/system_pll.vhd" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475901945777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_pll:SYSCON_CLK\|altpll:altpll_component " "Instantiated megafunction \"system_pll:SYSCON_CLK\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -3000 " "Parameter \"clk2_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=system_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=system_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945778 ""}  } { { "system_pll.vhd" "" { Text "D:/de0-storm-sdram5/system_pll.vhd" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475901945778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_PROTECT RST_PROTECT:SYSCON_RST " "Elaborating entity \"RST_PROTECT\" for hierarchy \"RST_PROTECT:SYSCON_RST\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "SYSCON_RST" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STORM_TOP STORM_TOP:STORM_TOP_INST " "Elaborating entity \"STORM_TOP\" for hierarchy \"STORM_TOP:STORM_TOP_INST\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "STORM_TOP_INST" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORE STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE " "Elaborating entity \"CORE\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\"" {  } { { "storm_core/rtl/STORM_TOP.vhd" "PROCESSOR_CORE" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPCODE_DECODER STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|OPCODE_DECODER:Instruction_Decoder " "Elaborating entity \"OPCODE_DECODER\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|OPCODE_DECODER:Instruction_Decoder\"" {  } { { "storm_core/rtl/CORE.vhd" "Instruction_Decoder" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945848 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "OPCODE_MISC_O\[32..0\] OPCODE_DECODER.vhd(25) " "Using initial value X (don't care) for net \"OPCODE_MISC_O\[32..0\]\" at OPCODE_DECODER.vhd(25)" {  } { { "storm_core/rtl/OPCODE_DECODER.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/OPCODE_DECODER.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475901945872 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|OPCODE_DECODER:Instruction_Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOW_CTRL STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|FLOW_CTRL:Operation_Flow_Control " "Elaborating entity \"FLOW_CTRL\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|FLOW_CTRL:Operation_Flow_Control\"" {  } { { "storm_core/rtl/CORE.vhd" "Operation_Flow_Control" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945875 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "OPCODE_CTRL_O\[15..10\] FLOW_CTRL.vhd(40) " "Using initial value X (don't care) for net \"OPCODE_CTRL_O\[15..10\]\" at FLOW_CTRL.vhd(40)" {  } { { "storm_core/rtl/FLOW_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/FLOW_CTRL.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475901945912 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MC_SYS STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MC_SYS:Machine_Control_System " "Elaborating entity \"MC_SYS\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MC_SYS:Machine_Control_System\"" {  } { { "storm_core/rtl/CORE.vhd" "Machine_Control_System" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945913 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mrd_cp_v MC_SYS.vhd(596) " "Verilog HDL or VHDL warning at MC_SYS.vhd(596): object \"mrd_cp_v\" assigned a value but never read" {  } { { "storm_core/rtl/MC_SYS.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MC_SYS.vhd" 596 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1475901945949 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|REG_FILE:Register_File " "Elaborating entity \"REG_FILE\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|REG_FILE:Register_File\"" {  } { { "storm_core/rtl/CORE.vhd" "Register_File" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADR_TRANSLATION_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|REG_FILE:Register_File\|ADR_TRANSLATION_UNIT:write_access_data_port " "Elaborating entity \"ADR_TRANSLATION_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|REG_FILE:Register_File\|ADR_TRANSLATION_UNIT:write_access_data_port\"" {  } { { "storm_core/rtl/REG_FILE.vhd" "write_access_data_port" { Text "D:/de0-storm-sdram5/storm_core/rtl/REG_FILE.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901945983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPERAND_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|OPERAND_UNIT:Operand_Fetch_Unit " "Elaborating entity \"OPERAND_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|OPERAND_UNIT:Operand_Fetch_Unit\"" {  } { { "storm_core/rtl/CORE.vhd" "Operand_Fetch_Unit" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901946025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MS_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter " "Elaborating entity \"MS_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\"" {  } { { "storm_core/rtl/CORE.vhd" "Multishifter" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901946048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLY_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator " "Elaborating entity \"MULTIPLY_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\"" {  } { { "storm_core/rtl/MS_UNIT.vhd" "Multiplicator" { Text "D:/de0-storm-sdram5/storm_core/rtl/MS_UNIT.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901946127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BARREL_SHIFTER STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|BARREL_SHIFTER:Barrelshifter " "Elaborating entity \"BARREL_SHIFTER\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|BARREL_SHIFTER:Barrelshifter\"" {  } { { "storm_core/rtl/MS_UNIT.vhd" "Barrelshifter" { Text "D:/de0-storm-sdram5/storm_core/rtl/MS_UNIT.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901946152 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "BARREL_SHIFTER.vhd(93) " "Verilog HDL or VHDL warning at BARREL_SHIFTER.vhd(93): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/BARREL_SHIFTER.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BARREL_SHIFTER.vhd" 93 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475901946168 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|BARREL_SHIFTER:Barrelshifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|ALU:Operator " "Elaborating entity \"ALU\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|ALU:Operator\"" {  } { { "storm_core/rtl/CORE.vhd" "Operator" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901946176 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU.vhd(132) " "Verilog HDL or VHDL warning at ALU.vhd(132): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/ALU.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/ALU.vhd" 132 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475901946191 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOAD_STORE_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|LOAD_STORE_UNIT:Memory_Access " "Elaborating entity \"LOAD_STORE_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|LOAD_STORE_UNIT:Memory_Access\"" {  } { { "storm_core/rtl/CORE.vhd" "Memory_Access" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901946194 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "LOAD_STORE_UNIT.vhd(146) " "Verilog HDL or VHDL warning at LOAD_STORE_UNIT.vhd(146): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/LOAD_STORE_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/LOAD_STORE_UNIT.vhd" 146 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475901946208 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|LOAD_STORE_UNIT:Memory_Access"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|WB_UNIT:Data_Write_Back " "Elaborating entity \"WB_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|WB_UNIT:Data_Write_Back\"" {  } { { "storm_core/rtl/CORE.vhd" "Data_Write_Back" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901946208 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "WB_UNIT.vhd(90) " "Verilog HDL or VHDL warning at WB_UNIT.vhd(90): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/WB_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/WB_UNIT.vhd" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475901946228 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|WB_UNIT:Data_Write_Back"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CACHE STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST " "Elaborating entity \"CACHE\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\"" {  } { { "storm_core/rtl/STORM_TOP.vhd" "I_CACHE_INST" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901946236 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_BASE_O_SEL CACHE.vhd(135) " "Verilog HDL or VHDL warning at CACHE.vhd(135): object \"B_BASE_O_SEL\" assigned a value but never read" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CACHE.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1475901946256 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CACHE.vhd(510) " "Verilog HDL or VHDL warning at CACHE.vhd(510): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CACHE.vhd" 510 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475901946257 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CACHE STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST " "Elaborating entity \"CACHE\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\"" {  } { { "storm_core/rtl/STORM_TOP.vhd" "D_CACHE_INST" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901946259 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_BASE_O_SEL CACHE.vhd(135) " "Verilog HDL or VHDL warning at CACHE.vhd(135): object \"B_BASE_O_SEL\" assigned a value but never read" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CACHE.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1475901946289 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CACHE.vhd(510) " "Verilog HDL or VHDL warning at CACHE.vhd(510): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CACHE.vhd" 510 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475901946289 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_UNIT STORM_TOP:STORM_TOP_INST\|BUS_UNIT:BUS_UNIT_INST " "Elaborating entity \"BUS_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|BUS_UNIT:BUS_UNIT_INST\"" {  } { { "storm_core/rtl/STORM_TOP.vhd" "BUS_UNIT_INST" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475901946297 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ARB_STATE_RTN BUS_UNIT.vhd(114) " "VHDL Signal Declaration warning at BUS_UNIT.vhd(114): used implicit default value for signal \"ARB_STATE_RTN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1475901946315 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DC_DATA_I_PRV BUS_UNIT.vhd(123) " "Verilog HDL or VHDL warning at BUS_UNIT.vhd(123): object \"DC_DATA_I_PRV\" assigned a value but never read" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1475901946317 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_DATA_FF_PREV3 BUS_UNIT.vhd(146) " "Verilog HDL or VHDL warning at BUS_UNIT.vhd(146): object \"WB_DATA_FF_PREV3\" assigned a value but never read" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1475901946318 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HALTED BUS_UNIT.vhd(151) " "Verilog HDL or VHDL warning at BUS_UNIT.vhd(151): object \"HALTED\" assigned a value but never read" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1475901946318 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HALTED_NXT BUS_UNIT.vhd(152) " "Verilog HDL or VHDL warning at BUS_UNIT.vhd(152): object \"HALTED_NXT\" assigned a value but never read" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1475901946318 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WB_HALT_I BUS_UNIT.vhd(199) " "VHDL Process Statement warning at BUS_UNIT.vhd(199): signal \"WB_HALT_I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475901946319 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WB_ACK_CNT BUS_UNIT.vhd(201) " "VHDL Process Statement warning at BUS_UNIT.vhd(201): signal \"WB_ACK_CNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475901946320 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DC_DATA_I BUS_UNIT.vhd(581) " "VHDL Process Statement warning at BUS_UNIT.vhd(581): signal \"DC_DATA_I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475901946340 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ARB_STATE_RTN BUS_UNIT.vhd(622) " "VHDL Process Statement warning at BUS_UNIT.vhd(622): signal \"ARB_STATE_RTN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475901946340 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ARB_STATE_RTN BUS_UNIT.vhd(624) " "VHDL Process Statement warning at BUS_UNIT.vhd(624): signal \"ARB_STATE_RTN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 624 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475901946340 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ARB_STATE_RTN BUS_UNIT.vhd(628) " "VHDL Process Statement warning at BUS_UNIT.vhd(628): signal \"ARB_STATE_RTN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 628 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475901946340 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IC_WE_O BUS_UNIT.vhd(346) " "VHDL Process Statement warning at BUS_UNIT.vhd(346): inferring latch(es) for signal or variable \"IC_WE_O\", which holds its previous value in one or more paths through the process" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 346 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1475901946351 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IC_WE_O BUS_UNIT.vhd(346) " "Inferred latch for \"IC_WE_O\" at BUS_UNIT.vhd(346)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475901946371 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "IC_WE_O BUS_UNIT.vhd(250) " "Can't resolve multiple constant drivers for net \"IC_WE_O\" at BUS_UNIT.vhd(250)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 250 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475901946441 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "BUS_UNIT.vhd(346) " "Constant driver at BUS_UNIT.vhd(346)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 346 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1475901946441 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "STORM_TOP:STORM_TOP_INST\|BUS_UNIT:BUS_UNIT_INST " "Can't elaborate user hierarchy \"STORM_TOP:STORM_TOP_INST\|BUS_UNIT:BUS_UNIT_INST\"" {  } { { "storm_core/rtl/STORM_TOP.vhd" "BUS_UNIT_INST" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 318 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475901946459 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475901947053 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 07 21:45:47 2016 " "Processing ended: Fri Oct 07 21:45:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475901947053 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475901947053 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475901947053 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475901947053 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 36 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 36 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475901947696 ""}
